#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  1 18:08:40 2021
# Process ID: 7728
# Current directory: D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.runs/synth_1
# Command line: vivado.exe -log ALU_design.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_design.tcl
# Log file: D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.runs/synth_1/ALU_design.vds
# Journal file: D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU_design.tcl -notrace
Command: synth_design -top ALU_design -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14108
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU_design' [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:121]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:65]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (1#1) [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:65]
INFO: [Synth 8-6157] synthesizing module 'distributor' [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:74]
INFO: [Synth 8-6155] done synthesizing module 'distributor' (2#1) [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:74]
INFO: [Synth 8-6157] synthesizing module 'register6' [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:94]
INFO: [Synth 8-6155] done synthesizing module 'register6' (3#1) [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:94]
INFO: [Synth 8-6157] synthesizing module 'register3' [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:103]
INFO: [Synth 8-6155] done synthesizing module 'register3' (4#1) [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:103]
INFO: [Synth 8-6157] synthesizing module 'ALU_module' [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_module' (5#1) [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:23]
INFO: [Synth 8-6157] synthesizing module 'register1' [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:112]
INFO: [Synth 8-6155] done synthesizing module 'register1' (6#1) [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:112]
INFO: [Synth 8-6155] done synthesizing module 'ALU_design' (7#1) [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:121]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'f_reg' [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.srcs/sources_1/new/ALU_design.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    6 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |     4|
|3     |LUT2   |    32|
|4     |LUT3   |     4|
|5     |LUT4   |     2|
|6     |LUT5   |     4|
|7     |LUT6   |    20|
|8     |FDRE   |    22|
|9     |LD     |    15|
|10    |IBUF   |    10|
|11    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   123|
|2     |  A      |register6   |    22|
|3     |  B      |register6_0 |    19|
|4     |  F      |register3   |    16|
|5     |  Y      |register6_1 |     7|
|6     |  Z      |register1   |     1|
|7     |  alu    |ALU_module  |     7|
|8     |  dis    |distributor |    31|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1017.414 ; gain = 0.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1017.414 ; gain = 0.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1017.414 ; gain = 0.137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1017.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1017.414 ; gain = 18.113
INFO: [Common 17-1381] The checkpoint 'D:/USTC/COD_LAB_2021/lab1/COD_lab1/COD_lab1.runs/synth_1/ALU_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_design_utilization_synth.rpt -pb ALU_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  1 18:09:30 2021...
