<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_loop_height_pro/mask2_Din_A' to 0." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:21.840+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_loop_height_pro/mask2_WEN_A' to 0." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:21.810+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc45' to 'Loop_loop_height_pro' (VIP/vip.cpp:292:57)" projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:17.241+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat2&lt;24, 480, 640, 4096>' to 'AXIvideo2Mat2' (VIP/vip.cpp:49:9)" projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:16.353+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat&lt;24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:49:9)" projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:16.337+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:78:50)" projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:16.320+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'loop_width' in function 'hls::AXIvideo2Mat2&lt;24, 480, 640, 4096>'." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:16.295+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::AXIvideo2Mat&lt;24, 1080, 1920, 4096>'." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:14.579+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::AXIvideo2Mat&lt;24, 1080, 1920, 4096>'." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:14.479+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::Mat2AXIvideo&lt;24, 1080, 1920, 4096>'." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:14.463+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::Mat2AXIvideo&lt;24, 1080, 1920, 4096>'." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:14.443+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'imag_1.data_stream.V.1' (VIP/vip.cpp:296)." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:13.588+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'imag_1.data_stream.V' (VIP/vip.cpp:296)." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:13.377+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'imag0_0.data_stream.V' (VIP/vip.cpp:292)." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:13.365+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'imagSrc.data_stream.V' (VIP/vip.cpp:293)." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:13.350+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR." projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:12.842+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file VIP/vip.cpp" projectName="VIP" solutionName="VIP" date="2021-11-06T09:15:09.702+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: VIP/vip.cpp:410:15" projectName="VIP" solutionName="VIP" date="2021-11-06T09:14:52.788+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: VIP/vip.cpp:277:2" projectName="VIP" solutionName="VIP" date="2021-11-06T09:14:52.769+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: VIP/vip.cpp:139:15" projectName="VIP" solutionName="VIP" date="2021-11-06T09:14:52.754+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: VIP/vip.cpp:42:15" projectName="VIP" solutionName="VIP" date="2021-11-06T09:14:52.737+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from VIP/vip.cpp:1:&#xD;&#xA;VIP/vip.cpp:51:110: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;              hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                             ^~~~~~~~&#xD;&#xA;VIP/vip.cpp:147:110: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;              hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                             ^~~~~~~~&#xD;&#xA;VIP/vip.cpp:317:107: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;           hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                          ^~~~~~~~&#xD;&#xA;VIP/vip.cpp:318:107: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;           hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> ms;&#xD;&#xA;                                                                                                          ^~~~~~~~&#xD;&#xA;VIP/vip.cpp:417:110: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;              hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                             ^~~~~~~~&#xD;&#xA;VIP/vip.cpp:545:110: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;              hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                             ^~~~~~~~&#xD;&#xA;6 warnings generated." projectName="VIP" solutionName="VIP" date="2021-11-06T09:14:52.718+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set dst_axi_group [add_wave_group dst_axi(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TREADY -into $dst_axi_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TVALID -into $dst_axi_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TDEST -into $dst_axi_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TID -into $dst_axi_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TLAST -into $dst_axi_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TUSER -into $dst_axi_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TSTRB -into $dst_axi_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TKEEP -into $dst_axi_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TDATA -into $dst_axi_group -radix hex&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/interrupt -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_BRESP -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_BREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_BVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_RRESP -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_RDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_RREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_RVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_ARREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_ARVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_ARADDR -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_WSTRB -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_WDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_WREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_WVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_AWREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_AWVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_AWADDR -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set mask2_group [add_wave_group mask2(bram) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_Rst_A -into $mask2_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_Clk_A -into $mask2_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_WEN_A -into $mask2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_Dout_A -into $mask2_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_Din_A -into $mask2_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_EN_A -into $mask2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_Addr_A -into $mask2_group -radix hex&#xD;&#xA;## set src_axi1_group [add_wave_group src_axi1(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TREADY -into $src_axi1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TVALID -into $src_axi1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TDEST -into $src_axi1_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TID -into $src_axi1_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TLAST -into $src_axi1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TUSER -into $src_axi1_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TSTRB -into $src_axi1_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TKEEP -into $src_axi1_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TDATA -into $src_axi1_group -radix hex&#xD;&#xA;## set src_axi0_group [add_wave_group src_axi0(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TREADY -into $src_axi0_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TVALID -into $src_axi0_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TDEST -into $src_axi0_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TID -into $src_axi0_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TLAST -into $src_axi0_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TUSER -into $src_axi0_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TSTRB -into $src_axi0_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TKEEP -into $src_axi0_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TDATA -into $src_axi0_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_data_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_keep_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_strb_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_user_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_id_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_dest_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_data_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_keep_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_strb_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_user_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_id_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_dest_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_mask2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_data_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_keep_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_strb_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_user_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_id_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_dest_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_dst_axi_group [add_wave_group dst_axi(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/dst_axi_TREADY -into $tb_dst_axi_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/dst_axi_TVALID -into $tb_dst_axi_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/dst_axi_TDEST -into $tb_dst_axi_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/dst_axi_TID -into $tb_dst_axi_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/dst_axi_TLAST -into $tb_dst_axi_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/dst_axi_TUSER -into $tb_dst_axi_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/dst_axi_TSTRB -into $tb_dst_axi_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/dst_axi_TKEEP -into $tb_dst_axi_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/dst_axi_TDATA -into $tb_dst_axi_group -radix hex&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_BRESP -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_BREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_BVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_RRESP -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_RDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_RREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_RVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_ARREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_ARVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_ARADDR -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_WSTRB -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_WDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_WREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_WVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_AWREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_AWVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/AXILiteS_AWADDR -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_mask2_group [add_wave_group mask2(bram) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/mask2_RST_A -into $tb_mask2_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/mask2_CLK_A -into $tb_mask2_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/mask2_WEN_A -into $tb_mask2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/mask2_DOUT_A -into $tb_mask2_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/mask2_DIN_A -into $tb_mask2_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/mask2_EN_A -into $tb_mask2_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/mask2_ADDR_A -into $tb_mask2_group -radix hex&#xD;&#xA;## set tb_src_axi1_group [add_wave_group src_axi1(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi1_TREADY -into $tb_src_axi1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi1_TVALID -into $tb_src_axi1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi1_TDEST -into $tb_src_axi1_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi1_TID -into $tb_src_axi1_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi1_TLAST -into $tb_src_axi1_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi1_TUSER -into $tb_src_axi1_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi1_TSTRB -into $tb_src_axi1_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi1_TKEEP -into $tb_src_axi1_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi1_TDATA -into $tb_src_axi1_group -radix hex&#xD;&#xA;## set tb_src_axi0_group [add_wave_group src_axi0(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi0_TREADY -into $tb_src_axi0_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi0_TVALID -into $tb_src_axi0_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi0_TDEST -into $tb_src_axi0_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi0_TID -into $tb_src_axi0_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi0_TLAST -into $tb_src_axi0_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi0_TUSER -into $tb_src_axi0_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi0_TSTRB -into $tb_src_axi0_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi0_TKEEP -into $tb_src_axi0_group -radix hex&#xD;&#xA;## add_wave /apatb_vip_maskMerge_top/src_axi0_TDATA -into $tb_src_axi0_group -radix hex&#xD;&#xA;## save_wave_config vip_maskMerge.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 2 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 2 [0.00%] @ &quot;23897165000&quot;&#xD;&#xA;// RTL Simulation : 2 / 2 [100.00%] @ &quot;47794195000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 47794235 ns : File &quot;G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/vip_maskMerge.autotb.v&quot; Line 607&#xD;&#xA;run: Time (s): cpu = 00:10:14 ; elapsed = 00:20:45 . Memory (MB): peak = 493.523 ; gain = 0.000&#xD;&#xA;## quit" projectName="VIP" solutionName="VIP" date="2021-11-06T09:44:06.434+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing)." projectName="VIP" solutionName="VIP" date="2021-11-06T09:21:53.055+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing)." projectName="VIP" solutionName="VIP" date="2021-11-06T09:21:36.913+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="VIP" solutionName="VIP" date="2021-11-06T09:51:40.335+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="VIP" solutionName="VIP" date="2021-11-06T09:51:32.820+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.559+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.526+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.497+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.455+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.429+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.403+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.376+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.348+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.323+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.300+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.265+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.233+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.168+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.133+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.101+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.075+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:54.045+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.999+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.956+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awaddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awaddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.877+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.832+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.785+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.757+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_bready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_bready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.730+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_awvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_awvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.703+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.672+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_wdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_wdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.635+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_arvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_arvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.601+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_rready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_rready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.574+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.548+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.511+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.464+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.390+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.315+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.271+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.238+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.137+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.114+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_araddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_araddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.089+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.062+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.039+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:53.014+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.989+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.965+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.940+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.919+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.894+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.871+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.851+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.827+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.802+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.781+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.759+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.737+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.716+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.693+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.669+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.645+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.620+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.595+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.570+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.546+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.522+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.497+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask2_PORTA_dout[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask2_PORTA_dout[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.476+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tlast[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tlast[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.450+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tuser[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tuser[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.427+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.403+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tlast[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tlast[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.382+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.359+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.333+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.315+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.295+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.272+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.251+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.233+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tuser[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tuser[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.217+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.196+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.177+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.158+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.141+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.118+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.054+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.036+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:52.016+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.999+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.981+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.947+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.918+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.902+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.884+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.868+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.852+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.835+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.819+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.802+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.786+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.772+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi1_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi1_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.755+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;dst_axi_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;dst_axi_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.739+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:51.723+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:36.613+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.cache/ip &#xD;&#xA;Command: opt_design&#xD;&#xA;Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'" projectName="VIP" solutionName="VIP" date="2021-11-06T09:50:31.577+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.184 ; gain = 594.082&#xD;&#xA;Contents of report file './report/vip_maskMerge_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;-------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019&#xD;&#xA;| Date         : Sat Nov  6 09:49:55 2021&#xD;&#xA;| Host         : zqp-PC running 64-bit Service Pack 1  (build 7601)&#xD;&#xA;| Command      : report_timing_summary -file ./report/vip_maskMerge_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7k325t-ffg900&#xD;&#xA;| Speed File   : -2  PRODUCTION 1.12 2017-02-17&#xD;&#xA;-------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 105 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 58 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      6.757        0.000                      0                 1944        0.172        0.000                      0                 1944        4.650        0.000                       0                  1053  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              6.757        0.000                      0                 1944        0.172        0.000                      0                 1944        4.650        0.000                       0                  1053  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        6.757ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             6.757ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/eol_0_reg_195_reg[0]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184_reg[0]/R&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        2.875ns  (logic 0.481ns (16.730%)  route 2.394ns (83.270%))&#xD;&#xA;  Logic Levels:           4  (LUT3=2 LUT6=2)&#xD;&#xA;  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.537ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/eol_0_reg_195_reg[0]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/eol_0_reg_195_reg[0]/Q&#xD;&#xA;                         net (fo=4, unplaced)         0.551     1.311    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/eol_0_reg_195_reg_n_0_[0]&#xD;&#xA;                         LUT6 (Prop_lut6_I0_O)        0.123     1.434 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/tmp_reg_389[7]_i_3/O&#xD;&#xA;                         net (fo=26, unplaced)        0.598     2.032    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/tmp_reg_389[7]_i_3_n_0&#xD;&#xA;                         LUT6 (Prop_lut6_I0_O)        0.043     2.075 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_CS_fsm[5]_i_2/O&#xD;&#xA;                         net (fo=8, unplaced)         0.308     2.383    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_CS_fsm[5]_i_2_n_0&#xD;&#xA;                         LUT3 (Prop_lut3_I1_O)        0.049     2.432 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/p_Val2_s_reg_220[23]_i_3/O&#xD;&#xA;                         net (fo=5, unplaced)         0.298     2.730    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/p_Val2_s_reg_220[23]_i_3_n_0&#xD;&#xA;                         LUT3 (Prop_lut3_I1_O)        0.043     2.773 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184[10]_i_1/O&#xD;&#xA;                         net (fo=11, unplaced)        0.639     3.412    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184_reg[0]/R&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184_reg[0]/C&#xD;&#xA;                         clock pessimism              0.000    10.510    &#xD;&#xA;                         clock uncertainty           -0.035    10.475    &#xD;&#xA;                         FDRE (Setup_fdre_C_R)       -0.306    10.169    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184_reg[0]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         10.169    &#xD;&#xA;                         arrival time                          -3.412    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  6.757    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.172ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/waddr_reg[7]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg/ADDRARDADDR[10]&#xD;&#xA;                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        0.014ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.280ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.266ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=1052, unset)         0.266     0.266    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/waddr_reg[7]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/waddr_reg[7]/Q&#xD;&#xA;                         net (fo=6, unplaced)         0.231     0.597    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/waddr[7]&#xD;&#xA;                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg/ADDRARDADDR[10]&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=1052, unset)         0.280     0.280    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk&#xD;&#xA;                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg/CLKARDCLK&#xD;&#xA;                         clock pessimism              0.000     0.280    &#xD;&#xA;                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])&#xD;&#xA;                                                      0.145     0.425    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.425    &#xD;&#xA;                         arrival time                           0.597    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.172    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905                bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg/CLKARDCLK&#xD;&#xA;Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650                bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[0]/C&#xD;&#xA;High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650                bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[0]/C&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1465.184 ; gain = 0.000" projectName="VIP" solutionName="VIP" date="2021-11-06T09:49:55.403+0800" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="VIP" solutionName="VIP" date="2021-11-06T09:49:35.436+0800" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 904.602 ; gain = 288.836&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------" projectName="VIP" solutionName="VIP" date="2021-11-06T09:49:30.413+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.cache/ip &#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7k325tffg900-2 -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'" projectName="VIP" solutionName="VIP" date="2021-11-06T09:49:10.362+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
