#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Aug 11 20:44:20 2021
# Process ID: 58931
# Current directory: /d/FPGA/test_logic/ila_la/ila_la.runs/design_1_blinker_0_0_synth_1
# Command line: vivado -log design_1_blinker_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blinker_0_0.tcl
# Log file: /d/FPGA/test_logic/ila_la/ila_la.runs/design_1_blinker_0_0_synth_1/design_1_blinker_0_0.vds
# Journal file: /d/FPGA/test_logic/ila_la/ila_la.runs/design_1_blinker_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_blinker_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/d/XilinxLinux/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_blinker_0_0 -part xc7s15ftgb196-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 59037
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2489.277 ; gain = 0.000 ; free physical = 1971 ; free virtual = 20762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_blinker_0_0' [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_blinker_0_0/synth/design_1_blinker_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'blinker' [/d/FPGA/test_logic/ila_la/ila_la.srcs/sources_1/new/blinker.vhd:42]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/d/FPGA/test_logic/ila_la/ila_la.srcs/sources_1/new/blinker.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'blinker' (1#1) [/d/FPGA/test_logic/ila_la/ila_la.srcs/sources_1/new/blinker.vhd:42]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blinker_0_0' (2#1) [/d/FPGA/test_logic/ila_la/ila_la.gen/sources_1/bd/design_1/ip/design_1_blinker_0_0/synth/design_1_blinker_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.277 ; gain = 0.000 ; free physical = 1151 ; free virtual = 19945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.277 ; gain = 0.000 ; free physical = 1145 ; free virtual = 19939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.277 ; gain = 0.000 ; free physical = 1145 ; free virtual = 19939
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.277 ; gain = 0.000 ; free physical = 1138 ; free virtual = 19932
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.309 ; gain = 0.000 ; free physical = 1891 ; free virtual = 20695
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2553.309 ; gain = 0.000 ; free physical = 1891 ; free virtual = 20694
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1954 ; free virtual = 20758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1954 ; free virtual = 20758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1954 ; free virtual = 20758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1947 ; free virtual = 20751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1931 ; free virtual = 20739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1808 ; free virtual = 20623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1808 ; free virtual = 20623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1806 ; free virtual = 20621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1805 ; free virtual = 20620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1805 ; free virtual = 20620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1805 ; free virtual = 20620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1805 ; free virtual = 20620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1805 ; free virtual = 20620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1805 ; free virtual = 20620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    13|
|2     |LUT1   |     1|
|3     |LUT2   |    46|
|4     |LUT3   |     1|
|5     |LUT4   |    58|
|6     |LUT5   |     2|
|7     |LUT6   |     2|
|8     |FDCE   |    48|
|9     |FDPE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1805 ; free virtual = 20620
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.309 ; gain = 0.000 ; free physical = 1858 ; free virtual = 20673
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2553.309 ; gain = 64.031 ; free physical = 1857 ; free virtual = 20673
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.309 ; gain = 0.000 ; free physical = 1853 ; free virtual = 20668
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.309 ; gain = 0.000 ; free physical = 1886 ; free virtual = 20701
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d603747e
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2553.309 ; gain = 64.238 ; free physical = 2037 ; free virtual = 20852
INFO: [Common 17-1381] The checkpoint '/d/FPGA/test_logic/ila_la/ila_la.runs/design_1_blinker_0_0_synth_1/design_1_blinker_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_blinker_0_0, cache-ID = d55e60f89bcaf5ac
INFO: [Common 17-1381] The checkpoint '/d/FPGA/test_logic/ila_la/ila_la.runs/design_1_blinker_0_0_synth_1/design_1_blinker_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_blinker_0_0_utilization_synth.rpt -pb design_1_blinker_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 11 20:44:47 2021...
