|img_coder
clk => clk.IN3
rst_n => rst_n.IN3
data_in_even[0] => data_in_even[0].IN1
data_in_even[1] => data_in_even[1].IN1
data_in_even[2] => data_in_even[2].IN1
data_in_even[3] => data_in_even[3].IN1
data_in_even[4] => data_in_even[4].IN1
data_in_even[5] => data_in_even[5].IN1
data_in_even[6] => data_in_even[6].IN1
data_in_even[7] => data_in_even[7].IN1
data_in_even[8] => data_in_even[8].IN1
data_in_even[9] => data_in_even[9].IN1
data_in_even[10] => data_in_even[10].IN1
data_in_even[11] => data_in_even[11].IN1
data_in_even[12] => data_in_even[12].IN1
data_in_even[13] => data_in_even[13].IN1
data_in_even[14] => data_in_even[14].IN1
data_in_even[15] => data_in_even[15].IN1
data_in_odd[0] => data_in_odd[0].IN1
data_in_odd[1] => data_in_odd[1].IN1
data_in_odd[2] => data_in_odd[2].IN1
data_in_odd[3] => data_in_odd[3].IN1
data_in_odd[4] => data_in_odd[4].IN1
data_in_odd[5] => data_in_odd[5].IN1
data_in_odd[6] => data_in_odd[6].IN1
data_in_odd[7] => data_in_odd[7].IN1
data_in_odd[8] => data_in_odd[8].IN1
data_in_odd[9] => data_in_odd[9].IN1
data_in_odd[10] => data_in_odd[10].IN1
data_in_odd[11] => data_in_odd[11].IN1
data_in_odd[12] => data_in_odd[12].IN1
data_in_odd[13] => data_in_odd[13].IN1
data_in_odd[14] => data_in_odd[14].IN1
data_in_odd[15] => data_in_odd[15].IN1
output_valid << code_queue:b2v_code_queue_inst1.output_valid
byte_out[0] << code_queue:b2v_code_queue_inst1.byte_out
byte_out[1] << code_queue:b2v_code_queue_inst1.byte_out
byte_out[2] << code_queue:b2v_code_queue_inst1.byte_out
byte_out[3] << code_queue:b2v_code_queue_inst1.byte_out
byte_out[4] << code_queue:b2v_code_queue_inst1.byte_out
byte_out[5] << code_queue:b2v_code_queue_inst1.byte_out
byte_out[6] << code_queue:b2v_code_queue_inst1.byte_out
byte_out[7] << code_queue:b2v_code_queue_inst1.byte_out


|img_coder|code_queue:b2v_code_queue_inst1
clk => clk.IN3
rst_n => rst_n.IN1
wrreq => wrreq.IN2
d_input => d_input.IN1
cx_input[0] => cx_input[0].IN1
cx_input[1] => cx_input[1].IN1
cx_input[2] => cx_input[2].IN1
cx_input[3] => cx_input[3].IN1
output_valid <= mq_coder:b2v_mqcoder_inst1.output_valid
byte_out[0] <= mq_coder:b2v_mqcoder_inst1.byte_out
byte_out[1] <= mq_coder:b2v_mqcoder_inst1.byte_out
byte_out[2] <= mq_coder:b2v_mqcoder_inst1.byte_out
byte_out[3] <= mq_coder:b2v_mqcoder_inst1.byte_out
byte_out[4] <= mq_coder:b2v_mqcoder_inst1.byte_out
byte_out[5] <= mq_coder:b2v_mqcoder_inst1.byte_out
byte_out[6] <= mq_coder:b2v_mqcoder_inst1.byte_out
byte_out[7] <= mq_coder:b2v_mqcoder_inst1.byte_out


|img_coder|code_queue:b2v_code_queue_inst1|bit_fifo:b2v_bit_fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q


|img_coder|code_queue:b2v_code_queue_inst1|bit_fifo:b2v_bit_fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_8d31:auto_generated.data[0]
q[0] <= scfifo_8d31:auto_generated.q[0]
wrreq => scfifo_8d31:auto_generated.wrreq
rdreq => scfifo_8d31:auto_generated.rdreq
clock => scfifo_8d31:auto_generated.clock
aclr => scfifo_8d31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_8d31:auto_generated.empty
full <= scfifo_8d31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|img_coder|code_queue:b2v_code_queue_inst1|bit_fifo:b2v_bit_fifo_inst1|scfifo:scfifo_component|scfifo_8d31:auto_generated
aclr => a_dpfifo_fj31:dpfifo.aclr
clock => a_dpfifo_fj31:dpfifo.clock
data[0] => a_dpfifo_fj31:dpfifo.data[0]
empty <= a_dpfifo_fj31:dpfifo.empty
full <= a_dpfifo_fj31:dpfifo.full
q[0] <= a_dpfifo_fj31:dpfifo.q[0]
rdreq => a_dpfifo_fj31:dpfifo.rreq
wrreq => a_dpfifo_fj31:dpfifo.wreq


|img_coder|code_queue:b2v_code_queue_inst1|bit_fifo:b2v_bit_fifo_inst1|scfifo:scfifo_component|scfifo_8d31:auto_generated|a_dpfifo_fj31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_unb:rd_ptr_msb.aclr
aclr => cntr_bo7:usedw_counter.aclr
aclr => cntr_vnb:wr_ptr.aclr
clock => altsyncram_brd1:FIFOram.clock0
clock => altsyncram_brd1:FIFOram.clock1
clock => cntr_unb:rd_ptr_msb.clock
clock => cntr_bo7:usedw_counter.clock
clock => cntr_vnb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_brd1:FIFOram.data_a[0]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_brd1:FIFOram.q_b[0]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_unb:rd_ptr_msb.sclr
sclr => cntr_bo7:usedw_counter.sclr
sclr => cntr_vnb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|img_coder|code_queue:b2v_code_queue_inst1|bit_fifo:b2v_bit_fifo_inst1|scfifo:scfifo_component|scfifo_8d31:auto_generated|a_dpfifo_fj31:dpfifo|altsyncram_brd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
clocken1 => ram_block1a0.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE


|img_coder|code_queue:b2v_code_queue_inst1|bit_fifo:b2v_bit_fifo_inst1|scfifo:scfifo_component|scfifo_8d31:auto_generated|a_dpfifo_fj31:dpfifo|cmpr_hs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|img_coder|code_queue:b2v_code_queue_inst1|bit_fifo:b2v_bit_fifo_inst1|scfifo:scfifo_component|scfifo_8d31:auto_generated|a_dpfifo_fj31:dpfifo|cmpr_hs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|img_coder|code_queue:b2v_code_queue_inst1|bit_fifo:b2v_bit_fifo_inst1|scfifo:scfifo_component|scfifo_8d31:auto_generated|a_dpfifo_fj31:dpfifo|cntr_unb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coder|code_queue:b2v_code_queue_inst1|bit_fifo:b2v_bit_fifo_inst1|scfifo:scfifo_component|scfifo_8d31:auto_generated|a_dpfifo_fj31:dpfifo|cntr_bo7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|img_coder|code_queue:b2v_code_queue_inst1|bit_fifo:b2v_bit_fifo_inst1|scfifo:scfifo_component|scfifo_8d31:auto_generated|a_dpfifo_fj31:dpfifo|cntr_vnb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coder|code_queue:b2v_code_queue_inst1|cx_fifo:b2v_cx_fifo_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q


|img_coder|code_queue:b2v_code_queue_inst1|cx_fifo:b2v_cx_fifo_inst1|scfifo:scfifo_component
data[0] => scfifo_bd31:auto_generated.data[0]
data[1] => scfifo_bd31:auto_generated.data[1]
data[2] => scfifo_bd31:auto_generated.data[2]
data[3] => scfifo_bd31:auto_generated.data[3]
q[0] <= scfifo_bd31:auto_generated.q[0]
q[1] <= scfifo_bd31:auto_generated.q[1]
q[2] <= scfifo_bd31:auto_generated.q[2]
q[3] <= scfifo_bd31:auto_generated.q[3]
wrreq => scfifo_bd31:auto_generated.wrreq
rdreq => scfifo_bd31:auto_generated.rdreq
clock => scfifo_bd31:auto_generated.clock
aclr => scfifo_bd31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_bd31:auto_generated.empty
full <= scfifo_bd31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|img_coder|code_queue:b2v_code_queue_inst1|cx_fifo:b2v_cx_fifo_inst1|scfifo:scfifo_component|scfifo_bd31:auto_generated
aclr => a_dpfifo_ij31:dpfifo.aclr
clock => a_dpfifo_ij31:dpfifo.clock
data[0] => a_dpfifo_ij31:dpfifo.data[0]
data[1] => a_dpfifo_ij31:dpfifo.data[1]
data[2] => a_dpfifo_ij31:dpfifo.data[2]
data[3] => a_dpfifo_ij31:dpfifo.data[3]
empty <= a_dpfifo_ij31:dpfifo.empty
full <= a_dpfifo_ij31:dpfifo.full
q[0] <= a_dpfifo_ij31:dpfifo.q[0]
q[1] <= a_dpfifo_ij31:dpfifo.q[1]
q[2] <= a_dpfifo_ij31:dpfifo.q[2]
q[3] <= a_dpfifo_ij31:dpfifo.q[3]
rdreq => a_dpfifo_ij31:dpfifo.rreq
wrreq => a_dpfifo_ij31:dpfifo.wreq


|img_coder|code_queue:b2v_code_queue_inst1|cx_fifo:b2v_cx_fifo_inst1|scfifo:scfifo_component|scfifo_bd31:auto_generated|a_dpfifo_ij31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_unb:rd_ptr_msb.aclr
aclr => cntr_bo7:usedw_counter.aclr
aclr => cntr_vnb:wr_ptr.aclr
clock => altsyncram_hrd1:FIFOram.clock0
clock => altsyncram_hrd1:FIFOram.clock1
clock => cntr_unb:rd_ptr_msb.clock
clock => cntr_bo7:usedw_counter.clock
clock => cntr_vnb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_hrd1:FIFOram.data_a[0]
data[1] => altsyncram_hrd1:FIFOram.data_a[1]
data[2] => altsyncram_hrd1:FIFOram.data_a[2]
data[3] => altsyncram_hrd1:FIFOram.data_a[3]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_hrd1:FIFOram.q_b[0]
q[1] <= altsyncram_hrd1:FIFOram.q_b[1]
q[2] <= altsyncram_hrd1:FIFOram.q_b[2]
q[3] <= altsyncram_hrd1:FIFOram.q_b[3]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_unb:rd_ptr_msb.sclr
sclr => cntr_bo7:usedw_counter.sclr
sclr => cntr_vnb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|img_coder|code_queue:b2v_code_queue_inst1|cx_fifo:b2v_cx_fifo_inst1|scfifo:scfifo_component|scfifo_bd31:auto_generated|a_dpfifo_ij31:dpfifo|altsyncram_hrd1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|img_coder|code_queue:b2v_code_queue_inst1|cx_fifo:b2v_cx_fifo_inst1|scfifo:scfifo_component|scfifo_bd31:auto_generated|a_dpfifo_ij31:dpfifo|cmpr_hs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|img_coder|code_queue:b2v_code_queue_inst1|cx_fifo:b2v_cx_fifo_inst1|scfifo:scfifo_component|scfifo_bd31:auto_generated|a_dpfifo_ij31:dpfifo|cmpr_hs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|img_coder|code_queue:b2v_code_queue_inst1|cx_fifo:b2v_cx_fifo_inst1|scfifo:scfifo_component|scfifo_bd31:auto_generated|a_dpfifo_ij31:dpfifo|cntr_unb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coder|code_queue:b2v_code_queue_inst1|cx_fifo:b2v_cx_fifo_inst1|scfifo:scfifo_component|scfifo_bd31:auto_generated|a_dpfifo_ij31:dpfifo|cntr_bo7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|img_coder|code_queue:b2v_code_queue_inst1|cx_fifo:b2v_cx_fifo_inst1|scfifo:scfifo_component|scfifo_bd31:auto_generated|a_dpfifo_ij31:dpfifo|cntr_vnb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1
clk => byte_out[0]~reg0.CLK
clk => byte_out[1]~reg0.CLK
clk => byte_out[2]~reg0.CLK
clk => byte_out[3]~reg0.CLK
clk => byte_out[4]~reg0.CLK
clk => byte_out[5]~reg0.CLK
clk => byte_out[6]~reg0.CLK
clk => byte_out[7]~reg0.CLK
clk => output_valid~reg0.CLK
clk => mps_table[8].CLK
clk => mps_table[7].CLK
clk => mps_table[6].CLK
clk => mps_table[5].CLK
clk => mps_table[4].CLK
clk => mps_table[3].CLK
clk => mps_table[2].CLK
clk => mps_table[1].CLK
clk => mps_table[0].CLK
clk => index_table[8][0].CLK
clk => index_table[8][1].CLK
clk => index_table[8][2].CLK
clk => index_table[8][3].CLK
clk => index_table[8][4].CLK
clk => index_table[8][5].CLK
clk => index_table[7][0].CLK
clk => index_table[7][1].CLK
clk => index_table[7][2].CLK
clk => index_table[7][3].CLK
clk => index_table[7][4].CLK
clk => index_table[7][5].CLK
clk => index_table[6][0].CLK
clk => index_table[6][1].CLK
clk => index_table[6][2].CLK
clk => index_table[6][3].CLK
clk => index_table[6][4].CLK
clk => index_table[6][5].CLK
clk => index_table[5][0].CLK
clk => index_table[5][1].CLK
clk => index_table[5][2].CLK
clk => index_table[5][3].CLK
clk => index_table[5][4].CLK
clk => index_table[5][5].CLK
clk => index_table[4][0].CLK
clk => index_table[4][1].CLK
clk => index_table[4][2].CLK
clk => index_table[4][3].CLK
clk => index_table[4][4].CLK
clk => index_table[4][5].CLK
clk => index_table[3][0].CLK
clk => index_table[3][1].CLK
clk => index_table[3][2].CLK
clk => index_table[3][3].CLK
clk => index_table[3][4].CLK
clk => index_table[3][5].CLK
clk => index_table[2][0].CLK
clk => index_table[2][1].CLK
clk => index_table[2][2].CLK
clk => index_table[2][3].CLK
clk => index_table[2][4].CLK
clk => index_table[2][5].CLK
clk => index_table[1][0].CLK
clk => index_table[1][1].CLK
clk => index_table[1][2].CLK
clk => index_table[1][3].CLK
clk => index_table[1][4].CLK
clk => index_table[1][5].CLK
clk => index_table[0][0].CLK
clk => index_table[0][1].CLK
clk => index_table[0][2].CLK
clk => index_table[0][3].CLK
clk => index_table[0][4].CLK
clk => index_table[0][5].CLK
clk => CT[0].CLK
clk => CT[1].CLK
clk => CT[2].CLK
clk => CT[3].CLK
clk => CT[4].CLK
clk => B[0].CLK
clk => B[1].CLK
clk => B[2].CLK
clk => B[3].CLK
clk => B[4].CLK
clk => B[5].CLK
clk => B[6].CLK
clk => B[7].CLK
clk => C[0].CLK
clk => C[1].CLK
clk => C[2].CLK
clk => C[3].CLK
clk => C[4].CLK
clk => C[5].CLK
clk => C[6].CLK
clk => C[7].CLK
clk => C[8].CLK
clk => C[9].CLK
clk => C[10].CLK
clk => C[11].CLK
clk => C[12].CLK
clk => C[13].CLK
clk => C[14].CLK
clk => C[15].CLK
clk => C[16].CLK
clk => C[17].CLK
clk => C[18].CLK
clk => C[19].CLK
clk => C[20].CLK
clk => C[21].CLK
clk => C[22].CLK
clk => C[23].CLK
clk => C[24].CLK
clk => C[25].CLK
clk => C[26].CLK
clk => C[27].CLK
clk => A[0].CLK
clk => A[1].CLK
clk => A[2].CLK
clk => A[3].CLK
clk => A[4].CLK
clk => A[5].CLK
clk => A[6].CLK
clk => A[7].CLK
clk => A[8].CLK
clk => A[9].CLK
clk => A[10].CLK
clk => A[11].CLK
clk => A[12].CLK
clk => A[13].CLK
clk => A[14].CLK
clk => A[15].CLK
clk => step~1.DATAIN
rst_n => tables_inst1_rst_n.IN1
cx[0] => Mux0.IN10
cx[0] => Mux1.IN10
cx[0] => Mux2.IN10
cx[0] => Mux3.IN10
cx[0] => Mux4.IN10
cx[0] => Mux5.IN10
cx[0] => Mux6.IN10
cx[0] => Mux7.IN10
cx[0] => Mux8.IN10
cx[0] => Mux9.IN10
cx[0] => Mux10.IN10
cx[0] => Mux11.IN10
cx[0] => Mux12.IN10
cx[0] => Decoder0.IN3
cx[1] => Mux0.IN9
cx[1] => Mux1.IN9
cx[1] => Mux2.IN9
cx[1] => Mux3.IN9
cx[1] => Mux4.IN9
cx[1] => Mux5.IN9
cx[1] => Mux6.IN9
cx[1] => Mux7.IN9
cx[1] => Mux8.IN9
cx[1] => Mux9.IN9
cx[1] => Mux10.IN9
cx[1] => Mux11.IN9
cx[1] => Mux12.IN9
cx[1] => Decoder0.IN2
cx[2] => Mux0.IN8
cx[2] => Mux1.IN8
cx[2] => Mux2.IN8
cx[2] => Mux3.IN8
cx[2] => Mux4.IN8
cx[2] => Mux5.IN8
cx[2] => Mux6.IN8
cx[2] => Mux7.IN8
cx[2] => Mux8.IN8
cx[2] => Mux9.IN8
cx[2] => Mux10.IN8
cx[2] => Mux11.IN8
cx[2] => Mux12.IN8
cx[2] => Decoder0.IN1
cx[3] => Mux0.IN7
cx[3] => Mux1.IN7
cx[3] => Mux2.IN7
cx[3] => Mux3.IN7
cx[3] => Mux4.IN7
cx[3] => Mux5.IN7
cx[3] => Mux6.IN7
cx[3] => Mux7.IN7
cx[3] => Mux8.IN7
cx[3] => Mux9.IN7
cx[3] => Mux10.IN7
cx[3] => Mux11.IN7
cx[3] => Mux12.IN7
cx[3] => Decoder0.IN0
bit => comb.IN1
bit => comb.IN1
bit => comb.IN1
input_valid => step_next.UPDATE_2793.DATAIN
input_valid => step_next.IDLE_2799.DATAIN
update_flag <= update_flag.DB_MAX_OUTPUT_PORT_TYPE
byte_out[0] <= byte_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_out[1] <= byte_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_out[2] <= byte_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_out[3] <= byte_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_out[4] <= byte_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_out[5] <= byte_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_out[6] <= byte_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_out[7] <= byte_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= output_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1|find_highest_bit:find_highest_bit_inst1
data_in[0] => ~NO_FANOUT~
data_in[1] => sel0[1].DATAB
data_in[2] => sel0[2].DATAB
data_in[3] => sel0[3].DATAB
data_in[4] => sel0[4].DATAB
data_in[5] => sel0[5].DATAB
data_in[6] => sel0[6].DATAB
data_in[7] => sel0[7].DATAB
data_in[8] => Equal0.IN31
data_in[9] => sel0[1].DATAA
data_in[9] => Equal0.IN30
data_in[10] => sel0[2].DATAA
data_in[10] => Equal0.IN29
data_in[11] => sel0[3].DATAA
data_in[11] => Equal0.IN28
data_in[12] => sel0[4].DATAA
data_in[12] => Equal0.IN27
data_in[13] => sel0[5].DATAA
data_in[13] => Equal0.IN26
data_in[14] => sel0[6].DATAA
data_in[14] => Equal0.IN25
data_in[15] => sel0[7].DATAA
data_in[15] => Equal0.IN24
times[0] <= sel2[1].DB_MAX_OUTPUT_PORT_TYPE
times[1] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
times[2] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
times[3] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1|tables:tables_inst1
rst_n => nlps[46][0].CLK
rst_n => nlps[46][1].CLK
rst_n => nlps[46][2].CLK
rst_n => nlps[46][3].CLK
rst_n => nlps[46][4].CLK
rst_n => nlps[46][5].CLK
rst_n => nlps[45][0].CLK
rst_n => nlps[45][1].CLK
rst_n => nlps[45][2].CLK
rst_n => nlps[45][3].CLK
rst_n => nlps[45][4].CLK
rst_n => nlps[45][5].CLK
rst_n => nlps[44][0].CLK
rst_n => nlps[44][1].CLK
rst_n => nlps[44][2].CLK
rst_n => nlps[44][3].CLK
rst_n => nlps[44][4].CLK
rst_n => nlps[44][5].CLK
rst_n => nlps[43][0].CLK
rst_n => nlps[43][1].CLK
rst_n => nlps[43][2].CLK
rst_n => nlps[43][3].CLK
rst_n => nlps[43][4].CLK
rst_n => nlps[43][5].CLK
rst_n => nlps[42][0].CLK
rst_n => nlps[42][1].CLK
rst_n => nlps[42][2].CLK
rst_n => nlps[42][3].CLK
rst_n => nlps[42][4].CLK
rst_n => nlps[42][5].CLK
rst_n => nlps[41][0].CLK
rst_n => nlps[41][1].CLK
rst_n => nlps[41][2].CLK
rst_n => nlps[41][3].CLK
rst_n => nlps[41][4].CLK
rst_n => nlps[41][5].CLK
rst_n => nlps[40][0].CLK
rst_n => nlps[40][1].CLK
rst_n => nlps[40][2].CLK
rst_n => nlps[40][3].CLK
rst_n => nlps[40][4].CLK
rst_n => nlps[40][5].CLK
rst_n => nlps[39][0].CLK
rst_n => nlps[39][1].CLK
rst_n => nlps[39][2].CLK
rst_n => nlps[39][3].CLK
rst_n => nlps[39][4].CLK
rst_n => nlps[39][5].CLK
rst_n => nlps[38][0].CLK
rst_n => nlps[38][1].CLK
rst_n => nlps[38][2].CLK
rst_n => nlps[38][3].CLK
rst_n => nlps[38][4].CLK
rst_n => nlps[38][5].CLK
rst_n => nlps[37][0].CLK
rst_n => nlps[37][1].CLK
rst_n => nlps[37][2].CLK
rst_n => nlps[37][3].CLK
rst_n => nlps[37][4].CLK
rst_n => nlps[37][5].CLK
rst_n => nlps[36][0].CLK
rst_n => nlps[36][1].CLK
rst_n => nlps[36][2].CLK
rst_n => nlps[36][3].CLK
rst_n => nlps[36][4].CLK
rst_n => nlps[36][5].CLK
rst_n => nlps[35][0].CLK
rst_n => nlps[35][1].CLK
rst_n => nlps[35][2].CLK
rst_n => nlps[35][3].CLK
rst_n => nlps[35][4].CLK
rst_n => nlps[35][5].CLK
rst_n => nlps[34][0].CLK
rst_n => nlps[34][1].CLK
rst_n => nlps[34][2].CLK
rst_n => nlps[34][3].CLK
rst_n => nlps[34][4].CLK
rst_n => nlps[34][5].CLK
rst_n => nlps[33][0].CLK
rst_n => nlps[33][1].CLK
rst_n => nlps[33][2].CLK
rst_n => nlps[33][3].CLK
rst_n => nlps[33][4].CLK
rst_n => nlps[33][5].CLK
rst_n => nlps[32][0].CLK
rst_n => nlps[32][1].CLK
rst_n => nlps[32][2].CLK
rst_n => nlps[32][3].CLK
rst_n => nlps[32][4].CLK
rst_n => nlps[32][5].CLK
rst_n => nlps[31][0].CLK
rst_n => nlps[31][1].CLK
rst_n => nlps[31][2].CLK
rst_n => nlps[31][3].CLK
rst_n => nlps[31][4].CLK
rst_n => nlps[31][5].CLK
rst_n => nlps[30][0].CLK
rst_n => nlps[30][1].CLK
rst_n => nlps[30][2].CLK
rst_n => nlps[30][3].CLK
rst_n => nlps[30][4].CLK
rst_n => nlps[30][5].CLK
rst_n => nlps[29][0].CLK
rst_n => nlps[29][1].CLK
rst_n => nlps[29][2].CLK
rst_n => nlps[29][3].CLK
rst_n => nlps[29][4].CLK
rst_n => nlps[29][5].CLK
rst_n => nlps[28][0].CLK
rst_n => nlps[28][1].CLK
rst_n => nlps[28][2].CLK
rst_n => nlps[28][3].CLK
rst_n => nlps[28][4].CLK
rst_n => nlps[28][5].CLK
rst_n => nlps[27][0].CLK
rst_n => nlps[27][1].CLK
rst_n => nlps[27][2].CLK
rst_n => nlps[27][3].CLK
rst_n => nlps[27][4].CLK
rst_n => nlps[27][5].CLK
rst_n => nlps[26][0].CLK
rst_n => nlps[26][1].CLK
rst_n => nlps[26][2].CLK
rst_n => nlps[26][3].CLK
rst_n => nlps[26][4].CLK
rst_n => nlps[26][5].CLK
rst_n => nlps[25][0].CLK
rst_n => nlps[25][1].CLK
rst_n => nlps[25][2].CLK
rst_n => nlps[25][3].CLK
rst_n => nlps[25][4].CLK
rst_n => nlps[25][5].CLK
rst_n => nlps[24][0].CLK
rst_n => nlps[24][1].CLK
rst_n => nlps[24][2].CLK
rst_n => nlps[24][3].CLK
rst_n => nlps[24][4].CLK
rst_n => nlps[24][5].CLK
rst_n => nlps[23][0].CLK
rst_n => nlps[23][1].CLK
rst_n => nlps[23][2].CLK
rst_n => nlps[23][3].CLK
rst_n => nlps[23][4].CLK
rst_n => nlps[23][5].CLK
rst_n => nlps[22][0].CLK
rst_n => nlps[22][1].CLK
rst_n => nlps[22][2].CLK
rst_n => nlps[22][3].CLK
rst_n => nlps[22][4].CLK
rst_n => nlps[22][5].CLK
rst_n => nlps[21][0].CLK
rst_n => nlps[21][1].CLK
rst_n => nlps[21][2].CLK
rst_n => nlps[21][3].CLK
rst_n => nlps[21][4].CLK
rst_n => nlps[21][5].CLK
rst_n => nlps[20][0].CLK
rst_n => nlps[20][1].CLK
rst_n => nlps[20][2].CLK
rst_n => nlps[20][3].CLK
rst_n => nlps[20][4].CLK
rst_n => nlps[20][5].CLK
rst_n => nlps[19][0].CLK
rst_n => nlps[19][1].CLK
rst_n => nlps[19][2].CLK
rst_n => nlps[19][3].CLK
rst_n => nlps[19][4].CLK
rst_n => nlps[19][5].CLK
rst_n => nlps[18][0].CLK
rst_n => nlps[18][1].CLK
rst_n => nlps[18][2].CLK
rst_n => nlps[18][3].CLK
rst_n => nlps[18][4].CLK
rst_n => nlps[18][5].CLK
rst_n => nlps[17][0].CLK
rst_n => nlps[17][1].CLK
rst_n => nlps[17][2].CLK
rst_n => nlps[17][3].CLK
rst_n => nlps[17][4].CLK
rst_n => nlps[17][5].CLK
rst_n => nlps[16][0].CLK
rst_n => nlps[16][1].CLK
rst_n => nlps[16][2].CLK
rst_n => nlps[16][3].CLK
rst_n => nlps[16][4].CLK
rst_n => nlps[16][5].CLK
rst_n => nlps[15][0].CLK
rst_n => nlps[15][1].CLK
rst_n => nlps[15][2].CLK
rst_n => nlps[15][3].CLK
rst_n => nlps[15][4].CLK
rst_n => nlps[15][5].CLK
rst_n => nlps[14][0].CLK
rst_n => nlps[14][1].CLK
rst_n => nlps[14][2].CLK
rst_n => nlps[14][3].CLK
rst_n => nlps[14][4].CLK
rst_n => nlps[14][5].CLK
rst_n => nlps[13][0].CLK
rst_n => nlps[13][1].CLK
rst_n => nlps[13][2].CLK
rst_n => nlps[13][3].CLK
rst_n => nlps[13][4].CLK
rst_n => nlps[13][5].CLK
rst_n => nlps[12][0].CLK
rst_n => nlps[12][1].CLK
rst_n => nlps[12][2].CLK
rst_n => nlps[12][3].CLK
rst_n => nlps[12][4].CLK
rst_n => nlps[12][5].CLK
rst_n => nlps[11][0].CLK
rst_n => nlps[11][1].CLK
rst_n => nlps[11][2].CLK
rst_n => nlps[11][3].CLK
rst_n => nlps[11][4].CLK
rst_n => nlps[11][5].CLK
rst_n => nlps[10][0].CLK
rst_n => nlps[10][1].CLK
rst_n => nlps[10][2].CLK
rst_n => nlps[10][3].CLK
rst_n => nlps[10][4].CLK
rst_n => nlps[10][5].CLK
rst_n => nlps[9][0].CLK
rst_n => nlps[9][1].CLK
rst_n => nlps[9][2].CLK
rst_n => nlps[9][3].CLK
rst_n => nlps[9][4].CLK
rst_n => nlps[9][5].CLK
rst_n => nlps[8][0].CLK
rst_n => nlps[8][1].CLK
rst_n => nlps[8][2].CLK
rst_n => nlps[8][3].CLK
rst_n => nlps[8][4].CLK
rst_n => nlps[8][5].CLK
rst_n => nlps[7][0].CLK
rst_n => nlps[7][1].CLK
rst_n => nlps[7][2].CLK
rst_n => nlps[7][3].CLK
rst_n => nlps[7][4].CLK
rst_n => nlps[7][5].CLK
rst_n => nlps[6][0].CLK
rst_n => nlps[6][1].CLK
rst_n => nlps[6][2].CLK
rst_n => nlps[6][3].CLK
rst_n => nlps[6][4].CLK
rst_n => nlps[6][5].CLK
rst_n => nlps[5][0].CLK
rst_n => nlps[5][1].CLK
rst_n => nlps[5][2].CLK
rst_n => nlps[5][3].CLK
rst_n => nlps[5][4].CLK
rst_n => nlps[5][5].CLK
rst_n => nlps[4][0].CLK
rst_n => nlps[4][1].CLK
rst_n => nlps[4][2].CLK
rst_n => nlps[4][3].CLK
rst_n => nlps[4][4].CLK
rst_n => nlps[4][5].CLK
rst_n => nlps[3][0].CLK
rst_n => nlps[3][1].CLK
rst_n => nlps[3][2].CLK
rst_n => nlps[3][3].CLK
rst_n => nlps[3][4].CLK
rst_n => nlps[3][5].CLK
rst_n => nlps[2][0].CLK
rst_n => nlps[2][1].CLK
rst_n => nlps[2][2].CLK
rst_n => nlps[2][3].CLK
rst_n => nlps[2][4].CLK
rst_n => nlps[2][5].CLK
rst_n => nlps[1][0].CLK
rst_n => nlps[1][1].CLK
rst_n => nlps[1][2].CLK
rst_n => nlps[1][3].CLK
rst_n => nlps[1][4].CLK
rst_n => nlps[1][5].CLK
rst_n => nlps[0][0].CLK
rst_n => nlps[0][1].CLK
rst_n => nlps[0][2].CLK
rst_n => nlps[0][3].CLK
rst_n => nlps[0][4].CLK
rst_n => nlps[0][5].CLK
rst_n => nmps[46][0].CLK
rst_n => nmps[46][1].CLK
rst_n => nmps[46][2].CLK
rst_n => nmps[46][3].CLK
rst_n => nmps[46][4].CLK
rst_n => nmps[46][5].CLK
rst_n => nmps[45][0].CLK
rst_n => nmps[45][1].CLK
rst_n => nmps[45][2].CLK
rst_n => nmps[45][3].CLK
rst_n => nmps[45][4].CLK
rst_n => nmps[45][5].CLK
rst_n => nmps[44][0].CLK
rst_n => nmps[44][1].CLK
rst_n => nmps[44][2].CLK
rst_n => nmps[44][3].CLK
rst_n => nmps[44][4].CLK
rst_n => nmps[44][5].CLK
rst_n => nmps[43][0].CLK
rst_n => nmps[43][1].CLK
rst_n => nmps[43][2].CLK
rst_n => nmps[43][3].CLK
rst_n => nmps[43][4].CLK
rst_n => nmps[43][5].CLK
rst_n => nmps[42][0].CLK
rst_n => nmps[42][1].CLK
rst_n => nmps[42][2].CLK
rst_n => nmps[42][3].CLK
rst_n => nmps[42][4].CLK
rst_n => nmps[42][5].CLK
rst_n => nmps[41][0].CLK
rst_n => nmps[41][1].CLK
rst_n => nmps[41][2].CLK
rst_n => nmps[41][3].CLK
rst_n => nmps[41][4].CLK
rst_n => nmps[41][5].CLK
rst_n => nmps[40][0].CLK
rst_n => nmps[40][1].CLK
rst_n => nmps[40][2].CLK
rst_n => nmps[40][3].CLK
rst_n => nmps[40][4].CLK
rst_n => nmps[40][5].CLK
rst_n => nmps[39][0].CLK
rst_n => nmps[39][1].CLK
rst_n => nmps[39][2].CLK
rst_n => nmps[39][3].CLK
rst_n => nmps[39][4].CLK
rst_n => nmps[39][5].CLK
rst_n => nmps[38][0].CLK
rst_n => nmps[38][1].CLK
rst_n => nmps[38][2].CLK
rst_n => nmps[38][3].CLK
rst_n => nmps[38][4].CLK
rst_n => nmps[38][5].CLK
rst_n => nmps[37][0].CLK
rst_n => nmps[37][1].CLK
rst_n => nmps[37][2].CLK
rst_n => nmps[37][3].CLK
rst_n => nmps[37][4].CLK
rst_n => nmps[37][5].CLK
rst_n => nmps[36][0].CLK
rst_n => nmps[36][1].CLK
rst_n => nmps[36][2].CLK
rst_n => nmps[36][3].CLK
rst_n => nmps[36][4].CLK
rst_n => nmps[36][5].CLK
rst_n => nmps[35][0].CLK
rst_n => nmps[35][1].CLK
rst_n => nmps[35][2].CLK
rst_n => nmps[35][3].CLK
rst_n => nmps[35][4].CLK
rst_n => nmps[35][5].CLK
rst_n => nmps[34][0].CLK
rst_n => nmps[34][1].CLK
rst_n => nmps[34][2].CLK
rst_n => nmps[34][3].CLK
rst_n => nmps[34][4].CLK
rst_n => nmps[34][5].CLK
rst_n => nmps[33][0].CLK
rst_n => nmps[33][1].CLK
rst_n => nmps[33][2].CLK
rst_n => nmps[33][3].CLK
rst_n => nmps[33][4].CLK
rst_n => nmps[33][5].CLK
rst_n => nmps[32][0].CLK
rst_n => nmps[32][1].CLK
rst_n => nmps[32][2].CLK
rst_n => nmps[32][3].CLK
rst_n => nmps[32][4].CLK
rst_n => nmps[32][5].CLK
rst_n => nmps[31][0].CLK
rst_n => nmps[31][1].CLK
rst_n => nmps[31][2].CLK
rst_n => nmps[31][3].CLK
rst_n => nmps[31][4].CLK
rst_n => nmps[31][5].CLK
rst_n => nmps[30][0].CLK
rst_n => nmps[30][1].CLK
rst_n => nmps[30][2].CLK
rst_n => nmps[30][3].CLK
rst_n => nmps[30][4].CLK
rst_n => nmps[30][5].CLK
rst_n => nmps[29][0].CLK
rst_n => nmps[29][1].CLK
rst_n => nmps[29][2].CLK
rst_n => nmps[29][3].CLK
rst_n => nmps[29][4].CLK
rst_n => nmps[29][5].CLK
rst_n => nmps[28][0].CLK
rst_n => nmps[28][1].CLK
rst_n => nmps[28][2].CLK
rst_n => nmps[28][3].CLK
rst_n => nmps[28][4].CLK
rst_n => nmps[28][5].CLK
rst_n => nmps[27][0].CLK
rst_n => nmps[27][1].CLK
rst_n => nmps[27][2].CLK
rst_n => nmps[27][3].CLK
rst_n => nmps[27][4].CLK
rst_n => nmps[27][5].CLK
rst_n => nmps[26][0].CLK
rst_n => nmps[26][1].CLK
rst_n => nmps[26][2].CLK
rst_n => nmps[26][3].CLK
rst_n => nmps[26][4].CLK
rst_n => nmps[26][5].CLK
rst_n => nmps[25][0].CLK
rst_n => nmps[25][1].CLK
rst_n => nmps[25][2].CLK
rst_n => nmps[25][3].CLK
rst_n => nmps[25][4].CLK
rst_n => nmps[25][5].CLK
rst_n => nmps[24][0].CLK
rst_n => nmps[24][1].CLK
rst_n => nmps[24][2].CLK
rst_n => nmps[24][3].CLK
rst_n => nmps[24][4].CLK
rst_n => nmps[24][5].CLK
rst_n => nmps[23][0].CLK
rst_n => nmps[23][1].CLK
rst_n => nmps[23][2].CLK
rst_n => nmps[23][3].CLK
rst_n => nmps[23][4].CLK
rst_n => nmps[23][5].CLK
rst_n => nmps[22][0].CLK
rst_n => nmps[22][1].CLK
rst_n => nmps[22][2].CLK
rst_n => nmps[22][3].CLK
rst_n => nmps[22][4].CLK
rst_n => nmps[22][5].CLK
rst_n => nmps[21][0].CLK
rst_n => nmps[21][1].CLK
rst_n => nmps[21][2].CLK
rst_n => nmps[21][3].CLK
rst_n => nmps[21][4].CLK
rst_n => nmps[21][5].CLK
rst_n => nmps[20][0].CLK
rst_n => nmps[20][1].CLK
rst_n => nmps[20][2].CLK
rst_n => nmps[20][3].CLK
rst_n => nmps[20][4].CLK
rst_n => nmps[20][5].CLK
rst_n => nmps[19][0].CLK
rst_n => nmps[19][1].CLK
rst_n => nmps[19][2].CLK
rst_n => nmps[19][3].CLK
rst_n => nmps[19][4].CLK
rst_n => nmps[19][5].CLK
rst_n => nmps[18][0].CLK
rst_n => nmps[18][1].CLK
rst_n => nmps[18][2].CLK
rst_n => nmps[18][3].CLK
rst_n => nmps[18][4].CLK
rst_n => nmps[18][5].CLK
rst_n => nmps[17][0].CLK
rst_n => nmps[17][1].CLK
rst_n => nmps[17][2].CLK
rst_n => nmps[17][3].CLK
rst_n => nmps[17][4].CLK
rst_n => nmps[17][5].CLK
rst_n => nmps[16][0].CLK
rst_n => nmps[16][1].CLK
rst_n => nmps[16][2].CLK
rst_n => nmps[16][3].CLK
rst_n => nmps[16][4].CLK
rst_n => nmps[16][5].CLK
rst_n => nmps[15][0].CLK
rst_n => nmps[15][1].CLK
rst_n => nmps[15][2].CLK
rst_n => nmps[15][3].CLK
rst_n => nmps[15][4].CLK
rst_n => nmps[15][5].CLK
rst_n => nmps[14][0].CLK
rst_n => nmps[14][1].CLK
rst_n => nmps[14][2].CLK
rst_n => nmps[14][3].CLK
rst_n => nmps[14][4].CLK
rst_n => nmps[14][5].CLK
rst_n => nmps[13][0].CLK
rst_n => nmps[13][1].CLK
rst_n => nmps[13][2].CLK
rst_n => nmps[13][3].CLK
rst_n => nmps[13][4].CLK
rst_n => nmps[13][5].CLK
rst_n => nmps[12][0].CLK
rst_n => nmps[12][1].CLK
rst_n => nmps[12][2].CLK
rst_n => nmps[12][3].CLK
rst_n => nmps[12][4].CLK
rst_n => nmps[12][5].CLK
rst_n => nmps[11][0].CLK
rst_n => nmps[11][1].CLK
rst_n => nmps[11][2].CLK
rst_n => nmps[11][3].CLK
rst_n => nmps[11][4].CLK
rst_n => nmps[11][5].CLK
rst_n => nmps[10][0].CLK
rst_n => nmps[10][1].CLK
rst_n => nmps[10][2].CLK
rst_n => nmps[10][3].CLK
rst_n => nmps[10][4].CLK
rst_n => nmps[10][5].CLK
rst_n => nmps[9][0].CLK
rst_n => nmps[9][1].CLK
rst_n => nmps[9][2].CLK
rst_n => nmps[9][3].CLK
rst_n => nmps[9][4].CLK
rst_n => nmps[9][5].CLK
rst_n => nmps[8][0].CLK
rst_n => nmps[8][1].CLK
rst_n => nmps[8][2].CLK
rst_n => nmps[8][3].CLK
rst_n => nmps[8][4].CLK
rst_n => nmps[8][5].CLK
rst_n => nmps[7][0].CLK
rst_n => nmps[7][1].CLK
rst_n => nmps[7][2].CLK
rst_n => nmps[7][3].CLK
rst_n => nmps[7][4].CLK
rst_n => nmps[7][5].CLK
rst_n => nmps[6][0].CLK
rst_n => nmps[6][1].CLK
rst_n => nmps[6][2].CLK
rst_n => nmps[6][3].CLK
rst_n => nmps[6][4].CLK
rst_n => nmps[6][5].CLK
rst_n => nmps[5][0].CLK
rst_n => nmps[5][1].CLK
rst_n => nmps[5][2].CLK
rst_n => nmps[5][3].CLK
rst_n => nmps[5][4].CLK
rst_n => nmps[5][5].CLK
rst_n => nmps[4][0].CLK
rst_n => nmps[4][1].CLK
rst_n => nmps[4][2].CLK
rst_n => nmps[4][3].CLK
rst_n => nmps[4][4].CLK
rst_n => nmps[4][5].CLK
rst_n => nmps[3][0].CLK
rst_n => nmps[3][1].CLK
rst_n => nmps[3][2].CLK
rst_n => nmps[3][3].CLK
rst_n => nmps[3][4].CLK
rst_n => nmps[3][5].CLK
rst_n => nmps[2][0].CLK
rst_n => nmps[2][1].CLK
rst_n => nmps[2][2].CLK
rst_n => nmps[2][3].CLK
rst_n => nmps[2][4].CLK
rst_n => nmps[2][5].CLK
rst_n => nmps[1][0].CLK
rst_n => nmps[1][1].CLK
rst_n => nmps[1][2].CLK
rst_n => nmps[1][3].CLK
rst_n => nmps[1][4].CLK
rst_n => nmps[1][5].CLK
rst_n => nmps[0][0].CLK
rst_n => nmps[0][1].CLK
rst_n => nmps[0][2].CLK
rst_n => nmps[0][3].CLK
rst_n => nmps[0][4].CLK
rst_n => nmps[0][5].CLK
rst_n => switch[46].CLK
rst_n => switch[45].CLK
rst_n => switch[44].CLK
rst_n => switch[43].CLK
rst_n => switch[42].CLK
rst_n => switch[41].CLK
rst_n => switch[40].CLK
rst_n => switch[39].CLK
rst_n => switch[38].CLK
rst_n => switch[37].CLK
rst_n => switch[36].CLK
rst_n => switch[35].CLK
rst_n => switch[34].CLK
rst_n => switch[33].CLK
rst_n => switch[32].CLK
rst_n => switch[31].CLK
rst_n => switch[30].CLK
rst_n => switch[29].CLK
rst_n => switch[28].CLK
rst_n => switch[27].CLK
rst_n => switch[26].CLK
rst_n => switch[25].CLK
rst_n => switch[24].CLK
rst_n => switch[23].CLK
rst_n => switch[22].CLK
rst_n => switch[21].CLK
rst_n => switch[20].CLK
rst_n => switch[19].CLK
rst_n => switch[18].CLK
rst_n => switch[17].CLK
rst_n => switch[16].CLK
rst_n => switch[15].CLK
rst_n => switch[14].CLK
rst_n => switch[13].CLK
rst_n => switch[12].CLK
rst_n => switch[11].CLK
rst_n => switch[10].CLK
rst_n => switch[9].CLK
rst_n => switch[8].CLK
rst_n => switch[7].CLK
rst_n => switch[6].CLK
rst_n => switch[5].CLK
rst_n => switch[4].CLK
rst_n => switch[3].CLK
rst_n => switch[2].CLK
rst_n => switch[1].CLK
rst_n => switch[0].CLK
rst_n => qe[46][0].CLK
rst_n => qe[46][1].CLK
rst_n => qe[46][2].CLK
rst_n => qe[46][3].CLK
rst_n => qe[46][4].CLK
rst_n => qe[46][5].CLK
rst_n => qe[46][6].CLK
rst_n => qe[46][7].CLK
rst_n => qe[46][8].CLK
rst_n => qe[46][9].CLK
rst_n => qe[46][10].CLK
rst_n => qe[46][11].CLK
rst_n => qe[46][12].CLK
rst_n => qe[46][13].CLK
rst_n => qe[46][14].CLK
rst_n => qe[46][15].CLK
rst_n => qe[45][0].CLK
rst_n => qe[45][1].CLK
rst_n => qe[45][2].CLK
rst_n => qe[45][3].CLK
rst_n => qe[45][4].CLK
rst_n => qe[45][5].CLK
rst_n => qe[45][6].CLK
rst_n => qe[45][7].CLK
rst_n => qe[45][8].CLK
rst_n => qe[45][9].CLK
rst_n => qe[45][10].CLK
rst_n => qe[45][11].CLK
rst_n => qe[45][12].CLK
rst_n => qe[45][13].CLK
rst_n => qe[45][14].CLK
rst_n => qe[45][15].CLK
rst_n => qe[44][0].CLK
rst_n => qe[44][1].CLK
rst_n => qe[44][2].CLK
rst_n => qe[44][3].CLK
rst_n => qe[44][4].CLK
rst_n => qe[44][5].CLK
rst_n => qe[44][6].CLK
rst_n => qe[44][7].CLK
rst_n => qe[44][8].CLK
rst_n => qe[44][9].CLK
rst_n => qe[44][10].CLK
rst_n => qe[44][11].CLK
rst_n => qe[44][12].CLK
rst_n => qe[44][13].CLK
rst_n => qe[44][14].CLK
rst_n => qe[44][15].CLK
rst_n => qe[43][0].CLK
rst_n => qe[43][1].CLK
rst_n => qe[43][2].CLK
rst_n => qe[43][3].CLK
rst_n => qe[43][4].CLK
rst_n => qe[43][5].CLK
rst_n => qe[43][6].CLK
rst_n => qe[43][7].CLK
rst_n => qe[43][8].CLK
rst_n => qe[43][9].CLK
rst_n => qe[43][10].CLK
rst_n => qe[43][11].CLK
rst_n => qe[43][12].CLK
rst_n => qe[43][13].CLK
rst_n => qe[43][14].CLK
rst_n => qe[43][15].CLK
rst_n => qe[42][0].CLK
rst_n => qe[42][1].CLK
rst_n => qe[42][2].CLK
rst_n => qe[42][3].CLK
rst_n => qe[42][4].CLK
rst_n => qe[42][5].CLK
rst_n => qe[42][6].CLK
rst_n => qe[42][7].CLK
rst_n => qe[42][8].CLK
rst_n => qe[42][9].CLK
rst_n => qe[42][10].CLK
rst_n => qe[42][11].CLK
rst_n => qe[42][12].CLK
rst_n => qe[42][13].CLK
rst_n => qe[42][14].CLK
rst_n => qe[42][15].CLK
rst_n => qe[41][0].CLK
rst_n => qe[41][1].CLK
rst_n => qe[41][2].CLK
rst_n => qe[41][3].CLK
rst_n => qe[41][4].CLK
rst_n => qe[41][5].CLK
rst_n => qe[41][6].CLK
rst_n => qe[41][7].CLK
rst_n => qe[41][8].CLK
rst_n => qe[41][9].CLK
rst_n => qe[41][10].CLK
rst_n => qe[41][11].CLK
rst_n => qe[41][12].CLK
rst_n => qe[41][13].CLK
rst_n => qe[41][14].CLK
rst_n => qe[41][15].CLK
rst_n => qe[40][0].CLK
rst_n => qe[40][1].CLK
rst_n => qe[40][2].CLK
rst_n => qe[40][3].CLK
rst_n => qe[40][4].CLK
rst_n => qe[40][5].CLK
rst_n => qe[40][6].CLK
rst_n => qe[40][7].CLK
rst_n => qe[40][8].CLK
rst_n => qe[40][9].CLK
rst_n => qe[40][10].CLK
rst_n => qe[40][11].CLK
rst_n => qe[40][12].CLK
rst_n => qe[40][13].CLK
rst_n => qe[40][14].CLK
rst_n => qe[40][15].CLK
rst_n => qe[39][0].CLK
rst_n => qe[39][1].CLK
rst_n => qe[39][2].CLK
rst_n => qe[39][3].CLK
rst_n => qe[39][4].CLK
rst_n => qe[39][5].CLK
rst_n => qe[39][6].CLK
rst_n => qe[39][7].CLK
rst_n => qe[39][8].CLK
rst_n => qe[39][9].CLK
rst_n => qe[39][10].CLK
rst_n => qe[39][11].CLK
rst_n => qe[39][12].CLK
rst_n => qe[39][13].CLK
rst_n => qe[39][14].CLK
rst_n => qe[39][15].CLK
rst_n => qe[38][0].CLK
rst_n => qe[38][1].CLK
rst_n => qe[38][2].CLK
rst_n => qe[38][3].CLK
rst_n => qe[38][4].CLK
rst_n => qe[38][5].CLK
rst_n => qe[38][6].CLK
rst_n => qe[38][7].CLK
rst_n => qe[38][8].CLK
rst_n => qe[38][9].CLK
rst_n => qe[38][10].CLK
rst_n => qe[38][11].CLK
rst_n => qe[38][12].CLK
rst_n => qe[38][13].CLK
rst_n => qe[38][14].CLK
rst_n => qe[38][15].CLK
rst_n => qe[37][0].CLK
rst_n => qe[37][1].CLK
rst_n => qe[37][2].CLK
rst_n => qe[37][3].CLK
rst_n => qe[37][4].CLK
rst_n => qe[37][5].CLK
rst_n => qe[37][6].CLK
rst_n => qe[37][7].CLK
rst_n => qe[37][8].CLK
rst_n => qe[37][9].CLK
rst_n => qe[37][10].CLK
rst_n => qe[37][11].CLK
rst_n => qe[37][12].CLK
rst_n => qe[37][13].CLK
rst_n => qe[37][14].CLK
rst_n => qe[37][15].CLK
rst_n => qe[36][0].CLK
rst_n => qe[36][1].CLK
rst_n => qe[36][2].CLK
rst_n => qe[36][3].CLK
rst_n => qe[36][4].CLK
rst_n => qe[36][5].CLK
rst_n => qe[36][6].CLK
rst_n => qe[36][7].CLK
rst_n => qe[36][8].CLK
rst_n => qe[36][9].CLK
rst_n => qe[36][10].CLK
rst_n => qe[36][11].CLK
rst_n => qe[36][12].CLK
rst_n => qe[36][13].CLK
rst_n => qe[36][14].CLK
rst_n => qe[36][15].CLK
rst_n => qe[35][0].CLK
rst_n => qe[35][1].CLK
rst_n => qe[35][2].CLK
rst_n => qe[35][3].CLK
rst_n => qe[35][4].CLK
rst_n => qe[35][5].CLK
rst_n => qe[35][6].CLK
rst_n => qe[35][7].CLK
rst_n => qe[35][8].CLK
rst_n => qe[35][9].CLK
rst_n => qe[35][10].CLK
rst_n => qe[35][11].CLK
rst_n => qe[35][12].CLK
rst_n => qe[35][13].CLK
rst_n => qe[35][14].CLK
rst_n => qe[35][15].CLK
rst_n => qe[34][0].CLK
rst_n => qe[34][1].CLK
rst_n => qe[34][2].CLK
rst_n => qe[34][3].CLK
rst_n => qe[34][4].CLK
rst_n => qe[34][5].CLK
rst_n => qe[34][6].CLK
rst_n => qe[34][7].CLK
rst_n => qe[34][8].CLK
rst_n => qe[34][9].CLK
rst_n => qe[34][10].CLK
rst_n => qe[34][11].CLK
rst_n => qe[34][12].CLK
rst_n => qe[34][13].CLK
rst_n => qe[34][14].CLK
rst_n => qe[34][15].CLK
rst_n => qe[33][0].CLK
rst_n => qe[33][1].CLK
rst_n => qe[33][2].CLK
rst_n => qe[33][3].CLK
rst_n => qe[33][4].CLK
rst_n => qe[33][5].CLK
rst_n => qe[33][6].CLK
rst_n => qe[33][7].CLK
rst_n => qe[33][8].CLK
rst_n => qe[33][9].CLK
rst_n => qe[33][10].CLK
rst_n => qe[33][11].CLK
rst_n => qe[33][12].CLK
rst_n => qe[33][13].CLK
rst_n => qe[33][14].CLK
rst_n => qe[33][15].CLK
rst_n => qe[32][0].CLK
rst_n => qe[32][1].CLK
rst_n => qe[32][2].CLK
rst_n => qe[32][3].CLK
rst_n => qe[32][4].CLK
rst_n => qe[32][5].CLK
rst_n => qe[32][6].CLK
rst_n => qe[32][7].CLK
rst_n => qe[32][8].CLK
rst_n => qe[32][9].CLK
rst_n => qe[32][10].CLK
rst_n => qe[32][11].CLK
rst_n => qe[32][12].CLK
rst_n => qe[32][13].CLK
rst_n => qe[32][14].CLK
rst_n => qe[32][15].CLK
rst_n => qe[31][0].CLK
rst_n => qe[31][1].CLK
rst_n => qe[31][2].CLK
rst_n => qe[31][3].CLK
rst_n => qe[31][4].CLK
rst_n => qe[31][5].CLK
rst_n => qe[31][6].CLK
rst_n => qe[31][7].CLK
rst_n => qe[31][8].CLK
rst_n => qe[31][9].CLK
rst_n => qe[31][10].CLK
rst_n => qe[31][11].CLK
rst_n => qe[31][12].CLK
rst_n => qe[31][13].CLK
rst_n => qe[31][14].CLK
rst_n => qe[31][15].CLK
rst_n => qe[30][0].CLK
rst_n => qe[30][1].CLK
rst_n => qe[30][2].CLK
rst_n => qe[30][3].CLK
rst_n => qe[30][4].CLK
rst_n => qe[30][5].CLK
rst_n => qe[30][6].CLK
rst_n => qe[30][7].CLK
rst_n => qe[30][8].CLK
rst_n => qe[30][9].CLK
rst_n => qe[30][10].CLK
rst_n => qe[30][11].CLK
rst_n => qe[30][12].CLK
rst_n => qe[30][13].CLK
rst_n => qe[30][14].CLK
rst_n => qe[30][15].CLK
rst_n => qe[29][0].CLK
rst_n => qe[29][1].CLK
rst_n => qe[29][2].CLK
rst_n => qe[29][3].CLK
rst_n => qe[29][4].CLK
rst_n => qe[29][5].CLK
rst_n => qe[29][6].CLK
rst_n => qe[29][7].CLK
rst_n => qe[29][8].CLK
rst_n => qe[29][9].CLK
rst_n => qe[29][10].CLK
rst_n => qe[29][11].CLK
rst_n => qe[29][12].CLK
rst_n => qe[29][13].CLK
rst_n => qe[29][14].CLK
rst_n => qe[29][15].CLK
rst_n => qe[28][0].CLK
rst_n => qe[28][1].CLK
rst_n => qe[28][2].CLK
rst_n => qe[28][3].CLK
rst_n => qe[28][4].CLK
rst_n => qe[28][5].CLK
rst_n => qe[28][6].CLK
rst_n => qe[28][7].CLK
rst_n => qe[28][8].CLK
rst_n => qe[28][9].CLK
rst_n => qe[28][10].CLK
rst_n => qe[28][11].CLK
rst_n => qe[28][12].CLK
rst_n => qe[28][13].CLK
rst_n => qe[28][14].CLK
rst_n => qe[28][15].CLK
rst_n => qe[27][0].CLK
rst_n => qe[27][1].CLK
rst_n => qe[27][2].CLK
rst_n => qe[27][3].CLK
rst_n => qe[27][4].CLK
rst_n => qe[27][5].CLK
rst_n => qe[27][6].CLK
rst_n => qe[27][7].CLK
rst_n => qe[27][8].CLK
rst_n => qe[27][9].CLK
rst_n => qe[27][10].CLK
rst_n => qe[27][11].CLK
rst_n => qe[27][12].CLK
rst_n => qe[27][13].CLK
rst_n => qe[27][14].CLK
rst_n => qe[27][15].CLK
rst_n => qe[26][0].CLK
rst_n => qe[26][1].CLK
rst_n => qe[26][2].CLK
rst_n => qe[26][3].CLK
rst_n => qe[26][4].CLK
rst_n => qe[26][5].CLK
rst_n => qe[26][6].CLK
rst_n => qe[26][7].CLK
rst_n => qe[26][8].CLK
rst_n => qe[26][9].CLK
rst_n => qe[26][10].CLK
rst_n => qe[26][11].CLK
rst_n => qe[26][12].CLK
rst_n => qe[26][13].CLK
rst_n => qe[26][14].CLK
rst_n => qe[26][15].CLK
rst_n => qe[25][0].CLK
rst_n => qe[25][1].CLK
rst_n => qe[25][2].CLK
rst_n => qe[25][3].CLK
rst_n => qe[25][4].CLK
rst_n => qe[25][5].CLK
rst_n => qe[25][6].CLK
rst_n => qe[25][7].CLK
rst_n => qe[25][8].CLK
rst_n => qe[25][9].CLK
rst_n => qe[25][10].CLK
rst_n => qe[25][11].CLK
rst_n => qe[25][12].CLK
rst_n => qe[25][13].CLK
rst_n => qe[25][14].CLK
rst_n => qe[25][15].CLK
rst_n => qe[24][0].CLK
rst_n => qe[24][1].CLK
rst_n => qe[24][2].CLK
rst_n => qe[24][3].CLK
rst_n => qe[24][4].CLK
rst_n => qe[24][5].CLK
rst_n => qe[24][6].CLK
rst_n => qe[24][7].CLK
rst_n => qe[24][8].CLK
rst_n => qe[24][9].CLK
rst_n => qe[24][10].CLK
rst_n => qe[24][11].CLK
rst_n => qe[24][12].CLK
rst_n => qe[24][13].CLK
rst_n => qe[24][14].CLK
rst_n => qe[24][15].CLK
rst_n => qe[23][0].CLK
rst_n => qe[23][1].CLK
rst_n => qe[23][2].CLK
rst_n => qe[23][3].CLK
rst_n => qe[23][4].CLK
rst_n => qe[23][5].CLK
rst_n => qe[23][6].CLK
rst_n => qe[23][7].CLK
rst_n => qe[23][8].CLK
rst_n => qe[23][9].CLK
rst_n => qe[23][10].CLK
rst_n => qe[23][11].CLK
rst_n => qe[23][12].CLK
rst_n => qe[23][13].CLK
rst_n => qe[23][14].CLK
rst_n => qe[23][15].CLK
rst_n => qe[22][0].CLK
rst_n => qe[22][1].CLK
rst_n => qe[22][2].CLK
rst_n => qe[22][3].CLK
rst_n => qe[22][4].CLK
rst_n => qe[22][5].CLK
rst_n => qe[22][6].CLK
rst_n => qe[22][7].CLK
rst_n => qe[22][8].CLK
rst_n => qe[22][9].CLK
rst_n => qe[22][10].CLK
rst_n => qe[22][11].CLK
rst_n => qe[22][12].CLK
rst_n => qe[22][13].CLK
rst_n => qe[22][14].CLK
rst_n => qe[22][15].CLK
rst_n => qe[21][0].CLK
rst_n => qe[21][1].CLK
rst_n => qe[21][2].CLK
rst_n => qe[21][3].CLK
rst_n => qe[21][4].CLK
rst_n => qe[21][5].CLK
rst_n => qe[21][6].CLK
rst_n => qe[21][7].CLK
rst_n => qe[21][8].CLK
rst_n => qe[21][9].CLK
rst_n => qe[21][10].CLK
rst_n => qe[21][11].CLK
rst_n => qe[21][12].CLK
rst_n => qe[21][13].CLK
rst_n => qe[21][14].CLK
rst_n => qe[21][15].CLK
rst_n => qe[20][0].CLK
rst_n => qe[20][1].CLK
rst_n => qe[20][2].CLK
rst_n => qe[20][3].CLK
rst_n => qe[20][4].CLK
rst_n => qe[20][5].CLK
rst_n => qe[20][6].CLK
rst_n => qe[20][7].CLK
rst_n => qe[20][8].CLK
rst_n => qe[20][9].CLK
rst_n => qe[20][10].CLK
rst_n => qe[20][11].CLK
rst_n => qe[20][12].CLK
rst_n => qe[20][13].CLK
rst_n => qe[20][14].CLK
rst_n => qe[20][15].CLK
rst_n => qe[19][0].CLK
rst_n => qe[19][1].CLK
rst_n => qe[19][2].CLK
rst_n => qe[19][3].CLK
rst_n => qe[19][4].CLK
rst_n => qe[19][5].CLK
rst_n => qe[19][6].CLK
rst_n => qe[19][7].CLK
rst_n => qe[19][8].CLK
rst_n => qe[19][9].CLK
rst_n => qe[19][10].CLK
rst_n => qe[19][11].CLK
rst_n => qe[19][12].CLK
rst_n => qe[19][13].CLK
rst_n => qe[19][14].CLK
rst_n => qe[19][15].CLK
rst_n => qe[18][0].CLK
rst_n => qe[18][1].CLK
rst_n => qe[18][2].CLK
rst_n => qe[18][3].CLK
rst_n => qe[18][4].CLK
rst_n => qe[18][5].CLK
rst_n => qe[18][6].CLK
rst_n => qe[18][7].CLK
rst_n => qe[18][8].CLK
rst_n => qe[18][9].CLK
rst_n => qe[18][10].CLK
rst_n => qe[18][11].CLK
rst_n => qe[18][12].CLK
rst_n => qe[18][13].CLK
rst_n => qe[18][14].CLK
rst_n => qe[18][15].CLK
rst_n => qe[17][0].CLK
rst_n => qe[17][1].CLK
rst_n => qe[17][2].CLK
rst_n => qe[17][3].CLK
rst_n => qe[17][4].CLK
rst_n => qe[17][5].CLK
rst_n => qe[17][6].CLK
rst_n => qe[17][7].CLK
rst_n => qe[17][8].CLK
rst_n => qe[17][9].CLK
rst_n => qe[17][10].CLK
rst_n => qe[17][11].CLK
rst_n => qe[17][12].CLK
rst_n => qe[17][13].CLK
rst_n => qe[17][14].CLK
rst_n => qe[17][15].CLK
rst_n => qe[16][0].CLK
rst_n => qe[16][1].CLK
rst_n => qe[16][2].CLK
rst_n => qe[16][3].CLK
rst_n => qe[16][4].CLK
rst_n => qe[16][5].CLK
rst_n => qe[16][6].CLK
rst_n => qe[16][7].CLK
rst_n => qe[16][8].CLK
rst_n => qe[16][9].CLK
rst_n => qe[16][10].CLK
rst_n => qe[16][11].CLK
rst_n => qe[16][12].CLK
rst_n => qe[16][13].CLK
rst_n => qe[16][14].CLK
rst_n => qe[16][15].CLK
rst_n => qe[15][0].CLK
rst_n => qe[15][1].CLK
rst_n => qe[15][2].CLK
rst_n => qe[15][3].CLK
rst_n => qe[15][4].CLK
rst_n => qe[15][5].CLK
rst_n => qe[15][6].CLK
rst_n => qe[15][7].CLK
rst_n => qe[15][8].CLK
rst_n => qe[15][9].CLK
rst_n => qe[15][10].CLK
rst_n => qe[15][11].CLK
rst_n => qe[15][12].CLK
rst_n => qe[15][13].CLK
rst_n => qe[15][14].CLK
rst_n => qe[15][15].CLK
rst_n => qe[14][0].CLK
rst_n => qe[14][1].CLK
rst_n => qe[14][2].CLK
rst_n => qe[14][3].CLK
rst_n => qe[14][4].CLK
rst_n => qe[14][5].CLK
rst_n => qe[14][6].CLK
rst_n => qe[14][7].CLK
rst_n => qe[14][8].CLK
rst_n => qe[14][9].CLK
rst_n => qe[14][10].CLK
rst_n => qe[14][11].CLK
rst_n => qe[14][12].CLK
rst_n => qe[14][13].CLK
rst_n => qe[14][14].CLK
rst_n => qe[14][15].CLK
rst_n => qe[13][0].CLK
rst_n => qe[13][1].CLK
rst_n => qe[13][2].CLK
rst_n => qe[13][3].CLK
rst_n => qe[13][4].CLK
rst_n => qe[13][5].CLK
rst_n => qe[13][6].CLK
rst_n => qe[13][7].CLK
rst_n => qe[13][8].CLK
rst_n => qe[13][9].CLK
rst_n => qe[13][10].CLK
rst_n => qe[13][11].CLK
rst_n => qe[13][12].CLK
rst_n => qe[13][13].CLK
rst_n => qe[13][14].CLK
rst_n => qe[13][15].CLK
rst_n => qe[12][0].CLK
rst_n => qe[12][1].CLK
rst_n => qe[12][2].CLK
rst_n => qe[12][3].CLK
rst_n => qe[12][4].CLK
rst_n => qe[12][5].CLK
rst_n => qe[12][6].CLK
rst_n => qe[12][7].CLK
rst_n => qe[12][8].CLK
rst_n => qe[12][9].CLK
rst_n => qe[12][10].CLK
rst_n => qe[12][11].CLK
rst_n => qe[12][12].CLK
rst_n => qe[12][13].CLK
rst_n => qe[12][14].CLK
rst_n => qe[12][15].CLK
rst_n => qe[11][0].CLK
rst_n => qe[11][1].CLK
rst_n => qe[11][2].CLK
rst_n => qe[11][3].CLK
rst_n => qe[11][4].CLK
rst_n => qe[11][5].CLK
rst_n => qe[11][6].CLK
rst_n => qe[11][7].CLK
rst_n => qe[11][8].CLK
rst_n => qe[11][9].CLK
rst_n => qe[11][10].CLK
rst_n => qe[11][11].CLK
rst_n => qe[11][12].CLK
rst_n => qe[11][13].CLK
rst_n => qe[11][14].CLK
rst_n => qe[11][15].CLK
rst_n => qe[10][0].CLK
rst_n => qe[10][1].CLK
rst_n => qe[10][2].CLK
rst_n => qe[10][3].CLK
rst_n => qe[10][4].CLK
rst_n => qe[10][5].CLK
rst_n => qe[10][6].CLK
rst_n => qe[10][7].CLK
rst_n => qe[10][8].CLK
rst_n => qe[10][9].CLK
rst_n => qe[10][10].CLK
rst_n => qe[10][11].CLK
rst_n => qe[10][12].CLK
rst_n => qe[10][13].CLK
rst_n => qe[10][14].CLK
rst_n => qe[10][15].CLK
rst_n => qe[9][0].CLK
rst_n => qe[9][1].CLK
rst_n => qe[9][2].CLK
rst_n => qe[9][3].CLK
rst_n => qe[9][4].CLK
rst_n => qe[9][5].CLK
rst_n => qe[9][6].CLK
rst_n => qe[9][7].CLK
rst_n => qe[9][8].CLK
rst_n => qe[9][9].CLK
rst_n => qe[9][10].CLK
rst_n => qe[9][11].CLK
rst_n => qe[9][12].CLK
rst_n => qe[9][13].CLK
rst_n => qe[9][14].CLK
rst_n => qe[9][15].CLK
rst_n => qe[8][0].CLK
rst_n => qe[8][1].CLK
rst_n => qe[8][2].CLK
rst_n => qe[8][3].CLK
rst_n => qe[8][4].CLK
rst_n => qe[8][5].CLK
rst_n => qe[8][6].CLK
rst_n => qe[8][7].CLK
rst_n => qe[8][8].CLK
rst_n => qe[8][9].CLK
rst_n => qe[8][10].CLK
rst_n => qe[8][11].CLK
rst_n => qe[8][12].CLK
rst_n => qe[8][13].CLK
rst_n => qe[8][14].CLK
rst_n => qe[8][15].CLK
rst_n => qe[7][0].CLK
rst_n => qe[7][1].CLK
rst_n => qe[7][2].CLK
rst_n => qe[7][3].CLK
rst_n => qe[7][4].CLK
rst_n => qe[7][5].CLK
rst_n => qe[7][6].CLK
rst_n => qe[7][7].CLK
rst_n => qe[7][8].CLK
rst_n => qe[7][9].CLK
rst_n => qe[7][10].CLK
rst_n => qe[7][11].CLK
rst_n => qe[7][12].CLK
rst_n => qe[7][13].CLK
rst_n => qe[7][14].CLK
rst_n => qe[7][15].CLK
rst_n => qe[6][0].CLK
rst_n => qe[6][1].CLK
rst_n => qe[6][2].CLK
rst_n => qe[6][3].CLK
rst_n => qe[6][4].CLK
rst_n => qe[6][5].CLK
rst_n => qe[6][6].CLK
rst_n => qe[6][7].CLK
rst_n => qe[6][8].CLK
rst_n => qe[6][9].CLK
rst_n => qe[6][10].CLK
rst_n => qe[6][11].CLK
rst_n => qe[6][12].CLK
rst_n => qe[6][13].CLK
rst_n => qe[6][14].CLK
rst_n => qe[6][15].CLK
rst_n => qe[5][0].CLK
rst_n => qe[5][1].CLK
rst_n => qe[5][2].CLK
rst_n => qe[5][3].CLK
rst_n => qe[5][4].CLK
rst_n => qe[5][5].CLK
rst_n => qe[5][6].CLK
rst_n => qe[5][7].CLK
rst_n => qe[5][8].CLK
rst_n => qe[5][9].CLK
rst_n => qe[5][10].CLK
rst_n => qe[5][11].CLK
rst_n => qe[5][12].CLK
rst_n => qe[5][13].CLK
rst_n => qe[5][14].CLK
rst_n => qe[5][15].CLK
rst_n => qe[4][0].CLK
rst_n => qe[4][1].CLK
rst_n => qe[4][2].CLK
rst_n => qe[4][3].CLK
rst_n => qe[4][4].CLK
rst_n => qe[4][5].CLK
rst_n => qe[4][6].CLK
rst_n => qe[4][7].CLK
rst_n => qe[4][8].CLK
rst_n => qe[4][9].CLK
rst_n => qe[4][10].CLK
rst_n => qe[4][11].CLK
rst_n => qe[4][12].CLK
rst_n => qe[4][13].CLK
rst_n => qe[4][14].CLK
rst_n => qe[4][15].CLK
rst_n => qe[3][0].CLK
rst_n => qe[3][1].CLK
rst_n => qe[3][2].CLK
rst_n => qe[3][3].CLK
rst_n => qe[3][4].CLK
rst_n => qe[3][5].CLK
rst_n => qe[3][6].CLK
rst_n => qe[3][7].CLK
rst_n => qe[3][8].CLK
rst_n => qe[3][9].CLK
rst_n => qe[3][10].CLK
rst_n => qe[3][11].CLK
rst_n => qe[3][12].CLK
rst_n => qe[3][13].CLK
rst_n => qe[3][14].CLK
rst_n => qe[3][15].CLK
rst_n => qe[2][0].CLK
rst_n => qe[2][1].CLK
rst_n => qe[2][2].CLK
rst_n => qe[2][3].CLK
rst_n => qe[2][4].CLK
rst_n => qe[2][5].CLK
rst_n => qe[2][6].CLK
rst_n => qe[2][7].CLK
rst_n => qe[2][8].CLK
rst_n => qe[2][9].CLK
rst_n => qe[2][10].CLK
rst_n => qe[2][11].CLK
rst_n => qe[2][12].CLK
rst_n => qe[2][13].CLK
rst_n => qe[2][14].CLK
rst_n => qe[2][15].CLK
rst_n => qe[1][0].CLK
rst_n => qe[1][1].CLK
rst_n => qe[1][2].CLK
rst_n => qe[1][3].CLK
rst_n => qe[1][4].CLK
rst_n => qe[1][5].CLK
rst_n => qe[1][6].CLK
rst_n => qe[1][7].CLK
rst_n => qe[1][8].CLK
rst_n => qe[1][9].CLK
rst_n => qe[1][10].CLK
rst_n => qe[1][11].CLK
rst_n => qe[1][12].CLK
rst_n => qe[1][13].CLK
rst_n => qe[1][14].CLK
rst_n => qe[1][15].CLK
rst_n => qe[0][0].CLK
rst_n => qe[0][1].CLK
rst_n => qe[0][2].CLK
rst_n => qe[0][3].CLK
rst_n => qe[0][4].CLK
rst_n => qe[0][5].CLK
rst_n => qe[0][6].CLK
rst_n => qe[0][7].CLK
rst_n => qe[0][8].CLK
rst_n => qe[0][9].CLK
rst_n => qe[0][10].CLK
rst_n => qe[0][11].CLK
rst_n => qe[0][12].CLK
rst_n => qe[0][13].CLK
rst_n => qe[0][14].CLK
rst_n => qe[0][15].CLK
index[0] => Mux0.IN22
index[0] => Mux1.IN22
index[0] => Mux2.IN22
index[0] => Mux3.IN22
index[0] => Mux4.IN22
index[0] => Mux5.IN22
index[0] => Mux6.IN22
index[0] => Mux7.IN22
index[0] => Mux8.IN22
index[0] => Mux9.IN22
index[0] => Mux10.IN22
index[0] => Mux11.IN22
index[0] => Mux12.IN22
index[0] => Mux13.IN22
index[0] => Mux14.IN22
index[0] => Mux15.IN22
index[0] => Mux16.IN22
index[0] => Mux17.IN22
index[0] => Mux18.IN22
index[0] => Mux19.IN22
index[0] => Mux20.IN22
index[0] => Mux21.IN22
index[0] => Mux22.IN22
index[0] => Mux23.IN22
index[0] => Mux24.IN22
index[0] => Mux25.IN22
index[0] => Mux26.IN22
index[0] => Mux27.IN22
index[0] => Mux28.IN22
index[1] => Mux0.IN21
index[1] => Mux1.IN21
index[1] => Mux2.IN21
index[1] => Mux3.IN21
index[1] => Mux4.IN21
index[1] => Mux5.IN21
index[1] => Mux6.IN21
index[1] => Mux7.IN21
index[1] => Mux8.IN21
index[1] => Mux9.IN21
index[1] => Mux10.IN21
index[1] => Mux11.IN21
index[1] => Mux12.IN21
index[1] => Mux13.IN21
index[1] => Mux14.IN21
index[1] => Mux15.IN21
index[1] => Mux16.IN21
index[1] => Mux17.IN21
index[1] => Mux18.IN21
index[1] => Mux19.IN21
index[1] => Mux20.IN21
index[1] => Mux21.IN21
index[1] => Mux22.IN21
index[1] => Mux23.IN21
index[1] => Mux24.IN21
index[1] => Mux25.IN21
index[1] => Mux26.IN21
index[1] => Mux27.IN21
index[1] => Mux28.IN21
index[2] => Mux0.IN20
index[2] => Mux1.IN20
index[2] => Mux2.IN20
index[2] => Mux3.IN20
index[2] => Mux4.IN20
index[2] => Mux5.IN20
index[2] => Mux6.IN20
index[2] => Mux7.IN20
index[2] => Mux8.IN20
index[2] => Mux9.IN20
index[2] => Mux10.IN20
index[2] => Mux11.IN20
index[2] => Mux12.IN20
index[2] => Mux13.IN20
index[2] => Mux14.IN20
index[2] => Mux15.IN20
index[2] => Mux16.IN20
index[2] => Mux17.IN20
index[2] => Mux18.IN20
index[2] => Mux19.IN20
index[2] => Mux20.IN20
index[2] => Mux21.IN20
index[2] => Mux22.IN20
index[2] => Mux23.IN20
index[2] => Mux24.IN20
index[2] => Mux25.IN20
index[2] => Mux26.IN20
index[2] => Mux27.IN20
index[2] => Mux28.IN20
index[3] => Mux0.IN19
index[3] => Mux1.IN19
index[3] => Mux2.IN19
index[3] => Mux3.IN19
index[3] => Mux4.IN19
index[3] => Mux5.IN19
index[3] => Mux6.IN19
index[3] => Mux7.IN19
index[3] => Mux8.IN19
index[3] => Mux9.IN19
index[3] => Mux10.IN19
index[3] => Mux11.IN19
index[3] => Mux12.IN19
index[3] => Mux13.IN19
index[3] => Mux14.IN19
index[3] => Mux15.IN19
index[3] => Mux16.IN19
index[3] => Mux17.IN19
index[3] => Mux18.IN19
index[3] => Mux19.IN19
index[3] => Mux20.IN19
index[3] => Mux21.IN19
index[3] => Mux22.IN19
index[3] => Mux23.IN19
index[3] => Mux24.IN19
index[3] => Mux25.IN19
index[3] => Mux26.IN19
index[3] => Mux27.IN19
index[3] => Mux28.IN19
index[4] => Mux0.IN18
index[4] => Mux1.IN18
index[4] => Mux2.IN18
index[4] => Mux3.IN18
index[4] => Mux4.IN18
index[4] => Mux5.IN18
index[4] => Mux6.IN18
index[4] => Mux7.IN18
index[4] => Mux8.IN18
index[4] => Mux9.IN18
index[4] => Mux10.IN18
index[4] => Mux11.IN18
index[4] => Mux12.IN18
index[4] => Mux13.IN18
index[4] => Mux14.IN18
index[4] => Mux15.IN18
index[4] => Mux16.IN18
index[4] => Mux17.IN18
index[4] => Mux18.IN18
index[4] => Mux19.IN18
index[4] => Mux20.IN18
index[4] => Mux21.IN18
index[4] => Mux22.IN18
index[4] => Mux23.IN18
index[4] => Mux24.IN18
index[4] => Mux25.IN18
index[4] => Mux26.IN18
index[4] => Mux27.IN18
index[4] => Mux28.IN18
index[5] => Mux0.IN17
index[5] => Mux1.IN17
index[5] => Mux2.IN17
index[5] => Mux3.IN17
index[5] => Mux4.IN17
index[5] => Mux5.IN17
index[5] => Mux6.IN17
index[5] => Mux7.IN17
index[5] => Mux8.IN17
index[5] => Mux9.IN17
index[5] => Mux10.IN17
index[5] => Mux11.IN17
index[5] => Mux12.IN17
index[5] => Mux13.IN17
index[5] => Mux14.IN17
index[5] => Mux15.IN17
index[5] => Mux16.IN17
index[5] => Mux17.IN17
index[5] => Mux18.IN17
index[5] => Mux19.IN17
index[5] => Mux20.IN17
index[5] => Mux21.IN17
index[5] => Mux22.IN17
index[5] => Mux23.IN17
index[5] => Mux24.IN17
index[5] => Mux25.IN17
index[5] => Mux26.IN17
index[5] => Mux27.IN17
index[5] => Mux28.IN17
qe_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
qe_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
qe_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
qe_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
qe_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
qe_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
qe_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
qe_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
qe_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
qe_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
qe_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
qe_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
qe_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
qe_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
qe_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
qe_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
nmps_out[0] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
nmps_out[1] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
nmps_out[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
nmps_out[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
nmps_out[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
nmps_out[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
nlps_out[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
nlps_out[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
nlps_out[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
nlps_out[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
nlps_out[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
nlps_out[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
switch_out <= Mux28.DB_MAX_OUTPUT_PORT_TYPE


|img_coder|ram_conversion:b2v_inst
clk => clk.IN2
rst_n => rst_n.IN2
wavelet_end => wavelet_end.IN1
ram_data_input[0] => ram_data_input[0].IN1
ram_data_input[1] => ram_data_input[1].IN1
ram_data_input[2] => ram_data_input[2].IN1
ram_data_input[3] => ram_data_input[3].IN1
ram_data_input[4] => ram_data_input[4].IN1
ram_data_input[5] => ram_data_input[5].IN1
ram_data_input[6] => ram_data_input[6].IN1
ram_data_input[7] => ram_data_input[7].IN1
ram_data_input[8] => ram_data_input[8].IN1
ram_data_input[9] => ram_data_input[9].IN1
ram_data_input[10] => ram_data_input[10].IN1
ram_data_input[11] => ram_data_input[11].IN1
ram_data_input[12] => ram_data_input[12].IN1
ram_data_input[13] => ram_data_input[13].IN1
ram_data_input[14] => ram_data_input[14].IN1
ram_data_input[15] => ram_data_input[15].IN1
wrreq <= bit_plane_coder:b2v_inst1.wrreq
bit_out <= bit_plane_coder:b2v_inst1.bit_out
cx_out[0] <= bit_plane_coder:b2v_inst1.cx_out
cx_out[1] <= bit_plane_coder:b2v_inst1.cx_out
cx_out[2] <= bit_plane_coder:b2v_inst1.cx_out
cx_out[3] <= bit_plane_coder:b2v_inst1.cx_out
ram_read_address[0] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[1] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[2] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[3] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[4] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[5] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[6] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[7] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[8] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[9] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[10] <= ram_reader:b2v_inst.ram_read_address
ram_read_address[11] <= ram_reader:b2v_inst.ram_read_address


|img_coder|ram_conversion:b2v_inst|ram_reader:b2v_inst
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
bitplane_code_ready => ~NO_FANOUT~
wavelet_end => ~NO_FANOUT~
ram_data_input[0] => ~NO_FANOUT~
ram_data_input[1] => ~NO_FANOUT~
ram_data_input[2] => ~NO_FANOUT~
ram_data_input[3] => ~NO_FANOUT~
ram_data_input[4] => ~NO_FANOUT~
ram_data_input[5] => ~NO_FANOUT~
ram_data_input[6] => ~NO_FANOUT~
ram_data_input[7] => ~NO_FANOUT~
ram_data_input[8] => ~NO_FANOUT~
ram_data_input[9] => ~NO_FANOUT~
ram_data_input[10] => ~NO_FANOUT~
ram_data_input[11] => ~NO_FANOUT~
ram_data_input[12] => ~NO_FANOUT~
ram_data_input[13] => ~NO_FANOUT~
ram_data_input[14] => ~NO_FANOUT~
ram_data_input[15] => ~NO_FANOUT~
ram_read_address[0] <= <GND>
ram_read_address[1] <= <GND>
ram_read_address[2] <= <GND>
ram_read_address[3] <= <GND>
ram_read_address[4] <= <GND>
ram_read_address[5] <= <GND>
ram_read_address[6] <= <GND>
ram_read_address[7] <= <GND>
ram_read_address[8] <= <GND>
ram_read_address[9] <= <GND>
ram_read_address[10] <= <GND>
ram_read_address[11] <= <GND>
subband[0] <= <GND>
subband[1] <= <GND>
subband[2] <= <GND>
bitplane_data0[0] <= <GND>
bitplane_data0[1] <= <GND>
bitplane_data0[2] <= <GND>
bitplane_data0[3] <= <GND>
bitplane_data0[4] <= <GND>
bitplane_data0[5] <= <GND>
bitplane_data0[6] <= <GND>
bitplane_data0[7] <= <GND>
bitplane_data0[8] <= <GND>
bitplane_data0[9] <= <GND>
bitplane_data0[10] <= <GND>
bitplane_data0[11] <= <GND>
bitplane_data0[12] <= <GND>
bitplane_data0[13] <= <GND>
bitplane_data0[14] <= <GND>
bitplane_data0[15] <= <GND>
bitplane_data1[0] <= <GND>
bitplane_data1[1] <= <GND>
bitplane_data1[2] <= <GND>
bitplane_data1[3] <= <GND>
bitplane_data1[4] <= <GND>
bitplane_data1[5] <= <GND>
bitplane_data1[6] <= <GND>
bitplane_data1[7] <= <GND>
bitplane_data1[8] <= <GND>
bitplane_data1[9] <= <GND>
bitplane_data1[10] <= <GND>
bitplane_data1[11] <= <GND>
bitplane_data1[12] <= <GND>
bitplane_data1[13] <= <GND>
bitplane_data1[14] <= <GND>
bitplane_data1[15] <= <GND>
bitplane_data2[0] <= <GND>
bitplane_data2[1] <= <GND>
bitplane_data2[2] <= <GND>
bitplane_data2[3] <= <GND>
bitplane_data2[4] <= <GND>
bitplane_data2[5] <= <GND>
bitplane_data2[6] <= <GND>
bitplane_data2[7] <= <GND>
bitplane_data2[8] <= <GND>
bitplane_data2[9] <= <GND>
bitplane_data2[10] <= <GND>
bitplane_data2[11] <= <GND>
bitplane_data2[12] <= <GND>
bitplane_data2[13] <= <GND>
bitplane_data2[14] <= <GND>
bitplane_data2[15] <= <GND>
bitplane_data3[0] <= <GND>
bitplane_data3[1] <= <GND>
bitplane_data3[2] <= <GND>
bitplane_data3[3] <= <GND>
bitplane_data3[4] <= <GND>
bitplane_data3[5] <= <GND>
bitplane_data3[6] <= <GND>
bitplane_data3[7] <= <GND>
bitplane_data3[8] <= <GND>
bitplane_data3[9] <= <GND>
bitplane_data3[10] <= <GND>
bitplane_data3[11] <= <GND>
bitplane_data3[12] <= <GND>
bitplane_data3[13] <= <GND>
bitplane_data3[14] <= <GND>
bitplane_data3[15] <= <GND>
bitplane_data4[0] <= <GND>
bitplane_data4[1] <= <GND>
bitplane_data4[2] <= <GND>
bitplane_data4[3] <= <GND>
bitplane_data4[4] <= <GND>
bitplane_data4[5] <= <GND>
bitplane_data4[6] <= <GND>
bitplane_data4[7] <= <GND>
bitplane_data4[8] <= <GND>
bitplane_data4[9] <= <GND>
bitplane_data4[10] <= <GND>
bitplane_data4[11] <= <GND>
bitplane_data4[12] <= <GND>
bitplane_data4[13] <= <GND>
bitplane_data4[14] <= <GND>
bitplane_data4[15] <= <GND>
bitplane_data5[0] <= <GND>
bitplane_data5[1] <= <GND>
bitplane_data5[2] <= <GND>
bitplane_data5[3] <= <GND>
bitplane_data5[4] <= <GND>
bitplane_data5[5] <= <GND>
bitplane_data5[6] <= <GND>
bitplane_data5[7] <= <GND>
bitplane_data5[8] <= <GND>
bitplane_data5[9] <= <GND>
bitplane_data5[10] <= <GND>
bitplane_data5[11] <= <GND>
bitplane_data5[12] <= <GND>
bitplane_data5[13] <= <GND>
bitplane_data5[14] <= <GND>
bitplane_data5[15] <= <GND>
bitplane_data6[0] <= <GND>
bitplane_data6[1] <= <GND>
bitplane_data6[2] <= <GND>
bitplane_data6[3] <= <GND>
bitplane_data6[4] <= <GND>
bitplane_data6[5] <= <GND>
bitplane_data6[6] <= <GND>
bitplane_data6[7] <= <GND>
bitplane_data6[8] <= <GND>
bitplane_data6[9] <= <GND>
bitplane_data6[10] <= <GND>
bitplane_data6[11] <= <GND>
bitplane_data6[12] <= <GND>
bitplane_data6[13] <= <GND>
bitplane_data6[14] <= <GND>
bitplane_data6[15] <= <GND>
bitplane_data7[0] <= <GND>
bitplane_data7[1] <= <GND>
bitplane_data7[2] <= <GND>
bitplane_data7[3] <= <GND>
bitplane_data7[4] <= <GND>
bitplane_data7[5] <= <GND>
bitplane_data7[6] <= <GND>
bitplane_data7[7] <= <GND>
bitplane_data7[8] <= <GND>
bitplane_data7[9] <= <GND>
bitplane_data7[10] <= <GND>
bitplane_data7[11] <= <GND>
bitplane_data7[12] <= <GND>
bitplane_data7[13] <= <GND>
bitplane_data7[14] <= <GND>
bitplane_data7[15] <= <GND>
bitplane_data8[0] <= <GND>
bitplane_data8[1] <= <GND>
bitplane_data8[2] <= <GND>
bitplane_data8[3] <= <GND>
bitplane_data8[4] <= <GND>
bitplane_data8[5] <= <GND>
bitplane_data8[6] <= <GND>
bitplane_data8[7] <= <GND>
bitplane_data8[8] <= <GND>
bitplane_data8[9] <= <GND>
bitplane_data8[10] <= <GND>
bitplane_data8[11] <= <GND>
bitplane_data8[12] <= <GND>
bitplane_data8[13] <= <GND>
bitplane_data8[14] <= <GND>
bitplane_data8[15] <= <GND>
bitplane_input_valid <= <GND>


|img_coder|ram_conversion:b2v_inst|bit_plane_coder:b2v_inst1
clk => bit_number[0].CLK
clk => bit_number[1].CLK
clk => bit_number[2].CLK
clk => bit_number[3].CLK
clk => bit_number[4].CLK
clk => step~1.DATAIN
rst_n => bit_number[0].ACLR
rst_n => bit_number[1].ACLR
rst_n => bit_number[2].ACLR
rst_n => bit_number[3].PRESET
rst_n => bit_number[4].ACLR
rst_n => step~3.DATAIN
subband[0] => Equal0.IN2
subband[0] => Equal1.IN0
subband[0] => Equal2.IN1
subband[0] => Equal3.IN1
subband[0] => Equal4.IN2
subband[0] => Equal5.IN2
subband[0] => Equal6.IN2
subband[1] => Equal0.IN1
subband[1] => Equal1.IN2
subband[1] => Equal2.IN0
subband[1] => Equal3.IN2
subband[1] => Equal4.IN0
subband[1] => Equal5.IN1
subband[1] => Equal6.IN1
subband[2] => Equal0.IN0
subband[2] => Equal1.IN1
subband[2] => Equal2.IN2
subband[2] => Equal3.IN0
subband[2] => Equal4.IN1
subband[2] => Equal5.IN0
subband[2] => Equal6.IN0
data0[0] => Mux0.IN15
data0[1] => Mux0.IN14
data0[2] => Mux0.IN13
data0[3] => Mux0.IN12
data0[4] => Mux0.IN11
data0[5] => Mux0.IN10
data0[6] => Mux0.IN9
data0[7] => Mux0.IN8
data0[8] => Mux0.IN7
data0[9] => Mux0.IN6
data0[10] => Mux0.IN5
data0[11] => Mux0.IN4
data0[12] => Mux0.IN3
data0[13] => Mux0.IN2
data0[14] => Mux0.IN1
data0[15] => Mux0.IN0
data1[0] => Mux1.IN15
data1[1] => Mux1.IN14
data1[2] => Mux1.IN13
data1[3] => Mux1.IN12
data1[4] => Mux1.IN11
data1[5] => Mux1.IN10
data1[6] => Mux1.IN9
data1[7] => Mux1.IN8
data1[8] => Mux1.IN7
data1[9] => Mux1.IN6
data1[10] => Mux1.IN5
data1[11] => Mux1.IN4
data1[12] => Mux1.IN3
data1[13] => Mux1.IN2
data1[14] => Mux1.IN1
data1[15] => Mux1.IN0
data2[0] => Mux2.IN15
data2[1] => Mux2.IN14
data2[2] => Mux2.IN13
data2[3] => Mux2.IN12
data2[4] => Mux2.IN11
data2[5] => Mux2.IN10
data2[6] => Mux2.IN9
data2[7] => Mux2.IN8
data2[8] => Mux2.IN7
data2[9] => Mux2.IN6
data2[10] => Mux2.IN5
data2[11] => Mux2.IN4
data2[12] => Mux2.IN3
data2[13] => Mux2.IN2
data2[14] => Mux2.IN1
data2[15] => Mux2.IN0
data3[0] => Mux3.IN15
data3[1] => Mux3.IN14
data3[2] => Mux3.IN13
data3[3] => Mux3.IN12
data3[4] => Mux3.IN11
data3[5] => Mux3.IN10
data3[6] => Mux3.IN9
data3[7] => Mux3.IN8
data3[8] => Mux3.IN7
data3[9] => Mux3.IN6
data3[10] => Mux3.IN5
data3[11] => Mux3.IN4
data3[12] => Mux3.IN3
data3[13] => Mux3.IN2
data3[14] => Mux3.IN1
data3[15] => Mux3.IN0
data4[0] => Mux8.IN15
data4[1] => Mux8.IN14
data4[2] => Mux8.IN13
data4[3] => Mux8.IN12
data4[4] => Mux8.IN11
data4[5] => Mux8.IN10
data4[6] => Mux8.IN9
data4[7] => Mux8.IN8
data4[8] => Mux8.IN7
data4[9] => Mux8.IN6
data4[10] => Mux8.IN5
data4[11] => Mux8.IN4
data4[12] => Mux8.IN3
data4[13] => Mux8.IN2
data4[14] => Mux8.IN1
data4[15] => Mux8.IN0
data5[0] => Mux4.IN15
data5[1] => Mux4.IN14
data5[2] => Mux4.IN13
data5[3] => Mux4.IN12
data5[4] => Mux4.IN11
data5[5] => Mux4.IN10
data5[6] => Mux4.IN9
data5[7] => Mux4.IN8
data5[8] => Mux4.IN7
data5[9] => Mux4.IN6
data5[10] => Mux4.IN5
data5[11] => Mux4.IN4
data5[12] => Mux4.IN3
data5[13] => Mux4.IN2
data5[14] => Mux4.IN1
data5[15] => Mux4.IN0
data6[0] => Mux5.IN15
data6[1] => Mux5.IN14
data6[2] => Mux5.IN13
data6[3] => Mux5.IN12
data6[4] => Mux5.IN11
data6[5] => Mux5.IN10
data6[6] => Mux5.IN9
data6[7] => Mux5.IN8
data6[8] => Mux5.IN7
data6[9] => Mux5.IN6
data6[10] => Mux5.IN5
data6[11] => Mux5.IN4
data6[12] => Mux5.IN3
data6[13] => Mux5.IN2
data6[14] => Mux5.IN1
data6[15] => Mux5.IN0
data7[0] => Mux6.IN15
data7[1] => Mux6.IN14
data7[2] => Mux6.IN13
data7[3] => Mux6.IN12
data7[4] => Mux6.IN11
data7[5] => Mux6.IN10
data7[6] => Mux6.IN9
data7[7] => Mux6.IN8
data7[8] => Mux6.IN7
data7[9] => Mux6.IN6
data7[10] => Mux6.IN5
data7[11] => Mux6.IN4
data7[12] => Mux6.IN3
data7[13] => Mux6.IN2
data7[14] => Mux6.IN1
data7[15] => Mux6.IN0
data8[0] => Mux7.IN15
data8[1] => Mux7.IN14
data8[2] => Mux7.IN13
data8[3] => Mux7.IN12
data8[4] => Mux7.IN11
data8[5] => Mux7.IN10
data8[6] => Mux7.IN9
data8[7] => Mux7.IN8
data8[8] => Mux7.IN7
data8[9] => Mux7.IN6
data8[10] => Mux7.IN5
data8[11] => Mux7.IN4
data8[12] => Mux7.IN3
data8[13] => Mux7.IN2
data8[14] => Mux7.IN1
data8[15] => Mux7.IN0
input_valid => step_next.UPDATE.DATAB
input_valid => step_next.IDLE.DATAB
wrreq <= step_next.UPDATE.DB_MAX_OUTPUT_PORT_TYPE
bit_out <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
cx_out[0] <= cx_out.DB_MAX_OUTPUT_PORT_TYPE
cx_out[1] <= cx_out.DB_MAX_OUTPUT_PORT_TYPE
cx_out[2] <= cx_out.DB_MAX_OUTPUT_PORT_TYPE
cx_out[3] <= cx_out.DB_MAX_OUTPUT_PORT_TYPE
code_ready <= step_next.IDLE.DB_MAX_OUTPUT_PORT_TYPE


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1
clk => clk.IN4
rst_n => rst_n.IN1
address_a_input[0] => address_a_input[0].IN1
address_a_input[1] => address_a_input[1].IN1
address_a_input[2] => address_a_input[2].IN1
address_a_input[3] => address_a_input[3].IN1
address_a_input[4] => address_a_input[4].IN1
address_a_input[5] => address_a_input[5].IN1
address_a_input[6] => address_a_input[6].IN1
address_a_input[7] => address_a_input[7].IN1
address_a_input[8] => address_a_input[8].IN1
address_a_input[9] => address_a_input[9].IN1
address_a_input[10] => address_a_input[10].IN1
address_a_input[11] => address_a_input[11].IN1
address_b_input[0] => address_b_input[0].IN1
address_b_input[1] => address_b_input[1].IN1
address_b_input[2] => address_b_input[2].IN1
address_b_input[3] => address_b_input[3].IN1
address_b_input[4] => address_b_input[4].IN1
address_b_input[5] => address_b_input[5].IN1
address_b_input[6] => address_b_input[6].IN1
address_b_input[7] => address_b_input[7].IN1
address_b_input[8] => address_b_input[8].IN1
address_b_input[9] => address_b_input[9].IN1
address_b_input[10] => address_b_input[10].IN1
address_b_input[11] => address_b_input[11].IN1
data_in_even[0] => data_in_even[0].IN1
data_in_even[1] => data_in_even[1].IN1
data_in_even[2] => data_in_even[2].IN1
data_in_even[3] => data_in_even[3].IN1
data_in_even[4] => data_in_even[4].IN1
data_in_even[5] => data_in_even[5].IN1
data_in_even[6] => data_in_even[6].IN1
data_in_even[7] => data_in_even[7].IN1
data_in_even[8] => data_in_even[8].IN1
data_in_even[9] => data_in_even[9].IN1
data_in_even[10] => data_in_even[10].IN1
data_in_even[11] => data_in_even[11].IN1
data_in_even[12] => data_in_even[12].IN1
data_in_even[13] => data_in_even[13].IN1
data_in_even[14] => data_in_even[14].IN1
data_in_even[15] => data_in_even[15].IN1
data_in_odd[0] => data_in_odd[0].IN1
data_in_odd[1] => data_in_odd[1].IN1
data_in_odd[2] => data_in_odd[2].IN1
data_in_odd[3] => data_in_odd[3].IN1
data_in_odd[4] => data_in_odd[4].IN1
data_in_odd[5] => data_in_odd[5].IN1
data_in_odd[6] => data_in_odd[6].IN1
data_in_odd[7] => data_in_odd[7].IN1
data_in_odd[8] => data_in_odd[8].IN1
data_in_odd[9] => data_in_odd[9].IN1
data_in_odd[10] => data_in_odd[10].IN1
data_in_odd[11] => data_in_odd[11].IN1
data_in_odd[12] => data_in_odd[12].IN1
data_in_odd[13] => data_in_odd[13].IN1
data_in_odd[14] => data_in_odd[14].IN1
data_in_odd[15] => data_in_odd[15].IN1
end_flag <= controller:b2v_controller_inst1.end_flag
ram_out_a[0] <= SYNTHESIZED_WIRE_4[0].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[1] <= SYNTHESIZED_WIRE_4[1].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[2] <= SYNTHESIZED_WIRE_4[2].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[3] <= SYNTHESIZED_WIRE_4[3].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[4] <= SYNTHESIZED_WIRE_4[4].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[5] <= SYNTHESIZED_WIRE_4[5].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[6] <= SYNTHESIZED_WIRE_4[6].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[7] <= SYNTHESIZED_WIRE_4[7].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[8] <= SYNTHESIZED_WIRE_4[8].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[9] <= SYNTHESIZED_WIRE_4[9].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[10] <= SYNTHESIZED_WIRE_4[10].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[11] <= SYNTHESIZED_WIRE_4[11].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[12] <= SYNTHESIZED_WIRE_4[12].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[13] <= SYNTHESIZED_WIRE_4[13].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[14] <= SYNTHESIZED_WIRE_4[14].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[15] <= SYNTHESIZED_WIRE_4[15].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[0] <= SYNTHESIZED_WIRE_3[0].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[1] <= SYNTHESIZED_WIRE_3[1].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[2] <= SYNTHESIZED_WIRE_3[2].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[3] <= SYNTHESIZED_WIRE_3[3].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[4] <= SYNTHESIZED_WIRE_3[4].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[5] <= SYNTHESIZED_WIRE_3[5].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[6] <= SYNTHESIZED_WIRE_3[6].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[7] <= SYNTHESIZED_WIRE_3[7].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[8] <= SYNTHESIZED_WIRE_3[8].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[9] <= SYNTHESIZED_WIRE_3[9].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[10] <= SYNTHESIZED_WIRE_3[10].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[11] <= SYNTHESIZED_WIRE_3[11].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[12] <= SYNTHESIZED_WIRE_3[12].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[13] <= SYNTHESIZED_WIRE_3[13].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[14] <= SYNTHESIZED_WIRE_3[14].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[15] <= SYNTHESIZED_WIRE_3[15].DB_MAX_OUTPUT_PORT_TYPE


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1
clk => line_address2[0].CLK
clk => line_address2[1].CLK
clk => line_address2[2].CLK
clk => line_address2[3].CLK
clk => line_address2[4].CLK
clk => row_address2[0].CLK
clk => row_address2[1].CLK
clk => row_address2[2].CLK
clk => row_address2[3].CLK
clk => row_address2[4].CLK
clk => line_address[0].CLK
clk => line_address[1].CLK
clk => line_address[2].CLK
clk => line_address[3].CLK
clk => line_address[4].CLK
clk => line_address[5].CLK
clk => row_address[0].CLK
clk => row_address[1].CLK
clk => row_address[2].CLK
clk => row_address[3].CLK
clk => row_address[4].CLK
clk => row_address[5].CLK
clk => data_in_counter[0].CLK
clk => data_in_counter[1].CLK
clk => data_in_counter[2].CLK
clk => data_in_counter[3].CLK
clk => data_in_counter[4].CLK
clk => data_in_counter[5].CLK
clk => buffer_counter[0].CLK
clk => buffer_counter[1].CLK
clk => buffer_counter[2].CLK
clk => reset_counter[0].CLK
clk => reset_counter[1].CLK
clk => reset_counter[2].CLK
clk => step~1.DATAIN
rst_n => wavelet_rst.IN1
rst_n => line_address2[0].ACLR
rst_n => line_address2[1].ACLR
rst_n => line_address2[2].ACLR
rst_n => line_address2[3].ACLR
rst_n => line_address2[4].ACLR
rst_n => row_address2[0].ACLR
rst_n => row_address2[1].PRESET
rst_n => row_address2[2].PRESET
rst_n => row_address2[3].PRESET
rst_n => row_address2[4].PRESET
rst_n => line_address[0].ACLR
rst_n => line_address[1].ACLR
rst_n => line_address[2].ACLR
rst_n => line_address[3].ACLR
rst_n => line_address[4].ACLR
rst_n => line_address[5].ACLR
rst_n => row_address[0].ACLR
rst_n => row_address[1].PRESET
rst_n => row_address[2].PRESET
rst_n => row_address[3].PRESET
rst_n => row_address[4].PRESET
rst_n => row_address[5].PRESET
rst_n => data_in_counter[0].ACLR
rst_n => data_in_counter[1].ACLR
rst_n => data_in_counter[2].ACLR
rst_n => data_in_counter[3].ACLR
rst_n => data_in_counter[4].ACLR
rst_n => data_in_counter[5].ACLR
rst_n => buffer_counter[0].ACLR
rst_n => buffer_counter[1].ACLR
rst_n => buffer_counter[2].ACLR
rst_n => reset_counter[0].ACLR
rst_n => reset_counter[1].ACLR
rst_n => reset_counter[2].ACLR
rst_n => step~3.DATAIN
data_in_odd[0] => wavelet_data_odd_input.DATAB
data_in_odd[1] => wavelet_data_odd_input.DATAB
data_in_odd[2] => wavelet_data_odd_input.DATAB
data_in_odd[3] => wavelet_data_odd_input.DATAB
data_in_odd[4] => wavelet_data_odd_input.DATAB
data_in_odd[5] => wavelet_data_odd_input.DATAB
data_in_odd[6] => wavelet_data_odd_input.DATAB
data_in_odd[7] => wavelet_data_odd_input.DATAB
data_in_odd[8] => wavelet_data_odd_input.DATAB
data_in_odd[9] => wavelet_data_odd_input.DATAB
data_in_odd[10] => wavelet_data_odd_input.DATAB
data_in_odd[11] => wavelet_data_odd_input.DATAB
data_in_odd[12] => wavelet_data_odd_input.DATAB
data_in_odd[13] => wavelet_data_odd_input.DATAB
data_in_odd[14] => wavelet_data_odd_input.DATAB
data_in_odd[15] => wavelet_data_odd_input.DATAB
data_in_even[0] => wavelet_data_even_input.DATAB
data_in_even[1] => wavelet_data_even_input.DATAB
data_in_even[2] => wavelet_data_even_input.DATAB
data_in_even[3] => wavelet_data_even_input.DATAB
data_in_even[4] => wavelet_data_even_input.DATAB
data_in_even[5] => wavelet_data_even_input.DATAB
data_in_even[6] => wavelet_data_even_input.DATAB
data_in_even[7] => wavelet_data_even_input.DATAB
data_in_even[8] => wavelet_data_even_input.DATAB
data_in_even[9] => wavelet_data_even_input.DATAB
data_in_even[10] => wavelet_data_even_input.DATAB
data_in_even[11] => wavelet_data_even_input.DATAB
data_in_even[12] => wavelet_data_even_input.DATAB
data_in_even[13] => wavelet_data_even_input.DATAB
data_in_even[14] => wavelet_data_even_input.DATAB
data_in_even[15] => wavelet_data_even_input.DATAB
ram_inst1_data_in_odd[0] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[1] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[2] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[3] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[4] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[5] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[6] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[7] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[8] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[9] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[10] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[11] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[12] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[13] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[14] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[15] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_even[0] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[1] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[2] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[3] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[4] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[5] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[6] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[7] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[8] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[9] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[10] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[11] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[12] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[13] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[14] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[15] => wavelet_data_even_input.DATAB
ram_inst2_data_in_odd[0] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[1] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[2] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[3] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[4] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[5] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[6] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[7] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[8] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[9] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[10] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[11] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[12] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[13] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[14] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[15] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_even[0] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[1] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[2] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[3] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[4] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[5] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[6] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[7] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[8] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[9] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[10] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[11] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[12] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[13] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[14] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[15] => wavelet_data_even_input.DATAB
wavlet_odd_address[0] => ram1_address_a.DATAB
wavlet_odd_address[0] => ram2_address_a.DATAB
wavlet_odd_address[1] => ram1_address_a.DATAB
wavlet_odd_address[1] => ram2_address_a.DATAB
wavlet_odd_address[2] => ram1_address_a.DATAB
wavlet_odd_address[2] => ram2_address_a.DATAB
wavlet_odd_address[3] => ram1_address_a.DATAB
wavlet_odd_address[3] => ram2_address_a.DATAB
wavlet_odd_address[4] => ram1_address_a.DATAB
wavlet_odd_address[4] => ram2_address_a.DATAB
wavlet_odd_address[5] => ram1_address_a.DATAB
wavlet_odd_address[5] => ram2_address_a.DATAB
wavlet_odd_address[6] => ram1_address_a.DATAB
wavlet_odd_address[6] => ram2_address_a.DATAB
wavlet_odd_address[7] => ram1_address_a.DATAB
wavlet_odd_address[7] => ram2_address_a.DATAB
wavlet_odd_address[8] => ram1_address_a.DATAB
wavlet_odd_address[8] => ram2_address_a.DATAB
wavlet_odd_address[9] => ram1_address_a.DATAB
wavlet_odd_address[9] => ram2_address_a.DATAB
wavlet_odd_address[10] => ram1_address_a.DATAB
wavlet_odd_address[10] => ram2_address_a.DATAB
wavlet_odd_address[11] => ram1_address_a.DATAB
wavlet_odd_address[11] => ram2_address_a.DATAB
wavlet_even_address[0] => ram1_address_b.DATAB
wavlet_even_address[0] => ram2_address_b.DATAB
wavlet_even_address[1] => ram1_address_b.DATAB
wavlet_even_address[1] => ram2_address_b.DATAB
wavlet_even_address[2] => ram1_address_b.DATAB
wavlet_even_address[2] => ram2_address_b.DATAB
wavlet_even_address[3] => ram1_address_b.DATAB
wavlet_even_address[3] => ram2_address_b.DATAB
wavlet_even_address[4] => ram1_address_b.DATAB
wavlet_even_address[4] => ram2_address_b.DATAB
wavlet_even_address[5] => ram1_address_b.DATAB
wavlet_even_address[5] => ram2_address_b.DATAB
wavlet_even_address[6] => ram1_address_b.DATAB
wavlet_even_address[6] => ram2_address_b.DATAB
wavlet_even_address[7] => ram1_address_b.DATAB
wavlet_even_address[7] => ram2_address_b.DATAB
wavlet_even_address[8] => ram1_address_b.DATAB
wavlet_even_address[8] => ram2_address_b.DATAB
wavlet_even_address[9] => ram1_address_b.DATAB
wavlet_even_address[9] => ram2_address_b.DATAB
wavlet_even_address[10] => ram1_address_b.DATAB
wavlet_even_address[10] => ram2_address_b.DATAB
wavlet_even_address[11] => ram1_address_b.DATAB
wavlet_even_address[11] => ram2_address_b.DATAB
wavelet_stop_flag => Selector24.IN5
wavelet_stop_flag => Selector18.IN5
wavelet_stop_flag => Selector12.IN5
wavelet_stop_flag => Selector6.IN2
wavelet_stop_flag => Selector10.IN2
wavelet_stop_flag => Selector16.IN2
wavelet_stop_flag => Selector22.IN2
wavelet_stop_flag => Selector26.IN2
address_a_input[0] => ram2_address_a.DATAB
address_a_input[1] => ram2_address_a.DATAB
address_a_input[2] => ram2_address_a.DATAB
address_a_input[3] => ram2_address_a.DATAB
address_a_input[4] => ram2_address_a.DATAB
address_a_input[5] => ram2_address_a.DATAB
address_a_input[6] => ram2_address_a.DATAB
address_a_input[7] => ram2_address_a.DATAB
address_a_input[8] => ram2_address_a.DATAB
address_a_input[9] => ram2_address_a.DATAB
address_a_input[10] => ram2_address_a.DATAB
address_a_input[11] => ram2_address_a.DATAB
address_b_input[0] => ram2_address_b.DATAB
address_b_input[1] => ram2_address_b.DATAB
address_b_input[2] => ram2_address_b.DATAB
address_b_input[3] => ram2_address_b.DATAB
address_b_input[4] => ram2_address_b.DATAB
address_b_input[5] => ram2_address_b.DATAB
address_b_input[6] => ram2_address_b.DATAB
address_b_input[7] => ram2_address_b.DATAB
address_b_input[8] => ram2_address_b.DATAB
address_b_input[9] => ram2_address_b.DATAB
address_b_input[10] => ram2_address_b.DATAB
address_b_input[11] => ram2_address_b.DATAB
wavelet_rst <= wavelet_rst.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[0] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[1] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[2] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[3] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[4] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[5] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[6] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[7] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[8] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[9] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[10] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[11] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[12] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[13] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[14] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[15] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[0] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[1] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[2] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[3] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[4] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[5] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[6] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[7] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[8] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[9] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[10] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[11] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[12] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[13] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[14] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[15] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavlet_wrreq <= wavlet_wrreq.DB_MAX_OUTPUT_PORT_TYPE
wavelet_lineaddress[0] <= <GND>
wavelet_lineaddress[1] <= <GND>
wavelet_lineaddress[2] <= <GND>
wavelet_lineaddress[3] <= <GND>
wavelet_lineaddress[4] <= <GND>
wavelet_lineaddress[5] <= <GND>
wavelet_lineaddress[6] <= <GND>
wavelet_lineaddress[7] <= <GND>
ram1_wren <= ram1_wren.DB_MAX_OUTPUT_PORT_TYPE
ram1_rden <= ram1_rden.DB_MAX_OUTPUT_PORT_TYPE
ram2_wren <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
ram2_rden <= ram2_rden.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[0] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[1] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[2] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[3] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[4] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[5] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[6] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[7] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[8] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[9] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[10] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[11] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[0] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[1] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[2] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[3] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[4] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[5] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[6] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[7] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[8] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[9] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[10] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[11] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[0] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[1] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[2] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[3] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[4] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[5] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[6] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[7] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[8] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[9] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[10] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[11] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[0] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[1] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[2] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[3] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[4] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[5] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[6] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[7] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[8] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[9] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[10] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[11] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
wavelet_mode <= wavelet_mode.DB_MAX_OUTPUT_PORT_TYPE
end_flag <= step_next.END_973.DB_MAX_OUTPUT_PORT_TYPE


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|ram:b2v_ram_inst1
aclr => aclr.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
enable => enable.IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|ram:b2v_ram_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_j5l2:auto_generated.wren_a
rden_a => altsyncram_j5l2:auto_generated.rden_a
wren_b => altsyncram_j5l2:auto_generated.wren_b
rden_b => altsyncram_j5l2:auto_generated.rden_b
data_a[0] => altsyncram_j5l2:auto_generated.data_a[0]
data_a[1] => altsyncram_j5l2:auto_generated.data_a[1]
data_a[2] => altsyncram_j5l2:auto_generated.data_a[2]
data_a[3] => altsyncram_j5l2:auto_generated.data_a[3]
data_a[4] => altsyncram_j5l2:auto_generated.data_a[4]
data_a[5] => altsyncram_j5l2:auto_generated.data_a[5]
data_a[6] => altsyncram_j5l2:auto_generated.data_a[6]
data_a[7] => altsyncram_j5l2:auto_generated.data_a[7]
data_a[8] => altsyncram_j5l2:auto_generated.data_a[8]
data_a[9] => altsyncram_j5l2:auto_generated.data_a[9]
data_a[10] => altsyncram_j5l2:auto_generated.data_a[10]
data_a[11] => altsyncram_j5l2:auto_generated.data_a[11]
data_a[12] => altsyncram_j5l2:auto_generated.data_a[12]
data_a[13] => altsyncram_j5l2:auto_generated.data_a[13]
data_a[14] => altsyncram_j5l2:auto_generated.data_a[14]
data_a[15] => altsyncram_j5l2:auto_generated.data_a[15]
data_b[0] => altsyncram_j5l2:auto_generated.data_b[0]
data_b[1] => altsyncram_j5l2:auto_generated.data_b[1]
data_b[2] => altsyncram_j5l2:auto_generated.data_b[2]
data_b[3] => altsyncram_j5l2:auto_generated.data_b[3]
data_b[4] => altsyncram_j5l2:auto_generated.data_b[4]
data_b[5] => altsyncram_j5l2:auto_generated.data_b[5]
data_b[6] => altsyncram_j5l2:auto_generated.data_b[6]
data_b[7] => altsyncram_j5l2:auto_generated.data_b[7]
data_b[8] => altsyncram_j5l2:auto_generated.data_b[8]
data_b[9] => altsyncram_j5l2:auto_generated.data_b[9]
data_b[10] => altsyncram_j5l2:auto_generated.data_b[10]
data_b[11] => altsyncram_j5l2:auto_generated.data_b[11]
data_b[12] => altsyncram_j5l2:auto_generated.data_b[12]
data_b[13] => altsyncram_j5l2:auto_generated.data_b[13]
data_b[14] => altsyncram_j5l2:auto_generated.data_b[14]
data_b[15] => altsyncram_j5l2:auto_generated.data_b[15]
address_a[0] => altsyncram_j5l2:auto_generated.address_a[0]
address_a[1] => altsyncram_j5l2:auto_generated.address_a[1]
address_a[2] => altsyncram_j5l2:auto_generated.address_a[2]
address_a[3] => altsyncram_j5l2:auto_generated.address_a[3]
address_a[4] => altsyncram_j5l2:auto_generated.address_a[4]
address_a[5] => altsyncram_j5l2:auto_generated.address_a[5]
address_a[6] => altsyncram_j5l2:auto_generated.address_a[6]
address_a[7] => altsyncram_j5l2:auto_generated.address_a[7]
address_a[8] => altsyncram_j5l2:auto_generated.address_a[8]
address_a[9] => altsyncram_j5l2:auto_generated.address_a[9]
address_a[10] => altsyncram_j5l2:auto_generated.address_a[10]
address_a[11] => altsyncram_j5l2:auto_generated.address_a[11]
address_b[0] => altsyncram_j5l2:auto_generated.address_b[0]
address_b[1] => altsyncram_j5l2:auto_generated.address_b[1]
address_b[2] => altsyncram_j5l2:auto_generated.address_b[2]
address_b[3] => altsyncram_j5l2:auto_generated.address_b[3]
address_b[4] => altsyncram_j5l2:auto_generated.address_b[4]
address_b[5] => altsyncram_j5l2:auto_generated.address_b[5]
address_b[6] => altsyncram_j5l2:auto_generated.address_b[6]
address_b[7] => altsyncram_j5l2:auto_generated.address_b[7]
address_b[8] => altsyncram_j5l2:auto_generated.address_b[8]
address_b[9] => altsyncram_j5l2:auto_generated.address_b[9]
address_b[10] => altsyncram_j5l2:auto_generated.address_b[10]
address_b[11] => altsyncram_j5l2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j5l2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j5l2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j5l2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j5l2:auto_generated.q_a[0]
q_a[1] <= altsyncram_j5l2:auto_generated.q_a[1]
q_a[2] <= altsyncram_j5l2:auto_generated.q_a[2]
q_a[3] <= altsyncram_j5l2:auto_generated.q_a[3]
q_a[4] <= altsyncram_j5l2:auto_generated.q_a[4]
q_a[5] <= altsyncram_j5l2:auto_generated.q_a[5]
q_a[6] <= altsyncram_j5l2:auto_generated.q_a[6]
q_a[7] <= altsyncram_j5l2:auto_generated.q_a[7]
q_a[8] <= altsyncram_j5l2:auto_generated.q_a[8]
q_a[9] <= altsyncram_j5l2:auto_generated.q_a[9]
q_a[10] <= altsyncram_j5l2:auto_generated.q_a[10]
q_a[11] <= altsyncram_j5l2:auto_generated.q_a[11]
q_a[12] <= altsyncram_j5l2:auto_generated.q_a[12]
q_a[13] <= altsyncram_j5l2:auto_generated.q_a[13]
q_a[14] <= altsyncram_j5l2:auto_generated.q_a[14]
q_a[15] <= altsyncram_j5l2:auto_generated.q_a[15]
q_b[0] <= altsyncram_j5l2:auto_generated.q_b[0]
q_b[1] <= altsyncram_j5l2:auto_generated.q_b[1]
q_b[2] <= altsyncram_j5l2:auto_generated.q_b[2]
q_b[3] <= altsyncram_j5l2:auto_generated.q_b[3]
q_b[4] <= altsyncram_j5l2:auto_generated.q_b[4]
q_b[5] <= altsyncram_j5l2:auto_generated.q_b[5]
q_b[6] <= altsyncram_j5l2:auto_generated.q_b[6]
q_b[7] <= altsyncram_j5l2:auto_generated.q_b[7]
q_b[8] <= altsyncram_j5l2:auto_generated.q_b[8]
q_b[9] <= altsyncram_j5l2:auto_generated.q_b[9]
q_b[10] <= altsyncram_j5l2:auto_generated.q_b[10]
q_b[11] <= altsyncram_j5l2:auto_generated.q_b[11]
q_b[12] <= altsyncram_j5l2:auto_generated.q_b[12]
q_b[13] <= altsyncram_j5l2:auto_generated.q_b[13]
q_b[14] <= altsyncram_j5l2:auto_generated.q_b[14]
q_b[15] <= altsyncram_j5l2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|ram:b2v_ram_inst2
aclr => aclr.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
enable => enable.IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|ram:b2v_ram_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_j5l2:auto_generated.wren_a
rden_a => altsyncram_j5l2:auto_generated.rden_a
wren_b => altsyncram_j5l2:auto_generated.wren_b
rden_b => altsyncram_j5l2:auto_generated.rden_b
data_a[0] => altsyncram_j5l2:auto_generated.data_a[0]
data_a[1] => altsyncram_j5l2:auto_generated.data_a[1]
data_a[2] => altsyncram_j5l2:auto_generated.data_a[2]
data_a[3] => altsyncram_j5l2:auto_generated.data_a[3]
data_a[4] => altsyncram_j5l2:auto_generated.data_a[4]
data_a[5] => altsyncram_j5l2:auto_generated.data_a[5]
data_a[6] => altsyncram_j5l2:auto_generated.data_a[6]
data_a[7] => altsyncram_j5l2:auto_generated.data_a[7]
data_a[8] => altsyncram_j5l2:auto_generated.data_a[8]
data_a[9] => altsyncram_j5l2:auto_generated.data_a[9]
data_a[10] => altsyncram_j5l2:auto_generated.data_a[10]
data_a[11] => altsyncram_j5l2:auto_generated.data_a[11]
data_a[12] => altsyncram_j5l2:auto_generated.data_a[12]
data_a[13] => altsyncram_j5l2:auto_generated.data_a[13]
data_a[14] => altsyncram_j5l2:auto_generated.data_a[14]
data_a[15] => altsyncram_j5l2:auto_generated.data_a[15]
data_b[0] => altsyncram_j5l2:auto_generated.data_b[0]
data_b[1] => altsyncram_j5l2:auto_generated.data_b[1]
data_b[2] => altsyncram_j5l2:auto_generated.data_b[2]
data_b[3] => altsyncram_j5l2:auto_generated.data_b[3]
data_b[4] => altsyncram_j5l2:auto_generated.data_b[4]
data_b[5] => altsyncram_j5l2:auto_generated.data_b[5]
data_b[6] => altsyncram_j5l2:auto_generated.data_b[6]
data_b[7] => altsyncram_j5l2:auto_generated.data_b[7]
data_b[8] => altsyncram_j5l2:auto_generated.data_b[8]
data_b[9] => altsyncram_j5l2:auto_generated.data_b[9]
data_b[10] => altsyncram_j5l2:auto_generated.data_b[10]
data_b[11] => altsyncram_j5l2:auto_generated.data_b[11]
data_b[12] => altsyncram_j5l2:auto_generated.data_b[12]
data_b[13] => altsyncram_j5l2:auto_generated.data_b[13]
data_b[14] => altsyncram_j5l2:auto_generated.data_b[14]
data_b[15] => altsyncram_j5l2:auto_generated.data_b[15]
address_a[0] => altsyncram_j5l2:auto_generated.address_a[0]
address_a[1] => altsyncram_j5l2:auto_generated.address_a[1]
address_a[2] => altsyncram_j5l2:auto_generated.address_a[2]
address_a[3] => altsyncram_j5l2:auto_generated.address_a[3]
address_a[4] => altsyncram_j5l2:auto_generated.address_a[4]
address_a[5] => altsyncram_j5l2:auto_generated.address_a[5]
address_a[6] => altsyncram_j5l2:auto_generated.address_a[6]
address_a[7] => altsyncram_j5l2:auto_generated.address_a[7]
address_a[8] => altsyncram_j5l2:auto_generated.address_a[8]
address_a[9] => altsyncram_j5l2:auto_generated.address_a[9]
address_a[10] => altsyncram_j5l2:auto_generated.address_a[10]
address_a[11] => altsyncram_j5l2:auto_generated.address_a[11]
address_b[0] => altsyncram_j5l2:auto_generated.address_b[0]
address_b[1] => altsyncram_j5l2:auto_generated.address_b[1]
address_b[2] => altsyncram_j5l2:auto_generated.address_b[2]
address_b[3] => altsyncram_j5l2:auto_generated.address_b[3]
address_b[4] => altsyncram_j5l2:auto_generated.address_b[4]
address_b[5] => altsyncram_j5l2:auto_generated.address_b[5]
address_b[6] => altsyncram_j5l2:auto_generated.address_b[6]
address_b[7] => altsyncram_j5l2:auto_generated.address_b[7]
address_b[8] => altsyncram_j5l2:auto_generated.address_b[8]
address_b[9] => altsyncram_j5l2:auto_generated.address_b[9]
address_b[10] => altsyncram_j5l2:auto_generated.address_b[10]
address_b[11] => altsyncram_j5l2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j5l2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j5l2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j5l2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j5l2:auto_generated.q_a[0]
q_a[1] <= altsyncram_j5l2:auto_generated.q_a[1]
q_a[2] <= altsyncram_j5l2:auto_generated.q_a[2]
q_a[3] <= altsyncram_j5l2:auto_generated.q_a[3]
q_a[4] <= altsyncram_j5l2:auto_generated.q_a[4]
q_a[5] <= altsyncram_j5l2:auto_generated.q_a[5]
q_a[6] <= altsyncram_j5l2:auto_generated.q_a[6]
q_a[7] <= altsyncram_j5l2:auto_generated.q_a[7]
q_a[8] <= altsyncram_j5l2:auto_generated.q_a[8]
q_a[9] <= altsyncram_j5l2:auto_generated.q_a[9]
q_a[10] <= altsyncram_j5l2:auto_generated.q_a[10]
q_a[11] <= altsyncram_j5l2:auto_generated.q_a[11]
q_a[12] <= altsyncram_j5l2:auto_generated.q_a[12]
q_a[13] <= altsyncram_j5l2:auto_generated.q_a[13]
q_a[14] <= altsyncram_j5l2:auto_generated.q_a[14]
q_a[15] <= altsyncram_j5l2:auto_generated.q_a[15]
q_b[0] <= altsyncram_j5l2:auto_generated.q_b[0]
q_b[1] <= altsyncram_j5l2:auto_generated.q_b[1]
q_b[2] <= altsyncram_j5l2:auto_generated.q_b[2]
q_b[3] <= altsyncram_j5l2:auto_generated.q_b[3]
q_b[4] <= altsyncram_j5l2:auto_generated.q_b[4]
q_b[5] <= altsyncram_j5l2:auto_generated.q_b[5]
q_b[6] <= altsyncram_j5l2:auto_generated.q_b[6]
q_b[7] <= altsyncram_j5l2:auto_generated.q_b[7]
q_b[8] <= altsyncram_j5l2:auto_generated.q_b[8]
q_b[9] <= altsyncram_j5l2:auto_generated.q_b[9]
q_b[10] <= altsyncram_j5l2:auto_generated.q_b[10]
q_b[11] <= altsyncram_j5l2:auto_generated.q_b[11]
q_b[12] <= altsyncram_j5l2:auto_generated.q_b[12]
q_b[13] <= altsyncram_j5l2:auto_generated.q_b[13]
q_b[14] <= altsyncram_j5l2:auto_generated.q_b[14]
q_b[15] <= altsyncram_j5l2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1
clk => clk.IN3
rst_n => rst_n.IN1
wrreq => wrreq.IN2
wavelet_mode => wavelet_mode.IN1
data_in_even[0] => data_in_even[0].IN1
data_in_even[1] => data_in_even[1].IN1
data_in_even[2] => data_in_even[2].IN1
data_in_even[3] => data_in_even[3].IN1
data_in_even[4] => data_in_even[4].IN1
data_in_even[5] => data_in_even[5].IN1
data_in_even[6] => data_in_even[6].IN1
data_in_even[7] => data_in_even[7].IN1
data_in_even[8] => data_in_even[8].IN1
data_in_even[9] => data_in_even[9].IN1
data_in_even[10] => data_in_even[10].IN1
data_in_even[11] => data_in_even[11].IN1
data_in_even[12] => data_in_even[12].IN1
data_in_even[13] => data_in_even[13].IN1
data_in_even[14] => data_in_even[14].IN1
data_in_even[15] => data_in_even[15].IN1
data_in_odd[0] => data_in_odd[0].IN1
data_in_odd[1] => data_in_odd[1].IN1
data_in_odd[2] => data_in_odd[2].IN1
data_in_odd[3] => data_in_odd[3].IN1
data_in_odd[4] => data_in_odd[4].IN1
data_in_odd[5] => data_in_odd[5].IN1
data_in_odd[6] => data_in_odd[6].IN1
data_in_odd[7] => data_in_odd[7].IN1
data_in_odd[8] => data_in_odd[8].IN1
data_in_odd[9] => data_in_odd[9].IN1
data_in_odd[10] => data_in_odd[10].IN1
data_in_odd[11] => data_in_odd[11].IN1
data_in_odd[12] => data_in_odd[12].IN1
data_in_odd[13] => data_in_odd[13].IN1
data_in_odd[14] => data_in_odd[14].IN1
data_in_odd[15] => data_in_odd[15].IN1
line_address[0] => line_address[0].IN1
line_address[1] => line_address[1].IN1
line_address[2] => line_address[2].IN1
line_address[3] => line_address[3].IN1
line_address[4] => line_address[4].IN1
line_address[5] => line_address[5].IN1
line_address[6] => line_address[6].IN1
line_address[7] => line_address[7].IN1
output_valid <= wavelet_fast:b2v_inst.output_valid
stop_flag <= wavelet_fast:b2v_inst.stop_flag
data_out_even[0] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[1] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[2] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[3] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[4] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[5] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[6] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[7] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[8] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[9] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[10] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[11] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[12] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[13] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[14] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[15] <= wavelet_fast:b2v_inst.data_out_even
data_out_odd[0] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[1] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[2] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[3] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[4] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[5] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[6] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[7] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[8] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[9] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[10] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[11] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[12] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[13] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[14] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[15] <= wavelet_fast:b2v_inst.data_out_odd
even_address[0] <= wavelet_fast:b2v_inst.even_address
even_address[1] <= wavelet_fast:b2v_inst.even_address
even_address[2] <= wavelet_fast:b2v_inst.even_address
even_address[3] <= wavelet_fast:b2v_inst.even_address
even_address[4] <= wavelet_fast:b2v_inst.even_address
even_address[5] <= wavelet_fast:b2v_inst.even_address
even_address[6] <= wavelet_fast:b2v_inst.even_address
even_address[7] <= wavelet_fast:b2v_inst.even_address
even_address[8] <= wavelet_fast:b2v_inst.even_address
even_address[9] <= wavelet_fast:b2v_inst.even_address
even_address[10] <= wavelet_fast:b2v_inst.even_address
even_address[11] <= wavelet_fast:b2v_inst.even_address
odd_address[0] <= wavelet_fast:b2v_inst.odd_address
odd_address[1] <= wavelet_fast:b2v_inst.odd_address
odd_address[2] <= wavelet_fast:b2v_inst.odd_address
odd_address[3] <= wavelet_fast:b2v_inst.odd_address
odd_address[4] <= wavelet_fast:b2v_inst.odd_address
odd_address[5] <= wavelet_fast:b2v_inst.odd_address
odd_address[6] <= wavelet_fast:b2v_inst.odd_address
odd_address[7] <= wavelet_fast:b2v_inst.odd_address
odd_address[8] <= wavelet_fast:b2v_inst.odd_address
odd_address[9] <= wavelet_fast:b2v_inst.odd_address
odd_address[10] <= wavelet_fast:b2v_inst.odd_address
odd_address[11] <= wavelet_fast:b2v_inst.odd_address


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component
data[0] => scfifo_ij31:auto_generated.data[0]
data[1] => scfifo_ij31:auto_generated.data[1]
data[2] => scfifo_ij31:auto_generated.data[2]
data[3] => scfifo_ij31:auto_generated.data[3]
data[4] => scfifo_ij31:auto_generated.data[4]
data[5] => scfifo_ij31:auto_generated.data[5]
data[6] => scfifo_ij31:auto_generated.data[6]
data[7] => scfifo_ij31:auto_generated.data[7]
data[8] => scfifo_ij31:auto_generated.data[8]
data[9] => scfifo_ij31:auto_generated.data[9]
data[10] => scfifo_ij31:auto_generated.data[10]
data[11] => scfifo_ij31:auto_generated.data[11]
data[12] => scfifo_ij31:auto_generated.data[12]
data[13] => scfifo_ij31:auto_generated.data[13]
data[14] => scfifo_ij31:auto_generated.data[14]
data[15] => scfifo_ij31:auto_generated.data[15]
q[0] <= scfifo_ij31:auto_generated.q[0]
q[1] <= scfifo_ij31:auto_generated.q[1]
q[2] <= scfifo_ij31:auto_generated.q[2]
q[3] <= scfifo_ij31:auto_generated.q[3]
q[4] <= scfifo_ij31:auto_generated.q[4]
q[5] <= scfifo_ij31:auto_generated.q[5]
q[6] <= scfifo_ij31:auto_generated.q[6]
q[7] <= scfifo_ij31:auto_generated.q[7]
q[8] <= scfifo_ij31:auto_generated.q[8]
q[9] <= scfifo_ij31:auto_generated.q[9]
q[10] <= scfifo_ij31:auto_generated.q[10]
q[11] <= scfifo_ij31:auto_generated.q[11]
q[12] <= scfifo_ij31:auto_generated.q[12]
q[13] <= scfifo_ij31:auto_generated.q[13]
q[14] <= scfifo_ij31:auto_generated.q[14]
q[15] <= scfifo_ij31:auto_generated.q[15]
wrreq => scfifo_ij31:auto_generated.wrreq
rdreq => scfifo_ij31:auto_generated.rdreq
clock => scfifo_ij31:auto_generated.clock
aclr => scfifo_ij31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ij31:auto_generated.empty
full <= scfifo_ij31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated
aclr => a_dpfifo_pp31:dpfifo.aclr
clock => a_dpfifo_pp31:dpfifo.clock
data[0] => a_dpfifo_pp31:dpfifo.data[0]
data[1] => a_dpfifo_pp31:dpfifo.data[1]
data[2] => a_dpfifo_pp31:dpfifo.data[2]
data[3] => a_dpfifo_pp31:dpfifo.data[3]
data[4] => a_dpfifo_pp31:dpfifo.data[4]
data[5] => a_dpfifo_pp31:dpfifo.data[5]
data[6] => a_dpfifo_pp31:dpfifo.data[6]
data[7] => a_dpfifo_pp31:dpfifo.data[7]
data[8] => a_dpfifo_pp31:dpfifo.data[8]
data[9] => a_dpfifo_pp31:dpfifo.data[9]
data[10] => a_dpfifo_pp31:dpfifo.data[10]
data[11] => a_dpfifo_pp31:dpfifo.data[11]
data[12] => a_dpfifo_pp31:dpfifo.data[12]
data[13] => a_dpfifo_pp31:dpfifo.data[13]
data[14] => a_dpfifo_pp31:dpfifo.data[14]
data[15] => a_dpfifo_pp31:dpfifo.data[15]
empty <= a_dpfifo_pp31:dpfifo.empty
full <= a_dpfifo_pp31:dpfifo.full
q[0] <= a_dpfifo_pp31:dpfifo.q[0]
q[1] <= a_dpfifo_pp31:dpfifo.q[1]
q[2] <= a_dpfifo_pp31:dpfifo.q[2]
q[3] <= a_dpfifo_pp31:dpfifo.q[3]
q[4] <= a_dpfifo_pp31:dpfifo.q[4]
q[5] <= a_dpfifo_pp31:dpfifo.q[5]
q[6] <= a_dpfifo_pp31:dpfifo.q[6]
q[7] <= a_dpfifo_pp31:dpfifo.q[7]
q[8] <= a_dpfifo_pp31:dpfifo.q[8]
q[9] <= a_dpfifo_pp31:dpfifo.q[9]
q[10] <= a_dpfifo_pp31:dpfifo.q[10]
q[11] <= a_dpfifo_pp31:dpfifo.q[11]
q[12] <= a_dpfifo_pp31:dpfifo.q[12]
q[13] <= a_dpfifo_pp31:dpfifo.q[13]
q[14] <= a_dpfifo_pp31:dpfifo.q[14]
q[15] <= a_dpfifo_pp31:dpfifo.q[15]
rdreq => a_dpfifo_pp31:dpfifo.rreq
wrreq => a_dpfifo_pp31:dpfifo.wreq


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo
aclr => a_fefifo_t7e:fifo_state.aclr
aclr => cntr_4ob:rd_ptr_count.aclr
aclr => cntr_4ob:wr_ptr.aclr
clock => a_fefifo_t7e:fifo_state.clock
clock => dpram_k811:FIFOram.inclock
clock => dpram_k811:FIFOram.outclock
clock => cntr_4ob:rd_ptr_count.clock
clock => cntr_4ob:wr_ptr.clock
data[0] => dpram_k811:FIFOram.data[0]
data[1] => dpram_k811:FIFOram.data[1]
data[2] => dpram_k811:FIFOram.data[2]
data[3] => dpram_k811:FIFOram.data[3]
data[4] => dpram_k811:FIFOram.data[4]
data[5] => dpram_k811:FIFOram.data[5]
data[6] => dpram_k811:FIFOram.data[6]
data[7] => dpram_k811:FIFOram.data[7]
data[8] => dpram_k811:FIFOram.data[8]
data[9] => dpram_k811:FIFOram.data[9]
data[10] => dpram_k811:FIFOram.data[10]
data[11] => dpram_k811:FIFOram.data[11]
data[12] => dpram_k811:FIFOram.data[12]
data[13] => dpram_k811:FIFOram.data[13]
data[14] => dpram_k811:FIFOram.data[14]
data[15] => dpram_k811:FIFOram.data[15]
empty <= a_fefifo_t7e:fifo_state.empty
full <= a_fefifo_t7e:fifo_state.full
q[0] <= dpram_k811:FIFOram.q[0]
q[1] <= dpram_k811:FIFOram.q[1]
q[2] <= dpram_k811:FIFOram.q[2]
q[3] <= dpram_k811:FIFOram.q[3]
q[4] <= dpram_k811:FIFOram.q[4]
q[5] <= dpram_k811:FIFOram.q[5]
q[6] <= dpram_k811:FIFOram.q[6]
q[7] <= dpram_k811:FIFOram.q[7]
q[8] <= dpram_k811:FIFOram.q[8]
q[9] <= dpram_k811:FIFOram.q[9]
q[10] <= dpram_k811:FIFOram.q[10]
q[11] <= dpram_k811:FIFOram.q[11]
q[12] <= dpram_k811:FIFOram.q[12]
q[13] <= dpram_k811:FIFOram.q[13]
q[14] <= dpram_k811:FIFOram.q[14]
q[15] <= dpram_k811:FIFOram.q[15]
rreq => a_fefifo_t7e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_4ob:rd_ptr_count.sclr
sclr => cntr_4ob:wr_ptr.sclr
wreq => a_fefifo_t7e:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_go7:count_usedw.aclr
clock => cntr_go7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_go7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram
data[0] => altsyncram_s3k1:altsyncram1.data_a[0]
data[1] => altsyncram_s3k1:altsyncram1.data_a[1]
data[2] => altsyncram_s3k1:altsyncram1.data_a[2]
data[3] => altsyncram_s3k1:altsyncram1.data_a[3]
data[4] => altsyncram_s3k1:altsyncram1.data_a[4]
data[5] => altsyncram_s3k1:altsyncram1.data_a[5]
data[6] => altsyncram_s3k1:altsyncram1.data_a[6]
data[7] => altsyncram_s3k1:altsyncram1.data_a[7]
data[8] => altsyncram_s3k1:altsyncram1.data_a[8]
data[9] => altsyncram_s3k1:altsyncram1.data_a[9]
data[10] => altsyncram_s3k1:altsyncram1.data_a[10]
data[11] => altsyncram_s3k1:altsyncram1.data_a[11]
data[12] => altsyncram_s3k1:altsyncram1.data_a[12]
data[13] => altsyncram_s3k1:altsyncram1.data_a[13]
data[14] => altsyncram_s3k1:altsyncram1.data_a[14]
data[15] => altsyncram_s3k1:altsyncram1.data_a[15]
inclock => altsyncram_s3k1:altsyncram1.clock0
outclock => altsyncram_s3k1:altsyncram1.clock1
outclocken => altsyncram_s3k1:altsyncram1.clocken1
q[0] <= altsyncram_s3k1:altsyncram1.q_b[0]
q[1] <= altsyncram_s3k1:altsyncram1.q_b[1]
q[2] <= altsyncram_s3k1:altsyncram1.q_b[2]
q[3] <= altsyncram_s3k1:altsyncram1.q_b[3]
q[4] <= altsyncram_s3k1:altsyncram1.q_b[4]
q[5] <= altsyncram_s3k1:altsyncram1.q_b[5]
q[6] <= altsyncram_s3k1:altsyncram1.q_b[6]
q[7] <= altsyncram_s3k1:altsyncram1.q_b[7]
q[8] <= altsyncram_s3k1:altsyncram1.q_b[8]
q[9] <= altsyncram_s3k1:altsyncram1.q_b[9]
q[10] <= altsyncram_s3k1:altsyncram1.q_b[10]
q[11] <= altsyncram_s3k1:altsyncram1.q_b[11]
q[12] <= altsyncram_s3k1:altsyncram1.q_b[12]
q[13] <= altsyncram_s3k1:altsyncram1.q_b[13]
q[14] <= altsyncram_s3k1:altsyncram1.q_b[14]
q[15] <= altsyncram_s3k1:altsyncram1.q_b[15]
rdaddress[0] => altsyncram_s3k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_s3k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_s3k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_s3k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_s3k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_s3k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_s3k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_s3k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_s3k1:altsyncram1.address_b[8]
wraddress[0] => altsyncram_s3k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_s3k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_s3k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_s3k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_s3k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_s3k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_s3k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_s3k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_s3k1:altsyncram1.address_a[8]
wren => altsyncram_s3k1:altsyncram1.wren_a


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component
data[0] => scfifo_ij31:auto_generated.data[0]
data[1] => scfifo_ij31:auto_generated.data[1]
data[2] => scfifo_ij31:auto_generated.data[2]
data[3] => scfifo_ij31:auto_generated.data[3]
data[4] => scfifo_ij31:auto_generated.data[4]
data[5] => scfifo_ij31:auto_generated.data[5]
data[6] => scfifo_ij31:auto_generated.data[6]
data[7] => scfifo_ij31:auto_generated.data[7]
data[8] => scfifo_ij31:auto_generated.data[8]
data[9] => scfifo_ij31:auto_generated.data[9]
data[10] => scfifo_ij31:auto_generated.data[10]
data[11] => scfifo_ij31:auto_generated.data[11]
data[12] => scfifo_ij31:auto_generated.data[12]
data[13] => scfifo_ij31:auto_generated.data[13]
data[14] => scfifo_ij31:auto_generated.data[14]
data[15] => scfifo_ij31:auto_generated.data[15]
q[0] <= scfifo_ij31:auto_generated.q[0]
q[1] <= scfifo_ij31:auto_generated.q[1]
q[2] <= scfifo_ij31:auto_generated.q[2]
q[3] <= scfifo_ij31:auto_generated.q[3]
q[4] <= scfifo_ij31:auto_generated.q[4]
q[5] <= scfifo_ij31:auto_generated.q[5]
q[6] <= scfifo_ij31:auto_generated.q[6]
q[7] <= scfifo_ij31:auto_generated.q[7]
q[8] <= scfifo_ij31:auto_generated.q[8]
q[9] <= scfifo_ij31:auto_generated.q[9]
q[10] <= scfifo_ij31:auto_generated.q[10]
q[11] <= scfifo_ij31:auto_generated.q[11]
q[12] <= scfifo_ij31:auto_generated.q[12]
q[13] <= scfifo_ij31:auto_generated.q[13]
q[14] <= scfifo_ij31:auto_generated.q[14]
q[15] <= scfifo_ij31:auto_generated.q[15]
wrreq => scfifo_ij31:auto_generated.wrreq
rdreq => scfifo_ij31:auto_generated.rdreq
clock => scfifo_ij31:auto_generated.clock
aclr => scfifo_ij31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ij31:auto_generated.empty
full <= scfifo_ij31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated
aclr => a_dpfifo_pp31:dpfifo.aclr
clock => a_dpfifo_pp31:dpfifo.clock
data[0] => a_dpfifo_pp31:dpfifo.data[0]
data[1] => a_dpfifo_pp31:dpfifo.data[1]
data[2] => a_dpfifo_pp31:dpfifo.data[2]
data[3] => a_dpfifo_pp31:dpfifo.data[3]
data[4] => a_dpfifo_pp31:dpfifo.data[4]
data[5] => a_dpfifo_pp31:dpfifo.data[5]
data[6] => a_dpfifo_pp31:dpfifo.data[6]
data[7] => a_dpfifo_pp31:dpfifo.data[7]
data[8] => a_dpfifo_pp31:dpfifo.data[8]
data[9] => a_dpfifo_pp31:dpfifo.data[9]
data[10] => a_dpfifo_pp31:dpfifo.data[10]
data[11] => a_dpfifo_pp31:dpfifo.data[11]
data[12] => a_dpfifo_pp31:dpfifo.data[12]
data[13] => a_dpfifo_pp31:dpfifo.data[13]
data[14] => a_dpfifo_pp31:dpfifo.data[14]
data[15] => a_dpfifo_pp31:dpfifo.data[15]
empty <= a_dpfifo_pp31:dpfifo.empty
full <= a_dpfifo_pp31:dpfifo.full
q[0] <= a_dpfifo_pp31:dpfifo.q[0]
q[1] <= a_dpfifo_pp31:dpfifo.q[1]
q[2] <= a_dpfifo_pp31:dpfifo.q[2]
q[3] <= a_dpfifo_pp31:dpfifo.q[3]
q[4] <= a_dpfifo_pp31:dpfifo.q[4]
q[5] <= a_dpfifo_pp31:dpfifo.q[5]
q[6] <= a_dpfifo_pp31:dpfifo.q[6]
q[7] <= a_dpfifo_pp31:dpfifo.q[7]
q[8] <= a_dpfifo_pp31:dpfifo.q[8]
q[9] <= a_dpfifo_pp31:dpfifo.q[9]
q[10] <= a_dpfifo_pp31:dpfifo.q[10]
q[11] <= a_dpfifo_pp31:dpfifo.q[11]
q[12] <= a_dpfifo_pp31:dpfifo.q[12]
q[13] <= a_dpfifo_pp31:dpfifo.q[13]
q[14] <= a_dpfifo_pp31:dpfifo.q[14]
q[15] <= a_dpfifo_pp31:dpfifo.q[15]
rdreq => a_dpfifo_pp31:dpfifo.rreq
wrreq => a_dpfifo_pp31:dpfifo.wreq


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo
aclr => a_fefifo_t7e:fifo_state.aclr
aclr => cntr_4ob:rd_ptr_count.aclr
aclr => cntr_4ob:wr_ptr.aclr
clock => a_fefifo_t7e:fifo_state.clock
clock => dpram_k811:FIFOram.inclock
clock => dpram_k811:FIFOram.outclock
clock => cntr_4ob:rd_ptr_count.clock
clock => cntr_4ob:wr_ptr.clock
data[0] => dpram_k811:FIFOram.data[0]
data[1] => dpram_k811:FIFOram.data[1]
data[2] => dpram_k811:FIFOram.data[2]
data[3] => dpram_k811:FIFOram.data[3]
data[4] => dpram_k811:FIFOram.data[4]
data[5] => dpram_k811:FIFOram.data[5]
data[6] => dpram_k811:FIFOram.data[6]
data[7] => dpram_k811:FIFOram.data[7]
data[8] => dpram_k811:FIFOram.data[8]
data[9] => dpram_k811:FIFOram.data[9]
data[10] => dpram_k811:FIFOram.data[10]
data[11] => dpram_k811:FIFOram.data[11]
data[12] => dpram_k811:FIFOram.data[12]
data[13] => dpram_k811:FIFOram.data[13]
data[14] => dpram_k811:FIFOram.data[14]
data[15] => dpram_k811:FIFOram.data[15]
empty <= a_fefifo_t7e:fifo_state.empty
full <= a_fefifo_t7e:fifo_state.full
q[0] <= dpram_k811:FIFOram.q[0]
q[1] <= dpram_k811:FIFOram.q[1]
q[2] <= dpram_k811:FIFOram.q[2]
q[3] <= dpram_k811:FIFOram.q[3]
q[4] <= dpram_k811:FIFOram.q[4]
q[5] <= dpram_k811:FIFOram.q[5]
q[6] <= dpram_k811:FIFOram.q[6]
q[7] <= dpram_k811:FIFOram.q[7]
q[8] <= dpram_k811:FIFOram.q[8]
q[9] <= dpram_k811:FIFOram.q[9]
q[10] <= dpram_k811:FIFOram.q[10]
q[11] <= dpram_k811:FIFOram.q[11]
q[12] <= dpram_k811:FIFOram.q[12]
q[13] <= dpram_k811:FIFOram.q[13]
q[14] <= dpram_k811:FIFOram.q[14]
q[15] <= dpram_k811:FIFOram.q[15]
rreq => a_fefifo_t7e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_4ob:rd_ptr_count.sclr
sclr => cntr_4ob:wr_ptr.sclr
wreq => a_fefifo_t7e:fifo_state.wreq
wreq => valid_wreq.IN0


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_go7:count_usedw.aclr
clock => cntr_go7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_go7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram
data[0] => altsyncram_s3k1:altsyncram1.data_a[0]
data[1] => altsyncram_s3k1:altsyncram1.data_a[1]
data[2] => altsyncram_s3k1:altsyncram1.data_a[2]
data[3] => altsyncram_s3k1:altsyncram1.data_a[3]
data[4] => altsyncram_s3k1:altsyncram1.data_a[4]
data[5] => altsyncram_s3k1:altsyncram1.data_a[5]
data[6] => altsyncram_s3k1:altsyncram1.data_a[6]
data[7] => altsyncram_s3k1:altsyncram1.data_a[7]
data[8] => altsyncram_s3k1:altsyncram1.data_a[8]
data[9] => altsyncram_s3k1:altsyncram1.data_a[9]
data[10] => altsyncram_s3k1:altsyncram1.data_a[10]
data[11] => altsyncram_s3k1:altsyncram1.data_a[11]
data[12] => altsyncram_s3k1:altsyncram1.data_a[12]
data[13] => altsyncram_s3k1:altsyncram1.data_a[13]
data[14] => altsyncram_s3k1:altsyncram1.data_a[14]
data[15] => altsyncram_s3k1:altsyncram1.data_a[15]
inclock => altsyncram_s3k1:altsyncram1.clock0
outclock => altsyncram_s3k1:altsyncram1.clock1
outclocken => altsyncram_s3k1:altsyncram1.clocken1
q[0] <= altsyncram_s3k1:altsyncram1.q_b[0]
q[1] <= altsyncram_s3k1:altsyncram1.q_b[1]
q[2] <= altsyncram_s3k1:altsyncram1.q_b[2]
q[3] <= altsyncram_s3k1:altsyncram1.q_b[3]
q[4] <= altsyncram_s3k1:altsyncram1.q_b[4]
q[5] <= altsyncram_s3k1:altsyncram1.q_b[5]
q[6] <= altsyncram_s3k1:altsyncram1.q_b[6]
q[7] <= altsyncram_s3k1:altsyncram1.q_b[7]
q[8] <= altsyncram_s3k1:altsyncram1.q_b[8]
q[9] <= altsyncram_s3k1:altsyncram1.q_b[9]
q[10] <= altsyncram_s3k1:altsyncram1.q_b[10]
q[11] <= altsyncram_s3k1:altsyncram1.q_b[11]
q[12] <= altsyncram_s3k1:altsyncram1.q_b[12]
q[13] <= altsyncram_s3k1:altsyncram1.q_b[13]
q[14] <= altsyncram_s3k1:altsyncram1.q_b[14]
q[15] <= altsyncram_s3k1:altsyncram1.q_b[15]
rdaddress[0] => altsyncram_s3k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_s3k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_s3k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_s3k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_s3k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_s3k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_s3k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_s3k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_s3k1:altsyncram1.address_b[8]
wraddress[0] => altsyncram_s3k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_s3k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_s3k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_s3k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_s3k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_s3k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_s3k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_s3k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_s3k1:altsyncram1.address_a[8]
wren => altsyncram_s3k1:altsyncram1.wren_a


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst
clk => line_offset[0].CLK
clk => line_offset[1].CLK
clk => line_offset[2].CLK
clk => line_offset[3].CLK
clk => line_offset[4].CLK
clk => line_offset[5].CLK
clk => line_offset[6].CLK
clk => output_counter[0].CLK
clk => output_counter[1].CLK
clk => output_counter[2].CLK
clk => output_counter[3].CLK
clk => output_counter[4].CLK
clk => output_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => data_reg[64].CLK
clk => input_counter[0].CLK
clk => input_counter[1].CLK
clk => input_counter[2].CLK
clk => input_counter[3].CLK
clk => input_counter[4].CLK
clk => input_counter[5].CLK
clk => input_counter[6].CLK
clk => input_counter[7].CLK
clk => step~1.DATAIN
rst_n => line_offset[0].ACLR
rst_n => line_offset[1].ACLR
rst_n => line_offset[2].ACLR
rst_n => line_offset[3].ACLR
rst_n => line_offset[4].ACLR
rst_n => line_offset[5].ACLR
rst_n => line_offset[6].ACLR
rst_n => output_counter[0].ACLR
rst_n => output_counter[1].ACLR
rst_n => output_counter[2].ACLR
rst_n => output_counter[3].ACLR
rst_n => output_counter[4].ACLR
rst_n => output_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ALOAD
rst_n => odd_offset[5].ALOAD
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => data_reg[64].ACLR
rst_n => input_counter[0].ACLR
rst_n => input_counter[1].ACLR
rst_n => input_counter[2].ACLR
rst_n => input_counter[3].ACLR
rst_n => input_counter[4].ACLR
rst_n => input_counter[5].ACLR
rst_n => input_counter[6].ACLR
rst_n => input_counter[7].ACLR
rst_n => step~3.DATAIN
data_valid => Selector102.IN5
data_valid => Selector104.IN1
data_in_odd[0] => ShiftLeft1.IN78
data_in_odd[0] => Add21.IN32
data_in_odd[1] => ShiftLeft1.IN77
data_in_odd[1] => Add21.IN31
data_in_odd[2] => ShiftLeft1.IN76
data_in_odd[2] => Add21.IN30
data_in_odd[3] => ShiftLeft1.IN75
data_in_odd[3] => Add21.IN29
data_in_odd[4] => ShiftLeft1.IN74
data_in_odd[4] => Add21.IN28
data_in_odd[5] => ShiftLeft1.IN73
data_in_odd[5] => Add21.IN27
data_in_odd[6] => ShiftLeft1.IN72
data_in_odd[6] => Add21.IN26
data_in_odd[7] => ShiftLeft1.IN71
data_in_odd[7] => Add21.IN25
data_in_odd[8] => ShiftLeft1.IN70
data_in_odd[8] => Add21.IN24
data_in_odd[9] => ShiftLeft1.IN69
data_in_odd[9] => Add21.IN23
data_in_odd[10] => ShiftLeft1.IN68
data_in_odd[10] => Add21.IN22
data_in_odd[11] => ShiftLeft1.IN67
data_in_odd[11] => Add21.IN21
data_in_odd[12] => ShiftLeft1.IN66
data_in_odd[12] => Add21.IN20
data_in_odd[13] => ShiftLeft1.IN65
data_in_odd[13] => Add21.IN19
data_in_odd[14] => ShiftLeft1.IN64
data_in_odd[14] => Add21.IN18
data_in_odd[15] => ShiftLeft1.IN63
data_in_odd[15] => Add21.IN17
data_in_even[0] => Add1.IN16
data_in_even[0] => ShiftLeft0.IN69
data_in_even[0] => Add20.IN32
data_in_even[1] => Add1.IN15
data_in_even[1] => ShiftLeft0.IN68
data_in_even[1] => Add20.IN31
data_in_even[2] => Add1.IN14
data_in_even[2] => ShiftLeft0.IN67
data_in_even[2] => Add20.IN30
data_in_even[3] => Add1.IN13
data_in_even[3] => ShiftLeft0.IN66
data_in_even[3] => Add20.IN29
data_in_even[4] => Add1.IN12
data_in_even[4] => ShiftLeft0.IN65
data_in_even[4] => Add20.IN28
data_in_even[5] => Add1.IN11
data_in_even[5] => ShiftLeft0.IN64
data_in_even[5] => Add20.IN27
data_in_even[6] => Add1.IN10
data_in_even[6] => ShiftLeft0.IN63
data_in_even[6] => Add20.IN26
data_in_even[7] => Add1.IN9
data_in_even[7] => ShiftLeft0.IN62
data_in_even[7] => Add20.IN25
data_in_even[8] => Add1.IN8
data_in_even[8] => ShiftLeft0.IN61
data_in_even[8] => Add20.IN24
data_in_even[9] => Add1.IN7
data_in_even[9] => ShiftLeft0.IN60
data_in_even[9] => Add20.IN23
data_in_even[10] => Add1.IN6
data_in_even[10] => ShiftLeft0.IN59
data_in_even[10] => Add20.IN22
data_in_even[11] => Add1.IN5
data_in_even[11] => ShiftLeft0.IN58
data_in_even[11] => Add20.IN21
data_in_even[12] => Add1.IN4
data_in_even[12] => ShiftLeft0.IN57
data_in_even[12] => Add20.IN20
data_in_even[13] => Add1.IN3
data_in_even[13] => ShiftLeft0.IN56
data_in_even[13] => Add20.IN19
data_in_even[14] => Add1.IN2
data_in_even[14] => ShiftLeft0.IN55
data_in_even[14] => Add20.IN18
data_in_even[15] => Add1.IN1
data_in_even[15] => ShiftLeft0.IN54
data_in_even[15] => Add20.IN17
line_address[0] => ~NO_FANOUT~
line_address[1] => ~NO_FANOUT~
line_address[2] => ~NO_FANOUT~
line_address[3] => ~NO_FANOUT~
line_address[4] => ~NO_FANOUT~
line_address[5] => ~NO_FANOUT~
line_address[6] => ~NO_FANOUT~
line_address[7] => ~NO_FANOUT~
wavelet_mode => odd_offset[4].ADATA
wavelet_mode => Selector83.IN2
wavelet_mode => Selector83.IN3
wavelet_mode => Selector82.IN0
wavelet_mode => Selector82.IN1
wavelet_mode => odd_offset[5].ADATA
wavelet_mode => step_next.OUTPUTSELECT
wavelet_mode => step_next.OUTPUTSELECT
wavelet_mode => step_next.OUTPUTSELECT
wavelet_mode => step_next.OUTPUTSELECT
data_out_odd[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= <GND>
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
stop_flag <= step_next.STOP_1655.DB_MAX_OUTPUT_PORT_TYPE


