// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_pool_out_address0,
        max_pool_out_ce0,
        max_pool_out_we0,
        max_pool_out_d0,
        max_pool_out_address1,
        max_pool_out_ce1,
        max_pool_out_we1,
        max_pool_out_d1,
        conv_2_out_0_address0,
        conv_2_out_0_ce0,
        conv_2_out_0_q0,
        conv_2_out_0_address1,
        conv_2_out_0_ce1,
        conv_2_out_0_q1,
        conv_2_out_1_address0,
        conv_2_out_1_ce0,
        conv_2_out_1_q0,
        conv_2_out_1_address1,
        conv_2_out_1_ce1,
        conv_2_out_1_q1,
        conv_2_out_2_address0,
        conv_2_out_2_ce0,
        conv_2_out_2_q0,
        conv_2_out_2_address1,
        conv_2_out_2_ce1,
        conv_2_out_2_q1,
        conv_2_out_3_address0,
        conv_2_out_3_ce0,
        conv_2_out_3_q0,
        conv_2_out_3_address1,
        conv_2_out_3_ce1,
        conv_2_out_3_q1,
        conv_2_out_4_address0,
        conv_2_out_4_ce0,
        conv_2_out_4_q0,
        conv_2_out_4_address1,
        conv_2_out_4_ce1,
        conv_2_out_4_q1,
        conv_2_out_5_address0,
        conv_2_out_5_ce0,
        conv_2_out_5_q0,
        conv_2_out_5_address1,
        conv_2_out_5_ce1,
        conv_2_out_5_q1,
        conv_2_out_6_address0,
        conv_2_out_6_ce0,
        conv_2_out_6_q0,
        conv_2_out_6_address1,
        conv_2_out_6_ce1,
        conv_2_out_6_q1,
        conv_2_out_7_address0,
        conv_2_out_7_ce0,
        conv_2_out_7_q0,
        conv_2_out_7_address1,
        conv_2_out_7_ce1,
        conv_2_out_7_q1,
        conv_2_out_8_address0,
        conv_2_out_8_ce0,
        conv_2_out_8_q0,
        conv_2_out_8_address1,
        conv_2_out_8_ce1,
        conv_2_out_8_q1,
        conv_2_out_9_address0,
        conv_2_out_9_ce0,
        conv_2_out_9_q0,
        conv_2_out_9_address1,
        conv_2_out_9_ce1,
        conv_2_out_9_q1
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_pp0_stage1 = 5'd4;
parameter    ap_ST_fsm_pp0_stage2 = 5'd8;
parameter    ap_ST_fsm_state10 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] max_pool_out_address0;
output   max_pool_out_ce0;
output   max_pool_out_we0;
output  [31:0] max_pool_out_d0;
output  [8:0] max_pool_out_address1;
output   max_pool_out_ce1;
output   max_pool_out_we1;
output  [31:0] max_pool_out_d1;
output  [7:0] conv_2_out_0_address0;
output   conv_2_out_0_ce0;
input  [31:0] conv_2_out_0_q0;
output  [7:0] conv_2_out_0_address1;
output   conv_2_out_0_ce1;
input  [31:0] conv_2_out_0_q1;
output  [7:0] conv_2_out_1_address0;
output   conv_2_out_1_ce0;
input  [31:0] conv_2_out_1_q0;
output  [7:0] conv_2_out_1_address1;
output   conv_2_out_1_ce1;
input  [31:0] conv_2_out_1_q1;
output  [7:0] conv_2_out_2_address0;
output   conv_2_out_2_ce0;
input  [31:0] conv_2_out_2_q0;
output  [7:0] conv_2_out_2_address1;
output   conv_2_out_2_ce1;
input  [31:0] conv_2_out_2_q1;
output  [7:0] conv_2_out_3_address0;
output   conv_2_out_3_ce0;
input  [31:0] conv_2_out_3_q0;
output  [7:0] conv_2_out_3_address1;
output   conv_2_out_3_ce1;
input  [31:0] conv_2_out_3_q1;
output  [7:0] conv_2_out_4_address0;
output   conv_2_out_4_ce0;
input  [31:0] conv_2_out_4_q0;
output  [7:0] conv_2_out_4_address1;
output   conv_2_out_4_ce1;
input  [31:0] conv_2_out_4_q1;
output  [7:0] conv_2_out_5_address0;
output   conv_2_out_5_ce0;
input  [31:0] conv_2_out_5_q0;
output  [7:0] conv_2_out_5_address1;
output   conv_2_out_5_ce1;
input  [31:0] conv_2_out_5_q1;
output  [7:0] conv_2_out_6_address0;
output   conv_2_out_6_ce0;
input  [31:0] conv_2_out_6_q0;
output  [7:0] conv_2_out_6_address1;
output   conv_2_out_6_ce1;
input  [31:0] conv_2_out_6_q1;
output  [7:0] conv_2_out_7_address0;
output   conv_2_out_7_ce0;
input  [31:0] conv_2_out_7_q0;
output  [7:0] conv_2_out_7_address1;
output   conv_2_out_7_ce1;
input  [31:0] conv_2_out_7_q1;
output  [7:0] conv_2_out_8_address0;
output   conv_2_out_8_ce0;
input  [31:0] conv_2_out_8_q0;
output  [7:0] conv_2_out_8_address1;
output   conv_2_out_8_ce1;
input  [31:0] conv_2_out_8_q1;
output  [7:0] conv_2_out_9_address0;
output   conv_2_out_9_ce0;
input  [31:0] conv_2_out_9_q0;
output  [7:0] conv_2_out_9_address1;
output   conv_2_out_9_ce1;
input  [31:0] conv_2_out_9_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] max_pool_out_address0;
reg max_pool_out_ce0;
reg max_pool_out_we0;
reg[31:0] max_pool_out_d0;
reg[8:0] max_pool_out_address1;
reg max_pool_out_ce1;
reg max_pool_out_we1;
reg[31:0] max_pool_out_d1;
reg conv_2_out_0_ce0;
reg conv_2_out_0_ce1;
reg conv_2_out_1_ce0;
reg conv_2_out_1_ce1;
reg conv_2_out_2_ce0;
reg conv_2_out_2_ce1;
reg conv_2_out_3_ce0;
reg conv_2_out_3_ce1;
reg conv_2_out_4_ce0;
reg conv_2_out_4_ce1;
reg conv_2_out_5_ce0;
reg conv_2_out_5_ce1;
reg conv_2_out_6_ce0;
reg conv_2_out_6_ce1;
reg conv_2_out_7_ce0;
reg conv_2_out_7_ce1;
reg conv_2_out_8_ce0;
reg conv_2_out_8_ce1;
reg conv_2_out_9_ce0;
reg conv_2_out_9_ce1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_401;
reg   [4:0] f_0_reg_412;
reg   [2:0] r_0_reg_423;
wire   [0:0] icmp_ln10_fu_474_p2;
reg   [0:0] icmp_ln10_reg_2266;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln10_reg_2266_pp0_iter1_reg;
reg   [0:0] icmp_ln10_reg_2266_pp0_iter2_reg;
wire   [6:0] add_ln10_fu_480_p2;
reg   [6:0] add_ln10_reg_2270;
reg    ap_enable_reg_pp0_iter0;
wire   [2:0] select_ln29_20_fu_498_p3;
reg   [2:0] select_ln29_20_reg_2275;
reg   [2:0] select_ln29_20_reg_2275_pp0_iter1_reg;
wire   [4:0] select_ln29_21_fu_506_p3;
reg   [4:0] select_ln29_21_reg_2282;
reg   [4:0] select_ln29_21_reg_2282_pp0_iter1_reg;
wire   [63:0] zext_ln29_2_fu_572_p1;
reg   [63:0] zext_ln29_2_reg_2338;
reg   [31:0] conv_2_out_0_load_reg_2372;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state9_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] conv_2_out_1_load_reg_2379;
reg   [31:0] conv_2_out_0_load_1_reg_2386;
reg   [31:0] conv_2_out_2_load_reg_2393;
reg   [31:0] conv_2_out_3_load_reg_2400;
reg   [31:0] conv_2_out_2_load_1_reg_2407;
reg   [31:0] conv_2_out_4_load_reg_2414;
reg   [31:0] conv_2_out_5_load_reg_2421;
reg   [31:0] conv_2_out_4_load_1_reg_2428;
reg   [31:0] conv_2_out_6_load_reg_2435;
reg   [31:0] conv_2_out_7_load_reg_2442;
reg   [31:0] conv_2_out_6_load_1_reg_2449;
reg   [31:0] conv_2_out_8_load_reg_2456;
reg   [31:0] conv_2_out_9_load_reg_2463;
reg   [31:0] conv_2_out_8_load_1_reg_2470;
wire   [31:0] select_ln29_fu_622_p3;
reg   [31:0] select_ln29_reg_2477;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] select_ln29_4_fu_671_p3;
reg   [31:0] select_ln29_4_reg_2484;
wire   [31:0] select_ln29_8_fu_720_p3;
reg   [31:0] select_ln29_8_reg_2491;
wire   [31:0] select_ln29_12_fu_769_p3;
reg   [31:0] select_ln29_12_reg_2498;
wire   [31:0] select_ln29_16_fu_818_p3;
reg   [31:0] select_ln29_16_reg_2505;
wire   [2:0] r_fu_826_p2;
reg   [2:0] r_reg_2512;
wire   [31:0] select_ln29_1_fu_913_p3;
reg   [31:0] select_ln29_1_reg_2517;
wire   [31:0] select_ln29_5_fu_1002_p3;
reg   [31:0] select_ln29_5_reg_2549;
wire   [31:0] select_ln29_9_fu_1091_p3;
reg   [31:0] select_ln29_9_reg_2556;
wire   [31:0] select_ln29_13_fu_1180_p3;
reg   [31:0] select_ln29_13_reg_2563;
wire   [31:0] select_ln29_17_fu_1269_p3;
reg   [31:0] select_ln29_17_reg_2570;
wire   [31:0] select_ln29_2_fu_1358_p3;
reg   [31:0] select_ln29_2_reg_2577;
reg   [31:0] conv_2_out_1_load_1_reg_2584;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] select_ln29_6_fu_1447_p3;
reg   [31:0] select_ln29_6_reg_2591;
reg   [31:0] conv_2_out_3_load_1_reg_2598;
wire   [31:0] select_ln29_10_fu_1536_p3;
reg   [31:0] select_ln29_10_reg_2605;
reg   [31:0] conv_2_out_5_load_1_reg_2612;
wire   [31:0] select_ln29_14_fu_1624_p3;
reg   [31:0] select_ln29_14_reg_2619;
reg   [31:0] conv_2_out_7_load_1_reg_2626;
wire   [31:0] select_ln29_18_fu_1712_p3;
reg   [31:0] select_ln29_18_reg_2633;
reg   [31:0] conv_2_out_9_load_1_reg_2640;
wire   [9:0] zext_ln14_1_fu_1718_p1;
reg   [9:0] zext_ln14_1_reg_2647;
wire   [9:0] add_ln36_fu_1743_p2;
reg   [9:0] add_ln36_reg_2654;
wire   [9:0] add_ln36_9_fu_1990_p2;
reg   [9:0] add_ln36_9_reg_2661;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_405_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_f_0_phi_fu_416_p4;
reg   [2:0] ap_phi_mux_r_0_phi_fu_427_p4;
wire   [63:0] zext_ln29_fu_534_p1;
wire   [63:0] zext_ln36_2_fu_1755_p1;
wire    ap_block_pp0_stage2;
wire  signed [63:0] sext_ln36_fu_1772_p1;
wire  signed [63:0] sext_ln36_1_fu_1965_p1;
wire  signed [63:0] sext_ln36_2_fu_1980_p1;
wire  signed [63:0] sext_ln36_3_fu_2173_p1;
wire    ap_block_pp0_stage1;
wire   [31:0] select_ln29_3_fu_1859_p3;
wire   [31:0] select_ln29_7_fu_1948_p3;
wire   [31:0] select_ln29_11_fu_2077_p3;
wire   [31:0] select_ln29_15_fu_2166_p3;
wire   [31:0] select_ln29_19_fu_2259_p3;
reg   [31:0] grp_fu_434_p0;
reg   [31:0] grp_fu_434_p1;
reg   [31:0] grp_fu_440_p0;
reg   [31:0] grp_fu_440_p1;
reg   [31:0] grp_fu_446_p0;
reg   [31:0] grp_fu_446_p1;
reg   [31:0] grp_fu_452_p0;
reg   [31:0] grp_fu_452_p1;
reg   [31:0] grp_fu_458_p0;
reg   [31:0] grp_fu_458_p1;
reg   [31:0] grp_fu_464_p0;
reg   [31:0] grp_fu_464_p1;
reg   [31:0] grp_fu_469_p0;
reg   [31:0] grp_fu_469_p1;
wire   [0:0] icmp_ln13_fu_492_p2;
wire   [4:0] f_fu_486_p2;
wire   [7:0] tmp_57_fu_526_p3;
wire   [3:0] shl_ln_fu_518_p3;
wire   [3:0] or_ln26_fu_548_p2;
wire   [7:0] tmp_58_fu_554_p3;
wire   [8:0] zext_ln29_1_fu_562_p1;
wire   [8:0] zext_ln14_fu_514_p1;
wire   [8:0] add_ln29_fu_566_p2;
wire   [31:0] bitcast_ln29_fu_581_p1;
wire   [7:0] tmp_2_fu_584_p4;
wire   [22:0] trunc_ln29_fu_594_p1;
wire   [0:0] icmp_ln29_1_fu_604_p2;
wire   [0:0] icmp_ln29_fu_598_p2;
wire   [0:0] or_ln29_fu_610_p2;
wire   [0:0] grp_fu_434_p2;
wire   [0:0] and_ln29_fu_616_p2;
wire   [31:0] bitcast_ln29_7_fu_630_p1;
wire   [7:0] tmp_12_fu_633_p4;
wire   [22:0] trunc_ln29_7_fu_643_p1;
wire   [0:0] icmp_ln29_15_fu_653_p2;
wire   [0:0] icmp_ln29_14_fu_647_p2;
wire   [0:0] or_ln29_7_fu_659_p2;
wire   [0:0] grp_fu_440_p2;
wire   [0:0] and_ln29_7_fu_665_p2;
wire   [31:0] bitcast_ln29_14_fu_679_p1;
wire   [7:0] tmp_23_fu_682_p4;
wire   [22:0] trunc_ln29_14_fu_692_p1;
wire   [0:0] icmp_ln29_29_fu_702_p2;
wire   [0:0] icmp_ln29_28_fu_696_p2;
wire   [0:0] or_ln29_14_fu_708_p2;
wire   [0:0] grp_fu_446_p2;
wire   [0:0] and_ln29_14_fu_714_p2;
wire   [31:0] bitcast_ln29_21_fu_728_p1;
wire   [7:0] tmp_34_fu_731_p4;
wire   [22:0] trunc_ln29_21_fu_741_p1;
wire   [0:0] icmp_ln29_43_fu_751_p2;
wire   [0:0] icmp_ln29_42_fu_745_p2;
wire   [0:0] or_ln29_21_fu_757_p2;
wire   [0:0] grp_fu_452_p2;
wire   [0:0] and_ln29_21_fu_763_p2;
wire   [31:0] bitcast_ln29_28_fu_777_p1;
wire   [7:0] tmp_45_fu_780_p4;
wire   [22:0] trunc_ln29_28_fu_790_p1;
wire   [0:0] icmp_ln29_57_fu_800_p2;
wire   [0:0] icmp_ln29_56_fu_794_p2;
wire   [0:0] or_ln29_28_fu_806_p2;
wire   [0:0] grp_fu_458_p2;
wire   [0:0] and_ln29_28_fu_812_p2;
wire   [31:0] bitcast_ln29_1_fu_831_p1;
wire   [31:0] bitcast_ln29_2_fu_848_p1;
wire   [7:0] tmp_4_fu_834_p4;
wire   [22:0] trunc_ln29_1_fu_844_p1;
wire   [0:0] icmp_ln29_3_fu_871_p2;
wire   [0:0] icmp_ln29_2_fu_865_p2;
wire   [7:0] tmp_5_fu_851_p4;
wire   [22:0] trunc_ln29_2_fu_861_p1;
wire   [0:0] icmp_ln29_5_fu_889_p2;
wire   [0:0] icmp_ln29_4_fu_883_p2;
wire   [0:0] or_ln29_1_fu_877_p2;
wire   [0:0] or_ln29_2_fu_895_p2;
wire   [0:0] and_ln29_1_fu_901_p2;
wire   [0:0] and_ln29_2_fu_907_p2;
wire   [31:0] bitcast_ln29_8_fu_920_p1;
wire   [31:0] bitcast_ln29_9_fu_937_p1;
wire   [7:0] tmp_14_fu_923_p4;
wire   [22:0] trunc_ln29_8_fu_933_p1;
wire   [0:0] icmp_ln29_17_fu_960_p2;
wire   [0:0] icmp_ln29_16_fu_954_p2;
wire   [7:0] tmp_15_fu_940_p4;
wire   [22:0] trunc_ln29_9_fu_950_p1;
wire   [0:0] icmp_ln29_19_fu_978_p2;
wire   [0:0] icmp_ln29_18_fu_972_p2;
wire   [0:0] or_ln29_8_fu_966_p2;
wire   [0:0] or_ln29_9_fu_984_p2;
wire   [0:0] and_ln29_8_fu_990_p2;
wire   [0:0] and_ln29_9_fu_996_p2;
wire   [31:0] bitcast_ln29_15_fu_1009_p1;
wire   [31:0] bitcast_ln29_16_fu_1026_p1;
wire   [7:0] tmp_25_fu_1012_p4;
wire   [22:0] trunc_ln29_15_fu_1022_p1;
wire   [0:0] icmp_ln29_31_fu_1049_p2;
wire   [0:0] icmp_ln29_30_fu_1043_p2;
wire   [7:0] tmp_26_fu_1029_p4;
wire   [22:0] trunc_ln29_16_fu_1039_p1;
wire   [0:0] icmp_ln29_33_fu_1067_p2;
wire   [0:0] icmp_ln29_32_fu_1061_p2;
wire   [0:0] or_ln29_15_fu_1055_p2;
wire   [0:0] or_ln29_16_fu_1073_p2;
wire   [0:0] and_ln29_15_fu_1079_p2;
wire   [0:0] and_ln29_16_fu_1085_p2;
wire   [31:0] bitcast_ln29_22_fu_1098_p1;
wire   [31:0] bitcast_ln29_23_fu_1115_p1;
wire   [7:0] tmp_36_fu_1101_p4;
wire   [22:0] trunc_ln29_22_fu_1111_p1;
wire   [0:0] icmp_ln29_45_fu_1138_p2;
wire   [0:0] icmp_ln29_44_fu_1132_p2;
wire   [7:0] tmp_37_fu_1118_p4;
wire   [22:0] trunc_ln29_23_fu_1128_p1;
wire   [0:0] icmp_ln29_47_fu_1156_p2;
wire   [0:0] icmp_ln29_46_fu_1150_p2;
wire   [0:0] or_ln29_22_fu_1144_p2;
wire   [0:0] or_ln29_23_fu_1162_p2;
wire   [0:0] and_ln29_22_fu_1168_p2;
wire   [0:0] and_ln29_23_fu_1174_p2;
wire   [31:0] bitcast_ln29_29_fu_1187_p1;
wire   [31:0] bitcast_ln29_30_fu_1204_p1;
wire   [7:0] tmp_47_fu_1190_p4;
wire   [22:0] trunc_ln29_29_fu_1200_p1;
wire   [0:0] icmp_ln29_59_fu_1227_p2;
wire   [0:0] icmp_ln29_58_fu_1221_p2;
wire   [7:0] tmp_48_fu_1207_p4;
wire   [22:0] trunc_ln29_30_fu_1217_p1;
wire   [0:0] icmp_ln29_61_fu_1245_p2;
wire   [0:0] icmp_ln29_60_fu_1239_p2;
wire   [0:0] or_ln29_29_fu_1233_p2;
wire   [0:0] or_ln29_30_fu_1251_p2;
wire   [0:0] and_ln29_29_fu_1257_p2;
wire   [0:0] and_ln29_30_fu_1263_p2;
wire   [31:0] bitcast_ln29_3_fu_1276_p1;
wire   [31:0] bitcast_ln29_4_fu_1293_p1;
wire   [7:0] tmp_7_fu_1279_p4;
wire   [22:0] trunc_ln29_3_fu_1289_p1;
wire   [0:0] icmp_ln29_7_fu_1316_p2;
wire   [0:0] icmp_ln29_6_fu_1310_p2;
wire   [7:0] tmp_8_fu_1296_p4;
wire   [22:0] trunc_ln29_4_fu_1306_p1;
wire   [0:0] icmp_ln29_9_fu_1334_p2;
wire   [0:0] icmp_ln29_8_fu_1328_p2;
wire   [0:0] or_ln29_3_fu_1322_p2;
wire   [0:0] or_ln29_4_fu_1340_p2;
wire   [0:0] and_ln29_3_fu_1346_p2;
wire   [0:0] and_ln29_4_fu_1352_p2;
wire   [31:0] bitcast_ln29_10_fu_1365_p1;
wire   [31:0] bitcast_ln29_11_fu_1382_p1;
wire   [7:0] tmp_17_fu_1368_p4;
wire   [22:0] trunc_ln29_10_fu_1378_p1;
wire   [0:0] icmp_ln29_21_fu_1405_p2;
wire   [0:0] icmp_ln29_20_fu_1399_p2;
wire   [7:0] tmp_18_fu_1385_p4;
wire   [22:0] trunc_ln29_11_fu_1395_p1;
wire   [0:0] icmp_ln29_23_fu_1423_p2;
wire   [0:0] icmp_ln29_22_fu_1417_p2;
wire   [0:0] or_ln29_10_fu_1411_p2;
wire   [0:0] or_ln29_11_fu_1429_p2;
wire   [0:0] and_ln29_10_fu_1435_p2;
wire   [0:0] and_ln29_11_fu_1441_p2;
wire   [31:0] bitcast_ln29_17_fu_1454_p1;
wire   [31:0] bitcast_ln29_18_fu_1471_p1;
wire   [7:0] tmp_28_fu_1457_p4;
wire   [22:0] trunc_ln29_17_fu_1467_p1;
wire   [0:0] icmp_ln29_35_fu_1494_p2;
wire   [0:0] icmp_ln29_34_fu_1488_p2;
wire   [7:0] tmp_29_fu_1474_p4;
wire   [22:0] trunc_ln29_18_fu_1484_p1;
wire   [0:0] icmp_ln29_37_fu_1512_p2;
wire   [0:0] icmp_ln29_36_fu_1506_p2;
wire   [0:0] or_ln29_17_fu_1500_p2;
wire   [0:0] or_ln29_18_fu_1518_p2;
wire   [0:0] and_ln29_17_fu_1524_p2;
wire   [0:0] and_ln29_18_fu_1530_p2;
wire   [31:0] bitcast_ln29_24_fu_1542_p1;
wire   [31:0] bitcast_ln29_25_fu_1559_p1;
wire   [7:0] tmp_39_fu_1545_p4;
wire   [22:0] trunc_ln29_24_fu_1555_p1;
wire   [0:0] icmp_ln29_49_fu_1582_p2;
wire   [0:0] icmp_ln29_48_fu_1576_p2;
wire   [7:0] tmp_40_fu_1562_p4;
wire   [22:0] trunc_ln29_25_fu_1572_p1;
wire   [0:0] icmp_ln29_51_fu_1600_p2;
wire   [0:0] icmp_ln29_50_fu_1594_p2;
wire   [0:0] or_ln29_24_fu_1588_p2;
wire   [0:0] or_ln29_25_fu_1606_p2;
wire   [0:0] and_ln29_24_fu_1612_p2;
wire   [0:0] and_ln29_25_fu_1618_p2;
wire   [31:0] bitcast_ln29_31_fu_1630_p1;
wire   [31:0] bitcast_ln29_32_fu_1647_p1;
wire   [7:0] tmp_50_fu_1633_p4;
wire   [22:0] trunc_ln29_31_fu_1643_p1;
wire   [0:0] icmp_ln29_63_fu_1670_p2;
wire   [0:0] icmp_ln29_62_fu_1664_p2;
wire   [7:0] tmp_51_fu_1650_p4;
wire   [22:0] trunc_ln29_32_fu_1660_p1;
wire   [0:0] icmp_ln29_65_fu_1688_p2;
wire   [0:0] icmp_ln29_64_fu_1682_p2;
wire   [0:0] or_ln29_31_fu_1676_p2;
wire   [0:0] or_ln29_32_fu_1694_p2;
wire   [0:0] and_ln29_31_fu_1700_p2;
wire   [0:0] and_ln29_32_fu_1706_p2;
wire   [8:0] tmp_fu_1721_p3;
wire   [6:0] tmp_56_fu_1732_p3;
wire   [9:0] zext_ln36_1_fu_1739_p1;
wire   [9:0] zext_ln36_fu_1728_p1;
wire   [9:0] add_ln36_1_fu_1749_p2;
wire   [9:0] add_ln36_2_fu_1760_p2;
wire   [9:0] add_ln36_3_fu_1766_p2;
wire   [31:0] bitcast_ln29_5_fu_1777_p1;
wire   [31:0] bitcast_ln29_6_fu_1794_p1;
wire   [7:0] tmp_s_fu_1780_p4;
wire   [22:0] trunc_ln29_5_fu_1790_p1;
wire   [0:0] icmp_ln29_11_fu_1817_p2;
wire   [0:0] icmp_ln29_10_fu_1811_p2;
wire   [7:0] tmp_10_fu_1797_p4;
wire   [22:0] trunc_ln29_6_fu_1807_p1;
wire   [0:0] icmp_ln29_13_fu_1835_p2;
wire   [0:0] icmp_ln29_12_fu_1829_p2;
wire   [0:0] or_ln29_5_fu_1823_p2;
wire   [0:0] or_ln29_6_fu_1841_p2;
wire   [0:0] and_ln29_5_fu_1847_p2;
wire   [0:0] grp_fu_464_p2;
wire   [0:0] and_ln29_6_fu_1853_p2;
wire   [31:0] bitcast_ln29_12_fu_1866_p1;
wire   [31:0] bitcast_ln29_13_fu_1883_p1;
wire   [7:0] tmp_20_fu_1869_p4;
wire   [22:0] trunc_ln29_12_fu_1879_p1;
wire   [0:0] icmp_ln29_25_fu_1906_p2;
wire   [0:0] icmp_ln29_24_fu_1900_p2;
wire   [7:0] tmp_21_fu_1886_p4;
wire   [22:0] trunc_ln29_13_fu_1896_p1;
wire   [0:0] icmp_ln29_27_fu_1924_p2;
wire   [0:0] icmp_ln29_26_fu_1918_p2;
wire   [0:0] or_ln29_12_fu_1912_p2;
wire   [0:0] or_ln29_13_fu_1930_p2;
wire   [0:0] and_ln29_12_fu_1936_p2;
wire   [0:0] grp_fu_469_p2;
wire   [0:0] and_ln29_13_fu_1942_p2;
wire   [9:0] add_ln36_4_fu_1955_p2;
wire   [9:0] add_ln36_5_fu_1960_p2;
wire   [9:0] add_ln36_6_fu_1970_p2;
wire   [9:0] add_ln36_7_fu_1975_p2;
wire   [9:0] add_ln36_8_fu_1985_p2;
wire   [31:0] bitcast_ln29_19_fu_1995_p1;
wire   [31:0] bitcast_ln29_20_fu_2012_p1;
wire   [7:0] tmp_31_fu_1998_p4;
wire   [22:0] trunc_ln29_19_fu_2008_p1;
wire   [0:0] icmp_ln29_39_fu_2035_p2;
wire   [0:0] icmp_ln29_38_fu_2029_p2;
wire   [7:0] tmp_32_fu_2015_p4;
wire   [22:0] trunc_ln29_20_fu_2025_p1;
wire   [0:0] icmp_ln29_41_fu_2053_p2;
wire   [0:0] icmp_ln29_40_fu_2047_p2;
wire   [0:0] or_ln29_19_fu_2041_p2;
wire   [0:0] or_ln29_20_fu_2059_p2;
wire   [0:0] and_ln29_19_fu_2065_p2;
wire   [0:0] and_ln29_20_fu_2071_p2;
wire   [31:0] bitcast_ln29_26_fu_2084_p1;
wire   [31:0] bitcast_ln29_27_fu_2101_p1;
wire   [7:0] tmp_42_fu_2087_p4;
wire   [22:0] trunc_ln29_26_fu_2097_p1;
wire   [0:0] icmp_ln29_53_fu_2124_p2;
wire   [0:0] icmp_ln29_52_fu_2118_p2;
wire   [7:0] tmp_43_fu_2104_p4;
wire   [22:0] trunc_ln29_27_fu_2114_p1;
wire   [0:0] icmp_ln29_55_fu_2142_p2;
wire   [0:0] icmp_ln29_54_fu_2136_p2;
wire   [0:0] or_ln29_26_fu_2130_p2;
wire   [0:0] or_ln29_27_fu_2148_p2;
wire   [0:0] and_ln29_26_fu_2154_p2;
wire   [0:0] and_ln29_27_fu_2160_p2;
wire   [31:0] bitcast_ln29_33_fu_2177_p1;
wire   [31:0] bitcast_ln29_34_fu_2194_p1;
wire   [7:0] tmp_53_fu_2180_p4;
wire   [22:0] trunc_ln29_33_fu_2190_p1;
wire   [0:0] icmp_ln29_67_fu_2217_p2;
wire   [0:0] icmp_ln29_66_fu_2211_p2;
wire   [7:0] tmp_54_fu_2197_p4;
wire   [22:0] trunc_ln29_34_fu_2207_p1;
wire   [0:0] icmp_ln29_69_fu_2235_p2;
wire   [0:0] icmp_ln29_68_fu_2229_p2;
wire   [0:0] or_ln29_33_fu_2223_p2;
wire   [0:0] or_ln29_34_fu_2241_p2;
wire   [0:0] and_ln29_33_fu_2247_p2;
wire   [0:0] and_ln29_34_fu_2253_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state10;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_434_p0),
    .din1(grp_fu_434_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_434_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_440_p0),
    .din1(grp_fu_440_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_440_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_446_p0),
    .din1(grp_fu_446_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_446_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_452_p0),
    .din1(grp_fu_452_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_452_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_458_p0),
    .din1(grp_fu_458_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_458_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_464_p0),
    .din1(grp_fu_464_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_464_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_469_p0),
    .din1(grp_fu_469_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_469_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2266 == 1'd0))) begin
        f_0_reg_412 <= select_ln29_21_reg_2282;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_412 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2266 == 1'd0))) begin
        indvar_flatten_reg_401 <= add_ln10_reg_2270;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_401 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2266 == 1'd0))) begin
        r_0_reg_423 <= r_reg_2512;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_423 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln10_reg_2270 <= add_ln10_fu_480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2266_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln36_9_reg_2661 <= add_ln36_9_fu_1990_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln10_reg_2266_pp0_iter1_reg == 1'd0))) begin
        add_ln36_reg_2654[9 : 4] <= add_ln36_fu_1743_p2[9 : 4];
        zext_ln14_1_reg_2647[4 : 0] <= zext_ln14_1_fu_1718_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_reg_2266 == 1'd0))) begin
        conv_2_out_0_load_1_reg_2386 <= conv_2_out_0_q1;
        conv_2_out_0_load_reg_2372 <= conv_2_out_0_q0;
        conv_2_out_1_load_reg_2379 <= conv_2_out_1_q0;
        conv_2_out_2_load_1_reg_2407 <= conv_2_out_2_q1;
        conv_2_out_2_load_reg_2393 <= conv_2_out_2_q0;
        conv_2_out_3_load_reg_2400 <= conv_2_out_3_q0;
        conv_2_out_4_load_1_reg_2428 <= conv_2_out_4_q1;
        conv_2_out_4_load_reg_2414 <= conv_2_out_4_q0;
        conv_2_out_5_load_reg_2421 <= conv_2_out_5_q0;
        conv_2_out_6_load_1_reg_2449 <= conv_2_out_6_q1;
        conv_2_out_6_load_reg_2435 <= conv_2_out_6_q0;
        conv_2_out_7_load_reg_2442 <= conv_2_out_7_q0;
        conv_2_out_8_load_1_reg_2470 <= conv_2_out_8_q1;
        conv_2_out_8_load_reg_2456 <= conv_2_out_8_q0;
        conv_2_out_9_load_reg_2463 <= conv_2_out_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2266_pp0_iter1_reg == 1'd0))) begin
        conv_2_out_1_load_1_reg_2584 <= conv_2_out_1_q1;
        conv_2_out_3_load_1_reg_2598 <= conv_2_out_3_q1;
        conv_2_out_5_load_1_reg_2612 <= conv_2_out_5_q1;
        conv_2_out_7_load_1_reg_2626 <= conv_2_out_7_q1;
        conv_2_out_9_load_1_reg_2640 <= conv_2_out_9_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln10_reg_2266 <= icmp_ln10_fu_474_p2;
        icmp_ln10_reg_2266_pp0_iter1_reg <= icmp_ln10_reg_2266;
        icmp_ln10_reg_2266_pp0_iter2_reg <= icmp_ln10_reg_2266_pp0_iter1_reg;
        select_ln29_20_reg_2275_pp0_iter1_reg <= select_ln29_20_reg_2275;
        select_ln29_21_reg_2282_pp0_iter1_reg <= select_ln29_21_reg_2282;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_reg_2266 == 1'd0))) begin
        r_reg_2512 <= r_fu_826_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2266_pp0_iter1_reg == 1'd0))) begin
        select_ln29_10_reg_2605 <= select_ln29_10_fu_1536_p3;
        select_ln29_14_reg_2619 <= select_ln29_14_fu_1624_p3;
        select_ln29_18_reg_2633 <= select_ln29_18_fu_1712_p3;
        select_ln29_2_reg_2577 <= select_ln29_2_fu_1358_p3;
        select_ln29_6_reg_2591 <= select_ln29_6_fu_1447_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln10_reg_2266 == 1'd0))) begin
        select_ln29_12_reg_2498 <= select_ln29_12_fu_769_p3;
        select_ln29_16_reg_2505 <= select_ln29_16_fu_818_p3;
        select_ln29_4_reg_2484 <= select_ln29_4_fu_671_p3;
        select_ln29_8_reg_2491 <= select_ln29_8_fu_720_p3;
        select_ln29_reg_2477 <= select_ln29_fu_622_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2266 == 1'd0))) begin
        select_ln29_13_reg_2563 <= select_ln29_13_fu_1180_p3;
        select_ln29_17_reg_2570 <= select_ln29_17_fu_1269_p3;
        select_ln29_1_reg_2517 <= select_ln29_1_fu_913_p3;
        select_ln29_5_reg_2549 <= select_ln29_5_fu_1002_p3;
        select_ln29_9_reg_2556 <= select_ln29_9_fu_1091_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_474_p2 == 1'd0))) begin
        select_ln29_20_reg_2275 <= select_ln29_20_fu_498_p3;
        zext_ln29_2_reg_2338[8 : 0] <= zext_ln29_2_fu_572_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_474_p2 == 1'd0))) begin
        select_ln29_21_reg_2282 <= select_ln29_21_fu_506_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_474_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2266 == 1'd0))) begin
        ap_phi_mux_f_0_phi_fu_416_p4 = select_ln29_21_reg_2282;
    end else begin
        ap_phi_mux_f_0_phi_fu_416_p4 = f_0_reg_412;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2266 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_405_p4 = add_ln10_reg_2270;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_405_p4 = indvar_flatten_reg_401;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2266 == 1'd0))) begin
        ap_phi_mux_r_0_phi_fu_427_p4 = r_reg_2512;
    end else begin
        ap_phi_mux_r_0_phi_fu_427_p4 = r_0_reg_423;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_0_ce0 = 1'b1;
    end else begin
        conv_2_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_0_ce1 = 1'b1;
    end else begin
        conv_2_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_1_ce0 = 1'b1;
    end else begin
        conv_2_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_1_ce1 = 1'b1;
    end else begin
        conv_2_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_2_ce0 = 1'b1;
    end else begin
        conv_2_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_2_ce1 = 1'b1;
    end else begin
        conv_2_out_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_3_ce0 = 1'b1;
    end else begin
        conv_2_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_3_ce1 = 1'b1;
    end else begin
        conv_2_out_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_4_ce0 = 1'b1;
    end else begin
        conv_2_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_4_ce1 = 1'b1;
    end else begin
        conv_2_out_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_5_ce0 = 1'b1;
    end else begin
        conv_2_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_5_ce1 = 1'b1;
    end else begin
        conv_2_out_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_6_ce0 = 1'b1;
    end else begin
        conv_2_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_6_ce1 = 1'b1;
    end else begin
        conv_2_out_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_7_ce0 = 1'b1;
    end else begin
        conv_2_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_7_ce1 = 1'b1;
    end else begin
        conv_2_out_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_8_ce0 = 1'b1;
    end else begin
        conv_2_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_8_ce1 = 1'b1;
    end else begin
        conv_2_out_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_9_ce0 = 1'b1;
    end else begin
        conv_2_out_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_2_out_9_ce1 = 1'b1;
    end else begin
        conv_2_out_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_434_p0 = conv_2_out_0_load_1_reg_2386;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_434_p0 = conv_2_out_1_load_reg_2379;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_434_p0 = conv_2_out_0_q0;
    end else begin
        grp_fu_434_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_434_p1 = select_ln29_1_fu_913_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_434_p1 = select_ln29_fu_622_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_434_p1 = 32'd8388608;
    end else begin
        grp_fu_434_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_440_p0 = conv_2_out_2_load_1_reg_2407;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_440_p0 = conv_2_out_3_load_reg_2400;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_440_p0 = conv_2_out_2_q0;
    end else begin
        grp_fu_440_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_440_p1 = select_ln29_5_fu_1002_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_440_p1 = select_ln29_4_fu_671_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_440_p1 = 32'd8388608;
    end else begin
        grp_fu_440_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_446_p0 = conv_2_out_4_load_1_reg_2428;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_446_p0 = conv_2_out_5_load_reg_2421;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_446_p0 = conv_2_out_4_q0;
    end else begin
        grp_fu_446_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_446_p1 = select_ln29_9_fu_1091_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_446_p1 = select_ln29_8_fu_720_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_446_p1 = 32'd8388608;
    end else begin
        grp_fu_446_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_452_p0 = conv_2_out_6_load_1_reg_2449;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_452_p0 = conv_2_out_7_load_reg_2442;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_452_p0 = conv_2_out_6_q0;
    end else begin
        grp_fu_452_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_452_p1 = select_ln29_13_fu_1180_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_452_p1 = select_ln29_12_fu_769_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_452_p1 = 32'd8388608;
    end else begin
        grp_fu_452_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_458_p0 = conv_2_out_8_load_1_reg_2470;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_458_p0 = conv_2_out_9_load_reg_2463;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_458_p0 = conv_2_out_8_q0;
    end else begin
        grp_fu_458_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_458_p1 = select_ln29_17_fu_1269_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_458_p1 = select_ln29_16_fu_818_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_458_p1 = 32'd8388608;
    end else begin
        grp_fu_458_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_464_p0 = conv_2_out_9_load_1_reg_2640;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_464_p0 = conv_2_out_5_load_1_reg_2612;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_464_p0 = conv_2_out_1_q1;
    end else begin
        grp_fu_464_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_464_p1 = select_ln29_18_reg_2633;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_464_p1 = select_ln29_10_reg_2605;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_464_p1 = select_ln29_2_fu_1358_p3;
    end else begin
        grp_fu_464_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_469_p0 = conv_2_out_7_load_1_reg_2626;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_469_p0 = conv_2_out_3_q1;
        end else begin
            grp_fu_469_p0 = 'bx;
        end
    end else begin
        grp_fu_469_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_469_p1 = select_ln29_14_reg_2619;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_469_p1 = select_ln29_6_fu_1447_p3;
        end else begin
            grp_fu_469_p1 = 'bx;
        end
    end else begin
        grp_fu_469_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_pool_out_address0 = sext_ln36_3_fu_2173_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_address0 = sext_ln36_1_fu_1965_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_pool_out_address0 = sext_ln36_fu_1772_p1;
    end else begin
        max_pool_out_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_address1 = sext_ln36_2_fu_1980_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_pool_out_address1 = zext_ln36_2_fu_1755_p1;
    end else begin
        max_pool_out_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_ce0 = 1'b1;
    end else begin
        max_pool_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_ce1 = 1'b1;
    end else begin
        max_pool_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_pool_out_d0 = select_ln29_19_fu_2259_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_d0 = select_ln29_11_fu_2077_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_pool_out_d0 = select_ln29_7_fu_1948_p3;
    end else begin
        max_pool_out_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_d1 = select_ln29_15_fu_2166_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_pool_out_d1 = select_ln29_3_fu_1859_p3;
    end else begin
        max_pool_out_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln10_reg_2266_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2266_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2266_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_we0 = 1'b1;
    end else begin
        max_pool_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln10_reg_2266_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2266_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_we1 = 1'b1;
    end else begin
        max_pool_out_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_474_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_474_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_480_p2 = (ap_phi_mux_indvar_flatten_phi_fu_405_p4 + 7'd1);

assign add_ln29_fu_566_p2 = (zext_ln29_1_fu_562_p1 + zext_ln14_fu_514_p1);

assign add_ln36_1_fu_1749_p2 = (add_ln36_fu_1743_p2 + zext_ln14_1_fu_1718_p1);

assign add_ln36_2_fu_1760_p2 = (10'd16 + add_ln36_fu_1743_p2);

assign add_ln36_3_fu_1766_p2 = (add_ln36_2_fu_1760_p2 + zext_ln14_1_fu_1718_p1);

assign add_ln36_4_fu_1955_p2 = (10'd32 + add_ln36_reg_2654);

assign add_ln36_5_fu_1960_p2 = (add_ln36_4_fu_1955_p2 + zext_ln14_1_reg_2647);

assign add_ln36_6_fu_1970_p2 = (10'd48 + add_ln36_reg_2654);

assign add_ln36_7_fu_1975_p2 = (add_ln36_6_fu_1970_p2 + zext_ln14_1_reg_2647);

assign add_ln36_8_fu_1985_p2 = (10'd64 + add_ln36_reg_2654);

assign add_ln36_9_fu_1990_p2 = (add_ln36_8_fu_1985_p2 + zext_ln14_1_reg_2647);

assign add_ln36_fu_1743_p2 = (zext_ln36_1_fu_1739_p1 + zext_ln36_fu_1728_p1);

assign and_ln29_10_fu_1435_p2 = (or_ln29_11_fu_1429_p2 & or_ln29_10_fu_1411_p2);

assign and_ln29_11_fu_1441_p2 = (grp_fu_440_p2 & and_ln29_10_fu_1435_p2);

assign and_ln29_12_fu_1936_p2 = (or_ln29_13_fu_1930_p2 & or_ln29_12_fu_1912_p2);

assign and_ln29_13_fu_1942_p2 = (grp_fu_469_p2 & and_ln29_12_fu_1936_p2);

assign and_ln29_14_fu_714_p2 = (or_ln29_14_fu_708_p2 & grp_fu_446_p2);

assign and_ln29_15_fu_1079_p2 = (or_ln29_16_fu_1073_p2 & or_ln29_15_fu_1055_p2);

assign and_ln29_16_fu_1085_p2 = (grp_fu_446_p2 & and_ln29_15_fu_1079_p2);

assign and_ln29_17_fu_1524_p2 = (or_ln29_18_fu_1518_p2 & or_ln29_17_fu_1500_p2);

assign and_ln29_18_fu_1530_p2 = (grp_fu_446_p2 & and_ln29_17_fu_1524_p2);

assign and_ln29_19_fu_2065_p2 = (or_ln29_20_fu_2059_p2 & or_ln29_19_fu_2041_p2);

assign and_ln29_1_fu_901_p2 = (or_ln29_2_fu_895_p2 & or_ln29_1_fu_877_p2);

assign and_ln29_20_fu_2071_p2 = (grp_fu_464_p2 & and_ln29_19_fu_2065_p2);

assign and_ln29_21_fu_763_p2 = (or_ln29_21_fu_757_p2 & grp_fu_452_p2);

assign and_ln29_22_fu_1168_p2 = (or_ln29_23_fu_1162_p2 & or_ln29_22_fu_1144_p2);

assign and_ln29_23_fu_1174_p2 = (grp_fu_452_p2 & and_ln29_22_fu_1168_p2);

assign and_ln29_24_fu_1612_p2 = (or_ln29_25_fu_1606_p2 & or_ln29_24_fu_1588_p2);

assign and_ln29_25_fu_1618_p2 = (grp_fu_452_p2 & and_ln29_24_fu_1612_p2);

assign and_ln29_26_fu_2154_p2 = (or_ln29_27_fu_2148_p2 & or_ln29_26_fu_2130_p2);

assign and_ln29_27_fu_2160_p2 = (grp_fu_469_p2 & and_ln29_26_fu_2154_p2);

assign and_ln29_28_fu_812_p2 = (or_ln29_28_fu_806_p2 & grp_fu_458_p2);

assign and_ln29_29_fu_1257_p2 = (or_ln29_30_fu_1251_p2 & or_ln29_29_fu_1233_p2);

assign and_ln29_2_fu_907_p2 = (grp_fu_434_p2 & and_ln29_1_fu_901_p2);

assign and_ln29_30_fu_1263_p2 = (grp_fu_458_p2 & and_ln29_29_fu_1257_p2);

assign and_ln29_31_fu_1700_p2 = (or_ln29_32_fu_1694_p2 & or_ln29_31_fu_1676_p2);

assign and_ln29_32_fu_1706_p2 = (grp_fu_458_p2 & and_ln29_31_fu_1700_p2);

assign and_ln29_33_fu_2247_p2 = (or_ln29_34_fu_2241_p2 & or_ln29_33_fu_2223_p2);

assign and_ln29_34_fu_2253_p2 = (grp_fu_464_p2 & and_ln29_33_fu_2247_p2);

assign and_ln29_3_fu_1346_p2 = (or_ln29_4_fu_1340_p2 & or_ln29_3_fu_1322_p2);

assign and_ln29_4_fu_1352_p2 = (grp_fu_434_p2 & and_ln29_3_fu_1346_p2);

assign and_ln29_5_fu_1847_p2 = (or_ln29_6_fu_1841_p2 & or_ln29_5_fu_1823_p2);

assign and_ln29_6_fu_1853_p2 = (grp_fu_464_p2 & and_ln29_5_fu_1847_p2);

assign and_ln29_7_fu_665_p2 = (or_ln29_7_fu_659_p2 & grp_fu_440_p2);

assign and_ln29_8_fu_990_p2 = (or_ln29_9_fu_984_p2 & or_ln29_8_fu_966_p2);

assign and_ln29_9_fu_996_p2 = (grp_fu_440_p2 & and_ln29_8_fu_990_p2);

assign and_ln29_fu_616_p2 = (or_ln29_fu_610_p2 & grp_fu_434_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln29_10_fu_1365_p1 = conv_2_out_2_load_1_reg_2407;

assign bitcast_ln29_11_fu_1382_p1 = select_ln29_5_reg_2549;

assign bitcast_ln29_12_fu_1866_p1 = conv_2_out_3_load_1_reg_2598;

assign bitcast_ln29_13_fu_1883_p1 = select_ln29_6_reg_2591;

assign bitcast_ln29_14_fu_679_p1 = conv_2_out_4_load_reg_2414;

assign bitcast_ln29_15_fu_1009_p1 = conv_2_out_5_load_reg_2421;

assign bitcast_ln29_16_fu_1026_p1 = select_ln29_8_reg_2491;

assign bitcast_ln29_17_fu_1454_p1 = conv_2_out_4_load_1_reg_2428;

assign bitcast_ln29_18_fu_1471_p1 = select_ln29_9_reg_2556;

assign bitcast_ln29_19_fu_1995_p1 = conv_2_out_5_load_1_reg_2612;

assign bitcast_ln29_1_fu_831_p1 = conv_2_out_1_load_reg_2379;

assign bitcast_ln29_20_fu_2012_p1 = select_ln29_10_reg_2605;

assign bitcast_ln29_21_fu_728_p1 = conv_2_out_6_load_reg_2435;

assign bitcast_ln29_22_fu_1098_p1 = conv_2_out_7_load_reg_2442;

assign bitcast_ln29_23_fu_1115_p1 = select_ln29_12_reg_2498;

assign bitcast_ln29_24_fu_1542_p1 = conv_2_out_6_load_1_reg_2449;

assign bitcast_ln29_25_fu_1559_p1 = select_ln29_13_reg_2563;

assign bitcast_ln29_26_fu_2084_p1 = conv_2_out_7_load_1_reg_2626;

assign bitcast_ln29_27_fu_2101_p1 = select_ln29_14_reg_2619;

assign bitcast_ln29_28_fu_777_p1 = conv_2_out_8_load_reg_2456;

assign bitcast_ln29_29_fu_1187_p1 = conv_2_out_9_load_reg_2463;

assign bitcast_ln29_2_fu_848_p1 = select_ln29_reg_2477;

assign bitcast_ln29_30_fu_1204_p1 = select_ln29_16_reg_2505;

assign bitcast_ln29_31_fu_1630_p1 = conv_2_out_8_load_1_reg_2470;

assign bitcast_ln29_32_fu_1647_p1 = select_ln29_17_reg_2570;

assign bitcast_ln29_33_fu_2177_p1 = conv_2_out_9_load_1_reg_2640;

assign bitcast_ln29_34_fu_2194_p1 = select_ln29_18_reg_2633;

assign bitcast_ln29_3_fu_1276_p1 = conv_2_out_0_load_1_reg_2386;

assign bitcast_ln29_4_fu_1293_p1 = select_ln29_1_reg_2517;

assign bitcast_ln29_5_fu_1777_p1 = conv_2_out_1_load_1_reg_2584;

assign bitcast_ln29_6_fu_1794_p1 = select_ln29_2_reg_2577;

assign bitcast_ln29_7_fu_630_p1 = conv_2_out_2_load_reg_2393;

assign bitcast_ln29_8_fu_920_p1 = conv_2_out_3_load_reg_2400;

assign bitcast_ln29_9_fu_937_p1 = select_ln29_4_reg_2484;

assign bitcast_ln29_fu_581_p1 = conv_2_out_0_load_reg_2372;

assign conv_2_out_0_address0 = zext_ln29_fu_534_p1;

assign conv_2_out_0_address1 = zext_ln29_2_fu_572_p1;

assign conv_2_out_1_address0 = zext_ln29_fu_534_p1;

assign conv_2_out_1_address1 = zext_ln29_2_reg_2338;

assign conv_2_out_2_address0 = zext_ln29_fu_534_p1;

assign conv_2_out_2_address1 = zext_ln29_2_fu_572_p1;

assign conv_2_out_3_address0 = zext_ln29_fu_534_p1;

assign conv_2_out_3_address1 = zext_ln29_2_reg_2338;

assign conv_2_out_4_address0 = zext_ln29_fu_534_p1;

assign conv_2_out_4_address1 = zext_ln29_2_fu_572_p1;

assign conv_2_out_5_address0 = zext_ln29_fu_534_p1;

assign conv_2_out_5_address1 = zext_ln29_2_reg_2338;

assign conv_2_out_6_address0 = zext_ln29_fu_534_p1;

assign conv_2_out_6_address1 = zext_ln29_2_fu_572_p1;

assign conv_2_out_7_address0 = zext_ln29_fu_534_p1;

assign conv_2_out_7_address1 = zext_ln29_2_reg_2338;

assign conv_2_out_8_address0 = zext_ln29_fu_534_p1;

assign conv_2_out_8_address1 = zext_ln29_2_fu_572_p1;

assign conv_2_out_9_address0 = zext_ln29_fu_534_p1;

assign conv_2_out_9_address1 = zext_ln29_2_reg_2338;

assign f_fu_486_p2 = (5'd1 + ap_phi_mux_f_0_phi_fu_416_p4);

assign icmp_ln10_fu_474_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_405_p4 == 7'd80) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_492_p2 = ((ap_phi_mux_r_0_phi_fu_427_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln29_10_fu_1811_p2 = ((tmp_s_fu_1780_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_11_fu_1817_p2 = ((trunc_ln29_5_fu_1790_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_12_fu_1829_p2 = ((tmp_10_fu_1797_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_13_fu_1835_p2 = ((trunc_ln29_6_fu_1807_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_14_fu_647_p2 = ((tmp_12_fu_633_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_15_fu_653_p2 = ((trunc_ln29_7_fu_643_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_16_fu_954_p2 = ((tmp_14_fu_923_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_17_fu_960_p2 = ((trunc_ln29_8_fu_933_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_18_fu_972_p2 = ((tmp_15_fu_940_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_19_fu_978_p2 = ((trunc_ln29_9_fu_950_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_1_fu_604_p2 = ((trunc_ln29_fu_594_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_20_fu_1399_p2 = ((tmp_17_fu_1368_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_21_fu_1405_p2 = ((trunc_ln29_10_fu_1378_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_22_fu_1417_p2 = ((tmp_18_fu_1385_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_23_fu_1423_p2 = ((trunc_ln29_11_fu_1395_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_24_fu_1900_p2 = ((tmp_20_fu_1869_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_25_fu_1906_p2 = ((trunc_ln29_12_fu_1879_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_26_fu_1918_p2 = ((tmp_21_fu_1886_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_27_fu_1924_p2 = ((trunc_ln29_13_fu_1896_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_28_fu_696_p2 = ((tmp_23_fu_682_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_29_fu_702_p2 = ((trunc_ln29_14_fu_692_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_2_fu_865_p2 = ((tmp_4_fu_834_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_30_fu_1043_p2 = ((tmp_25_fu_1012_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_31_fu_1049_p2 = ((trunc_ln29_15_fu_1022_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_32_fu_1061_p2 = ((tmp_26_fu_1029_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_33_fu_1067_p2 = ((trunc_ln29_16_fu_1039_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_34_fu_1488_p2 = ((tmp_28_fu_1457_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_35_fu_1494_p2 = ((trunc_ln29_17_fu_1467_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_36_fu_1506_p2 = ((tmp_29_fu_1474_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_37_fu_1512_p2 = ((trunc_ln29_18_fu_1484_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_38_fu_2029_p2 = ((tmp_31_fu_1998_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_39_fu_2035_p2 = ((trunc_ln29_19_fu_2008_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_3_fu_871_p2 = ((trunc_ln29_1_fu_844_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_40_fu_2047_p2 = ((tmp_32_fu_2015_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_41_fu_2053_p2 = ((trunc_ln29_20_fu_2025_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_42_fu_745_p2 = ((tmp_34_fu_731_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_43_fu_751_p2 = ((trunc_ln29_21_fu_741_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_44_fu_1132_p2 = ((tmp_36_fu_1101_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_45_fu_1138_p2 = ((trunc_ln29_22_fu_1111_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_46_fu_1150_p2 = ((tmp_37_fu_1118_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_47_fu_1156_p2 = ((trunc_ln29_23_fu_1128_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_48_fu_1576_p2 = ((tmp_39_fu_1545_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_49_fu_1582_p2 = ((trunc_ln29_24_fu_1555_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_4_fu_883_p2 = ((tmp_5_fu_851_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_50_fu_1594_p2 = ((tmp_40_fu_1562_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_51_fu_1600_p2 = ((trunc_ln29_25_fu_1572_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_52_fu_2118_p2 = ((tmp_42_fu_2087_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_53_fu_2124_p2 = ((trunc_ln29_26_fu_2097_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_54_fu_2136_p2 = ((tmp_43_fu_2104_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_55_fu_2142_p2 = ((trunc_ln29_27_fu_2114_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_56_fu_794_p2 = ((tmp_45_fu_780_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_57_fu_800_p2 = ((trunc_ln29_28_fu_790_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_58_fu_1221_p2 = ((tmp_47_fu_1190_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_59_fu_1227_p2 = ((trunc_ln29_29_fu_1200_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_5_fu_889_p2 = ((trunc_ln29_2_fu_861_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_60_fu_1239_p2 = ((tmp_48_fu_1207_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_61_fu_1245_p2 = ((trunc_ln29_30_fu_1217_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_62_fu_1664_p2 = ((tmp_50_fu_1633_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_63_fu_1670_p2 = ((trunc_ln29_31_fu_1643_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_64_fu_1682_p2 = ((tmp_51_fu_1650_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_65_fu_1688_p2 = ((trunc_ln29_32_fu_1660_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_66_fu_2211_p2 = ((tmp_53_fu_2180_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_67_fu_2217_p2 = ((trunc_ln29_33_fu_2190_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_68_fu_2229_p2 = ((tmp_54_fu_2197_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_69_fu_2235_p2 = ((trunc_ln29_34_fu_2207_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_6_fu_1310_p2 = ((tmp_7_fu_1279_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_7_fu_1316_p2 = ((trunc_ln29_3_fu_1289_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_8_fu_1328_p2 = ((tmp_8_fu_1296_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_9_fu_1334_p2 = ((trunc_ln29_4_fu_1306_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_598_p2 = ((tmp_2_fu_584_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln26_fu_548_p2 = (shl_ln_fu_518_p3 | 4'd1);

assign or_ln29_10_fu_1411_p2 = (icmp_ln29_21_fu_1405_p2 | icmp_ln29_20_fu_1399_p2);

assign or_ln29_11_fu_1429_p2 = (icmp_ln29_23_fu_1423_p2 | icmp_ln29_22_fu_1417_p2);

assign or_ln29_12_fu_1912_p2 = (icmp_ln29_25_fu_1906_p2 | icmp_ln29_24_fu_1900_p2);

assign or_ln29_13_fu_1930_p2 = (icmp_ln29_27_fu_1924_p2 | icmp_ln29_26_fu_1918_p2);

assign or_ln29_14_fu_708_p2 = (icmp_ln29_29_fu_702_p2 | icmp_ln29_28_fu_696_p2);

assign or_ln29_15_fu_1055_p2 = (icmp_ln29_31_fu_1049_p2 | icmp_ln29_30_fu_1043_p2);

assign or_ln29_16_fu_1073_p2 = (icmp_ln29_33_fu_1067_p2 | icmp_ln29_32_fu_1061_p2);

assign or_ln29_17_fu_1500_p2 = (icmp_ln29_35_fu_1494_p2 | icmp_ln29_34_fu_1488_p2);

assign or_ln29_18_fu_1518_p2 = (icmp_ln29_37_fu_1512_p2 | icmp_ln29_36_fu_1506_p2);

assign or_ln29_19_fu_2041_p2 = (icmp_ln29_39_fu_2035_p2 | icmp_ln29_38_fu_2029_p2);

assign or_ln29_1_fu_877_p2 = (icmp_ln29_3_fu_871_p2 | icmp_ln29_2_fu_865_p2);

assign or_ln29_20_fu_2059_p2 = (icmp_ln29_41_fu_2053_p2 | icmp_ln29_40_fu_2047_p2);

assign or_ln29_21_fu_757_p2 = (icmp_ln29_43_fu_751_p2 | icmp_ln29_42_fu_745_p2);

assign or_ln29_22_fu_1144_p2 = (icmp_ln29_45_fu_1138_p2 | icmp_ln29_44_fu_1132_p2);

assign or_ln29_23_fu_1162_p2 = (icmp_ln29_47_fu_1156_p2 | icmp_ln29_46_fu_1150_p2);

assign or_ln29_24_fu_1588_p2 = (icmp_ln29_49_fu_1582_p2 | icmp_ln29_48_fu_1576_p2);

assign or_ln29_25_fu_1606_p2 = (icmp_ln29_51_fu_1600_p2 | icmp_ln29_50_fu_1594_p2);

assign or_ln29_26_fu_2130_p2 = (icmp_ln29_53_fu_2124_p2 | icmp_ln29_52_fu_2118_p2);

assign or_ln29_27_fu_2148_p2 = (icmp_ln29_55_fu_2142_p2 | icmp_ln29_54_fu_2136_p2);

assign or_ln29_28_fu_806_p2 = (icmp_ln29_57_fu_800_p2 | icmp_ln29_56_fu_794_p2);

assign or_ln29_29_fu_1233_p2 = (icmp_ln29_59_fu_1227_p2 | icmp_ln29_58_fu_1221_p2);

assign or_ln29_2_fu_895_p2 = (icmp_ln29_5_fu_889_p2 | icmp_ln29_4_fu_883_p2);

assign or_ln29_30_fu_1251_p2 = (icmp_ln29_61_fu_1245_p2 | icmp_ln29_60_fu_1239_p2);

assign or_ln29_31_fu_1676_p2 = (icmp_ln29_63_fu_1670_p2 | icmp_ln29_62_fu_1664_p2);

assign or_ln29_32_fu_1694_p2 = (icmp_ln29_65_fu_1688_p2 | icmp_ln29_64_fu_1682_p2);

assign or_ln29_33_fu_2223_p2 = (icmp_ln29_67_fu_2217_p2 | icmp_ln29_66_fu_2211_p2);

assign or_ln29_34_fu_2241_p2 = (icmp_ln29_69_fu_2235_p2 | icmp_ln29_68_fu_2229_p2);

assign or_ln29_3_fu_1322_p2 = (icmp_ln29_7_fu_1316_p2 | icmp_ln29_6_fu_1310_p2);

assign or_ln29_4_fu_1340_p2 = (icmp_ln29_9_fu_1334_p2 | icmp_ln29_8_fu_1328_p2);

assign or_ln29_5_fu_1823_p2 = (icmp_ln29_11_fu_1817_p2 | icmp_ln29_10_fu_1811_p2);

assign or_ln29_6_fu_1841_p2 = (icmp_ln29_13_fu_1835_p2 | icmp_ln29_12_fu_1829_p2);

assign or_ln29_7_fu_659_p2 = (icmp_ln29_15_fu_653_p2 | icmp_ln29_14_fu_647_p2);

assign or_ln29_8_fu_966_p2 = (icmp_ln29_17_fu_960_p2 | icmp_ln29_16_fu_954_p2);

assign or_ln29_9_fu_984_p2 = (icmp_ln29_19_fu_978_p2 | icmp_ln29_18_fu_972_p2);

assign or_ln29_fu_610_p2 = (icmp_ln29_fu_598_p2 | icmp_ln29_1_fu_604_p2);

assign r_fu_826_p2 = (3'd1 + select_ln29_20_reg_2275);

assign select_ln29_10_fu_1536_p3 = ((and_ln29_18_fu_1530_p2[0:0] === 1'b1) ? conv_2_out_4_load_1_reg_2428 : select_ln29_9_reg_2556);

assign select_ln29_11_fu_2077_p3 = ((and_ln29_20_fu_2071_p2[0:0] === 1'b1) ? conv_2_out_5_load_1_reg_2612 : select_ln29_10_reg_2605);

assign select_ln29_12_fu_769_p3 = ((and_ln29_21_fu_763_p2[0:0] === 1'b1) ? conv_2_out_6_load_reg_2435 : 32'd8388608);

assign select_ln29_13_fu_1180_p3 = ((and_ln29_23_fu_1174_p2[0:0] === 1'b1) ? conv_2_out_7_load_reg_2442 : select_ln29_12_reg_2498);

assign select_ln29_14_fu_1624_p3 = ((and_ln29_25_fu_1618_p2[0:0] === 1'b1) ? conv_2_out_6_load_1_reg_2449 : select_ln29_13_reg_2563);

assign select_ln29_15_fu_2166_p3 = ((and_ln29_27_fu_2160_p2[0:0] === 1'b1) ? conv_2_out_7_load_1_reg_2626 : select_ln29_14_reg_2619);

assign select_ln29_16_fu_818_p3 = ((and_ln29_28_fu_812_p2[0:0] === 1'b1) ? conv_2_out_8_load_reg_2456 : 32'd8388608);

assign select_ln29_17_fu_1269_p3 = ((and_ln29_30_fu_1263_p2[0:0] === 1'b1) ? conv_2_out_9_load_reg_2463 : select_ln29_16_reg_2505);

assign select_ln29_18_fu_1712_p3 = ((and_ln29_32_fu_1706_p2[0:0] === 1'b1) ? conv_2_out_8_load_1_reg_2470 : select_ln29_17_reg_2570);

assign select_ln29_19_fu_2259_p3 = ((and_ln29_34_fu_2253_p2[0:0] === 1'b1) ? conv_2_out_9_load_1_reg_2640 : select_ln29_18_reg_2633);

assign select_ln29_1_fu_913_p3 = ((and_ln29_2_fu_907_p2[0:0] === 1'b1) ? conv_2_out_1_load_reg_2379 : select_ln29_reg_2477);

assign select_ln29_20_fu_498_p3 = ((icmp_ln13_fu_492_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_r_0_phi_fu_427_p4);

assign select_ln29_21_fu_506_p3 = ((icmp_ln13_fu_492_p2[0:0] === 1'b1) ? f_fu_486_p2 : ap_phi_mux_f_0_phi_fu_416_p4);

assign select_ln29_2_fu_1358_p3 = ((and_ln29_4_fu_1352_p2[0:0] === 1'b1) ? conv_2_out_0_load_1_reg_2386 : select_ln29_1_reg_2517);

assign select_ln29_3_fu_1859_p3 = ((and_ln29_6_fu_1853_p2[0:0] === 1'b1) ? conv_2_out_1_load_1_reg_2584 : select_ln29_2_reg_2577);

assign select_ln29_4_fu_671_p3 = ((and_ln29_7_fu_665_p2[0:0] === 1'b1) ? conv_2_out_2_load_reg_2393 : 32'd8388608);

assign select_ln29_5_fu_1002_p3 = ((and_ln29_9_fu_996_p2[0:0] === 1'b1) ? conv_2_out_3_load_reg_2400 : select_ln29_4_reg_2484);

assign select_ln29_6_fu_1447_p3 = ((and_ln29_11_fu_1441_p2[0:0] === 1'b1) ? conv_2_out_2_load_1_reg_2407 : select_ln29_5_reg_2549);

assign select_ln29_7_fu_1948_p3 = ((and_ln29_13_fu_1942_p2[0:0] === 1'b1) ? conv_2_out_3_load_1_reg_2598 : select_ln29_6_reg_2591);

assign select_ln29_8_fu_720_p3 = ((and_ln29_14_fu_714_p2[0:0] === 1'b1) ? conv_2_out_4_load_reg_2414 : 32'd8388608);

assign select_ln29_9_fu_1091_p3 = ((and_ln29_16_fu_1085_p2[0:0] === 1'b1) ? conv_2_out_5_load_reg_2421 : select_ln29_8_reg_2491);

assign select_ln29_fu_622_p3 = ((and_ln29_fu_616_p2[0:0] === 1'b1) ? conv_2_out_0_load_reg_2372 : 32'd8388608);

assign sext_ln36_1_fu_1965_p1 = $signed(add_ln36_5_fu_1960_p2);

assign sext_ln36_2_fu_1980_p1 = $signed(add_ln36_7_fu_1975_p2);

assign sext_ln36_3_fu_2173_p1 = $signed(add_ln36_9_reg_2661);

assign sext_ln36_fu_1772_p1 = $signed(add_ln36_3_fu_1766_p2);

assign shl_ln_fu_518_p3 = {{select_ln29_20_fu_498_p3}, {1'd0}};

assign tmp_10_fu_1797_p4 = {{bitcast_ln29_6_fu_1794_p1[30:23]}};

assign tmp_12_fu_633_p4 = {{bitcast_ln29_7_fu_630_p1[30:23]}};

assign tmp_14_fu_923_p4 = {{bitcast_ln29_8_fu_920_p1[30:23]}};

assign tmp_15_fu_940_p4 = {{bitcast_ln29_9_fu_937_p1[30:23]}};

assign tmp_17_fu_1368_p4 = {{bitcast_ln29_10_fu_1365_p1[30:23]}};

assign tmp_18_fu_1385_p4 = {{bitcast_ln29_11_fu_1382_p1[30:23]}};

assign tmp_20_fu_1869_p4 = {{bitcast_ln29_12_fu_1866_p1[30:23]}};

assign tmp_21_fu_1886_p4 = {{bitcast_ln29_13_fu_1883_p1[30:23]}};

assign tmp_23_fu_682_p4 = {{bitcast_ln29_14_fu_679_p1[30:23]}};

assign tmp_25_fu_1012_p4 = {{bitcast_ln29_15_fu_1009_p1[30:23]}};

assign tmp_26_fu_1029_p4 = {{bitcast_ln29_16_fu_1026_p1[30:23]}};

assign tmp_28_fu_1457_p4 = {{bitcast_ln29_17_fu_1454_p1[30:23]}};

assign tmp_29_fu_1474_p4 = {{bitcast_ln29_18_fu_1471_p1[30:23]}};

assign tmp_2_fu_584_p4 = {{bitcast_ln29_fu_581_p1[30:23]}};

assign tmp_31_fu_1998_p4 = {{bitcast_ln29_19_fu_1995_p1[30:23]}};

assign tmp_32_fu_2015_p4 = {{bitcast_ln29_20_fu_2012_p1[30:23]}};

assign tmp_34_fu_731_p4 = {{bitcast_ln29_21_fu_728_p1[30:23]}};

assign tmp_36_fu_1101_p4 = {{bitcast_ln29_22_fu_1098_p1[30:23]}};

assign tmp_37_fu_1118_p4 = {{bitcast_ln29_23_fu_1115_p1[30:23]}};

assign tmp_39_fu_1545_p4 = {{bitcast_ln29_24_fu_1542_p1[30:23]}};

assign tmp_40_fu_1562_p4 = {{bitcast_ln29_25_fu_1559_p1[30:23]}};

assign tmp_42_fu_2087_p4 = {{bitcast_ln29_26_fu_2084_p1[30:23]}};

assign tmp_43_fu_2104_p4 = {{bitcast_ln29_27_fu_2101_p1[30:23]}};

assign tmp_45_fu_780_p4 = {{bitcast_ln29_28_fu_777_p1[30:23]}};

assign tmp_47_fu_1190_p4 = {{bitcast_ln29_29_fu_1187_p1[30:23]}};

assign tmp_48_fu_1207_p4 = {{bitcast_ln29_30_fu_1204_p1[30:23]}};

assign tmp_4_fu_834_p4 = {{bitcast_ln29_1_fu_831_p1[30:23]}};

assign tmp_50_fu_1633_p4 = {{bitcast_ln29_31_fu_1630_p1[30:23]}};

assign tmp_51_fu_1650_p4 = {{bitcast_ln29_32_fu_1647_p1[30:23]}};

assign tmp_53_fu_2180_p4 = {{bitcast_ln29_33_fu_2177_p1[30:23]}};

assign tmp_54_fu_2197_p4 = {{bitcast_ln29_34_fu_2194_p1[30:23]}};

assign tmp_56_fu_1732_p3 = {{select_ln29_20_reg_2275_pp0_iter1_reg}, {4'd0}};

assign tmp_57_fu_526_p3 = {{select_ln29_20_fu_498_p3}, {select_ln29_21_fu_506_p3}};

assign tmp_58_fu_554_p3 = {{or_ln26_fu_548_p2}, {4'd0}};

assign tmp_5_fu_851_p4 = {{bitcast_ln29_2_fu_848_p1[30:23]}};

assign tmp_7_fu_1279_p4 = {{bitcast_ln29_3_fu_1276_p1[30:23]}};

assign tmp_8_fu_1296_p4 = {{bitcast_ln29_4_fu_1293_p1[30:23]}};

assign tmp_fu_1721_p3 = {{select_ln29_20_reg_2275_pp0_iter1_reg}, {6'd0}};

assign tmp_s_fu_1780_p4 = {{bitcast_ln29_5_fu_1777_p1[30:23]}};

assign trunc_ln29_10_fu_1378_p1 = bitcast_ln29_10_fu_1365_p1[22:0];

assign trunc_ln29_11_fu_1395_p1 = bitcast_ln29_11_fu_1382_p1[22:0];

assign trunc_ln29_12_fu_1879_p1 = bitcast_ln29_12_fu_1866_p1[22:0];

assign trunc_ln29_13_fu_1896_p1 = bitcast_ln29_13_fu_1883_p1[22:0];

assign trunc_ln29_14_fu_692_p1 = bitcast_ln29_14_fu_679_p1[22:0];

assign trunc_ln29_15_fu_1022_p1 = bitcast_ln29_15_fu_1009_p1[22:0];

assign trunc_ln29_16_fu_1039_p1 = bitcast_ln29_16_fu_1026_p1[22:0];

assign trunc_ln29_17_fu_1467_p1 = bitcast_ln29_17_fu_1454_p1[22:0];

assign trunc_ln29_18_fu_1484_p1 = bitcast_ln29_18_fu_1471_p1[22:0];

assign trunc_ln29_19_fu_2008_p1 = bitcast_ln29_19_fu_1995_p1[22:0];

assign trunc_ln29_1_fu_844_p1 = bitcast_ln29_1_fu_831_p1[22:0];

assign trunc_ln29_20_fu_2025_p1 = bitcast_ln29_20_fu_2012_p1[22:0];

assign trunc_ln29_21_fu_741_p1 = bitcast_ln29_21_fu_728_p1[22:0];

assign trunc_ln29_22_fu_1111_p1 = bitcast_ln29_22_fu_1098_p1[22:0];

assign trunc_ln29_23_fu_1128_p1 = bitcast_ln29_23_fu_1115_p1[22:0];

assign trunc_ln29_24_fu_1555_p1 = bitcast_ln29_24_fu_1542_p1[22:0];

assign trunc_ln29_25_fu_1572_p1 = bitcast_ln29_25_fu_1559_p1[22:0];

assign trunc_ln29_26_fu_2097_p1 = bitcast_ln29_26_fu_2084_p1[22:0];

assign trunc_ln29_27_fu_2114_p1 = bitcast_ln29_27_fu_2101_p1[22:0];

assign trunc_ln29_28_fu_790_p1 = bitcast_ln29_28_fu_777_p1[22:0];

assign trunc_ln29_29_fu_1200_p1 = bitcast_ln29_29_fu_1187_p1[22:0];

assign trunc_ln29_2_fu_861_p1 = bitcast_ln29_2_fu_848_p1[22:0];

assign trunc_ln29_30_fu_1217_p1 = bitcast_ln29_30_fu_1204_p1[22:0];

assign trunc_ln29_31_fu_1643_p1 = bitcast_ln29_31_fu_1630_p1[22:0];

assign trunc_ln29_32_fu_1660_p1 = bitcast_ln29_32_fu_1647_p1[22:0];

assign trunc_ln29_33_fu_2190_p1 = bitcast_ln29_33_fu_2177_p1[22:0];

assign trunc_ln29_34_fu_2207_p1 = bitcast_ln29_34_fu_2194_p1[22:0];

assign trunc_ln29_3_fu_1289_p1 = bitcast_ln29_3_fu_1276_p1[22:0];

assign trunc_ln29_4_fu_1306_p1 = bitcast_ln29_4_fu_1293_p1[22:0];

assign trunc_ln29_5_fu_1790_p1 = bitcast_ln29_5_fu_1777_p1[22:0];

assign trunc_ln29_6_fu_1807_p1 = bitcast_ln29_6_fu_1794_p1[22:0];

assign trunc_ln29_7_fu_643_p1 = bitcast_ln29_7_fu_630_p1[22:0];

assign trunc_ln29_8_fu_933_p1 = bitcast_ln29_8_fu_920_p1[22:0];

assign trunc_ln29_9_fu_950_p1 = bitcast_ln29_9_fu_937_p1[22:0];

assign trunc_ln29_fu_594_p1 = bitcast_ln29_fu_581_p1[22:0];

assign zext_ln14_1_fu_1718_p1 = select_ln29_21_reg_2282_pp0_iter1_reg;

assign zext_ln14_fu_514_p1 = select_ln29_21_fu_506_p3;

assign zext_ln29_1_fu_562_p1 = tmp_58_fu_554_p3;

assign zext_ln29_2_fu_572_p1 = add_ln29_fu_566_p2;

assign zext_ln29_fu_534_p1 = tmp_57_fu_526_p3;

assign zext_ln36_1_fu_1739_p1 = tmp_56_fu_1732_p3;

assign zext_ln36_2_fu_1755_p1 = add_ln36_1_fu_1749_p2;

assign zext_ln36_fu_1728_p1 = tmp_fu_1721_p3;

always @ (posedge ap_clk) begin
    zext_ln29_2_reg_2338[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln14_1_reg_2647[9:5] <= 5'b00000;
    add_ln36_reg_2654[3:0] <= 4'b0000;
end

endmodule //max_pool_2
