Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Oct 10 21:44:28 2022
| Host         : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
| Command      : report_utilization -file cfo_correction_wrapper_utilization_placed.rpt -pb cfo_correction_wrapper_utilization_placed.pb
| Design       : cfo_correction_wrapper
| Device       : xczu28dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 4285 |     0 |          0 |    425280 |  1.01 |
|   LUT as Logic             | 4273 |     0 |          0 |    425280 |  1.00 |
|   LUT as Memory            |   12 |     0 |          0 |    213600 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   12 |     0 |            |           |       |
| CLB Registers              | 6778 |     0 |          0 |    850560 |  0.80 |
|   Register as Flip Flop    | 6778 |     0 |          0 |    850560 |  0.80 |
|   Register as Latch        |    0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |  484 |     0 |          0 |     53160 |  0.91 |
| F7 Muxes                   |    0 |     0 |          0 |    212640 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 105   |          Yes |           - |        Reset |
| 16    |          Yes |         Set |            - |
| 6657  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  870 |     0 |          0 |     53160 |  1.64 |
|   CLBL                                     |  402 |     0 |            |           |       |
|   CLBM                                     |  468 |     0 |            |           |       |
| LUT as Logic                               | 4273 |     0 |          0 |    425280 |  1.00 |
|   using O5 output only                     |   36 |       |            |           |       |
|   using O6 output only                     | 3805 |       |            |           |       |
|   using O5 and O6                          |  432 |       |            |           |       |
| LUT as Memory                              |   12 |     0 |          0 |    213600 | <0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |   12 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   12 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 6778 |     0 |          0 |    850560 |  0.80 |
|   Register driven from within the CLB      | 4095 |       |            |           |       |
|   Register driven from outside the CLB     | 2683 |       |            |           |       |
|     LUT in front of the register is unused | 2465 |       |            |           |       |
|     LUT in front of the register is used   |  218 |       |            |           |       |
| Unique Control Sets                        |   37 |       |          0 |    106320 |  0.03 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 13.5 |     0 |          0 |      1080 |  1.25 |
|   RAMB36/FIFO*    |   13 |     0 |          0 |      1080 |  1.20 |
|     RAMB36E2 only |   13 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      2160 |  0.05 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   25 |     0 |          0 |      4272 |  0.59 |
|   DSP48E2 only |   25 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  295 |     0 |          0 |       347 | 85.01 |
| HPIOB_M          |  132 |     0 |          0 |       138 | 95.65 |
|   INPUT          |   71 |       |            |           |       |
|   OUTPUT         |   61 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |  131 |     0 |          0 |       138 | 94.93 |
|   INPUT          |   70 |       |            |           |       |
|   OUTPUT         |   61 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    8 |     0 |          0 |        24 | 33.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    8 |     0 |          0 |        24 | 33.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |   16 |     0 |          0 |        23 | 69.57 |
|   INPUT          |    8 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       696 |  0.14 |
|   BUFGCE             |    1 |     0 |          0 |       216 |  0.46 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       312 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         2 |  0.00 |
| FE              |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| HSADC           |    0 |     0 |          0 |         4 |  0.00 |
| HSDAC           |    0 |     0 |          0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6657 |            Register |
| LUT3     | 2574 |                 CLB |
| LUT2     | 1352 |                 CLB |
| CARRY8   |  484 |                 CLB |
| LUT4     |  390 |                 CLB |
| LUT5     |  189 |                 CLB |
| INBUF    |  149 |                 I/O |
| IBUFCTRL |  149 |              Others |
| OBUF     |  146 |                 I/O |
| LUT6     |  142 |                 CLB |
| FDCE     |  105 |            Register |
| LUT1     |   58 |                 CLB |
| DSP48E2  |   25 |          Arithmetic |
| FDSE     |   16 |            Register |
| RAMB36E2 |   13 |            BLOCKRAM |
| SRL16E   |    8 |                 CLB |
| SRLC32E  |    4 |                 CLB |
| RAMB18E2 |    1 |            BLOCKRAM |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------+------+
|               Ref Name               | Used |
+--------------------------------------+------+
| cfo_correction_util_vector_logic_0_0 |    1 |
| cfo_correction_sum_0_0               |    1 |
| cfo_correction_scale_0_0             |    1 |
| cfo_correction_mux_0_0               |    1 |
| cfo_correction_mixer_0_0             |    1 |
| cfo_correction_delay_1_0             |    1 |
| cfo_correction_delay_0_0             |    1 |
| cfo_correction_dds_top_0_0           |    1 |
| cfo_correction_cp_rm_0_0             |    1 |
| cfo_correction_cp_rm2_0_0            |    1 |
| cfo_correction_conj_1_0              |    1 |
| cfo_correction_conj_0_1              |    1 |
| cfo_correction_conj_0_0              |    1 |
| cfo_correction_complex_mult_0_0      |    1 |
| cfo_correction_axis_splitter_1_0     |    1 |
| cfo_correction_axis_splitter_0_0     |    1 |
| cfo_correction_axis_data_fifo_1_0    |    1 |
| cfo_correction_axis_data_fifo_0_0    |    1 |
| cfo_correction_angle_0_0             |    1 |
+--------------------------------------+------+


