// Seed: 1610332277
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_18 = 0;
  wire id_3;
  ;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output uwire id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5
    , id_23,
    input supply0 id_6,
    output supply1 id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    output uwire id_12,
    input supply0 id_13,
    input tri id_14,
    input tri id_15
    , id_24,
    input supply1 id_16,
    output wand id_17,
    output supply1 id_18,
    output supply0 id_19,
    input supply1 id_20,
    input tri id_21
);
  id_25 :
  assert property (@(id_20) -1)
  else;
  logic id_26;
  wire  id_27;
  module_0 modCall_1 (
      id_26,
      id_27
  );
endmodule
