<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Weekly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Weekly Trending of Verilog Languages in GitHub</description>
    <pubDate>Wed, 07 Jan 2026 02:56:22 GMT</pubDate>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,364</stars>
      <forks>756</forks>
      <addStars>12</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>vicharak-in/shrike</title>
      <link>https://github.com/vicharak-in/shrike</link>
      <description>Low cost microcontroller + FPGA board for makers , hobbyist and student for endless possibility.</description>
      <guid>https://github.com/vicharak-in/shrike</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>268</stars>
      <forks>41</forks>
      <addStars>7</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/98106736?s=40&amp;v=4</avatar>
          <name>dpks2003</name>
          <url>https://github.com/dpks2003</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/14543585?s=40&amp;v=4</avatar>
          <name>akshar001</name>
          <url>https://github.com/akshar001</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/173152356?s=40&amp;v=4</avatar>
          <name>UpendraReddi</name>
          <url>https://github.com/UpendraReddi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/196425236?s=40&amp;v=4</avatar>
          <name>dayshaun-1</name>
          <url>https://github.com/dayshaun-1</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/129643937?s=40&amp;v=4</avatar>
          <name>shailparmar03</name>
          <url>https://github.com/shailparmar03</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</link>
      <description>OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>544</stars>
      <forks>409</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9001905?s=40&amp;v=4</avatar>
          <name>vvbandeira</name>
          <url>https://github.com/vvbandeira</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2798822?s=40&amp;v=4</avatar>
          <name>oharboe</name>
          <url>https://github.com/oharboe</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/71403620?s=40&amp;v=4</avatar>
          <name>ravi-varadarajan</name>
          <url>https://github.com/ravi-varadarajan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,877</stars>
      <forks>888</forks>
      <addStars>10</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>nvdla/hw</title>
      <link>https://github.com/nvdla/hw</link>
      <description>RTL, Cmodel, and testbench for NVDLA</description>
      <guid>https://github.com/nvdla/hw</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,010</stars>
      <forks>627</forks>
      <addStars>3</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/997975?s=40&amp;v=4</avatar>
          <name>zdraw</name>
          <url>https://github.com/zdraw</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/87427?s=40&amp;v=4</avatar>
          <name>jwise</name>
          <url>https://github.com/jwise</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/15686911?s=40&amp;v=4</avatar>
          <name>shallyou</name>
          <url>https://github.com/shallyou</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32145820?s=40&amp;v=4</avatar>
          <name>nvdsmith</name>
          <url>https://github.com/nvdsmith</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33321613?s=40&amp;v=4</avatar>
          <name>xalogic-linus</name>
          <url>https://github.com/xalogic-linus</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>corundum/corundum</title>
      <link>https://github.com/corundum/corundum</link>
      <description>Open source FPGA-based NIC and platform for in-network compute</description>
      <guid>https://github.com/corundum/corundum</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,163</stars>
      <forks>502</forks>
      <addStars>58</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56249772?s=40&amp;v=4</avatar>
          <name>joft-mle</name>
          <url>https://github.com/joft-mle</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/10325586?s=40&amp;v=4</avatar>
          <name>Basseuph</name>
          <url>https://github.com/Basseuph</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56433206?s=40&amp;v=4</avatar>
          <name>andreasbraun90</name>
          <url>https://github.com/andreasbraun90</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/37203263?s=40&amp;v=4</avatar>
          <name>minseongg</name>
          <url>https://github.com/minseongg</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>