/***********************************************************************************
*              Copyright 2004 - 2014, Hisilicon Tech. Co., Ltd.
*                           ALL RIGHTS RESERVED
* FileName: drv_demod.h
* Description:
*
* History:
* Version   Date             Author     DefectNum        Description
* main\1    2010-09-20   a53372    NULL                Create this file.
***********************************************************************************/
#ifndef __DRV_DEMOD_H__
#define __DRV_DEMOD_H__

#include <linux/seq_file.h>
#include "hi_type.h"
#include "drv_tuner_ioctl.h"
#include "hi_reg_common.h"
#include "hi_drv_reg.h"

typedef struct tagHI3136_CFG_ITEM_S
{
    HI_U16 u16TunerLPF_100Khz;
    HI_UNF_TUNER_IQSPECTRUM_MODE_E enIQSpectrum;
    HI_U32 u32CLK_DEMO_kHz;
} HI3136_CFG_ITEM_S;

typedef struct tagHI3136_TP_INFO_S
{
    HI_U32 u32Frequency; //UNIT:kHz
    HI_U32 u32SymbolRate;//UNIT:kHz
    //HI_U8 agc_h8;
    HI_U8 cbs_reliablity;
} HI3136_TP_INFO_S;

typedef struct
{
    TUNER_LNB_OUT_E enLNBOut;
    HI_U32 u32Continuous22K;
    HI_UNF_TUNER_OUPUT_MODE_E   enOutMode;
    HI_UNF_TUNER_SAT_ATTR_S     stSatTunerAttr;
    HI_UNF_TUNER_TER_ATTR_S     stTerTunerAttr;
    HI_BOOL                     bSetTsOut;
    HI_UNF_TUNER_TSOUT_SET_S    stTsOut;
} TUNER_ATTR;

extern HI3136_CFG_ITEM_S hi3136_cfg[];
extern HI_U32 u32LPF_KHz[];

#define HI3136I_I2C_CHAN            (2)
#define CATCH_DONE_TIMEOUT          80//40
#define TUNER_MAX_PROC_ARGS_SIZE    (30)
#define SAMPLE_DATA_LENGTH          (2048)


HI_VOID hi3136_config_i2c_out(HI_U32 u32TunerPort, HI_BOOL bTuner);

#define     HI3136_BS_WINDOW_STEP_KHZ    45000  //27000

/*hi3136 demod reg address*/
//#define       HI3136_SYSCLK_SAMPLE                125000//110000  //Unit KHZ

#define  LDPC_ITER_LMT_ON   1
#define  LDPC_ITER_45M      19
#define  LDPC_ITER_MAX      50
#define  LDPC_ITER_ADDR     0x82
#define  LDPC_ITER_DEFAULT  0x50

#define HI_TUNER_CHECKPOINTER(ptr)                                   \
    do                                                      \
    {                                                       \
        if (!(ptr))                                         \
        {                                                   \
            HI_INFO_TUNER("pointer is null\n");             \
            return HI_ERR_TUNER_INVALID_POINT;                     \
        }                                                   \
    } while (0)

#define HI_TUNER_CHECKPORT(port)    \
    do {\
        if (port >= TUNER_NUM)\
        {\
            HI_ERR_TUNER("[%d] : Port[%d] Invalid!\n", current->pid, port);\
            return HI_FAILURE;\
        }\
    } while(0)

/* Please UNCOMMENT the following line when you want to know the time costed.
 * Make sure the tuner log_level should >= 2.
 * The MACROs can be used MORE THAN ONCE in one function when x is different, x can be 1,2,3..., also x can be left empty.
 * And it can put some private messages when 'Msg' is given.
 */
//#define TIME_CONSUMING

#ifdef TIME_CONSUMING
    #define TIME_COST_DEFINE(x) \
        struct timeval stStartTime ##x, stEndTime ##x; \
        long u64Total ##x

    #define TIME_COST_START(x) \
        do_gettimeofday(&stStartTime ##x)

    #define TIME_COST_END(x, Msg) \
        do_gettimeofday(&stEndTime ##x);    \
        u64Total ##x = (stEndTime ##x.tv_sec-stStartTime ##x.tv_sec)*1000+(stEndTime ##x.tv_usec-stStartTime ##x.tv_usec)/1000; \
        HI_WARN_TUNER(Msg " cost %dms.\n", u64Total ##x)

#else
    #define TIME_COST_DEFINE(x)
    #define TIME_COST_START(x)
    #define TIME_COST_END(x, Msg)
#endif

/*QAM modules base address*/
#define     EQU_BASE_ADDR               0x00
#define     TR_BASE_ADDR                0x10
#define     CR_BASE_ADDR                0x20
#define     MC_BASE_ADDR                0x40
#define     AGC_BASE_ADDR               0x50
#define     BAGC_BASE_ADDR              0x60
#define     DP_BASE_ADDR                0x90
#define     QAM_BASE_ADDR               0xb0
#define     QAM_DEBUG_ADDR              0xc0
#define     DAGC_BASE_ADDR              0xd0

#define     J83B_MCTRL5_ADDR        EQU_BASE_ADDR + 0x00  //20130305 J83B
#define     EQU_CTRL_2_ADDR         EQU_BASE_ADDR + 0x01  //20130305
#define     EQU_CTRL_3_ADDR         EQU_BASE_ADDR + 0x02
#define     EQU_CTRL_4_ADDR         EQU_BASE_ADDR + 0x03
#define     EQU_CTRL_6_ADDR         EQU_BASE_ADDR + 0x04
#define     EQU_CTRL_7_ADDR         EQU_BASE_ADDR + 0x05
#define     EQU_CTRL_8_ADDR         EQU_BASE_ADDR + 0x06
#define     EQU_CTRL_9_ADDR         EQU_BASE_ADDR + 0x07
#define     EQU_CTRL_10_ADDR        EQU_BASE_ADDR + 0x08

#define     EQU_STAT_2_ADDR         EQU_BASE_ADDR + 0x0A
#define     EQU_STAT_3_ADDR         EQU_BASE_ADDR + 0x0B
#define     EQU_STAT_4_ADDR         EQU_BASE_ADDR + 0x0C
#define     EQU_STAT_5_ADDR         EQU_BASE_ADDR + 0x0D
#define     EQU_STAT_6_ADDR         EQU_BASE_ADDR + 0x0E
#define     EQU_STAT_7_ADDR         EQU_BASE_ADDR + 0x0F
//above addr belong to equalizer

#define     TR_CTRL_2_ADDR          TR_BASE_ADDR + 0x00
#define     TR_CTRL_4_ADDR          TR_BASE_ADDR + 0x01
#define     TR_CTRL_5_ADDR          TR_BASE_ADDR + 0x02
#define     TR_CTRL_6_ADDR          TR_BASE_ADDR + 0x03
#define     TR_CTRL_8_ADDR          TR_BASE_ADDR + 0x04
#define     TR_CTRL_9_ADDR          TR_BASE_ADDR + 0x05
#define     TR_CTRL_10_ADDR         TR_BASE_ADDR + 0x06
#define     TR_CTRL_11_ADDR         TR_BASE_ADDR + 0x07
#define     TR_CTRL_12_ADDR         TR_BASE_ADDR + 0x08
#define     TR_CTRL_13_ADDR         TR_BASE_ADDR + 0x09
#define     TR_CTRL_14_ADDR         TR_BASE_ADDR + 0x0C
#define     TR_CTRL_15_ADDR         TR_BASE_ADDR + 0x0D
#define     TR_CTRL_16_ADDR         TR_BASE_ADDR + 0x0E
#define     TR_CTRL_17_ADDR         TR_BASE_ADDR + 0x0F
#define     TR_STAT_1_ADDR          TR_BASE_ADDR + 0x0A
#define     TR_STAT_2_ADDR          TR_BASE_ADDR + 0x0B
//above addr belong to timing recovery

#define     CR_CTRL_3_ADDR          CR_BASE_ADDR + 0x00
#define     CR_CTRL_4_ADDR          CR_BASE_ADDR + 0x01
#define     CR_CTRL_16_ADDR         CR_BASE_ADDR + 0x02
#define     CR_CTRL_17_ADDR         CR_BASE_ADDR + 0x03
#define     CR_CTRL_20_ADDR         CR_BASE_ADDR + 0x04
#define     CR_CTRL_21_ADDR         CR_BASE_ADDR + 0x05
#define     CR_CTRL_22_ADDR         CR_BASE_ADDR + 0x06
#define     CR_CTRL_23_ADDR         CR_BASE_ADDR + 0x07
#define     CR_CTRL_24_ADDR         CR_BASE_ADDR + 0x08
#define     CR_CTRL_25_ADDR         CR_BASE_ADDR + 0x09
#define     CR_CTRL_26_ADDR         CR_BASE_ADDR + 0x0A
#define     CR_CTRL_27_ADDR         CR_BASE_ADDR + 0x0B
#define     CR_CTRL_28_ADDR         CR_BASE_ADDR + 0x0C
#define     CR_CTRL_29_ADDR         CR_BASE_ADDR + 0x0D
#define     CR_CTRL_30_ADDR         CR_BASE_ADDR + 0x0E
#define     CR_CTRL_31_ADDR         CR_BASE_ADDR + 0x0F
#define     CR_STAT_2_ADDR          CR_BASE_ADDR + 0x10
#define     CR_STAT_3_ADDR          CR_BASE_ADDR + 0x11
#define     CR_STAT_4_ADDR          CR_BASE_ADDR + 0x12
#define     CR_STAT_5_ADDR          CR_BASE_ADDR + 0x13
#define     CR_STAT_6_ADDR          CR_BASE_ADDR + 0x14
#define     CR_STAT_7_ADDR          CR_BASE_ADDR + 0x15
//above addr belong to carriar recovery

#define     MCTRL_1_ADDR          MC_BASE_ADDR + 0x00
#define     MCTRL_2_ADDR          MC_BASE_ADDR + 0x01
#define     MCTRL_3_ADDR          MC_BASE_ADDR + 0x02
#define     MCTRL_4_ADDR          MC_BASE_ADDR + 0x03
#define     MCTRL_5_ADDR          MC_BASE_ADDR + 0x04
#define     MCTRL_6_ADDR          MC_BASE_ADDR + 0x05
#define     MCTRL_7_ADDR          MC_BASE_ADDR + 0x06
#define     MCTRL_8_ADDR          MC_BASE_ADDR + 0x07
#define     MCTRL_9_ADDR          MC_BASE_ADDR + 0x08
#define     MCTRL_10_ADDR         MC_BASE_ADDR + 0x09     //20130723
#define     MCTRL_11_ADDR         MC_BASE_ADDR + 0x0A
//above addr belong to MCTRL

#define     AGC_CTRL_1_ADDR         AGC_BASE_ADDR + 0x00
#define     AGC_CTRL_2_ADDR         AGC_BASE_ADDR + 0x01
#define     AGC_CTRL_3_ADDR         AGC_BASE_ADDR + 0x02
#define     AGC_CTRL_4_ADDR         AGC_BASE_ADDR + 0x03
#define     AGC_CTRL_5_ADDR         AGC_BASE_ADDR + 0x04
#define     AGC_CTRL_6_ADDR         AGC_BASE_ADDR + 0x05
#define     AGC_CTRL_9_ADDR         AGC_BASE_ADDR + 0x06
#define     AGC_CTRL_11_ADDR        AGC_BASE_ADDR + 0x07
#define     AGC_CTRL_13_ADDR        AGC_BASE_ADDR + 0x08
#define     AGC_CTRL_15_ADDR        AGC_BASE_ADDR + 0x09
#define     AGC_CTRL_17_ADDR        AGC_BASE_ADDR + 0x0A
#define     AGC_CTRL_18_ADDR        AGC_BASE_ADDR + 0x0B
#define     AGC_CTRL_19_ADDR        AGC_BASE_ADDR + 0x0C
#define     AGC_CTRL_20_ADDR        AGC_BASE_ADDR + 0x0D
#define     AGC_CTRL_21_ADDR        AGC_BASE_ADDR + 0x0E
#define     AGC_CTRL_22_ADDR        AGC_BASE_ADDR + 0x0F
//above addr belong to AGC

#define     BAGC_CTRL_1_ADDR        BAGC_BASE_ADDR + 0x00
#define     BAGC_CTRL_2_ADDR        BAGC_BASE_ADDR + 0x01
#define     BAGC_CTRL_3_ADDR        BAGC_BASE_ADDR + 0x02
#define     BAGC_CTRL_4_ADDR        BAGC_BASE_ADDR + 0x03
#define     BAGC_CTRL_5_ADDR        BAGC_BASE_ADDR + 0x04
#define     BAGC_CTRL_6_ADDR        BAGC_BASE_ADDR + 0x05
#define     BAGC_CTRL_7_ADDR        BAGC_BASE_ADDR + 0x06
#define     BAGC_CTRL_8_ADDR        BAGC_BASE_ADDR + 0x07
#define     BAGC_CTRL_9_ADDR        BAGC_BASE_ADDR + 0x08
#define     BAGC_CTRL_10_ADDR       BAGC_BASE_ADDR + 0x09
#define     BAGC_CTRL_12_ADDR       BAGC_BASE_ADDR + 0x0B
#define     BAGC_CTRL_13_ADDR       BAGC_BASE_ADDR + 0x0E
#define     BAGC_CTRL_14_ADDR       BAGC_BASE_ADDR + 0x0F
#define     BAGC_STAT_1_ADDR        BAGC_BASE_ADDR + 0x10
#define     BAGC_STAT_2_ADDR        BAGC_BASE_ADDR + 0x11
#define     BAGC_STAT_3_ADDR        BAGC_BASE_ADDR + 0x12
#define     BAGC_STAT_4_ADDR        BAGC_BASE_ADDR + 0x13
#define     BAGC_STAT_5_ADDR        BAGC_BASE_ADDR + 0x14
#define     BAGC_STAT_6_ADDR        BAGC_BASE_ADDR + 0x15
#define     BAGC_STAT_7_ADDR        BAGC_BASE_ADDR + 0x19
#define     BAGC_CTRL_15_ADDR       BAGC_BASE_ADDR + 0x16
#define     BAGC_CTRL_16_ADDR       BAGC_BASE_ADDR + 0x17
#define     BAGC_CTRL_17_ADDR       BAGC_BASE_ADDR + 0x18
#define     BAGC_CTRL_18_ADDR       BAGC_BASE_ADDR + 0x1A  //7a
#define     BAGC_CTRL_19_ADDR       BAGC_BASE_ADDR + 0x1B  //7b
//above addr belong to AGC

#define     SYNC_CTRL_1_ADDR        DP_BASE_ADDR + 0x00
#define     SYNC_CTRL_3_ADDR        DP_BASE_ADDR + 0x02
#define     BER_1_ADDR              DP_BASE_ADDR + 0x03
#define     BER_2_ADDR              DP_BASE_ADDR + 0x04
#define     BER_3_ADDR              DP_BASE_ADDR + 0x05
#define     BER_4_ADDR              DP_BASE_ADDR + 0x06
#define     TS_CTRL_1_ADDR          DP_BASE_ADDR + 0x08
#define     TS_CTRL_2_ADDR          DP_BASE_ADDR + 0x09
#define     TS_CTRL_3_ADDR          DP_BASE_ADDR + 0x0A
#define     RS_CTRL_1_ADDR          DP_BASE_ADDR + 0x0B
#define     RS_CTRL_2_ADDR          DP_BASE_ADDR + 0x0C
#define     RS_CTRL_3_ADDR          DP_BASE_ADDR + 0x0D
#define     RS_CTRL_4_ADDR          DP_BASE_ADDR + 0x0E
#define     RS_CTRL_5_ADDR          DP_BASE_ADDR + 0x0F
#define     RS_CTRL_6_ADDR          DP_BASE_ADDR + 0x10
#define     RS_CTRL_8_ADDR          DP_BASE_ADDR + 0x11
//above addr belong to data process

#define     FS_CTRL_1_ADDR          QAM_BASE_ADDR + 0x01
#define     FS_CTRL_2_ADDR          QAM_BASE_ADDR + 0x02
#define     FS_CTRL_4_ADDR          QAM_BASE_ADDR + 0x04
#define     FS_CTRL_5_ADDR          QAM_BASE_ADDR + 0x05
#define     FS_CTRL_6_ADDR          QAM_BASE_ADDR + 0x06
#define     FS_CTRL_7_ADDR          QAM_BASE_ADDR + 0x07
#define     FS_STAT_1_ADDR          QAM_BASE_ADDR + 0x08
#define     FS_STAT_2_ADDR          QAM_BASE_ADDR + 0x09
//above addr belong to freq scan

#define     QAM_DEBUG_1_ADDR        QAM_DEBUG_ADDR + 0x00
#define     QAM_DEBUG_2_ADDR        QAM_DEBUG_ADDR + 0x01
#define     QAM_DEBUG_3_ADDR        QAM_DEBUG_ADDR + 0x02
#define     QAM_DEBUG_4_ADDR        QAM_DEBUG_ADDR + 0x03
#define     QAM_DEBUG_5_ADDR        QAM_DEBUG_ADDR + 0x04
#define     QAM_DEBUG_6_ADDR        QAM_DEBUG_ADDR + 0x05
#define     QAM_DEBUG_7_ADDR        QAM_DEBUG_ADDR + 0x06
//above addr belong to debug

#define     DAGC_CTRL_1_ADDR        DAGC_BASE_ADDR  +   0x00
#define     DAGC_CTRL_2_ADDR        DAGC_BASE_ADDR  +   0x01
#define     DAGC_CTRL_3_ADDR        DAGC_BASE_ADDR  +   0x02
#define     DAGC_CTRL_4_ADDR        DAGC_BASE_ADDR  +   0x03
#define     DAGC_CTRL_5_ADDR        DAGC_BASE_ADDR  +   0x04
#define     DAGC_CTRL_6_ADDR        DAGC_BASE_ADDR  +   0x05
#define     DAGC_CTRL_7_ADDR        DAGC_BASE_ADDR  +   0x06
#define     DAGC_CTRL_8_ADDR        DAGC_BASE_ADDR  +   0x07
#define     DAGC_CTRL_9_ADDR        DAGC_BASE_ADDR  +   0x08
#define     DAGC_CTRL_10_ADDR       DAGC_BASE_ADDR  +   0x09
#define     DAGC_STAT_1_ADDR        DAGC_BASE_ADDR  +   0x0E
#define     DAGC_STAT_2_ADDR        DAGC_BASE_ADDR  +   0x0F /*c47559 add DAGC_STAT_2 reg's defination (07/04/03) */
//above addr belong to DAGC

#define     BS_CTRL_1_ADDR          DP_BASE_ADDR + 0x16
#define     BS_CTRL_2_ADDR          DP_BASE_ADDR + 0x17
#define     BS_CTRL_3_ADDR          DP_BASE_ADDR + 0x18
#define     BS_CTRL_4_ADDR          DP_BASE_ADDR + 0x19
#define     BS_CTRL_5_ADDR          DP_BASE_ADDR + 0x1A
#define     BS_CTRL_6_ADDR          DP_BASE_ADDR + 0x1B
#define     BS_STAT_1_ADDR          DP_BASE_ADDR + 0x1C
#define     BS_STAT_2_ADDR          DP_BASE_ADDR + 0x1D
#define     BS_STAT_3_ADDR          DP_BASE_ADDR + 0x1E
#define     BS_STAT_4_ADDR          DP_BASE_ADDR + 0x1F
#define     BS_STAT_5_ADDR          DP_BASE_ADDR + 0x20
//above addr belong to sweep scan

#define     BS_PARA_1_ADDR          DAGC_BASE_ADDR  +   0x0A
#define     BS_PARA_2_ADDR          DAGC_BASE_ADDR  +   0x0B
#define     BS_PARA_3_ADDR          DAGC_BASE_ADDR  +   0x0C
#define     BS_PARA_4_ADDR          DAGC_BASE_ADDR  +   0x0D
/***************************add end***********************************/

/*******************add by huyupeng 2010.05.19 for X5HD***************/
#define     DEPHASE_BASE_ADDR               0xe0
#define     DEPHASE_CTRL_ADDR               DEPHASE_BASE_ADDR + 0x0a
#define     FOUR_REG_SEL_ADDR               DEPHASE_BASE_ADDR + 0x00       //20130723
#define     DEPHASE_GAIN_K_HI_ADDR          DEPHASE_BASE_ADDR + 0x01
#define     DEPHASE_GAIN_K_LO_ADDR          DEPHASE_BASE_ADDR + 0x02
#define     DEPHASE_STA_NUM_BASE_HI_ADDR    DEPHASE_BASE_ADDR + 0x03
#define     DEPHASE_STA_NUM_BASE_LO_ADDR    DEPHASE_BASE_ADDR + 0x04
#define     DEPHASE_SNR_THRES_HI_ADDR       DEPHASE_BASE_ADDR + 0x05
#define     DEPHASE_SNR_THRES_LO_ADDR       DEPHASE_BASE_ADDR + 0x06
#define     DEPHASE_SELECT_KL_THRES_ADDR    DEPHASE_BASE_ADDR + 0x07
#define     DEPHASE_SELECT_EQ_THRES_ADDR    DEPHASE_BASE_ADDR + 0x08
#define     DEPHASE_STATE4WORK_DELAY_ADDR   DEPHASE_BASE_ADDR + 0x09

#define     CR_STATE1COUNT_ADDR             DEPHASE_BASE_ADDR + 0x0b
#define     CR_STATE2COUNT_ADDR             DEPHASE_BASE_ADDR + 0x0c
#define     CR_STATE3COUNT_ADDR             DEPHASE_BASE_ADDR + 0x0d
#define     CR_STATE4COUNT_ADDR             DEPHASE_BASE_ADDR + 0x0e
#define     CR_STATE5COUNT_ADDR             DEPHASE_BASE_ADDR + 0x0f
#define     CR_STATE6COUNT_ADDR             DEPHASE_BASE_ADDR + 0x10

#define     CR_LOST_UP_THRES_HI_ADDR        DEPHASE_BASE_ADDR + 0x11
#define     CR_LOST_UP_THRES_LO_ADDR        DEPHASE_BASE_ADDR + 0x12
#define     CR_LOST_DOWN_THRES_HI_ADDR      DEPHASE_BASE_ADDR + 0x13
#define     CR_LOST_DOWN_THRES_LO_ADDR      DEPHASE_BASE_ADDR + 0x14

#define     CR_KPROP_SCALE12_ADDR           DEPHASE_BASE_ADDR + 0x15
#define     CR_KPROP_SCALE34_ADDR           DEPHASE_BASE_ADDR + 0x16
#define     CR_KINT_SCALE12_ADDR            DEPHASE_BASE_ADDR + 0x17
#define     CR_KINT_SCALE34_ADDR            DEPHASE_BASE_ADDR + 0x18

#define     SFREQ_CENTER_SEL_ADDR           DEPHASE_BASE_ADDR + 0x19
#define     SFREQ_N6_ADDR                   DEPHASE_BASE_ADDR + 0x1a
#define     SFREQ_MASK_ADDR                 DEPHASE_BASE_ADDR + 0x1b
#define     SFREQ_STEP_ADDR                 DEPHASE_BASE_ADDR + 0x1c
#define     SFREQ_COEFFTHRES_ADDR           DEPHASE_BASE_ADDR + 0x1d
#define     SFREQ_REMOVE_AGC_SCALE_ADDR     DEPHASE_BASE_ADDR + 0x1e
#define     SFREQ_REMOVE_AGC_COEF_ADDR      DEPHASE_BASE_ADDR + 0x1f

#define     SFREQ_ERR_BASE_ADDR             0x80
#define     SFREQ_ERR_CTRL_1                SFREQ_ERR_BASE_ADDR + 0x00
#define     SFREQ_ERR_CTRL_2                SFREQ_ERR_BASE_ADDR + 0x01
#define     SFREQ_ERR_CTRL_3                SFREQ_ERR_BASE_ADDR + 0x02
#define     SFREQ_FIR_SEL_ADDR              SFREQ_ERR_BASE_ADDR + 0x03   // [5] CR Lost Count En [4:0] select tap coef
#define     SFREQ_FIR_READ_ADDR             SFREQ_ERR_BASE_ADDR + 0x04   // Coeff value
#define     SFREQ_CR_LOST_COUNT_ADDR        SFREQ_ERR_BASE_ADDR + 0x05   // CR Lost Counter
#define     SFREQ_ERR_SCALE_ADDR            SFREQ_ERR_BASE_ADDR + 0x06   // [7:4] SCALE1 [3:0] SCALE2

#define     SFREQ_SCALE55_ADDR              SFREQ_SCALE77_ADDR
#define     SFREQ_AGC1_INIT_ADDR            SFREQ_ERR_BASE_ADDR + 0x07
#define     SFREQ_AGC_BIT_SELECT_ADDR       SFREQ_ERR_BASE_ADDR + 0x08
#define     SFREQ_SCALE77_ADDR              SFREQ_ERR_BASE_ADDR + 0x09  //20130305
#define     SFREQ_PHASE_LARGE_ADDR          SFREQ_ERR_BASE_ADDR + 0x0a
#define     SFREQ_PHASE_SMALL_ADDR          SFREQ_ERR_BASE_ADDR + 0x0b
#define     SFREQ_HOLD_COUNT_ADDR           SFREQ_ERR_BASE_ADDR + 0x0c
#define     SFREQ_STA_COUNT_ADDR            SFREQ_ERR_BASE_ADDR + 0x0d
#define     SFREQ_SCALE88_ADDR              SFREQ_ERR_BASE_ADDR + 0x0e  //20130305
#define     SFREQ_FREQ_JIT_ADDR             SFREQ_ERR_BASE_ADDR + 0x0f
#define     SFREQ_COUNT_OUT_1_ADDR          DP_BASE_ADDR + 0x12
#define     SFREQ_COUNT_OUT_2_ADDR          DP_BASE_ADDR + 0x13
#define     SFREQ_COUNT_OUT_3_ADDR          DP_BASE_ADDR + 0x14
#define     SFREQ_TR_GAIN_ADDR              DP_BASE_ADDR + 0x15

/*under addr belong to j83b*/
#define     J83B_MCTRL_0_ADDR            (MC_BASE_ADDR + 0x0b)
#define     J83B_MCTRL_1_ADDR            (MC_BASE_ADDR + 0x0C)
#define     J83B_MCTRL_2_ADDR            (MC_BASE_ADDR + 0x0D)
#define     J83B_MCTRL_3_ADDR            (MC_BASE_ADDR + 0x0E)
#define     J83B_MCTRL_4_ADDR            (MC_BASE_ADDR + 0x0F)

#define     J83B_TCM_1_ADDR              (CR_BASE_ADDR + 0x16)
#define     J83B_TCM_2_ADDR              (CR_BASE_ADDR + 0x17)
#define     J83B_TCM_3_ADDR              (CR_BASE_ADDR + 0x18)
#define     J83B_TCM_4_ADDR              (CR_BASE_ADDR + 0x19)
#define     J83B_TCM_5_ADDR              (CR_BASE_ADDR + 0x1A)
#define     J83B_TCM_6_ADDR              (CR_BASE_ADDR + 0x1B)

#define     J83B_DI_1_ADDR               (CR_BASE_ADDR + 0x1C)
#define     J83B_DI_2_ADDR               (CR_BASE_ADDR + 0x1D)

#define     J83B_MFSYNC_1_ADDR           (CR_BASE_ADDR + 0x1E)
#define     J83B_MFSYNC_2_ADDR           (CR_BASE_ADDR + 0x1F)

#define     J83B_TCM_BER0_ADDR           (BAGC_BASE_ADDR + 0x1C)
#define     J83B_TCM_BER1_ADDR           (BAGC_BASE_ADDR + 0x1D)
#define     J83B_TCM_BER2_ADDR           (BAGC_BASE_ADDR + 0x1E)
#define     J83B_TCM_BER3_ADDR           (BAGC_BASE_ADDR + 0x1F)

#define     J83B_FFSYNC_1_ADDR           (QAM_BASE_ADDR + 0x0A)
#define     J83B_FFSYNC_2_ADDR           (QAM_BASE_ADDR + 0x0B)
#define     J83B_FFSYNC_3_ADDR           (QAM_BASE_ADDR + 0x0C)

#define     J83B_DR_1_ADDR              (QAM_BASE_ADDR + 0x0D)
#define     J83B_DR_2_ADDR              (QAM_BASE_ADDR + 0x0E)
#define     J83B_DR_3_ADDR              (QAM_BASE_ADDR + 0x0F)

#define   J83B_DEBUG_0_ADDR             (QAM_DEBUG_ADDR + 0x07)

#define     DATA_COLLECT_0_ADDR        (QAM_DEBUG_ADDR + 0x08)
#define     DATA_COLLECT_1_ADDR        (QAM_DEBUG_ADDR + 0x09)

/*hi3130v200 hard*/
#define     CRG_CTRL_0_ADDR          0x00
#define     CRG_CTRL_1_ADDR          0x01
#define     CRG_CTRL_2_ADDR          0x02
#define     CRG_CTRL_3_ADDR          0x03
#define     CRG_CTRL_4_ADDR          0x04
#define     CRG_CTRL_5_ADDR          0x05
#define     HARD_CTRL_0_ADDR         0x10
#define     HARD_CTRL_1_ADDR         0x11
#define     HARD_CTRL_2_ADDR         0x12
#define     HARD_CTRL_3_ADDR         0x13
#define     HARD_CTRL_4_ADDR         0x14
#define     HARD_CTRL_5_ADDR         0x15
#define     HARD_CTRL_6_ADDR         0x16
#define     HARD_CTRL_7_ADDR         0x17
#define     HARD_CTRL_8_ADDR         0x18
#define     HARD_CTRL_9_ADDR         0x19
#define     HARD_CTRL_10_ADDR        0x1a
#define     HARD_CTRL_11_ADDR        0x1b
#define     HARD_CTRL_12_ADDR        0x1c
#define     HARD_CTRL_13_ADDR        0x1d
#define     HARD_CTRL_14_ADDR        0x1e
#define     IOSHARE_CTRL_0_ADDR      0x20
#define     IOSHARE_CTRL_1_ADDR      0x21
#define     IOSHARE_CTRL_2_ADDR      0x22
#define     IOSHARE_CTRL_3_ADDR      0x23
#define     IOSHARE_CTRL_4_ADDR      0x24
#define     IOSHARE_CTRL_5_ADDR      0x25
#define     IOSHARE_CTRL_6_ADDR      0x26
#define     IOSHARE_CTRL_7_ADDR      0x27
#define     IOSHARE_CTRL_8_ADDR      0x28
#define     IOSHARE_CTRL_9_ADDR      0x29

/***************************add end***********************************/


#define INVALID_QAM_ADDR 0x00
#define QAM_REL_REG_NUM_MAX     200 /* register number whose value related with qam type: hi3130, x5hdqam eg */
#define TUNER_REL_REG_NUM_MAX   20  /* register number whose value related with tuner type: cd1616, xg3bl eg */
#define QAM_RF_MIN 45000  //kHz
#define QAM_RF_MAX 870000 //kHz

#define TER_RF_MIN 48000  //kHz
#define TER_RF_MAX 870000 //kHz

#define TER_BW_MIN 6  //MHz
#define TER_BW_MAX 8 //MHz
#define HI3130_IF_DVB_DEF 36130000
#define HI3130_IF_MCNS_DEF 43750000

#define     PI 3.14159265

#define HI_TUNER_QAM_TYPE_MAX 5

#define QAM_AD_INSIDE   0   /* for chip */
#define QAM_AD_OUTSIDE  1   /* for fpga */

#define QAM_AGC_CMOS_OUTPUT 0   /* CMOS output */
#define QAM_AGC_OD_OUTPUT   1   /* OD output */

typedef enum
{
    DEMODULATION_MODULE = 0,
    DECODE_MODULE,
    RS_MODULE,
    EQU_MODULE,
    AGC_ADC_MODULE,
    ALL_CHIP
} qam_module_e;

typedef struct  hiREG_VALUE_S
{
    HI_U8  u8Addr;
    HI_U8  u8Value;
}REGVALUE_S, *PTR_REGVALUE_S;

typedef struct  tuner_reg_name_S
{
    HI_U8  addr;
    char    *name;
}reg_name_S;

extern HI_S32 tuner_chip_reset(HI_U32 u32ResetGpioNo);

extern HI_S32 qam_read_byte(HI_U32 u32TunerPort, HI_U8 u8RegAddr, HI_U8 *pu8RegVal);
extern HI_S32 qam_read_bit(HI_U32 u32TunerPort, HI_U8 u8RegAddr, HI_U8 u8BitNum, HI_U8 *pu8BitVal);
extern HI_S32 qam_write_byte(HI_U32 u32TunerPort, HI_U8 u8RegAddr, HI_U8 u8RegVal);
extern HI_S32 qam_write_bit(HI_U32 u32TunerPort, HI_U8 u8RegAddr, HI_U8 u8BitNum, HI_U8 u8BitVal);
extern HI_VOID qam_config_i2c_out(HI_U32 u32TunerPort, HI_BOOL bTuner);

/*for hi3130v200*/
extern HI_VOID hi3130v200_set_hard_reg_value(HI_U32 u32TunerPort);
extern HI_S32 hi3130v200_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *pstChannel);
extern HI_S32 hi3130v200_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32 hi3130v200_get_signal_strength(HI_U32 u32TunerPort, HI_U32 *pu32SignalStrength);
extern HI_S32 hi3130v200_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
extern HI_S32 hi3130v200_get_ber(HI_U32 u32TunerPort, HI_U32* pu32ber);
extern HI_S32 hi3130v200_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32 hi3130v200_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_S32 hi3130v200_config_tuner(HI_U32 u32TunerPort, HI_U32 dbRFfreq, HI_S32 times);
extern HI_S32 hi3130v200_get_freq_symb_offset(HI_U32 u32TunerPort, HI_U32 * pu32Freq, HI_U32 * pu32Symb );
extern HI_S32 hi3130v200_get_rs(HI_U32 u32TunerPort, HI_U32 *pu32Rs);
extern HI_VOID hi3130v200_test_single_agc( HI_U32 u32TunerPort, AGC_TEST_S * pstAgcTest );
extern HI_VOID hi3130v200_manage_after_chipreset(HI_U32 u32TunerPort);
extern HI_VOID hi3130v200_get_registers(HI_U32 u32TunerPort, void *p);
extern HI_VOID hi3130v200_connect_timeout(HI_U32 u32ConnectTimeout);
extern HI_S32 hi3130v200_set_ts_out(HI_U32 u32TunerPort, HI_UNF_TUNER_TSOUT_SET_S *pstTSOut);
/*for hi3130v200j83b*/
extern HI_VOID hi3130v200_j83b_set_hard_reg_value(HI_U32 u32TunerPort);
extern HI_S32 hi3130v200_j83b_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *pstChannel);
extern HI_S32 hi3130v200_j83b_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32 hi3130v200_j83b_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
extern HI_S32 hi3130v200_j83b_get_signal_strength(HI_U32 u32TunerPort, HI_U32 *pu32SignalStrength);
extern HI_S32 hi3130v200_j83b_get_ber(HI_U32 u32TunerPort, HI_U32* pu32ber);
extern HI_S32 hi3130v200_j83b_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32 hi3130v200_j83b_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_S32 hi3130v200_j83b_config_tuner(HI_U32 u32TunerPort, HI_U32 dbRFfreq, HI_S32 times);
extern HI_S32 hi3130v200_j83b_get_freq_symb_offset(HI_U32 u32TunerPort, HI_U32 * pu32Freq, HI_U32 * pu32Symb );
extern HI_S32 hi3130v200_j83b_get_rs(HI_U32 u32TunerPort, HI_U32 *pu32Rs);
extern HI_VOID hi3130v200_j83b_test_single_agc( HI_U32 u32TunerPort, AGC_TEST_S * pstAgcTest );
extern HI_VOID hi3130v200_j83b_manage_after_chipreset(HI_U32 u32TunerPort);
extern HI_VOID hi3130v200_j83b_get_registers(HI_U32 u32TunerPort, void *p);
extern HI_VOID hi3130v200_j83b_connect_timeout(HI_U32 u32ConnectTimeout);
extern HI_S32 hi3130v200_j83b_set_ts_out(HI_U32 u32TunerPort, HI_UNF_TUNER_TSOUT_SET_S *pstTSOut);

/* for av6211 */
extern HI_S32 avl6211_init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType);
extern HI_S32 avl6211_set_sat_attr(HI_U32 u32TunerPort, HI_UNF_TUNER_SAT_ATTR_S *pstSatTunerAttr);
extern HI_S32 avl6211_deInit(HI_U32 u32TunerPort);
extern HI_S32 avl6211_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S * pstChannel);
extern HI_S32 avl6211_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32 avl6211_get_ber(HI_U32 u32TunerPort, HI_U32* pu32ber);
extern HI_S32 avl6211_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32 avl6211_get_signal_strength(HI_U32 u32TunerPort, HI_U32* pu32SignalStrength);
extern HI_S32 avl6211_get_freq_symb_offset(HI_U32 u32TunerPort, HI_U32 * pu32Freq, HI_U32 * pu32Symb);
extern HI_S32 avl6211_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
extern HI_S32 avl6211_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_S32 avl6211_blindscan_init(HI_U32 u32TunerPort, TUNER_BLINDSCAN_INITPARA_S *pstPara);
extern HI_S32 avl6211_blindscan_action(HI_U32 u32TunerPort, TUNER_BLINDSCAN_PARA_S *pstPara);
extern HI_S32 avl6211_lnbctrl_power(HI_U32 u32TunerPort, HI_U8 u8Power);
extern HI_S32 avl6211_set_lnb_out(HI_U32 u32TunerPort, TUNER_LNB_OUT_E enOut);
extern HI_S32 avl6211_send_continuous_22K(HI_U32 u32TunerPort, HI_U32 u32Continuous22K);
extern HI_S32 avl6211_send_tone(HI_U32 u32TunerPort, HI_U32 u32Tone);
extern HI_S32 avl6211_DiSEqC_send_msg(HI_U32 u32TunerPort, HI_UNF_TUNER_DISEQC_SENDMSG_S *pstSendMsg);
extern HI_S32 avl6211_DiSEqC_recv_msg(HI_U32 u32TunerPort, HI_UNF_TUNER_DISEQC_RECVMSG_S *pstRecvMsg);
extern HI_S32 avl6211_standby(HI_U32 u32TunerPort, HI_U32 u32Standby);
extern HI_S32 avl6211_disable(HI_U32 u32TunerPort, HI_U32 u32Disable);
extern HI_S32 avl6211_set_funcmode(HI_U32 u32TunerPort, TUNER_FUNC_MODE_E enFuncMode);

/*for mn88472*/
extern HI_S32 MN88472_Init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType);
extern HI_S32 MN88472_set_ter_attr(HI_U32 u32TunerPort, HI_UNF_TUNER_TER_ATTR_S *pstTerTunerAttr);
extern HI_S32 MN88472_Connect(HI_U32 TunerID,TUNER_ACC_QAM_PARAMS_S *pstChannel);
extern HI_S32 MN88472_GetStatus (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32 MN88472_SetTsType(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_S32 MN88472_GetBer(HI_U32 u32TunerPort, HI_U32 *pu32ber);
extern HI_S32 MN88472_GetSnr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32 MN88472_GetSignalStrength(HI_U32 u32TunerPort, HI_U32 *pu32SignalStrength);
extern HI_S32 MN88472_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
extern HI_S32 MN88472_setplpid(HI_U32 u32TunerPort, HI_U8 u8PLpId, HI_U32 u32Mode);
extern HI_S32 MN88472_get_plp_num(HI_U32 u32TunerPort, HI_U8 *pu8PLPNum);
extern HI_S32 MN88472_get_current_plp_type(HI_U32 u32TunerPort, HI_UNF_TUNER_T2_PLP_TYPE_E *penPLPType);
extern HI_S32 MN88472_get_freq_symb_offset(HI_U32 u32TunerPort, HI_U32 * pu32Freq, HI_U32 * pu32Symb);
extern HI_VOID MN88472_connect_timeout(HI_U32 u32ConnectTimeout);
extern HI_S32 MN88472_set_common_plp_id(HI_U32 u32TunerPort, HI_U8 u8PLpId);
extern HI_S32 MN88472_set_common_plp_combination(HI_U32 u32TunerPort, HI_U8 u8ComPlpEna);
extern HI_S32 MN88472_get_plp_id(HI_U32 u32TunerPort, HI_U8 *u8PlpId);
extern HI_S32 MN88472_get_plp_group_id(HI_U32 u32TunerPort, HI_U8 *u8GrpPlpId);
extern HI_S32 MN88472_set_ts_out(HI_U32 u32TunerPort, HI_UNF_TUNER_TSOUT_SET_S *pstTSOut);

/*for mn88473*/
#ifdef DEMOD_DEV_TYPE_MN88473
extern HI_S32 MN8847x_Init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType);
extern HI_S32 MN8847x_Connect(HI_U32 TunerID,TUNER_ACC_QAM_PARAMS_S *pstChannel);
extern HI_S32 MN8847x_GetStatus (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32 MN8847x_SetTsType(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_S32 MN8847x_GetBer(HI_U32 u32TunerPort, HI_U32 *pu32ber);
extern HI_S32 MN8847x_GetSnr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32 MN8847x_GetSignalStrength(HI_U32 u32TunerPort, HI_U32 *pu32SignalStrength);
extern HI_S32 MN8847x_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
extern HI_S32 MN8847x_set_plp_id(HI_U32 u32TunerPort, HI_U8 u8PLpId, HI_U32 u32Mode);
extern HI_S32 MN8847x_get_plp_id(HI_U32 u32TunerPort, HI_U8 *u8PlpId);
extern HI_S32 MN8847x_get_plp_num(HI_U32 u32TunerPort, HI_U8 *pu8PLPNum);
extern HI_S32 MN8847x_get_current_plp_type(HI_U32 u32TunerPort, HI_UNF_TUNER_T2_PLP_TYPE_E *penPLPType);
extern HI_S32 MN8847x_get_freq_symb_offset(HI_U32 u32TunerPort, HI_U32 * pu32Freq, HI_U32 * pu32Symb);
extern HI_VOID MN8847x_connect_timeout(HI_U32 u32ConnectTimeout);
extern HI_S32  MN8847x_set_ter_attr(HI_U32 u32TunerPort, HI_UNF_TUNER_TER_ATTR_S *pstTerTunerAttr);
#endif

#ifdef DEMOD_DEV_TYPE_MXL254
extern HI_S32   mxl254_init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType);
extern HI_S32   mxl254_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *pstChannel);
extern HI_S32   mxl254_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32   mxl254_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_VOID  mxl254_connect_timeout(HI_U32 u32ConnectTimeout);
extern HI_S32   mxl254_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32   mxl254_get_ber(HI_U32 u32TunerPort, HI_U32* pu32ber);
extern HI_S32   mxl254_get_signal_strength(HI_U32 u32TunerPort, HI_U32* pu32SignalStrength);
extern HI_S32   mxl254_get_powerspecdata(HI_U32 u32TunerPort, HI_U32 u32freqStartInHz,HI_U32 u32freqStepInHz,HI_U32 u32numOfFreqSteps,HI_S16 *ps16powerData);
extern HI_S32   mxl254_get_data_sample(HI_U32 u32TunerPort, TUNER_DATA_SRC_E enDataSrc, HI_U32 u32DataLen, HI_UNF_TUNER_SAMPLE_DATA_S *pstData);
extern HI_S32   mxl254_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
extern HI_S32   mxl254_standby(HI_U32 u32TunerPort, HI_U32 u32Status);
#endif

#ifdef DEMOD_DEV_TYPE_TDA18280
//for tda18280
extern HI_S32 tda18280_init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType);
extern HI_S32 tda18280_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *pstChannel);
extern HI_S32 tda18280_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32 tda18280_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_VOID tda18280_connect_timeout(HI_U32 u32ConnectTimeout);
HI_S32 tda18280_get_ber(HI_U32 u32TunerPort, HI_U32 *pu32ber);
HI_S32 tda18280_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
HI_S32 tda18280_get_signal_strength(HI_U32 u32TunerPort, HI_U32 *pu32SignalStrength);
HI_S32 tda18280_get_freq_symb_offset(HI_U32 u32TunerPort, HI_U32 * pu32Freq, HI_U32 * pu32Symb );
#endif

#ifdef DEMOD_DEV_TYPE_ATBM888X
//for atbm888x
extern HI_S32 atbm888x_init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerType);
extern HI_S32 atbm888x_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *pstChannel);
extern HI_S32 atbm888x_set_ter_attr(HI_U32 u32TunerPort, HI_UNF_TUNER_TER_ATTR_S *pstTerTunerAttr);
extern HI_S32 atbm888x_get_status(HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E *penTunerStatus);
extern HI_S32 atbm888x_get_snr(HI_U32 u32TunerPort, HI_U32 * pu32SNR);
extern HI_S32 atbm888x_get_ber(HI_U32 u32TunerPort, HI_U32 *pu32ber);
extern HI_S32 atbm888x_get_get_signal_strength(HI_U32 u32TunerPort, HI_U32 *pu32SignalStrength);
extern HI_S32 atbm888x_get_signal_quality(HI_U32 u32TunerPort, HI_U32* pu32SignalQuality);
extern HI_S32 atbm888x_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_VOID atbm888x_get_connect_timeout(HI_U32 u32ConnectTimeout);
extern HI_S32 atbm888x_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
extern HI_S32 atbm888x_standby(HI_U32 u32TunerPort, HI_U32 u32Standby);
#endif

//for mxl683
#ifdef DEMOD_DEV_TYPE_MXL683
extern HI_S32   mxl68x_init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType);
extern HI_S32   mxl68x_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *pstChannel);
extern HI_S32   mxl68x_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32   mxl68x_get_ber(HI_U32 u32TunerPort, HI_U32* pu32ber);
extern HI_S32   mxl68x_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32   mxl68x_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_VOID  mxl68x_connect_timeout(HI_U32 u32ConnectTimeout);
extern HI_S32   mxl68x_get_signal_strength(HI_U32 u32TunerPort, HI_U32* pu32SignalStrength);
extern HI_S32   mxl68x_set_ter_attr(HI_U32 u32TunerPort, HI_UNF_TUNER_TER_ATTR_S *pstTerTunerAttr);
extern HI_S32 mxl68x_deinit(HI_VOID);
extern HI_S32   mxl68x_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
//extern HI_S32   mxl68x_get_powerspecdata(HI_U32 u32TunerPort, HI_U32 u32freqStartInHz,HI_U32 u32freqStepInHz,HI_U32 u32numOfFreqSteps,HI_S16 *ps16powerData);
#endif

#ifdef DEMOD_DEV_TYPE_TP5001
extern HI_S32 tp5001_demod_init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType);
extern HI_S32 tp5001_demod_set_sat_attr(HI_U32 u32TunerPort, HI_UNF_TUNER_SAT_ATTR_S *pstSatTunerAttr);
extern HI_S32 tp5001_demod_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S * pstChannel);
extern HI_S32 tp5001_demod_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32 tp5001_demod_get_ber(HI_U32 u32TunerPort, HI_U32* pu32ber);
extern HI_S32 tp5001_demod_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32 tp5001_demod_get_signal_strength(HI_U32 u32TunerPort, HI_U32* pu32SignalStrength);
extern HI_S32 tp5001_demod_get_signal_quality(HI_U32 u32TunerPort, HI_U32* pu32SignalQuality);

extern HI_S32 tp5001_demod_get_freq_symb_offset(HI_U32 u32TunerPort, HI_U32 * pu32Freq, HI_U32 * pu32Symb);
extern HI_S32 tp5001_demod_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
extern HI_S32 tp5001_demod_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_S32 tp5001_demod_blindscan_init(HI_U32 u32TunerPort, TUNER_BLINDSCAN_INITPARA_S *pstPara);
extern HI_S32 tp5001_demod_blindscan_action(HI_U32 u32TunerPort, TUNER_BLINDSCAN_PARA_S *pstPara);
extern HI_S32 tp5001_demod_standby(HI_U32 u32TunerPort, HI_U32 u32Standby);
extern HI_S32 tp5001_demod_set_funcmode(HI_U32 u32TunerPort, TUNER_FUNC_MODE_E enFuncMode);
extern HI_S32 tp5001_set_ts_out(HI_U32 u32TunerPort, HI_UNF_TUNER_TSOUT_SET_S *pstTSOut);

extern HI_U8 TP_iic_tuner_write(HI_U8 dev_addr, HI_U8 * value, HI_U32 length);
extern HI_U8 TP_iic_tuner_read(HI_U8 dev_addr, HI_U8 reg_addr, HI_U8 * value, HI_U32 length);
#endif

#ifdef DEMOD_DEV_TYPE_AVL6381
/* for avl6381 */
extern HI_S32 avl6381_init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType);
extern HI_S32 avl6381_set_ter_attr(HI_U32 u32TunerPort, HI_UNF_TUNER_TER_ATTR_S *pstSatTunerAttr);
extern HI_S32 avl6381_deInit(HI_U32 u32TunerPort);
extern HI_S32 avl6381_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S * pstChannel);
extern HI_S32 avl6381_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32 avl6381_get_ber(HI_U32 u32TunerPort, HI_U32* pu32ber);
extern HI_S32 avl6381_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32 avl6381_get_signal_strength(HI_U32 u32TunerPort, HI_U32* pu32SignalStrength);
extern HI_S32 avl6381_get_signal_quality(HI_U32 u32TunerPort, HI_U32* pu32SignalQuality);
extern HI_S32 avl6381_get_freq_symb_offset(HI_U32 u32TunerPort, HI_U32 * pu32Freq, HI_U32 * pu32Symb);
extern HI_S32 avl6381_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
extern HI_S32 avl6381_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);

extern HI_S32 avl6381_standby(HI_U32 u32TunerPort, HI_U32 u32Standby);
#endif

#ifdef DEMOD_DEV_TYPE_MXL251
extern HI_S32   mxl251_init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType);
extern HI_S32   mxl251_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *pstChannel);
extern HI_S32   mxl251_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32   mxl251_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_VOID  mxl251_connect_timeout(HI_U32 u32ConnectTimeout);
extern HI_S32   mxl251_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32   mxl251_get_ber(HI_U32 u32TunerPort, HI_U32* pu32ber);
extern HI_S32   mxl251_get_signal_strength(HI_U32 u32TunerPort, HI_U32* pu32SignalStrength);
#endif

#ifdef DEMOD_DEV_TYPE_MXL582
extern HI_S32 mxl582_init(HI_U32 u32TunerPort, HI_U8 enI2cChannel, HI_UNF_TUNER_DEV_TYPE_E enTunerDevType);
extern HI_S32 mxl582_set_sat_attr(HI_U32 u32TunerPort, HI_UNF_TUNER_SAT_ATTR_S *pstSatTunerAttr);
extern HI_S32 mxl582_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *pstChannel);
extern HI_S32 mxl582_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus);
extern HI_S32 mxl582_get_signal_strength(HI_U32 u32TunerPort, HI_U32 *pu32SignalStrength);
extern HI_S32 mxl582_get_signal_info(HI_U32 u32TunerPort, HI_UNF_TUNER_SIGNALINFO_S *pstInfo);
extern HI_S32 mxl582_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR);
extern HI_S32 mxl582_get_ber(HI_U32 u32TunerPort, HI_U32 *pu32ber);
extern HI_S32 mxl582_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType);
extern HI_S32 mxl582_send_continuous_22K(HI_U32 u32TunerPort, HI_BOOL b22k_on);
extern HI_S32 mxl582_DiSEqC_send_msg(HI_U32 u32TunerPort, HI_UNF_TUNER_DISEQC_SENDMSG_S *pstSendMsg);
extern HI_VOID mxl582_connect_timeout(HI_U32 u32ConnectTimeout);
extern HI_S32 mxl582_set_ter_attr(HI_U32 u32TunerPort, HI_UNF_TUNER_TER_ATTR_S *pstTerTunerAttr);
extern HI_S32 mxl582_deinit(HI_VOID);
extern HI_S32 mxl582_config_ts_port_output(HI_U32 u32TunerPort,  HI_U32 u32Enable);
#endif

#endif

