#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan 15 11:07:01 2019
# Process ID: 30991
# Current directory: /home/jason/matlab/Projects/hdl_prj/vivado_ip_prj
# Command line: vivado -mode batch -source vivado_insert_ip.tcl
# Log file: /home/jason/matlab/Projects/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: /home/jason/matlab/Projects/hdl_prj/vivado_ip_prj/vivado.jou
#-----------------------------------------------------------
source vivado_insert_ip.tcl
# open_project vivado_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jason/matlab/Projects/hdl_prj/vivado_ip_prj/ipcore'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jason/matlab/Projects/hdl_prj/vivado_ip_prj/ipcore/adi/library'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
# set boardName {zc706}
# set project {fmcomms2}
# set mw_hdl_dir {ipcore/mw}
# set ad_hdl_dir {ipcore/adi}
# set variant {rx}
# update_ip_catalog -delete_ip {./ipcore/ZynqBF_2t_ip_v1_0/component.xml} -repo_path {./ipcore} -quiet
# update_ip_catalog -add_ip {./ipcore/ZynqBF_2t_ip_v1_0.zip} -repo_path {./ipcore}
INFO: [IP_Flow 19-949] Unzipped './ipcore/ZynqBF_2t_ip_v1_0.zip' into repository '/home/jason/matlab/Projects/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/jason/matlab/Projects/hdl_prj/vivado_ip_prj/ipcore'
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# set HDLCODERIPVLNV [get_property VLNV [get_ipdefs -filter {NAME==ZynqBF_2t_ip && VERSION==1.0}]]
# set HDLCODERIPINST ZynqBF_2t_ip_0
# set BDFILEPATH [get_files -quiet system.bd]
# open_bd_design $BDFILEPATH
Adding cell -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding cell -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding cell -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding cell -- analog.com:user:util_tdd_sync:1.0 - util_ad9361_tdd_sync
Adding cell -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
Adding cell -- analog.com:user:util_clkdiv:1.0 - util_ad9361_divclk
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - util_ad9361_divclk_reset
Adding cell -- analog.com:user:util_wfifo:1.0 - util_ad9361_adc_fifo
Adding cell -- analog.com:user:util_cpack:1.0 - util_ad9361_adc_pack
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_ad9361_adc_dma
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'DMA_AXI_PROTOCOL_SRC' of cell '/axi_ad9361_adc_dma' is ignored
Adding cell -- analog.com:user:util_rfifo:1.0 - axi_ad9361_dac_fifo
Adding cell -- analog.com:user:util_upack:1.0 - util_ad9361_dac_upack
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_ad9361_dac_dma
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'DMA_AXI_PROTOCOL_DEST' of cell '/axi_ad9361_dac_dma' is ignored
Adding cell -- xilinx.com:ip:xlconstant:1.1 - const_intr_concat_gnd
Adding cell -- mathworks.com:user:util_mw_dac_reg:1.0 - dac_latch
Adding cell -- mathworks.com:user:util_mw_bypass_user_logic:1.0 - bypass_tx
Adding cell -- mathworks.com:user:util_mw_bypass_user_logic:1.0 - bypass_rx
Adding cell -- mathworks.com:user:util_mw_gpio_mux:1.0 - gpio_mux_0
Adding cell -- mathworks.com:user:util_mw_clkconstr:1.0 - util_mw_clkconstr
Adding cell -- mathworks.com:user:util_mw_led_driver:1.0 - led_driver
WARNING: [BD 41-1731] Type mismatch between connected pins: /sys_ps7/FCLK_CLK0(clk) and /led_driver/clk_ps7(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_mw_clkconstr/clk_out(clk) and /led_driver/clk_rf(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/jason/matlab/Projects/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd>
# create_bd_cell -type ip -vlnv $HDLCODERIPVLNV $HDLCODERIPINST
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins util_mw_clkconstr/clk_out]] [get_bd_pins $HDLCODERIPINST/AXI4_Lite_ACLK] [get_bd_pins util_mw_clkconstr/clk_out]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins util_ad9361_divclk_reset/peripheral_aresetn]] [get_bd_pins $HDLCODERIPINST/AXI4_Lite_ARESETN] [get_bd_pins util_ad9361_divclk_reset/peripheral_aresetn]
# connect_bd_intf_net [get_bd_intf_pins $HDLCODERIPINST/AXI4_Lite] [get_bd_intf_pins axi_cpu_interconnect/M01_AXI]
# create_bd_addr_seg -range 0x10000 -offset 0x43C00000 [get_bd_addr_spaces sys_ps7/Data] [get_bd_addr_segs $HDLCODERIPINST/AXI4_Lite/reg0] SEG_${HDLCODERIPINST}_reg0
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /util_ad9361_adc_fifo/dout_data_0'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins util_ad9361_adc_fifo/dout_data_0]] [get_bd_pins $HDLCODERIPINST/baseband_rx0I_in] [get_bd_pins util_ad9361_adc_fifo/dout_data_0]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /bypass_rx/dut_data_in_0'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins bypass_rx/dut_data_in_0]] [get_bd_pins $HDLCODERIPINST/dma_rx0I_out] [get_bd_pins bypass_rx/dut_data_in_0]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /util_ad9361_adc_fifo/dout_data_1'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins util_ad9361_adc_fifo/dout_data_1]] [get_bd_pins $HDLCODERIPINST/baseband_rx0Q_in] [get_bd_pins util_ad9361_adc_fifo/dout_data_1]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /bypass_rx/dut_data_in_1'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins bypass_rx/dut_data_in_1]] [get_bd_pins $HDLCODERIPINST/dma_rx0Q_out] [get_bd_pins bypass_rx/dut_data_in_1]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /util_ad9361_adc_fifo/dout_valid_0'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins util_ad9361_adc_fifo/dout_valid_0]] [get_bd_pins $HDLCODERIPINST/baseband_rx_valid_in] [get_bd_pins util_ad9361_adc_fifo/dout_valid_0]
WARNING: [BD 5-234] No nets matched 'get_bd_nets -of_objects /bypass_rx/dut_valid_in'
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins bypass_rx/dut_valid_in]] [get_bd_pins $HDLCODERIPINST/dma_rx_valid_out] [get_bd_pins bypass_rx/dut_valid_in]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins util_mw_clkconstr/clk_out]] [get_bd_pins $HDLCODERIPINST/IPCORE_CLK] [get_bd_pins util_mw_clkconstr/clk_out]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins util_ad9361_divclk_reset/peripheral_aresetn]] [get_bd_pins $HDLCODERIPINST/IPCORE_RESETN] [get_bd_pins util_ad9361_divclk_reset/peripheral_aresetn]
# add_files -norecurse {mw/projects/ad9361/board/fmcomms2/zc706/system_top.v}
# update_compile_order -fileset sources_1
# validate_bd_design
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/l_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_tdd_sync/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_divclk/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_divclk/clk_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_ad9361_divclk_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_fifo/din_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_fifo/dout_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_mw_clkconstr_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_pack/adc_rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_pack/adc_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_mw_clkconstr_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361_dac_fifo/din_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_mw_clkconstr_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361_dac_fifo/dout_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9361_dac_upack/dac_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_mw_clkconstr_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /dac_latch/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_mw_clkconstr_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /bypass_tx/IPCORE_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_mw_clkconstr_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /bypass_tx/AXI4_Lite_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /bypass_rx/IPCORE_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_mw_clkconstr_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /bypass_rx/AXI4_Lite_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /util_mw_clkconstr/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_ad9361_divclk_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /util_mw_clkconstr/clk_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_mw_clkconstr_0_clk_out 
WARNING: [BD 41-927] Following properties on pin /led_driver/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/util_ad9361_adc_pack/adc_enable_0
/util_ad9361_adc_pack/adc_valid_0
/util_ad9361_adc_pack/adc_enable_1
/util_ad9361_adc_pack/adc_valid_1
/util_ad9361_adc_pack/adc_enable_2
/util_ad9361_adc_pack/adc_valid_2
/util_ad9361_adc_pack/adc_enable_3
/util_ad9361_adc_pack/adc_valid_3

# save_bd_design
Wrote  : </home/jason/matlab/Projects/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd> 
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 15 11:07:18 2019...
