[["A Bandwidth-efficient Architecture for Media Processing.", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", 11], ["Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications.", ["Chia-Lin Yang", "Barton Sano", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742765", 11], ["Simple Vector Microprocessors for Multimedia Applications.", ["Corinna G. Lee", "Mark G. Stoodley"], "https://doi.org/10.1109/MICRO.1998.742766", 12], ["Evaluating MMX Technology Using DSP and Multimedia Applications.", ["Ravi Bhargava", "Lizy Kurian John", "Brian L. Evans", "Ramesh Radhakrishnan"], "https://doi.org/10.1109/MICRO.1998.742767", 10], ["Analyzing the Working Set Characteristics of Branch Execution.", ["Sangwook P. Kim", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1998.742768", 10], ["Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes.", ["Alexandre Farcy", "Olivier Temam", "Roger Espasa", "Toni Juan"], "https://doi.org/10.1109/MICRO.1998.742769", 10], ["The YAGS Branch Prediction Scheme.", ["Avinoam N. Eden", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1998.742770", 9], ["Task Selection for a Multiscalar Processor.", ["T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1998.742771", 12], ["Split-path Enhanced Pipeline Scheduling for Loops with Control Flows.", ["SangMin Shim", "Soo-Mook Moon"], "https://doi.org/10.1109/MICRO.1998.742772", 10], ["Effective Cluster Assignment for Modulo Scheduling.", ["Erik Nystrom", "Alexandre E. Eichenberger"], "https://doi.org/10.1109/MICRO.1998.742773", 12], ["Better Global Scheduling Using Path Profiles.", ["Cliff Young", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.1998.742774", 9], ["Predictive Techniques for Aggressive Load Speculation.", ["Glenn Reinman", "Brad Calder"], "https://doi.org/10.1109/MICRO.1998.742775", 11], ["Compiler-Directed Early Load-Address Generation.", ["Ben-Chung Cheng", "Daniel A. Connors", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1998.742776", 10], ["Load Latency Tolerance in Dynamically Scheduled Processors.", ["Srikanth T. Srinivasan", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742777", 12], ["Improving I/O Performance with a Conditional Store Buffer.", ["Lambert Schaelicke", "Al Davis"], "https://doi.org/10.1109/MICRO.1998.742778", 10], ["Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors.", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1998.742779", 9], ["Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors.", ["Chi-Keung Luk", "Todd C. Mowry"], "https://doi.org/10.1109/MICRO.1998.742780", 13], ["Code Compression Based on Operand Factorization.", ["Guido Araujo", "Paulo Centoducatte", "Mario L. Cortes", "Ricardo Pannain"], "https://doi.org/10.1109/MICRO.1998.742781", 8], ["Understanding the Differences Between Value Prediction and Instruction Reuse.", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1998.742782", 11], ["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification.", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", 10], ["A Dynamic Multithreading Processor.", ["Haitham Akkary", "Michael A. Driscoll"], "https://doi.org/10.1109/MICRO.1998.742784", 11], ["Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures.", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1998.742785", 10], ["The Cascaded Predictor: Economical and Adaptive Branch Target Prediction.", ["Karel Driesen", "Urs Holzle"], "https://doi.org/10.1109/MICRO.1998.742786", 10], ["Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms.", ["Kevin Skadron", "Pritpal S. Ahuja", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/MICRO.1998.742787", 13], ["Predicting Indirect Branches via Data Compression.", ["John Kalamatianos", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.1998.742789", 10], ["Improving Locality Using Loop and Data Transformations in an Integrated Framework.", ["Mahmut T. Kandemir", "Alok N. Choudhary", "J. Ramanujam", "Prithviraj Banerjee"], "https://doi.org/10.1109/MICRO.1998.742790", 13], ["Precise Register Allocation for Irregular Architectures.", ["Timothy Kong", "Kent D. Wilken"], "https://doi.org/10.1109/MICRO.1998.742791", 11], ["Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures.", ["Emre Ozer", "Sanjeev Banerjia", "Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1998.742792", 8]]