// 4x1 Mux Data Flow Code <Verilog HDL>

module mux_4_1(y,i,s)
input [3:0]i;
input [1:0]s;
output y;

assign 
	y=i[s];
endmodule