
Multi-Functional Light-Source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d98  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08007f38  08007f38  00017f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080d8  080080d8  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  080080d8  080080d8  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  080080d8  080080d8  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080d8  080080d8  000180d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080dc  080080dc  000180dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  080080e0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          000021d8  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000226c  2000226c  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001328a  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000258b  00000000  00000000  0003334e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f90  00000000  00000000  000358e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ea8  00000000  00000000  00036870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022051  00000000  00000000  00037718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000143cd  00000000  00000000  00059769  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3e14  00000000  00000000  0006db36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014194a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000469c  00000000  00000000  0014199c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000094 	.word	0x20000094
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007f20 	.word	0x08007f20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000098 	.word	0x20000098
 80001dc:	08007f20 	.word	0x08007f20

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	; 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2uiz>:
 800085c:	004a      	lsls	r2, r1, #1
 800085e:	d211      	bcs.n	8000884 <__aeabi_d2uiz+0x28>
 8000860:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000864:	d211      	bcs.n	800088a <__aeabi_d2uiz+0x2e>
 8000866:	d50d      	bpl.n	8000884 <__aeabi_d2uiz+0x28>
 8000868:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800086c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000870:	d40e      	bmi.n	8000890 <__aeabi_d2uiz+0x34>
 8000872:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000876:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800087a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800087e:	fa23 f002 	lsr.w	r0, r3, r2
 8000882:	4770      	bx	lr
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	4770      	bx	lr
 800088a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800088e:	d102      	bne.n	8000896 <__aeabi_d2uiz+0x3a>
 8000890:	f04f 30ff 	mov.w	r0, #4294967295
 8000894:	4770      	bx	lr
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	4770      	bx	lr

0800089c <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t studentNum[13]="#:23765518:$\n" ;
uint8_t recvd_char[1];
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]

	//transmit recvd characer
	HAL_UART_Transmit(&huart2, recvd_char, 1, 50) ;
 80008a4:	2332      	movs	r3, #50	; 0x32
 80008a6:	2201      	movs	r2, #1
 80008a8:	4906      	ldr	r1, [pc, #24]	; (80008c4 <HAL_UART_RxCpltCallback+0x28>)
 80008aa:	4807      	ldr	r0, [pc, #28]	; (80008c8 <HAL_UART_RxCpltCallback+0x2c>)
 80008ac:	f005 fb08 	bl	8005ec0 <HAL_UART_Transmit>

	// recieve character
	HAL_UART_Receive_IT(&huart2, recvd_char, 1);
 80008b0:	2201      	movs	r2, #1
 80008b2:	4904      	ldr	r1, [pc, #16]	; (80008c4 <HAL_UART_RxCpltCallback+0x28>)
 80008b4:	4804      	ldr	r0, [pc, #16]	; (80008c8 <HAL_UART_RxCpltCallback+0x2c>)
 80008b6:	f005 fbeb 	bl	8006090 <HAL_UART_Receive_IT>
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20002248 	.word	0x20002248
 80008c8:	20000190 	.word	0x20000190
 80008cc:	00000000 	.word	0x00000000

080008d0 <adc_dma_val_processing>:

/**
 * scale up transmit ADC values
 */

void adc_dma_val_processing(){
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0

	if(adc_conv_complete == 1){
 80008d6:	4b3c      	ldr	r3, [pc, #240]	; (80009c8 <adc_dma_val_processing+0xf8>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d142      	bne.n	8000964 <adc_dma_val_processing+0x94>

		adc_conv_complete =0  ;
 80008de:	4b3a      	ldr	r3, [pc, #232]	; (80009c8 <adc_dma_val_processing+0xf8>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	701a      	strb	r2, [r3, #0]
		sum = 0 ;
 80008e4:	4b39      	ldr	r3, [pc, #228]	; (80009cc <adc_dma_val_processing+0xfc>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 80008ea:	2300      	movs	r3, #0
 80008ec:	607b      	str	r3, [r7, #4]
 80008ee:	e00c      	b.n	800090a <adc_dma_val_processing+0x3a>
			sum += adc_buf[i] ;
 80008f0:	4a37      	ldr	r2, [pc, #220]	; (80009d0 <adc_dma_val_processing+0x100>)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008f8:	461a      	mov	r2, r3
 80008fa:	4b34      	ldr	r3, [pc, #208]	; (80009cc <adc_dma_val_processing+0xfc>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4413      	add	r3, r2
 8000900:	4a32      	ldr	r2, [pc, #200]	; (80009cc <adc_dma_val_processing+0xfc>)
 8000902:	6013      	str	r3, [r2, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	3301      	adds	r3, #1
 8000908:	607b      	str	r3, [r7, #4]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000910:	dbee      	blt.n	80008f0 <adc_dma_val_processing+0x20>
		}
		raw_adc_dma_val =(uint16_t)(sum/adc_buf_len) ;
 8000912:	4b2e      	ldr	r3, [pc, #184]	; (80009cc <adc_dma_val_processing+0xfc>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2b00      	cmp	r3, #0
 8000918:	da01      	bge.n	800091e <adc_dma_val_processing+0x4e>
 800091a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800091e:	131b      	asrs	r3, r3, #12
 8000920:	b29a      	uxth	r2, r3
 8000922:	4b2c      	ldr	r3, [pc, #176]	; (80009d4 <adc_dma_val_processing+0x104>)
 8000924:	801a      	strh	r2, [r3, #0]

		scaled_adc_val = (uint16_t)raw_adc_dma_val*adc_scale_up ; //adc scaled to max =4095
 8000926:	4b2b      	ldr	r3, [pc, #172]	; (80009d4 <adc_dma_val_processing+0x104>)
 8000928:	881b      	ldrh	r3, [r3, #0]
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff ff2c 	bl	8000788 <__aeabi_i2d>
 8000930:	4b29      	ldr	r3, [pc, #164]	; (80009d8 <adc_dma_val_processing+0x108>)
 8000932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000936:	f7ff fcab 	bl	8000290 <__aeabi_dmul>
 800093a:	4602      	mov	r2, r0
 800093c:	460b      	mov	r3, r1
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	f7ff ff8b 	bl	800085c <__aeabi_d2uiz>
 8000946:	4603      	mov	r3, r0
 8000948:	b29a      	uxth	r2, r3
 800094a:	4b24      	ldr	r3, [pc, #144]	; (80009dc <adc_dma_val_processing+0x10c>)
 800094c:	801a      	strh	r2, [r3, #0]

		//capture previous adc cal
		if(adc_val_capture == 1){
 800094e:	4b24      	ldr	r3, [pc, #144]	; (80009e0 <adc_dma_val_processing+0x110>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b01      	cmp	r3, #1
 8000954:	d106      	bne.n	8000964 <adc_dma_val_processing+0x94>
			adc_val_snapshot = scaled_adc_val ;
 8000956:	4b21      	ldr	r3, [pc, #132]	; (80009dc <adc_dma_val_processing+0x10c>)
 8000958:	881a      	ldrh	r2, [r3, #0]
 800095a:	4b22      	ldr	r3, [pc, #136]	; (80009e4 <adc_dma_val_processing+0x114>)
 800095c:	801a      	strh	r2, [r3, #0]
			adc_val_capture = 0 ;
 800095e:	4b20      	ldr	r3, [pc, #128]	; (80009e0 <adc_dma_val_processing+0x110>)
 8000960:	2200      	movs	r2, #0
 8000962:	701a      	strb	r2, [r3, #0]
		}
	}

	// if ADC movement significant update LED intensity
	if(abs(scaled_adc_val - adc_val_snapshot) >15){
 8000964:	4b1d      	ldr	r3, [pc, #116]	; (80009dc <adc_dma_val_processing+0x10c>)
 8000966:	881b      	ldrh	r3, [r3, #0]
 8000968:	461a      	mov	r2, r3
 800096a:	4b1e      	ldr	r3, [pc, #120]	; (80009e4 <adc_dma_val_processing+0x114>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	1ad3      	subs	r3, r2, r3
 8000970:	2b00      	cmp	r3, #0
 8000972:	bfb8      	it	lt
 8000974:	425b      	neglt	r3, r3
 8000976:	2b0f      	cmp	r3, #15
 8000978:	dd02      	ble.n	8000980 <adc_dma_val_processing+0xb0>
	  update_led_via_ADC = 1 ;
 800097a:	4b1b      	ldr	r3, [pc, #108]	; (80009e8 <adc_dma_val_processing+0x118>)
 800097c:	2201      	movs	r2, #1
 800097e:	701a      	strb	r2, [r3, #0]
	}

//	 WHITE LED intensity
	LED_intensity =(float)(scaled_adc_val)*(512.0/4095.0)  ;
 8000980:	4b16      	ldr	r3, [pc, #88]	; (80009dc <adc_dma_val_processing+0x10c>)
 8000982:	881b      	ldrh	r3, [r3, #0]
 8000984:	ee07 3a90 	vmov	s15, r3
 8000988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800098c:	ee17 0a90 	vmov	r0, s15
 8000990:	f7ff ff0c 	bl	80007ac <__aeabi_f2d>
 8000994:	a30a      	add	r3, pc, #40	; (adr r3, 80009c0 <adc_dma_val_processing+0xf0>)
 8000996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800099a:	f7ff fc79 	bl	8000290 <__aeabi_dmul>
 800099e:	4602      	mov	r2, r0
 80009a0:	460b      	mov	r3, r1
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	f7ff ff59 	bl	800085c <__aeabi_d2uiz>
 80009aa:	4603      	mov	r3, r0
 80009ac:	b29a      	uxth	r2, r3
 80009ae:	4b0f      	ldr	r3, [pc, #60]	; (80009ec <adc_dma_val_processing+0x11c>)
 80009b0:	801a      	strh	r2, [r3, #0]


}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	f3af 8000 	nop.w
 80009c0:	10010010 	.word	0x10010010
 80009c4:	3fc00100 	.word	0x3fc00100
 80009c8:	20002236 	.word	0x20002236
 80009cc:	20002230 	.word	0x20002230
 80009d0:	20000220 	.word	0x20000220
 80009d4:	20002220 	.word	0x20002220
 80009d8:	20000008 	.word	0x20000008
 80009dc:	20002238 	.word	0x20002238
 80009e0:	20000002 	.word	0x20000002
 80009e4:	20002234 	.word	0x20002234
 80009e8:	2000223a 	.word	0x2000223a
 80009ec:	20000010 	.word	0x20000010

080009f0 <system_state_update>:


void system_state_update(){
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
	 if(left_button_pressed ==1 ){
 80009f4:	4b12      	ldr	r3, [pc, #72]	; (8000a40 <system_state_update+0x50>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d11c      	bne.n	8000a36 <system_state_update+0x46>
		 button_count++ ;
 80009fc:	4b11      	ldr	r3, [pc, #68]	; (8000a44 <system_state_update+0x54>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	3301      	adds	r3, #1
 8000a02:	4a10      	ldr	r2, [pc, #64]	; (8000a44 <system_state_update+0x54>)
 8000a04:	6013      	str	r3, [r2, #0]
		 if(button_count > 2){
 8000a06:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <system_state_update+0x54>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	dd02      	ble.n	8000a14 <system_state_update+0x24>
			 button_count = 0 ;
 8000a0e:	4b0d      	ldr	r3, [pc, #52]	; (8000a44 <system_state_update+0x54>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
		 }
		 update_led_via_ADC =  0 ; // don't read ADC by default in next state
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <system_state_update+0x58>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	701a      	strb	r2, [r3, #0]
		 // snapshot of ADC taken in next state
		 if(adc_conv_complete == 1){
 8000a1a:	4b0c      	ldr	r3, [pc, #48]	; (8000a4c <system_state_update+0x5c>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d102      	bne.n	8000a28 <system_state_update+0x38>
			 adc_val_capture =1  ; // capture ADC value
 8000a22:	4b0b      	ldr	r3, [pc, #44]	; (8000a50 <system_state_update+0x60>)
 8000a24:	2201      	movs	r2, #1
 8000a26:	701a      	strb	r2, [r3, #0]
		 }

		 // LED off at each new state
		 htim2.Instance->CCR1 = 0;
 8000a28:	4b0a      	ldr	r3, [pc, #40]	; (8000a54 <system_state_update+0x64>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	635a      	str	r2, [r3, #52]	; 0x34
		 left_button_pressed = 0 ;
 8000a30:	4b03      	ldr	r3, [pc, #12]	; (8000a40 <system_state_update+0x50>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	701a      	strb	r2, [r3, #0]
	 }
}
 8000a36:	bf00      	nop
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr
 8000a40:	20002252 	.word	0x20002252
 8000a44:	20000218 	.word	0x20000218
 8000a48:	2000223a 	.word	0x2000223a
 8000a4c:	20002236 	.word	0x20002236
 8000a50:	20000002 	.word	0x20000002
 8000a54:	20000144 	.word	0x20000144

08000a58 <right_button_state_update>:

/**
 * Updates system state after right button pressed in emergency mode
 */
void right_button_state_update(){
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
	if(button_count == 1){
 8000a5c:	4b15      	ldr	r3, [pc, #84]	; (8000ab4 <right_button_state_update+0x5c>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b01      	cmp	r3, #1
 8000a62:	d117      	bne.n	8000a94 <right_button_state_update+0x3c>
		if(right_button_pressed){
 8000a64:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <right_button_state_update+0x60>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d01e      	beq.n	8000aaa <right_button_state_update+0x52>
			right_button_pressed = 0 ;
 8000a6c:	4b12      	ldr	r3, [pc, #72]	; (8000ab8 <right_button_state_update+0x60>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	701a      	strb	r2, [r3, #0]

			update_led_via_ADC = 0 ; // dont read adc by default in next state
 8000a72:	4b12      	ldr	r3, [pc, #72]	; (8000abc <right_button_state_update+0x64>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	701a      	strb	r2, [r3, #0]

			 em_count++ ;
 8000a78:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <right_button_state_update+0x68>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <right_button_state_update+0x68>)
 8000a82:	701a      	strb	r2, [r3, #0]

			 if(em_count>2){
 8000a84:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <right_button_state_update+0x68>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	2b02      	cmp	r3, #2
 8000a8a:	d90e      	bls.n	8000aaa <right_button_state_update+0x52>
				 em_count = 0;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <right_button_state_update+0x68>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	701a      	strb	r2, [r3, #0]
		}
	}else if( button_count != 1 && right_button_pressed){
		right_button_pressed = 0; //do not read right button presses triggered
								  // in other states except emergency mode
	}
}
 8000a92:	e00a      	b.n	8000aaa <right_button_state_update+0x52>
	}else if( button_count != 1 && right_button_pressed){
 8000a94:	4b07      	ldr	r3, [pc, #28]	; (8000ab4 <right_button_state_update+0x5c>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d006      	beq.n	8000aaa <right_button_state_update+0x52>
 8000a9c:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <right_button_state_update+0x60>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d002      	beq.n	8000aaa <right_button_state_update+0x52>
		right_button_pressed = 0; //do not read right button presses triggered
 8000aa4:	4b04      	ldr	r3, [pc, #16]	; (8000ab8 <right_button_state_update+0x60>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	701a      	strb	r2, [r3, #0]
}
 8000aaa:	bf00      	nop
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	20000218 	.word	0x20000218
 8000ab8:	20002251 	.word	0x20002251
 8000abc:	2000223a 	.word	0x2000223a
 8000ac0:	2000021c 	.word	0x2000021c

08000ac4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ac8:	f000 fe96 	bl	80017f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000acc:	f000 f938 	bl	8000d40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ad0:	f000 fad2 	bl	8001078 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ad4:	f000 fab2 	bl	800103c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ad8:	f000 fa7e 	bl	8000fd8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000adc:	f000 f996 	bl	8000e0c <MX_ADC1_Init>
  MX_TIM2_Init();
 8000ae0:	f000 fa04 	bl	8000eec <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(200);
 8000ae4:	20c8      	movs	r0, #200	; 0xc8
 8000ae6:	f000 feed 	bl	80018c4 <HAL_Delay>
  HAL_UART_Transmit(&huart2, studentNum, 13, 150); //transmit student number
 8000aea:	2396      	movs	r3, #150	; 0x96
 8000aec:	220d      	movs	r2, #13
 8000aee:	497e      	ldr	r1, [pc, #504]	; (8000ce8 <main+0x224>)
 8000af0:	487e      	ldr	r0, [pc, #504]	; (8000cec <main+0x228>)
 8000af2:	f005 f9e5 	bl	8005ec0 <HAL_UART_Transmit>

  HAL_UART_Receive_IT(&huart2, recvd_char, 1); //recv character input
 8000af6:	2201      	movs	r2, #1
 8000af8:	497d      	ldr	r1, [pc, #500]	; (8000cf0 <main+0x22c>)
 8000afa:	487c      	ldr	r0, [pc, #496]	; (8000cec <main+0x228>)
 8000afc:	f005 fac8 	bl	8006090 <HAL_UART_Receive_IT>

  //Startup ADC
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, adc_buf_len) ;
 8000b00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b04:	497b      	ldr	r1, [pc, #492]	; (8000cf4 <main+0x230>)
 8000b06:	487c      	ldr	r0, [pc, #496]	; (8000cf8 <main+0x234>)
 8000b08:	f001 f90e 	bl	8001d28 <HAL_ADC_Start_DMA>

  // TIM2_CH1 start PWM
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1) ;
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	487b      	ldr	r0, [pc, #492]	; (8000cfc <main+0x238>)
 8000b10:	f004 f9ae 	bl	8004e70 <HAL_TIM_PWM_Start>

  strobe_ticks  = HAL_GetTick() ;
 8000b14:	f000 feca 	bl	80018ac <HAL_GetTick>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	4a79      	ldr	r2, [pc, #484]	; (8000d00 <main+0x23c>)
 8000b1c:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // left button press to update system state (MF -> ME -> MM)
	  system_state_update() ;
 8000b1e:	f7ff ff67 	bl	80009f0 <system_state_update>
	  //run adc and capture previous snapshot of ADC value and adc movement processing
	  adc_dma_val_processing();
 8000b22:	f7ff fed5 	bl	80008d0 <adc_dma_val_processing>


	 // system state
	 if(button_count == 0 || start_up == 1){
 8000b26:	4b77      	ldr	r3, [pc, #476]	; (8000d04 <main+0x240>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d003      	beq.n	8000b36 <main+0x72>
 8000b2e:	4b76      	ldr	r3, [pc, #472]	; (8000d08 <main+0x244>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d14b      	bne.n	8000bce <main+0x10a>
		 start_up = 0 ; //for default MF state
 8000b36:	4b74      	ldr	r3, [pc, #464]	; (8000d08 <main+0x244>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	701a      	strb	r2, [r3, #0]

		 MF_mode_LED() ; // sets the corresponding mode LED
 8000b3c:	f000 fb40 	bl	80011c0 <MF_mode_LED>
		 em_count=0;     // reset the emergency mode count
 8000b40:	4b72      	ldr	r3, [pc, #456]	; (8000d0c <main+0x248>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	701a      	strb	r2, [r3, #0]
		 em_default = 1; // to re-enter the EM state
 8000b46:	4b72      	ldr	r3, [pc, #456]	; (8000d10 <main+0x24c>)
 8000b48:	2201      	movs	r2, #1
 8000b4a:	701a      	strb	r2, [r3, #0]

		 // Middle button press -> LED ON / OFF
		 if(middle_button_pressed == 1){
 8000b4c:	4b71      	ldr	r3, [pc, #452]	; (8000d14 <main+0x250>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d11d      	bne.n	8000b90 <main+0xcc>
			 LED_ON = !LED_ON ;  // turns the LED on of off
 8000b54:	4b70      	ldr	r3, [pc, #448]	; (8000d18 <main+0x254>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	bf0c      	ite	eq
 8000b5c:	2301      	moveq	r3, #1
 8000b5e:	2300      	movne	r3, #0
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	461a      	mov	r2, r3
 8000b64:	4b6c      	ldr	r3, [pc, #432]	; (8000d18 <main+0x254>)
 8000b66:	701a      	strb	r2, [r3, #0]

			 if(LED_ON == 1){
 8000b68:	4b6b      	ldr	r3, [pc, #428]	; (8000d18 <main+0x254>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d104      	bne.n	8000b7a <main+0xb6>
				 htim2.Instance->CCR1 = 1 ; // LED ON
 8000b70:	4b62      	ldr	r3, [pc, #392]	; (8000cfc <main+0x238>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2201      	movs	r2, #1
 8000b76:	635a      	str	r2, [r3, #52]	; 0x34
 8000b78:	e007      	b.n	8000b8a <main+0xc6>
			 }else if(LED_ON ==0){
 8000b7a:	4b67      	ldr	r3, [pc, #412]	; (8000d18 <main+0x254>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d103      	bne.n	8000b8a <main+0xc6>
				 htim2.Instance->CCR1 = 0 ; //LED OFFS
 8000b82:	4b5e      	ldr	r3, [pc, #376]	; (8000cfc <main+0x238>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	2200      	movs	r2, #0
 8000b88:	635a      	str	r2, [r3, #52]	; 0x34
			 }
			 middle_button_pressed = 0 ;
 8000b8a:	4b62      	ldr	r3, [pc, #392]	; (8000d14 <main+0x250>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	701a      	strb	r2, [r3, #0]
		 }

		 // if LED_ON and SLIDER MOVED -> updated LED intensity
		if(LED_ON == 1 && update_led_via_ADC == 1){
 8000b90:	4b61      	ldr	r3, [pc, #388]	; (8000d18 <main+0x254>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d143      	bne.n	8000c20 <main+0x15c>
 8000b98:	4b60      	ldr	r3, [pc, #384]	; (8000d1c <main+0x258>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d13f      	bne.n	8000c20 <main+0x15c>
		  htim2.Instance->CCR1 =  LED_intensity ; // vary the duty cycle of the LED [1:512]
 8000ba0:	4b5f      	ldr	r3, [pc, #380]	; (8000d20 <main+0x25c>)
 8000ba2:	881a      	ldrh	r2, [r3, #0]
 8000ba4:	4b55      	ldr	r3, [pc, #340]	; (8000cfc <main+0x238>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	635a      	str	r2, [r3, #52]	; 0x34
		  sprintf(adc_val, "%d\n", scaled_adc_val) ;
 8000baa:	4b5e      	ldr	r3, [pc, #376]	; (8000d24 <main+0x260>)
 8000bac:	881b      	ldrh	r3, [r3, #0]
 8000bae:	461a      	mov	r2, r3
 8000bb0:	495d      	ldr	r1, [pc, #372]	; (8000d28 <main+0x264>)
 8000bb2:	485e      	ldr	r0, [pc, #376]	; (8000d2c <main+0x268>)
 8000bb4:	f006 fd46 	bl	8007644 <siprintf>
		  HAL_UART_Transmit_IT(&huart2, (uint8_t*)adc_val, strlen(adc_val)) ;
 8000bb8:	485c      	ldr	r0, [pc, #368]	; (8000d2c <main+0x268>)
 8000bba:	f7ff fb11 	bl	80001e0 <strlen>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	4959      	ldr	r1, [pc, #356]	; (8000d2c <main+0x268>)
 8000bc6:	4849      	ldr	r0, [pc, #292]	; (8000cec <main+0x228>)
 8000bc8:	f005 fa04 	bl	8005fd4 <HAL_UART_Transmit_IT>
		if(LED_ON == 1 && update_led_via_ADC == 1){
 8000bcc:	e028      	b.n	8000c20 <main+0x15c>
		}

	 }else if(button_count == 1){// right button system state updated
 8000bce:	4b4d      	ldr	r3, [pc, #308]	; (8000d04 <main+0x240>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d117      	bne.n	8000c06 <main+0x142>
		 ME_mode_LED() ; // sets the corresponding modes LED
 8000bd6:	f000 fb11 	bl	80011fc <ME_mode_LED>


		 if(update_led_via_ADC == 1){
 8000bda:	4b50      	ldr	r3, [pc, #320]	; (8000d1c <main+0x258>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d11f      	bne.n	8000c22 <main+0x15e>
			 sprintf(adc_val, "%d\n", scaled_adc_val) ;
 8000be2:	4b50      	ldr	r3, [pc, #320]	; (8000d24 <main+0x260>)
 8000be4:	881b      	ldrh	r3, [r3, #0]
 8000be6:	461a      	mov	r2, r3
 8000be8:	494f      	ldr	r1, [pc, #316]	; (8000d28 <main+0x264>)
 8000bea:	4850      	ldr	r0, [pc, #320]	; (8000d2c <main+0x268>)
 8000bec:	f006 fd2a 	bl	8007644 <siprintf>
			 HAL_UART_Transmit_IT(&huart2, (uint8_t*)adc_val, strlen(adc_val)) ;
 8000bf0:	484e      	ldr	r0, [pc, #312]	; (8000d2c <main+0x268>)
 8000bf2:	f7ff faf5 	bl	80001e0 <strlen>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	b29b      	uxth	r3, r3
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	494b      	ldr	r1, [pc, #300]	; (8000d2c <main+0x268>)
 8000bfe:	483b      	ldr	r0, [pc, #236]	; (8000cec <main+0x228>)
 8000c00:	f005 f9e8 	bl	8005fd4 <HAL_UART_Transmit_IT>
 8000c04:	e00d      	b.n	8000c22 <main+0x15e>
		 }
	 }else{
		 if(button_count == 2){
 8000c06:	4b3f      	ldr	r3, [pc, #252]	; (8000d04 <main+0x240>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2b02      	cmp	r3, #2
 8000c0c:	d109      	bne.n	8000c22 <main+0x15e>

			 em_count=0; // reset the emergency mode state
 8000c0e:	4b3f      	ldr	r3, [pc, #252]	; (8000d0c <main+0x248>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	701a      	strb	r2, [r3, #0]
			 em_default = 1; // to re-enter EM state
 8000c14:	4b3e      	ldr	r3, [pc, #248]	; (8000d10 <main+0x24c>)
 8000c16:	2201      	movs	r2, #1
 8000c18:	701a      	strb	r2, [r3, #0]

			 MM_mode_LED() ; //sets the corresponding modes LED
 8000c1a:	f000 fb07 	bl	800122c <MM_mode_LED>
 8000c1e:	e000      	b.n	8000c22 <main+0x15e>
		if(LED_ON == 1 && update_led_via_ADC == 1){
 8000c20:	bf00      	nop
		 }
	 }

//	 strobe_ticks = HAL_GetTick() ;
	 // right button state update
	 right_button_state_update() ;
 8000c22:	f7ff ff19 	bl	8000a58 <right_button_state_update>
	 //EMERGENCY MODES
	  if(button_count ==1 ){
 8000c26:	4b37      	ldr	r3, [pc, #220]	; (8000d04 <main+0x240>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	f47f af77 	bne.w	8000b1e <main+0x5a>

		 if(em_count == 0 || em_default ==1){ //strobe wit default intensity
 8000c30:	4b36      	ldr	r3, [pc, #216]	; (8000d0c <main+0x248>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d003      	beq.n	8000c40 <main+0x17c>
 8000c38:	4b35      	ldr	r3, [pc, #212]	; (8000d10 <main+0x24c>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d13c      	bne.n	8000cba <main+0x1f6>
			 em_default = 0 ; //default state reached
 8000c40:	4b33      	ldr	r3, [pc, #204]	; (8000d10 <main+0x24c>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	2120      	movs	r1, #32
 8000c4a:	4839      	ldr	r0, [pc, #228]	; (8000d30 <main+0x26c>)
 8000c4c:	f002 fb74 	bl	8003338 <HAL_GPIO_WritePin>

			 //LED_on =?
			 if(LED_ON){
 8000c50:	4b31      	ldr	r3, [pc, #196]	; (8000d18 <main+0x254>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d045      	beq.n	8000ce4 <main+0x220>
				 // default delay 512ms
				 timePassed =HAL_GetTick() - strobe_ticks ;
 8000c58:	f000 fe28 	bl	80018ac <HAL_GetTick>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	4b28      	ldr	r3, [pc, #160]	; (8000d00 <main+0x23c>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	4a33      	ldr	r2, [pc, #204]	; (8000d34 <main+0x270>)
 8000c66:	6013      	str	r3, [r2, #0]
				 // time passed >512
				 if( timePassed >= strobe_delay && led_strobe_on == 0){
 8000c68:	4b33      	ldr	r3, [pc, #204]	; (8000d38 <main+0x274>)
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4b31      	ldr	r3, [pc, #196]	; (8000d34 <main+0x270>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d80a      	bhi.n	8000c8c <main+0x1c8>
 8000c76:	4b31      	ldr	r3, [pc, #196]	; (8000d3c <main+0x278>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d106      	bne.n	8000c8c <main+0x1c8>
//					 strobe_ticks  = HAL_GetTick() ; // update current time
					 led_strobe_on =1 ;
 8000c7e:	4b2f      	ldr	r3, [pc, #188]	; (8000d3c <main+0x278>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	701a      	strb	r2, [r3, #0]
					 htim2.Instance->CCR1 = 0 ;
 8000c84:	4b1d      	ldr	r3, [pc, #116]	; (8000cfc <main+0x238>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	635a      	str	r2, [r3, #52]	; 0x34
				 }
				 // time Passed > 1024
				 if(timePassed >= 1024 && led_strobe_on == 1){
 8000c8c:	4b29      	ldr	r3, [pc, #164]	; (8000d34 <main+0x270>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c94:	d326      	bcc.n	8000ce4 <main+0x220>
 8000c96:	4b29      	ldr	r3, [pc, #164]	; (8000d3c <main+0x278>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d122      	bne.n	8000ce4 <main+0x220>
					 strobe_ticks =  HAL_GetTick() ; // update current time
 8000c9e:	f000 fe05 	bl	80018ac <HAL_GetTick>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	4a16      	ldr	r2, [pc, #88]	; (8000d00 <main+0x23c>)
 8000ca6:	6013      	str	r3, [r2, #0]
					 led_strobe_on = 0 ;
 8000ca8:	4b24      	ldr	r3, [pc, #144]	; (8000d3c <main+0x278>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	701a      	strb	r2, [r3, #0]

					 htim2.Instance->CCR1 =256;
 8000cae:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <main+0x238>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cb6:	635a      	str	r2, [r3, #52]	; 0x34
			 if(LED_ON){
 8000cb8:	e014      	b.n	8000ce4 <main+0x220>
				 }
			 }
		 }
		 else if(em_count ==1){ // SOS MOSRE
 8000cba:	4b14      	ldr	r3, [pc, #80]	; (8000d0c <main+0x248>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d105      	bne.n	8000cce <main+0x20a>

			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	2120      	movs	r1, #32
 8000cc6:	481a      	ldr	r0, [pc, #104]	; (8000d30 <main+0x26c>)
 8000cc8:	f002 fb36 	bl	8003338 <HAL_GPIO_WritePin>
 8000ccc:	e727      	b.n	8000b1e <main+0x5a>
		 }
		 else{
			 if(em_count == 2){ // CUSTOM MORSE
 8000cce:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <main+0x248>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	f47f af23 	bne.w	8000b1e <main+0x5a>
				 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000cd8:	2201      	movs	r2, #1
 8000cda:	2120      	movs	r1, #32
 8000cdc:	4814      	ldr	r0, [pc, #80]	; (8000d30 <main+0x26c>)
 8000cde:	f002 fb2b 	bl	8003338 <HAL_GPIO_WritePin>
 8000ce2:	e71c      	b.n	8000b1e <main+0x5a>
			 if(LED_ON){
 8000ce4:	bf00      	nop
	  system_state_update() ;
 8000ce6:	e71a      	b.n	8000b1e <main+0x5a>
 8000ce8:	20000014 	.word	0x20000014
 8000cec:	20000190 	.word	0x20000190
 8000cf0:	20002248 	.word	0x20002248
 8000cf4:	20000220 	.word	0x20000220
 8000cf8:	200000b0 	.word	0x200000b0
 8000cfc:	20000144 	.word	0x20000144
 8000d00:	2000223c 	.word	0x2000223c
 8000d04:	20000218 	.word	0x20000218
 8000d08:	20000000 	.word	0x20000000
 8000d0c:	2000021c 	.word	0x2000021c
 8000d10:	20000001 	.word	0x20000001
 8000d14:	20002250 	.word	0x20002250
 8000d18:	2000223b 	.word	0x2000223b
 8000d1c:	2000223a 	.word	0x2000223a
 8000d20:	20000010 	.word	0x20000010
 8000d24:	20002238 	.word	0x20002238
 8000d28:	08008068 	.word	0x08008068
 8000d2c:	20002224 	.word	0x20002224
 8000d30:	48000400 	.word	0x48000400
 8000d34:	20002244 	.word	0x20002244
 8000d38:	20000012 	.word	0x20000012
 8000d3c:	20002240 	.word	0x20002240

08000d40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b0a6      	sub	sp, #152	; 0x98
 8000d44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d46:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000d4a:	2228      	movs	r2, #40	; 0x28
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f006 fc70 	bl	8007634 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d54:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	605a      	str	r2, [r3, #4]
 8000d5e:	609a      	str	r2, [r3, #8]
 8000d60:	60da      	str	r2, [r3, #12]
 8000d62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d64:	1d3b      	adds	r3, r7, #4
 8000d66:	2258      	movs	r2, #88	; 0x58
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f006 fc62 	bl	8007634 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d70:	2302      	movs	r3, #2
 8000d72:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d74:	2301      	movs	r3, #1
 8000d76:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d78:	2310      	movs	r3, #16
 8000d7a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d88:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d8c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d90:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000d94:	2300      	movs	r3, #0
 8000d96:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d9a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f002 fb06 	bl	80033b0 <HAL_RCC_OscConfig>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000daa:	f000 fa6d 	bl	8001288 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dae:	230f      	movs	r3, #15
 8000db0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db2:	2302      	movs	r3, #2
 8000db4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db6:	2300      	movs	r3, #0
 8000db8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dbe:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dc4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000dc8:	2102      	movs	r1, #2
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f003 fb44 	bl	8004458 <HAL_RCC_ClockConfig>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000dd6:	f000 fa57 	bl	8001288 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 8000dda:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <SystemClock_Config+0xc8>)
 8000ddc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000de2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000de6:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8000de8:	2300      	movs	r3, #0
 8000dea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	4618      	mov	r0, r3
 8000df0:	f003 fd68 	bl	80048c4 <HAL_RCCEx_PeriphCLKConfig>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000dfa:	f000 fa45 	bl	8001288 <Error_Handler>
  }
}
 8000dfe:	bf00      	nop
 8000e00:	3798      	adds	r7, #152	; 0x98
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	00100082 	.word	0x00100082

08000e0c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b08a      	sub	sp, #40	; 0x28
 8000e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e12:	f107 031c 	add.w	r3, r7, #28
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	605a      	str	r2, [r3, #4]
 8000e1c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
 8000e26:	609a      	str	r2, [r3, #8]
 8000e28:	60da      	str	r2, [r3, #12]
 8000e2a:	611a      	str	r2, [r3, #16]
 8000e2c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e2e:	4b2e      	ldr	r3, [pc, #184]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e30:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e34:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e36:	4b2c      	ldr	r3, [pc, #176]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e3c:	4b2a      	ldr	r3, [pc, #168]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e42:	4b29      	ldr	r3, [pc, #164]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000e48:	4b27      	ldr	r3, [pc, #156]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e4e:	4b26      	ldr	r3, [pc, #152]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e56:	4b24      	ldr	r3, [pc, #144]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e5c:	4b22      	ldr	r3, [pc, #136]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e62:	4b21      	ldr	r3, [pc, #132]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000e68:	4b1f      	ldr	r3, [pc, #124]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000e6e:	4b1e      	ldr	r3, [pc, #120]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e76:	4b1c      	ldr	r3, [pc, #112]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e78:	2204      	movs	r2, #4
 8000e7a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e7c:	4b1a      	ldr	r3, [pc, #104]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000e82:	4b19      	ldr	r3, [pc, #100]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e88:	4817      	ldr	r0, [pc, #92]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000e8a:	f000 fd53 	bl	8001934 <HAL_ADC_Init>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000e94:	f000 f9f8 	bl	8001288 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e9c:	f107 031c 	add.w	r3, r7, #28
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4811      	ldr	r0, [pc, #68]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000ea4:	f001 fb48 	bl	8002538 <HAL_ADCEx_MultiModeConfigChannel>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000eae:	f000 f9eb 	bl	8001288 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	4619      	mov	r1, r3
 8000ece:	4806      	ldr	r0, [pc, #24]	; (8000ee8 <MX_ADC1_Init+0xdc>)
 8000ed0:	f001 f846 	bl	8001f60 <HAL_ADC_ConfigChannel>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000eda:	f000 f9d5 	bl	8001288 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ede:	bf00      	nop
 8000ee0:	3728      	adds	r7, #40	; 0x28
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	200000b0 	.word	0x200000b0

08000eec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08e      	sub	sp, #56	; 0x38
 8000ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ef2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	609a      	str	r2, [r3, #8]
 8000efe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f00:	f107 031c 	add.w	r3, r7, #28
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f0c:	463b      	mov	r3, r7
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]
 8000f16:	60da      	str	r2, [r3, #12]
 8000f18:	611a      	str	r2, [r3, #16]
 8000f1a:	615a      	str	r2, [r3, #20]
 8000f1c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f1e:	4b2d      	ldr	r3, [pc, #180]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000f20:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f24:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36;
 8000f26:	4b2b      	ldr	r3, [pc, #172]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000f28:	2224      	movs	r2, #36	; 0x24
 8000f2a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f2c:	4b29      	ldr	r3, [pc, #164]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 512;
 8000f32:	4b28      	ldr	r3, [pc, #160]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000f34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f38:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f3a:	4b26      	ldr	r3, [pc, #152]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f40:	4b24      	ldr	r3, [pc, #144]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f46:	4823      	ldr	r0, [pc, #140]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000f48:	f003 feda 	bl	8004d00 <HAL_TIM_Base_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000f52:	f000 f999 	bl	8001288 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f5a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f60:	4619      	mov	r1, r3
 8000f62:	481c      	ldr	r0, [pc, #112]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000f64:	f004 f9a4 	bl	80052b0 <HAL_TIM_ConfigClockSource>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000f6e:	f000 f98b 	bl	8001288 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f72:	4818      	ldr	r0, [pc, #96]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000f74:	f003 ff1b 	bl	8004dae <HAL_TIM_PWM_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000f7e:	f000 f983 	bl	8001288 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f86:	2300      	movs	r3, #0
 8000f88:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f8a:	f107 031c 	add.w	r3, r7, #28
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4810      	ldr	r0, [pc, #64]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000f92:	f004 febb 	bl	8005d0c <HAL_TIMEx_MasterConfigSynchronization>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000f9c:	f000 f974 	bl	8001288 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fa0:	2360      	movs	r3, #96	; 0x60
 8000fa2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fac:	2300      	movs	r3, #0
 8000fae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4807      	ldr	r0, [pc, #28]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000fb8:	f004 f866 	bl	8005088 <HAL_TIM_PWM_ConfigChannel>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000fc2:	f000 f961 	bl	8001288 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000fc6:	4803      	ldr	r0, [pc, #12]	; (8000fd4 <MX_TIM2_Init+0xe8>)
 8000fc8:	f000 fa0e 	bl	80013e8 <HAL_TIM_MspPostInit>

}
 8000fcc:	bf00      	nop
 8000fce:	3738      	adds	r7, #56	; 0x38
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20000144 	.word	0x20000144

08000fd8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fdc:	4b15      	ldr	r3, [pc, #84]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 8000fde:	4a16      	ldr	r2, [pc, #88]	; (8001038 <MX_USART2_UART_Init+0x60>)
 8000fe0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8000fe2:	4b14      	ldr	r3, [pc, #80]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 8000fe4:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000fe8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8000fea:	4b12      	ldr	r3, [pc, #72]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 8000fec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ff0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000ff2:	4b10      	ldr	r3, [pc, #64]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 8000ff4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ff8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 8000ffc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001000:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001002:	4b0c      	ldr	r3, [pc, #48]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 8001004:	220c      	movs	r2, #12
 8001006:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001008:	4b0a      	ldr	r3, [pc, #40]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 800100a:	2200      	movs	r2, #0
 800100c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800100e:	4b09      	ldr	r3, [pc, #36]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 8001010:	2200      	movs	r2, #0
 8001012:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001014:	4b07      	ldr	r3, [pc, #28]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 8001016:	2200      	movs	r2, #0
 8001018:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800101a:	4b06      	ldr	r3, [pc, #24]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 800101c:	2200      	movs	r2, #0
 800101e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001020:	4804      	ldr	r0, [pc, #16]	; (8001034 <MX_USART2_UART_Init+0x5c>)
 8001022:	f004 feff 	bl	8005e24 <HAL_UART_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800102c:	f000 f92c 	bl	8001288 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000190 	.word	0x20000190
 8001038:	40004400 	.word	0x40004400

0800103c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001042:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <MX_DMA_Init+0x38>)
 8001044:	695b      	ldr	r3, [r3, #20]
 8001046:	4a0b      	ldr	r2, [pc, #44]	; (8001074 <MX_DMA_Init+0x38>)
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	6153      	str	r3, [r2, #20]
 800104e:	4b09      	ldr	r3, [pc, #36]	; (8001074 <MX_DMA_Init+0x38>)
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2100      	movs	r1, #0
 800105e:	200b      	movs	r0, #11
 8001060:	f001 fd67 	bl	8002b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001064:	200b      	movs	r0, #11
 8001066:	f001 fd80 	bl	8002b6a <HAL_NVIC_EnableIRQ>

}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000

08001078 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08a      	sub	sp, #40	; 0x28
 800107c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107e:	f107 0314 	add.w	r3, r7, #20
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]
 800108c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800108e:	4b49      	ldr	r3, [pc, #292]	; (80011b4 <MX_GPIO_Init+0x13c>)
 8001090:	695b      	ldr	r3, [r3, #20]
 8001092:	4a48      	ldr	r2, [pc, #288]	; (80011b4 <MX_GPIO_Init+0x13c>)
 8001094:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001098:	6153      	str	r3, [r2, #20]
 800109a:	4b46      	ldr	r3, [pc, #280]	; (80011b4 <MX_GPIO_Init+0x13c>)
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80010a2:	613b      	str	r3, [r7, #16]
 80010a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010a6:	4b43      	ldr	r3, [pc, #268]	; (80011b4 <MX_GPIO_Init+0x13c>)
 80010a8:	695b      	ldr	r3, [r3, #20]
 80010aa:	4a42      	ldr	r2, [pc, #264]	; (80011b4 <MX_GPIO_Init+0x13c>)
 80010ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010b0:	6153      	str	r3, [r2, #20]
 80010b2:	4b40      	ldr	r3, [pc, #256]	; (80011b4 <MX_GPIO_Init+0x13c>)
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010be:	4b3d      	ldr	r3, [pc, #244]	; (80011b4 <MX_GPIO_Init+0x13c>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	4a3c      	ldr	r2, [pc, #240]	; (80011b4 <MX_GPIO_Init+0x13c>)
 80010c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010c8:	6153      	str	r3, [r2, #20]
 80010ca:	4b3a      	ldr	r3, [pc, #232]	; (80011b4 <MX_GPIO_Init+0x13c>)
 80010cc:	695b      	ldr	r3, [r3, #20]
 80010ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d2:	60bb      	str	r3, [r7, #8]
 80010d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d6:	4b37      	ldr	r3, [pc, #220]	; (80011b4 <MX_GPIO_Init+0x13c>)
 80010d8:	695b      	ldr	r3, [r3, #20]
 80010da:	4a36      	ldr	r2, [pc, #216]	; (80011b4 <MX_GPIO_Init+0x13c>)
 80010dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010e0:	6153      	str	r3, [r2, #20]
 80010e2:	4b34      	ldr	r3, [pc, #208]	; (80011b4 <MX_GPIO_Init+0x13c>)
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010ea:	607b      	str	r3, [r7, #4]
 80010ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_D3_Pin|LED_D4_Pin|LED_D5_Pin, GPIO_PIN_RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	f44f 6186 	mov.w	r1, #1072	; 0x430
 80010f4:	4830      	ldr	r0, [pc, #192]	; (80011b8 <MX_GPIO_Init+0x140>)
 80010f6:	f002 f91f 	bl	8003338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin, GPIO_PIN_RESET);
 80010fa:	2200      	movs	r2, #0
 80010fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001100:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001104:	f002 f918 	bl	8003338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001108:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800110c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800110e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	4619      	mov	r1, r3
 800111e:	4827      	ldr	r0, [pc, #156]	; (80011bc <MX_GPIO_Init+0x144>)
 8001120:	f001 ff68 	bl	8002ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001124:	23c0      	movs	r3, #192	; 0xc0
 8001126:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001128:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800112c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800112e:	2301      	movs	r3, #1
 8001130:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001132:	f107 0314 	add.w	r3, r7, #20
 8001136:	4619      	mov	r1, r3
 8001138:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800113c:	f001 ff5a 	bl	8002ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D3_Pin LED_D4_Pin LED_D5_Pin */
  GPIO_InitStruct.Pin = LED_D3_Pin|LED_D4_Pin|LED_D5_Pin;
 8001140:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8001144:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001146:	2301      	movs	r3, #1
 8001148:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114e:	2300      	movs	r3, #0
 8001150:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	4619      	mov	r1, r3
 8001158:	4817      	ldr	r0, [pc, #92]	; (80011b8 <MX_GPIO_Init+0x140>)
 800115a:	f001 ff4b 	bl	8002ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_D2_Pin */
  GPIO_InitStruct.Pin = LED_D2_Pin;
 800115e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001162:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001164:	2301      	movs	r3, #1
 8001166:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116c:	2300      	movs	r3, #0
 800116e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_D2_GPIO_Port, &GPIO_InitStruct);
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	4619      	mov	r1, r3
 8001176:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800117a:	f001 ff3b 	bl	8002ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800117e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001182:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001184:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001188:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800118a:	2301      	movs	r3, #1
 800118c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800118e:	f107 0314 	add.w	r3, r7, #20
 8001192:	4619      	mov	r1, r3
 8001194:	4808      	ldr	r0, [pc, #32]	; (80011b8 <MX_GPIO_Init+0x140>)
 8001196:	f001 ff2d 	bl	8002ff4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2100      	movs	r1, #0
 800119e:	2017      	movs	r0, #23
 80011a0:	f001 fcc7 	bl	8002b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80011a4:	2017      	movs	r0, #23
 80011a6:	f001 fce0 	bl	8002b6a <HAL_NVIC_EnableIRQ>

}
 80011aa:	bf00      	nop
 80011ac:	3728      	adds	r7, #40	; 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40021000 	.word	0x40021000
 80011b8:	48000400 	.word	0x48000400
 80011bc:	48000800 	.word	0x48000800

080011c0 <MF_mode_LED>:

/* USER CODE BEGIN 4 */
// FUNCTIONS
void MF_mode_LED(){
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ce:	f002 f8b3 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80011d2:	2200      	movs	r2, #0
 80011d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011d8:	4807      	ldr	r0, [pc, #28]	; (80011f8 <MF_mode_LED+0x38>)
 80011da:	f002 f8ad 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	2110      	movs	r1, #16
 80011e2:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MF_mode_LED+0x38>)
 80011e4:	f002 f8a8 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2120      	movs	r1, #32
 80011ec:	4802      	ldr	r0, [pc, #8]	; (80011f8 <MF_mode_LED+0x38>)
 80011ee:	f002 f8a3 	bl	8003338 <HAL_GPIO_WritePin>
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	48000400 	.word	0x48000400

080011fc <ME_mode_LED>:

void ME_mode_LED(){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001200:	2200      	movs	r2, #0
 8001202:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001206:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800120a:	f002 f895 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800120e:	2201      	movs	r2, #1
 8001210:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001214:	4804      	ldr	r0, [pc, #16]	; (8001228 <ME_mode_LED+0x2c>)
 8001216:	f002 f88f 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800121a:	2200      	movs	r2, #0
 800121c:	2110      	movs	r1, #16
 800121e:	4802      	ldr	r0, [pc, #8]	; (8001228 <ME_mode_LED+0x2c>)
 8001220:	f002 f88a 	bl	8003338 <HAL_GPIO_WritePin>
}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}
 8001228:	48000400 	.word	0x48000400

0800122c <MM_mode_LED>:

void MM_mode_LED(){
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001230:	2200      	movs	r2, #0
 8001232:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001236:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800123a:	f002 f87d 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800123e:	2200      	movs	r2, #0
 8001240:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001244:	4807      	ldr	r0, [pc, #28]	; (8001264 <MM_mode_LED+0x38>)
 8001246:	f002 f877 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800124a:	2201      	movs	r2, #1
 800124c:	2110      	movs	r1, #16
 800124e:	4805      	ldr	r0, [pc, #20]	; (8001264 <MM_mode_LED+0x38>)
 8001250:	f002 f872 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	2120      	movs	r1, #32
 8001258:	4802      	ldr	r0, [pc, #8]	; (8001264 <MM_mode_LED+0x38>)
 800125a:	f002 f86d 	bl	8003338 <HAL_GPIO_WritePin>
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	48000400 	.word	0x48000400

08001268 <HAL_ADC_ConvCpltCallback>:


// adc buffer filled by dma circular sampling
// data should not be processed in the interrupt, it makes rest of the
// progam inaccessible
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
	adc_conv_complete = 1 ;
 8001270:	4b04      	ldr	r3, [pc, #16]	; (8001284 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001272:	2201      	movs	r2, #1
 8001274:	701a      	strb	r2, [r3, #0]

}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	20002236 	.word	0x20002236

08001288 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800128c:	b672      	cpsid	i
}
 800128e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001290:	e7fe      	b.n	8001290 <Error_Handler+0x8>
	...

08001294 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129a:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <HAL_MspInit+0x44>)
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	4a0e      	ldr	r2, [pc, #56]	; (80012d8 <HAL_MspInit+0x44>)
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	6193      	str	r3, [r2, #24]
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <HAL_MspInit+0x44>)
 80012a8:	699b      	ldr	r3, [r3, #24]
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b2:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <HAL_MspInit+0x44>)
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	4a08      	ldr	r2, [pc, #32]	; (80012d8 <HAL_MspInit+0x44>)
 80012b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012bc:	61d3      	str	r3, [r2, #28]
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <HAL_MspInit+0x44>)
 80012c0:	69db      	ldr	r3, [r3, #28]
 80012c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012c6:	603b      	str	r3, [r7, #0]
 80012c8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80012ca:	2007      	movs	r0, #7
 80012cc:	f001 fc26 	bl	8002b1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d0:	bf00      	nop
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40021000 	.word	0x40021000

080012dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08a      	sub	sp, #40	; 0x28
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012fc:	d14c      	bne.n	8001398 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80012fe:	4b28      	ldr	r3, [pc, #160]	; (80013a0 <HAL_ADC_MspInit+0xc4>)
 8001300:	695b      	ldr	r3, [r3, #20]
 8001302:	4a27      	ldr	r2, [pc, #156]	; (80013a0 <HAL_ADC_MspInit+0xc4>)
 8001304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001308:	6153      	str	r3, [r2, #20]
 800130a:	4b25      	ldr	r3, [pc, #148]	; (80013a0 <HAL_ADC_MspInit+0xc4>)
 800130c:	695b      	ldr	r3, [r3, #20]
 800130e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001312:	613b      	str	r3, [r7, #16]
 8001314:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001316:	4b22      	ldr	r3, [pc, #136]	; (80013a0 <HAL_ADC_MspInit+0xc4>)
 8001318:	695b      	ldr	r3, [r3, #20]
 800131a:	4a21      	ldr	r2, [pc, #132]	; (80013a0 <HAL_ADC_MspInit+0xc4>)
 800131c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001320:	6153      	str	r3, [r2, #20]
 8001322:	4b1f      	ldr	r3, [pc, #124]	; (80013a0 <HAL_ADC_MspInit+0xc4>)
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800132e:	2301      	movs	r3, #1
 8001330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001332:	2303      	movs	r3, #3
 8001334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133a:	f107 0314 	add.w	r3, r7, #20
 800133e:	4619      	mov	r1, r3
 8001340:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001344:	f001 fe56 	bl	8002ff4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001348:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 800134a:	4a17      	ldr	r2, [pc, #92]	; (80013a8 <HAL_ADC_MspInit+0xcc>)
 800134c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 8001350:	2200      	movs	r2, #0
 8001352:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001354:	4b13      	ldr	r3, [pc, #76]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800135a:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 800135c:	2280      	movs	r2, #128	; 0x80
 800135e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001360:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 8001362:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001366:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001368:	4b0e      	ldr	r3, [pc, #56]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 800136a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800136e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 8001372:	2220      	movs	r2, #32
 8001374:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001376:	4b0b      	ldr	r3, [pc, #44]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 8001378:	2200      	movs	r2, #0
 800137a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800137c:	4809      	ldr	r0, [pc, #36]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 800137e:	f001 fc0e 	bl	8002b9e <HAL_DMA_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001388:	f7ff ff7e 	bl	8001288 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4a05      	ldr	r2, [pc, #20]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 8001390:	639a      	str	r2, [r3, #56]	; 0x38
 8001392:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <HAL_ADC_MspInit+0xc8>)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001398:	bf00      	nop
 800139a:	3728      	adds	r7, #40	; 0x28
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40021000 	.word	0x40021000
 80013a4:	20000100 	.word	0x20000100
 80013a8:	40020008 	.word	0x40020008

080013ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013bc:	d10b      	bne.n	80013d6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013be:	4b09      	ldr	r3, [pc, #36]	; (80013e4 <HAL_TIM_Base_MspInit+0x38>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	4a08      	ldr	r2, [pc, #32]	; (80013e4 <HAL_TIM_Base_MspInit+0x38>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	61d3      	str	r3, [r2, #28]
 80013ca:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <HAL_TIM_Base_MspInit+0x38>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40021000 	.word	0x40021000

080013e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b088      	sub	sp, #32
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 030c 	add.w	r3, r7, #12
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001408:	d11c      	bne.n	8001444 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	4b10      	ldr	r3, [pc, #64]	; (800144c <HAL_TIM_MspPostInit+0x64>)
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	4a0f      	ldr	r2, [pc, #60]	; (800144c <HAL_TIM_MspPostInit+0x64>)
 8001410:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001414:	6153      	str	r3, [r2, #20]
 8001416:	4b0d      	ldr	r3, [pc, #52]	; (800144c <HAL_TIM_MspPostInit+0x64>)
 8001418:	695b      	ldr	r3, [r3, #20]
 800141a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141e:	60bb      	str	r3, [r7, #8]
 8001420:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001422:	2320      	movs	r3, #32
 8001424:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142e:	2300      	movs	r3, #0
 8001430:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001432:	2301      	movs	r3, #1
 8001434:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001436:	f107 030c 	add.w	r3, r7, #12
 800143a:	4619      	mov	r1, r3
 800143c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001440:	f001 fdd8 	bl	8002ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001444:	bf00      	nop
 8001446:	3720      	adds	r7, #32
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40021000 	.word	0x40021000

08001450 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	; 0x28
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a1b      	ldr	r2, [pc, #108]	; (80014dc <HAL_UART_MspInit+0x8c>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d130      	bne.n	80014d4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001472:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <HAL_UART_MspInit+0x90>)
 8001474:	69db      	ldr	r3, [r3, #28]
 8001476:	4a1a      	ldr	r2, [pc, #104]	; (80014e0 <HAL_UART_MspInit+0x90>)
 8001478:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800147c:	61d3      	str	r3, [r2, #28]
 800147e:	4b18      	ldr	r3, [pc, #96]	; (80014e0 <HAL_UART_MspInit+0x90>)
 8001480:	69db      	ldr	r3, [r3, #28]
 8001482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001486:	613b      	str	r3, [r7, #16]
 8001488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <HAL_UART_MspInit+0x90>)
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	4a14      	ldr	r2, [pc, #80]	; (80014e0 <HAL_UART_MspInit+0x90>)
 8001490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001494:	6153      	str	r3, [r2, #20]
 8001496:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <HAL_UART_MspInit+0x90>)
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014a2:	230c      	movs	r3, #12
 80014a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a6:	2302      	movs	r3, #2
 80014a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ae:	2300      	movs	r3, #0
 80014b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014b2:	2307      	movs	r3, #7
 80014b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	4619      	mov	r1, r3
 80014bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c0:	f001 fd98 	bl	8002ff4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014c4:	2200      	movs	r2, #0
 80014c6:	2100      	movs	r1, #0
 80014c8:	2026      	movs	r0, #38	; 0x26
 80014ca:	f001 fb32 	bl	8002b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014ce:	2026      	movs	r0, #38	; 0x26
 80014d0:	f001 fb4b 	bl	8002b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014d4:	bf00      	nop
 80014d6:	3728      	adds	r7, #40	; 0x28
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40004400 	.word	0x40004400
 80014e0:	40021000 	.word	0x40021000

080014e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <NMI_Handler+0x4>

080014ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ee:	e7fe      	b.n	80014ee <HardFault_Handler+0x4>

080014f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014f4:	e7fe      	b.n	80014f4 <MemManage_Handler+0x4>

080014f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014fa:	e7fe      	b.n	80014fa <BusFault_Handler+0x4>

080014fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001500:	e7fe      	b.n	8001500 <UsageFault_Handler+0x4>

08001502 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001530:	f000 f9a8 	bl	8001884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}

08001538 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800153c:	4802      	ldr	r0, [pc, #8]	; (8001548 <DMA1_Channel1_IRQHandler+0x10>)
 800153e:	f001 fc4b 	bl	8002dd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000100 	.word	0x20000100

0800154c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET){
 8001550:	4b64      	ldr	r3, [pc, #400]	; (80016e4 <EXTI9_5_IRQHandler+0x198>)
 8001552:	695b      	ldr	r3, [r3, #20]
 8001554:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001558:	2b00      	cmp	r3, #0
 800155a:	d038      	beq.n	80015ce <EXTI9_5_IRQHandler+0x82>

		if(HAL_GetTick() - ticks_pressed >= 20){
 800155c:	f000 f9a6 	bl	80018ac <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	4b61      	ldr	r3, [pc, #388]	; (80016e8 <EXTI9_5_IRQHandler+0x19c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b13      	cmp	r3, #19
 800156a:	d92c      	bls.n	80015c6 <EXTI9_5_IRQHandler+0x7a>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 0){
 800156c:	4b5f      	ldr	r3, [pc, #380]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b01      	cmp	r3, #1
 8001574:	d112      	bne.n	800159c <EXTI9_5_IRQHandler+0x50>
 8001576:	2140      	movs	r1, #64	; 0x40
 8001578:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800157c:	f001 fec4 	bl	8003308 <HAL_GPIO_ReadPin>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d10a      	bne.n	800159c <EXTI9_5_IRQHandler+0x50>
				button_state =0 ; // stable low reached
 8001586:	4b59      	ldr	r3, [pc, #356]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 800158c:	f000 f98e 	bl	80018ac <HAL_GetTick>
 8001590:	4603      	mov	r3, r0
 8001592:	4a55      	ldr	r2, [pc, #340]	; (80016e8 <EXTI9_5_IRQHandler+0x19c>)
 8001594:	6013      	str	r3, [r2, #0]

				middle_button_pressed = 1;
 8001596:	4b56      	ldr	r3, [pc, #344]	; (80016f0 <EXTI9_5_IRQHandler+0x1a4>)
 8001598:	2201      	movs	r2, #1
 800159a:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_6) == 1 ){
 800159c:	4b53      	ldr	r3, [pc, #332]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d10f      	bne.n	80015c6 <EXTI9_5_IRQHandler+0x7a>
 80015a6:	2140      	movs	r1, #64	; 0x40
 80015a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ac:	f001 feac 	bl	8003308 <HAL_GPIO_ReadPin>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d107      	bne.n	80015c6 <EXTI9_5_IRQHandler+0x7a>
				ticks_pressed = HAL_GetTick() ;
 80015b6:	f000 f979 	bl	80018ac <HAL_GetTick>
 80015ba:	4603      	mov	r3, r0
 80015bc:	4a4a      	ldr	r2, [pc, #296]	; (80016e8 <EXTI9_5_IRQHandler+0x19c>)
 80015be:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 80015c0:	4b4a      	ldr	r3, [pc, #296]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	701a      	strb	r2, [r3, #0]

			}
		}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6) ;
 80015c6:	4b47      	ldr	r3, [pc, #284]	; (80016e4 <EXTI9_5_IRQHandler+0x198>)
 80015c8:	2240      	movs	r2, #64	; 0x40
 80015ca:	615a      	str	r2, [r3, #20]
 80015cc:	e07d      	b.n	80016ca <EXTI9_5_IRQHandler+0x17e>
	}
	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET){
 80015ce:	4b45      	ldr	r3, [pc, #276]	; (80016e4 <EXTI9_5_IRQHandler+0x198>)
 80015d0:	695b      	ldr	r3, [r3, #20]
 80015d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d038      	beq.n	800164c <EXTI9_5_IRQHandler+0x100>

			if(HAL_GetTick() - ticks_pressed >= 20){
 80015da:	f000 f967 	bl	80018ac <HAL_GetTick>
 80015de:	4602      	mov	r2, r0
 80015e0:	4b41      	ldr	r3, [pc, #260]	; (80016e8 <EXTI9_5_IRQHandler+0x19c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b13      	cmp	r3, #19
 80015e8:	d92c      	bls.n	8001644 <EXTI9_5_IRQHandler+0xf8>
				// stable low state
				if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 0){
 80015ea:	4b40      	ldr	r3, [pc, #256]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d112      	bne.n	800161a <EXTI9_5_IRQHandler+0xce>
 80015f4:	2180      	movs	r1, #128	; 0x80
 80015f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015fa:	f001 fe85 	bl	8003308 <HAL_GPIO_ReadPin>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d10a      	bne.n	800161a <EXTI9_5_IRQHandler+0xce>
					button_state =0 ; // stable low reached
 8001604:	4b39      	ldr	r3, [pc, #228]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 8001606:	2200      	movs	r2, #0
 8001608:	701a      	strb	r2, [r3, #0]
					ticks_pressed = HAL_GetTick() ;
 800160a:	f000 f94f 	bl	80018ac <HAL_GetTick>
 800160e:	4603      	mov	r3, r0
 8001610:	4a35      	ldr	r2, [pc, #212]	; (80016e8 <EXTI9_5_IRQHandler+0x19c>)
 8001612:	6013      	str	r3, [r2, #0]

					right_button_pressed = 1;
 8001614:	4b37      	ldr	r3, [pc, #220]	; (80016f4 <EXTI9_5_IRQHandler+0x1a8>)
 8001616:	2201      	movs	r2, #1
 8001618:	701a      	strb	r2, [r3, #0]
				}

				// stable high state
				if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_7) == 1 ){
 800161a:	4b34      	ldr	r3, [pc, #208]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	b2db      	uxtb	r3, r3
 8001620:	2b00      	cmp	r3, #0
 8001622:	d10f      	bne.n	8001644 <EXTI9_5_IRQHandler+0xf8>
 8001624:	2180      	movs	r1, #128	; 0x80
 8001626:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800162a:	f001 fe6d 	bl	8003308 <HAL_GPIO_ReadPin>
 800162e:	4603      	mov	r3, r0
 8001630:	2b01      	cmp	r3, #1
 8001632:	d107      	bne.n	8001644 <EXTI9_5_IRQHandler+0xf8>
					ticks_pressed = HAL_GetTick() ;
 8001634:	f000 f93a 	bl	80018ac <HAL_GetTick>
 8001638:	4603      	mov	r3, r0
 800163a:	4a2b      	ldr	r2, [pc, #172]	; (80016e8 <EXTI9_5_IRQHandler+0x19c>)
 800163c:	6013      	str	r3, [r2, #0]
					button_state =1 ; // stable high state
 800163e:	4b2b      	ldr	r3, [pc, #172]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 8001640:	2201      	movs	r2, #1
 8001642:	701a      	strb	r2, [r3, #0]

				}
			}


			__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7) ;
 8001644:	4b27      	ldr	r3, [pc, #156]	; (80016e4 <EXTI9_5_IRQHandler+0x198>)
 8001646:	2280      	movs	r2, #128	; 0x80
 8001648:	615a      	str	r2, [r3, #20]
 800164a:	e03e      	b.n	80016ca <EXTI9_5_IRQHandler+0x17e>
	}
	else{
		if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET){
 800164c:	4b25      	ldr	r3, [pc, #148]	; (80016e4 <EXTI9_5_IRQHandler+0x198>)
 800164e:	695b      	ldr	r3, [r3, #20]
 8001650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001654:	2b00      	cmp	r3, #0
 8001656:	d038      	beq.n	80016ca <EXTI9_5_IRQHandler+0x17e>

				if(HAL_GetTick() - ticks_pressed >= 20){
 8001658:	f000 f928 	bl	80018ac <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	4b22      	ldr	r3, [pc, #136]	; (80016e8 <EXTI9_5_IRQHandler+0x19c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	2b13      	cmp	r3, #19
 8001666:	d92c      	bls.n	80016c2 <EXTI9_5_IRQHandler+0x176>
					// stable low state
					if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == 0){
 8001668:	4b20      	ldr	r3, [pc, #128]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b01      	cmp	r3, #1
 8001670:	d112      	bne.n	8001698 <EXTI9_5_IRQHandler+0x14c>
 8001672:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001676:	4820      	ldr	r0, [pc, #128]	; (80016f8 <EXTI9_5_IRQHandler+0x1ac>)
 8001678:	f001 fe46 	bl	8003308 <HAL_GPIO_ReadPin>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d10a      	bne.n	8001698 <EXTI9_5_IRQHandler+0x14c>
						button_state =0 ; // stable low reached
 8001682:	4b1a      	ldr	r3, [pc, #104]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 8001684:	2200      	movs	r2, #0
 8001686:	701a      	strb	r2, [r3, #0]
						ticks_pressed = HAL_GetTick() ;
 8001688:	f000 f910 	bl	80018ac <HAL_GetTick>
 800168c:	4603      	mov	r3, r0
 800168e:	4a16      	ldr	r2, [pc, #88]	; (80016e8 <EXTI9_5_IRQHandler+0x19c>)
 8001690:	6013      	str	r3, [r2, #0]

						left_button_pressed = 1;
 8001692:	4b1a      	ldr	r3, [pc, #104]	; (80016fc <EXTI9_5_IRQHandler+0x1b0>)
 8001694:	2201      	movs	r2, #1
 8001696:	701a      	strb	r2, [r3, #0]
					}

					// stable high state
					if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_8) == 1 ){
 8001698:	4b14      	ldr	r3, [pc, #80]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d10f      	bne.n	80016c2 <EXTI9_5_IRQHandler+0x176>
 80016a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016a6:	4814      	ldr	r0, [pc, #80]	; (80016f8 <EXTI9_5_IRQHandler+0x1ac>)
 80016a8:	f001 fe2e 	bl	8003308 <HAL_GPIO_ReadPin>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d107      	bne.n	80016c2 <EXTI9_5_IRQHandler+0x176>
						ticks_pressed = HAL_GetTick() ;
 80016b2:	f000 f8fb 	bl	80018ac <HAL_GetTick>
 80016b6:	4603      	mov	r3, r0
 80016b8:	4a0b      	ldr	r2, [pc, #44]	; (80016e8 <EXTI9_5_IRQHandler+0x19c>)
 80016ba:	6013      	str	r3, [r2, #0]
						button_state =1 ; // stable high state
 80016bc:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <EXTI9_5_IRQHandler+0x1a0>)
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]

					}
				}
				__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8) ;
 80016c2:	4b08      	ldr	r3, [pc, #32]	; (80016e4 <EXTI9_5_IRQHandler+0x198>)
 80016c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016c8:	615a      	str	r2, [r3, #20]
			}
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80016ca:	2040      	movs	r0, #64	; 0x40
 80016cc:	f001 fe4c 	bl	8003368 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80016d0:	2080      	movs	r0, #128	; 0x80
 80016d2:	f001 fe49 	bl	8003368 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80016d6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80016da:	f001 fe45 	bl	8003368 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40010400 	.word	0x40010400
 80016e8:	2000224c 	.word	0x2000224c
 80016ec:	20000021 	.word	0x20000021
 80016f0:	20002250 	.word	0x20002250
 80016f4:	20002251 	.word	0x20002251
 80016f8:	48000400 	.word	0x48000400
 80016fc:	20002252 	.word	0x20002252

08001700 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001704:	4802      	ldr	r0, [pc, #8]	; (8001710 <USART2_IRQHandler+0x10>)
 8001706:	f004 fd07 	bl	8006118 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000190 	.word	0x20000190

08001714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800171c:	4a14      	ldr	r2, [pc, #80]	; (8001770 <_sbrk+0x5c>)
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <_sbrk+0x60>)
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001728:	4b13      	ldr	r3, [pc, #76]	; (8001778 <_sbrk+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d102      	bne.n	8001736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001730:	4b11      	ldr	r3, [pc, #68]	; (8001778 <_sbrk+0x64>)
 8001732:	4a12      	ldr	r2, [pc, #72]	; (800177c <_sbrk+0x68>)
 8001734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001736:	4b10      	ldr	r3, [pc, #64]	; (8001778 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	429a      	cmp	r2, r3
 8001742:	d207      	bcs.n	8001754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001744:	f005 ff4c 	bl	80075e0 <__errno>
 8001748:	4603      	mov	r3, r0
 800174a:	220c      	movs	r2, #12
 800174c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800174e:	f04f 33ff 	mov.w	r3, #4294967295
 8001752:	e009      	b.n	8001768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <_sbrk+0x64>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800175a:	4b07      	ldr	r3, [pc, #28]	; (8001778 <_sbrk+0x64>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	4a05      	ldr	r2, [pc, #20]	; (8001778 <_sbrk+0x64>)
 8001764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001766:	68fb      	ldr	r3, [r7, #12]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20010000 	.word	0x20010000
 8001774:	00000400 	.word	0x00000400
 8001778:	20002254 	.word	0x20002254
 800177c:	20002270 	.word	0x20002270

08001780 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001784:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <SystemInit+0x20>)
 8001786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800178a:	4a05      	ldr	r2, [pc, #20]	; (80017a0 <SystemInit+0x20>)
 800178c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001790:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017dc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80017a8:	f7ff ffea 	bl	8001780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017ac:	480c      	ldr	r0, [pc, #48]	; (80017e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80017ae:	490d      	ldr	r1, [pc, #52]	; (80017e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017b0:	4a0d      	ldr	r2, [pc, #52]	; (80017e8 <LoopForever+0xe>)
  movs r3, #0
 80017b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b4:	e002      	b.n	80017bc <LoopCopyDataInit>

080017b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ba:	3304      	adds	r3, #4

080017bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c0:	d3f9      	bcc.n	80017b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c2:	4a0a      	ldr	r2, [pc, #40]	; (80017ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80017c4:	4c0a      	ldr	r4, [pc, #40]	; (80017f0 <LoopForever+0x16>)
  movs r3, #0
 80017c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c8:	e001      	b.n	80017ce <LoopFillZerobss>

080017ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017cc:	3204      	adds	r2, #4

080017ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d0:	d3fb      	bcc.n	80017ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017d2:	f005 ff0b 	bl	80075ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017d6:	f7ff f975 	bl	8000ac4 <main>

080017da <LoopForever>:

LoopForever:
    b LoopForever
 80017da:	e7fe      	b.n	80017da <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017dc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80017e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e4:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 80017e8:	080080e0 	.word	0x080080e0
  ldr r2, =_sbss
 80017ec:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80017f0:	2000226c 	.word	0x2000226c

080017f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017f4:	e7fe      	b.n	80017f4 <ADC1_2_IRQHandler>
	...

080017f8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017fc:	4b08      	ldr	r3, [pc, #32]	; (8001820 <HAL_Init+0x28>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a07      	ldr	r2, [pc, #28]	; (8001820 <HAL_Init+0x28>)
 8001802:	f043 0310 	orr.w	r3, r3, #16
 8001806:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001808:	2003      	movs	r0, #3
 800180a:	f001 f987 	bl	8002b1c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800180e:	2000      	movs	r0, #0
 8001810:	f000 f808 	bl	8001824 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001814:	f7ff fd3e 	bl	8001294 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40022000 	.word	0x40022000

08001824 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800182c:	4b12      	ldr	r3, [pc, #72]	; (8001878 <HAL_InitTick+0x54>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	4b12      	ldr	r3, [pc, #72]	; (800187c <HAL_InitTick+0x58>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	4619      	mov	r1, r3
 8001836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800183a:	fbb3 f3f1 	udiv	r3, r3, r1
 800183e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001842:	4618      	mov	r0, r3
 8001844:	f001 f99f 	bl	8002b86 <HAL_SYSTICK_Config>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e00e      	b.n	8001870 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2b0f      	cmp	r3, #15
 8001856:	d80a      	bhi.n	800186e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001858:	2200      	movs	r2, #0
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	f04f 30ff 	mov.w	r0, #4294967295
 8001860:	f001 f967 	bl	8002b32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001864:	4a06      	ldr	r2, [pc, #24]	; (8001880 <HAL_InitTick+0x5c>)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800186a:	2300      	movs	r3, #0
 800186c:	e000      	b.n	8001870 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20000024 	.word	0x20000024
 800187c:	2000002c 	.word	0x2000002c
 8001880:	20000028 	.word	0x20000028

08001884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <HAL_IncTick+0x20>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <HAL_IncTick+0x24>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4413      	add	r3, r2
 8001894:	4a04      	ldr	r2, [pc, #16]	; (80018a8 <HAL_IncTick+0x24>)
 8001896:	6013      	str	r3, [r2, #0]
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	2000002c 	.word	0x2000002c
 80018a8:	20002258 	.word	0x20002258

080018ac <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return uwTick;  
 80018b0:	4b03      	ldr	r3, [pc, #12]	; (80018c0 <HAL_GetTick+0x14>)
 80018b2:	681b      	ldr	r3, [r3, #0]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	20002258 	.word	0x20002258

080018c4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018cc:	f7ff ffee 	bl	80018ac <HAL_GetTick>
 80018d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018dc:	d005      	beq.n	80018ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018de:	4b0a      	ldr	r3, [pc, #40]	; (8001908 <HAL_Delay+0x44>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	461a      	mov	r2, r3
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	4413      	add	r3, r2
 80018e8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80018ea:	bf00      	nop
 80018ec:	f7ff ffde 	bl	80018ac <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d8f7      	bhi.n	80018ec <HAL_Delay+0x28>
  {
  }
}
 80018fc:	bf00      	nop
 80018fe:	bf00      	nop
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	2000002c 	.word	0x2000002c

0800190c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b09a      	sub	sp, #104	; 0x68
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800193c:	2300      	movs	r3, #0
 800193e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001942:	2300      	movs	r3, #0
 8001944:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001946:	2300      	movs	r3, #0
 8001948:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d101      	bne.n	8001954 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e1e3      	b.n	8001d1c <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	691b      	ldr	r3, [r3, #16]
 8001958:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195e:	f003 0310 	and.w	r3, r3, #16
 8001962:	2b00      	cmp	r3, #0
 8001964:	d176      	bne.n	8001a54 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196a:	2b00      	cmp	r3, #0
 800196c:	d152      	bne.n	8001a14 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff fca7 	bl	80012dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d13b      	bne.n	8001a14 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f000 ff87 	bl	80028b0 <ADC_Disable>
 80019a2:	4603      	mov	r3, r0
 80019a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ac:	f003 0310 	and.w	r3, r3, #16
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d12f      	bne.n	8001a14 <HAL_ADC_Init+0xe0>
 80019b4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d12b      	bne.n	8001a14 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019c4:	f023 0302 	bic.w	r3, r3, #2
 80019c8:	f043 0202 	orr.w	r2, r3, #2
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	689a      	ldr	r2, [r3, #8]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80019de:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	689a      	ldr	r2, [r3, #8]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80019ee:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80019f0:	4b92      	ldr	r3, [pc, #584]	; (8001c3c <HAL_ADC_Init+0x308>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a92      	ldr	r2, [pc, #584]	; (8001c40 <HAL_ADC_Init+0x30c>)
 80019f6:	fba2 2303 	umull	r2, r3, r2, r3
 80019fa:	0c9a      	lsrs	r2, r3, #18
 80019fc:	4613      	mov	r3, r2
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	4413      	add	r3, r2
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a06:	e002      	b.n	8001a0e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1f9      	bne.n	8001a08 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d007      	beq.n	8001a32 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001a2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a30:	d110      	bne.n	8001a54 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a36:	f023 0312 	bic.w	r3, r3, #18
 8001a3a:	f043 0210 	orr.w	r2, r3, #16
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	f043 0201 	orr.w	r2, r3, #1
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a58:	f003 0310 	and.w	r3, r3, #16
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f040 8150 	bne.w	8001d02 <HAL_ADC_Init+0x3ce>
 8001a62:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	f040 814b 	bne.w	8001d02 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	f040 8143 	bne.w	8001d02 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a80:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001a84:	f043 0202 	orr.w	r2, r3, #2
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a94:	d004      	beq.n	8001aa0 <HAL_ADC_Init+0x16c>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a6a      	ldr	r2, [pc, #424]	; (8001c44 <HAL_ADC_Init+0x310>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d101      	bne.n	8001aa4 <HAL_ADC_Init+0x170>
 8001aa0:	4b69      	ldr	r3, [pc, #420]	; (8001c48 <HAL_ADC_Init+0x314>)
 8001aa2:	e000      	b.n	8001aa6 <HAL_ADC_Init+0x172>
 8001aa4:	4b69      	ldr	r3, [pc, #420]	; (8001c4c <HAL_ADC_Init+0x318>)
 8001aa6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ab0:	d102      	bne.n	8001ab8 <HAL_ADC_Init+0x184>
 8001ab2:	4b64      	ldr	r3, [pc, #400]	; (8001c44 <HAL_ADC_Init+0x310>)
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	e01a      	b.n	8001aee <HAL_ADC_Init+0x1ba>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a61      	ldr	r2, [pc, #388]	; (8001c44 <HAL_ADC_Init+0x310>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d103      	bne.n	8001aca <HAL_ADC_Init+0x196>
 8001ac2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	e011      	b.n	8001aee <HAL_ADC_Init+0x1ba>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a60      	ldr	r2, [pc, #384]	; (8001c50 <HAL_ADC_Init+0x31c>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d102      	bne.n	8001ada <HAL_ADC_Init+0x1a6>
 8001ad4:	4b5f      	ldr	r3, [pc, #380]	; (8001c54 <HAL_ADC_Init+0x320>)
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	e009      	b.n	8001aee <HAL_ADC_Init+0x1ba>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a5d      	ldr	r2, [pc, #372]	; (8001c54 <HAL_ADC_Init+0x320>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d102      	bne.n	8001aea <HAL_ADC_Init+0x1b6>
 8001ae4:	4b5a      	ldr	r3, [pc, #360]	; (8001c50 <HAL_ADC_Init+0x31c>)
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	e001      	b.n	8001aee <HAL_ADC_Init+0x1ba>
 8001aea:	2300      	movs	r3, #0
 8001aec:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f003 0303 	and.w	r3, r3, #3
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d108      	bne.n	8001b0e <HAL_ADC_Init+0x1da>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d101      	bne.n	8001b0e <HAL_ADC_Init+0x1da>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <HAL_ADC_Init+0x1dc>
 8001b0e:	2300      	movs	r3, #0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d11c      	bne.n	8001b4e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001b14:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d010      	beq.n	8001b3c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f003 0303 	and.w	r3, r3, #3
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d107      	bne.n	8001b36 <HAL_ADC_Init+0x202>
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d101      	bne.n	8001b36 <HAL_ADC_Init+0x202>
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <HAL_ADC_Init+0x204>
 8001b36:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d108      	bne.n	8001b4e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001b3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b4c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	7e5b      	ldrb	r3, [r3, #25]
 8001b52:	035b      	lsls	r3, r3, #13
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001b58:	2a01      	cmp	r2, #1
 8001b5a:	d002      	beq.n	8001b62 <HAL_ADC_Init+0x22e>
 8001b5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b60:	e000      	b.n	8001b64 <HAL_ADC_Init+0x230>
 8001b62:	2200      	movs	r2, #0
 8001b64:	431a      	orrs	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001b74:	4313      	orrs	r3, r2
 8001b76:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d11b      	bne.n	8001bba <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	7e5b      	ldrb	r3, [r3, #25]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d109      	bne.n	8001b9e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	045a      	lsls	r2, r3, #17
 8001b92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b94:	4313      	orrs	r3, r2
 8001b96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b9a:	663b      	str	r3, [r7, #96]	; 0x60
 8001b9c:	e00d      	b.n	8001bba <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001ba6:	f043 0220 	orr.w	r2, r3, #32
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb2:	f043 0201 	orr.w	r2, r3, #1
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d054      	beq.n	8001c6c <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a22      	ldr	r2, [pc, #136]	; (8001c50 <HAL_ADC_Init+0x31c>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d004      	beq.n	8001bd6 <HAL_ADC_Init+0x2a2>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a20      	ldr	r2, [pc, #128]	; (8001c54 <HAL_ADC_Init+0x320>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d140      	bne.n	8001c58 <HAL_ADC_Init+0x324>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bda:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001bde:	d02a      	beq.n	8001c36 <HAL_ADC_Init+0x302>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001be8:	d022      	beq.n	8001c30 <HAL_ADC_Init+0x2fc>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bee:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001bf2:	d01a      	beq.n	8001c2a <HAL_ADC_Init+0x2f6>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bf8:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8001bfc:	d012      	beq.n	8001c24 <HAL_ADC_Init+0x2f0>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c02:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8001c06:	d00a      	beq.n	8001c1e <HAL_ADC_Init+0x2ea>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0c:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001c10:	d002      	beq.n	8001c18 <HAL_ADC_Init+0x2e4>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c16:	e023      	b.n	8001c60 <HAL_ADC_Init+0x32c>
 8001c18:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001c1c:	e020      	b.n	8001c60 <HAL_ADC_Init+0x32c>
 8001c1e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001c22:	e01d      	b.n	8001c60 <HAL_ADC_Init+0x32c>
 8001c24:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001c28:	e01a      	b.n	8001c60 <HAL_ADC_Init+0x32c>
 8001c2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c2e:	e017      	b.n	8001c60 <HAL_ADC_Init+0x32c>
 8001c30:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001c34:	e014      	b.n	8001c60 <HAL_ADC_Init+0x32c>
 8001c36:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001c3a:	e011      	b.n	8001c60 <HAL_ADC_Init+0x32c>
 8001c3c:	20000024 	.word	0x20000024
 8001c40:	431bde83 	.word	0x431bde83
 8001c44:	50000100 	.word	0x50000100
 8001c48:	50000300 	.word	0x50000300
 8001c4c:	50000700 	.word	0x50000700
 8001c50:	50000400 	.word	0x50000400
 8001c54:	50000500 	.word	0x50000500
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001c64:	4313      	orrs	r3, r2
 8001c66:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d114      	bne.n	8001ca4 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c88:	f023 0302 	bic.w	r3, r3, #2
 8001c8c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	7e1b      	ldrb	r3, [r3, #24]
 8001c92:	039a      	lsls	r2, r3, #14
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	68da      	ldr	r2, [r3, #12]
 8001caa:	4b1e      	ldr	r3, [pc, #120]	; (8001d24 <HAL_ADC_Init+0x3f0>)
 8001cac:	4013      	ands	r3, r2
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	6812      	ldr	r2, [r2, #0]
 8001cb2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001cb4:	430b      	orrs	r3, r1
 8001cb6:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	691b      	ldr	r3, [r3, #16]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d10c      	bne.n	8001cda <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f023 010f 	bic.w	r1, r3, #15
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	1e5a      	subs	r2, r3, #1
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	631a      	str	r2, [r3, #48]	; 0x30
 8001cd8:	e007      	b.n	8001cea <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f022 020f 	bic.w	r2, r2, #15
 8001ce8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf4:	f023 0303 	bic.w	r3, r3, #3
 8001cf8:	f043 0201 	orr.w	r2, r3, #1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	641a      	str	r2, [r3, #64]	; 0x40
 8001d00:	e00a      	b.n	8001d18 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	f023 0312 	bic.w	r3, r3, #18
 8001d0a:	f043 0210 	orr.w	r2, r3, #16
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001d12:	2301      	movs	r3, #1
 8001d14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001d18:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3768      	adds	r7, #104	; 0x68
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	fff0c007 	.word	0xfff0c007

08001d28 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f003 0304 	and.w	r3, r3, #4
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f040 80f7 	bne.w	8001f36 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d101      	bne.n	8001d56 <HAL_ADC_Start_DMA+0x2e>
 8001d52:	2302      	movs	r3, #2
 8001d54:	e0f2      	b.n	8001f3c <HAL_ADC_Start_DMA+0x214>
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d66:	d004      	beq.n	8001d72 <HAL_ADC_Start_DMA+0x4a>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a75      	ldr	r2, [pc, #468]	; (8001f44 <HAL_ADC_Start_DMA+0x21c>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d109      	bne.n	8001d86 <HAL_ADC_Start_DMA+0x5e>
 8001d72:	4b75      	ldr	r3, [pc, #468]	; (8001f48 <HAL_ADC_Start_DMA+0x220>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f003 031f 	and.w	r3, r3, #31
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	bf0c      	ite	eq
 8001d7e:	2301      	moveq	r3, #1
 8001d80:	2300      	movne	r3, #0
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	e008      	b.n	8001d98 <HAL_ADC_Start_DMA+0x70>
 8001d86:	4b71      	ldr	r3, [pc, #452]	; (8001f4c <HAL_ADC_Start_DMA+0x224>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 031f 	and.w	r3, r3, #31
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	bf0c      	ite	eq
 8001d92:	2301      	moveq	r3, #1
 8001d94:	2300      	movne	r3, #0
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f000 80c5 	beq.w	8001f28 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001d9e:	68f8      	ldr	r0, [r7, #12]
 8001da0:	f000 fd22 	bl	80027e8 <ADC_Enable>
 8001da4:	4603      	mov	r3, r0
 8001da6:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001da8:	7dfb      	ldrb	r3, [r7, #23]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f040 80b7 	bne.w	8001f1e <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001db8:	f023 0301 	bic.w	r3, r3, #1
 8001dbc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dcc:	d004      	beq.n	8001dd8 <HAL_ADC_Start_DMA+0xb0>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a5c      	ldr	r2, [pc, #368]	; (8001f44 <HAL_ADC_Start_DMA+0x21c>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d106      	bne.n	8001de6 <HAL_ADC_Start_DMA+0xbe>
 8001dd8:	4b5b      	ldr	r3, [pc, #364]	; (8001f48 <HAL_ADC_Start_DMA+0x220>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f003 031f 	and.w	r3, r3, #31
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d010      	beq.n	8001e06 <HAL_ADC_Start_DMA+0xde>
 8001de4:	e005      	b.n	8001df2 <HAL_ADC_Start_DMA+0xca>
 8001de6:	4b59      	ldr	r3, [pc, #356]	; (8001f4c <HAL_ADC_Start_DMA+0x224>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f003 031f 	and.w	r3, r3, #31
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d009      	beq.n	8001e06 <HAL_ADC_Start_DMA+0xde>
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dfa:	d004      	beq.n	8001e06 <HAL_ADC_Start_DMA+0xde>
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a53      	ldr	r2, [pc, #332]	; (8001f50 <HAL_ADC_Start_DMA+0x228>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d115      	bne.n	8001e32 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d036      	beq.n	8001e8e <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e28:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001e30:	e02d      	b.n	8001e8e <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e36:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e46:	d004      	beq.n	8001e52 <HAL_ADC_Start_DMA+0x12a>
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a3d      	ldr	r2, [pc, #244]	; (8001f44 <HAL_ADC_Start_DMA+0x21c>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d10a      	bne.n	8001e68 <HAL_ADC_Start_DMA+0x140>
 8001e52:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	bf14      	ite	ne
 8001e60:	2301      	movne	r3, #1
 8001e62:	2300      	moveq	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	e008      	b.n	8001e7a <HAL_ADC_Start_DMA+0x152>
 8001e68:	4b39      	ldr	r3, [pc, #228]	; (8001f50 <HAL_ADC_Start_DMA+0x228>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	bf14      	ite	ne
 8001e74:	2301      	movne	r3, #1
 8001e76:	2300      	moveq	r3, #0
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d007      	beq.n	8001e8e <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e86:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e9a:	d106      	bne.n	8001eaa <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea0:	f023 0206 	bic.w	r2, r3, #6
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	645a      	str	r2, [r3, #68]	; 0x44
 8001ea8:	e002      	b.n	8001eb0 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2200      	movs	r2, #0
 8001eae:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ebc:	4a25      	ldr	r2, [pc, #148]	; (8001f54 <HAL_ADC_Start_DMA+0x22c>)
 8001ebe:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ec4:	4a24      	ldr	r2, [pc, #144]	; (8001f58 <HAL_ADC_Start_DMA+0x230>)
 8001ec6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ecc:	4a23      	ldr	r2, [pc, #140]	; (8001f5c <HAL_ADC_Start_DMA+0x234>)
 8001ece:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	221c      	movs	r2, #28
 8001ed6:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	685a      	ldr	r2, [r3, #4]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f042 0210 	orr.w	r2, r2, #16
 8001ee6:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	68da      	ldr	r2, [r3, #12]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f042 0201 	orr.w	r2, r2, #1
 8001ef6:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	3340      	adds	r3, #64	; 0x40
 8001f02:	4619      	mov	r1, r3
 8001f04:	68ba      	ldr	r2, [r7, #8]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f000 fe90 	bl	8002c2c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	689a      	ldr	r2, [r3, #8]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f042 0204 	orr.w	r2, r2, #4
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	e00d      	b.n	8001f3a <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001f26:	e008      	b.n	8001f3a <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001f34:	e001      	b.n	8001f3a <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f36:	2302      	movs	r3, #2
 8001f38:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	50000100 	.word	0x50000100
 8001f48:	50000300 	.word	0x50000300
 8001f4c:	50000700 	.word	0x50000700
 8001f50:	50000400 	.word	0x50000400
 8001f54:	0800271d 	.word	0x0800271d
 8001f58:	08002797 	.word	0x08002797
 8001f5c:	080027b3 	.word	0x080027b3

08001f60 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b09b      	sub	sp, #108	; 0x6c
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d101      	bne.n	8001f82 <HAL_ADC_ConfigChannel+0x22>
 8001f7e:	2302      	movs	r3, #2
 8001f80:	e2ca      	b.n	8002518 <HAL_ADC_ConfigChannel+0x5b8>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2201      	movs	r2, #1
 8001f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f040 82ae 	bne.w	80024f6 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2b04      	cmp	r3, #4
 8001fa0:	d81c      	bhi.n	8001fdc <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685a      	ldr	r2, [r3, #4]
 8001fac:	4613      	mov	r3, r2
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	4413      	add	r3, r2
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	231f      	movs	r3, #31
 8001fb8:	4093      	lsls	r3, r2
 8001fba:	43db      	mvns	r3, r3
 8001fbc:	4019      	ands	r1, r3
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	6818      	ldr	r0, [r3, #0]
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	4413      	add	r3, r2
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	fa00 f203 	lsl.w	r2, r0, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	631a      	str	r2, [r3, #48]	; 0x30
 8001fda:	e063      	b.n	80020a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b09      	cmp	r3, #9
 8001fe2:	d81e      	bhi.n	8002022 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	4413      	add	r3, r2
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	3b1e      	subs	r3, #30
 8001ff8:	221f      	movs	r2, #31
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	43db      	mvns	r3, r3
 8002000:	4019      	ands	r1, r3
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	6818      	ldr	r0, [r3, #0]
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685a      	ldr	r2, [r3, #4]
 800200a:	4613      	mov	r3, r2
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	4413      	add	r3, r2
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	3b1e      	subs	r3, #30
 8002014:	fa00 f203 	lsl.w	r2, r0, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	430a      	orrs	r2, r1
 800201e:	635a      	str	r2, [r3, #52]	; 0x34
 8002020:	e040      	b.n	80020a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	2b0e      	cmp	r3, #14
 8002028:	d81e      	bhi.n	8002068 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	4613      	mov	r3, r2
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	4413      	add	r3, r2
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	3b3c      	subs	r3, #60	; 0x3c
 800203e:	221f      	movs	r2, #31
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	43db      	mvns	r3, r3
 8002046:	4019      	ands	r1, r3
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	6818      	ldr	r0, [r3, #0]
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685a      	ldr	r2, [r3, #4]
 8002050:	4613      	mov	r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4413      	add	r3, r2
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	3b3c      	subs	r3, #60	; 0x3c
 800205a:	fa00 f203 	lsl.w	r2, r0, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	639a      	str	r2, [r3, #56]	; 0x38
 8002066:	e01d      	b.n	80020a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	4613      	mov	r3, r2
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	4413      	add	r3, r2
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	3b5a      	subs	r3, #90	; 0x5a
 800207c:	221f      	movs	r2, #31
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43db      	mvns	r3, r3
 8002084:	4019      	ands	r1, r3
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	6818      	ldr	r0, [r3, #0]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	4613      	mov	r3, r2
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	4413      	add	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	3b5a      	subs	r3, #90	; 0x5a
 8002098:	fa00 f203 	lsl.w	r2, r0, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	430a      	orrs	r2, r1
 80020a2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f003 030c 	and.w	r3, r3, #12
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	f040 80e5 	bne.w	800227e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2b09      	cmp	r3, #9
 80020ba:	d91c      	bls.n	80020f6 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6999      	ldr	r1, [r3, #24]
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	4613      	mov	r3, r2
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	4413      	add	r3, r2
 80020cc:	3b1e      	subs	r3, #30
 80020ce:	2207      	movs	r2, #7
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	43db      	mvns	r3, r3
 80020d6:	4019      	ands	r1, r3
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	6898      	ldr	r0, [r3, #8]
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	4613      	mov	r3, r2
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	4413      	add	r3, r2
 80020e6:	3b1e      	subs	r3, #30
 80020e8:	fa00 f203 	lsl.w	r2, r0, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	619a      	str	r2, [r3, #24]
 80020f4:	e019      	b.n	800212a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	6959      	ldr	r1, [r3, #20]
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4613      	mov	r3, r2
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	4413      	add	r3, r2
 8002106:	2207      	movs	r2, #7
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	4019      	ands	r1, r3
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	6898      	ldr	r0, [r3, #8]
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4613      	mov	r3, r2
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	4413      	add	r3, r2
 800211e:	fa00 f203 	lsl.w	r2, r0, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	430a      	orrs	r2, r1
 8002128:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	695a      	ldr	r2, [r3, #20]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	08db      	lsrs	r3, r3, #3
 8002136:	f003 0303 	and.w	r3, r3, #3
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	3b01      	subs	r3, #1
 8002148:	2b03      	cmp	r3, #3
 800214a:	d84f      	bhi.n	80021ec <HAL_ADC_ConfigChannel+0x28c>
 800214c:	a201      	add	r2, pc, #4	; (adr r2, 8002154 <HAL_ADC_ConfigChannel+0x1f4>)
 800214e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002152:	bf00      	nop
 8002154:	08002165 	.word	0x08002165
 8002158:	08002187 	.word	0x08002187
 800215c:	080021a9 	.word	0x080021a9
 8002160:	080021cb 	.word	0x080021cb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800216a:	4b9a      	ldr	r3, [pc, #616]	; (80023d4 <HAL_ADC_ConfigChannel+0x474>)
 800216c:	4013      	ands	r3, r2
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	6812      	ldr	r2, [r2, #0]
 8002172:	0691      	lsls	r1, r2, #26
 8002174:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002176:	430a      	orrs	r2, r1
 8002178:	431a      	orrs	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002182:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002184:	e07e      	b.n	8002284 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800218c:	4b91      	ldr	r3, [pc, #580]	; (80023d4 <HAL_ADC_ConfigChannel+0x474>)
 800218e:	4013      	ands	r3, r2
 8002190:	683a      	ldr	r2, [r7, #0]
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	0691      	lsls	r1, r2, #26
 8002196:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002198:	430a      	orrs	r2, r1
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80021a4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80021a6:	e06d      	b.n	8002284 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80021ae:	4b89      	ldr	r3, [pc, #548]	; (80023d4 <HAL_ADC_ConfigChannel+0x474>)
 80021b0:	4013      	ands	r3, r2
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	0691      	lsls	r1, r2, #26
 80021b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80021ba:	430a      	orrs	r2, r1
 80021bc:	431a      	orrs	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80021c6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80021c8:	e05c      	b.n	8002284 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80021d0:	4b80      	ldr	r3, [pc, #512]	; (80023d4 <HAL_ADC_ConfigChannel+0x474>)
 80021d2:	4013      	ands	r3, r2
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	6812      	ldr	r2, [r2, #0]
 80021d8:	0691      	lsls	r1, r2, #26
 80021da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80021dc:	430a      	orrs	r2, r1
 80021de:	431a      	orrs	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80021e8:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80021ea:	e04b      	b.n	8002284 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	069b      	lsls	r3, r3, #26
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d107      	bne.n	8002210 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800220e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002216:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	069b      	lsls	r3, r3, #26
 8002220:	429a      	cmp	r2, r3
 8002222:	d107      	bne.n	8002234 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002232:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800223a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	069b      	lsls	r3, r3, #26
 8002244:	429a      	cmp	r2, r3
 8002246:	d107      	bne.n	8002258 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002256:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800225e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	069b      	lsls	r3, r3, #26
 8002268:	429a      	cmp	r2, r3
 800226a:	d10a      	bne.n	8002282 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800227a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 800227c:	e001      	b.n	8002282 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800227e:	bf00      	nop
 8002280:	e000      	b.n	8002284 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002282:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f003 0303 	and.w	r3, r3, #3
 800228e:	2b01      	cmp	r3, #1
 8002290:	d108      	bne.n	80022a4 <HAL_ADC_ConfigChannel+0x344>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0301 	and.w	r3, r3, #1
 800229c:	2b01      	cmp	r3, #1
 800229e:	d101      	bne.n	80022a4 <HAL_ADC_ConfigChannel+0x344>
 80022a0:	2301      	movs	r3, #1
 80022a2:	e000      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x346>
 80022a4:	2300      	movs	r3, #0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	f040 8130 	bne.w	800250c <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d00f      	beq.n	80022d4 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2201      	movs	r2, #1
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43da      	mvns	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	400a      	ands	r2, r1
 80022ce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80022d2:	e049      	b.n	8002368 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2201      	movs	r2, #1
 80022e2:	409a      	lsls	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2b09      	cmp	r3, #9
 80022f4:	d91c      	bls.n	8002330 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6999      	ldr	r1, [r3, #24]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4613      	mov	r3, r2
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	4413      	add	r3, r2
 8002306:	3b1b      	subs	r3, #27
 8002308:	2207      	movs	r2, #7
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43db      	mvns	r3, r3
 8002310:	4019      	ands	r1, r3
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	6898      	ldr	r0, [r3, #8]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	4613      	mov	r3, r2
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	4413      	add	r3, r2
 8002320:	3b1b      	subs	r3, #27
 8002322:	fa00 f203 	lsl.w	r2, r0, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	430a      	orrs	r2, r1
 800232c:	619a      	str	r2, [r3, #24]
 800232e:	e01b      	b.n	8002368 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6959      	ldr	r1, [r3, #20]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	1c5a      	adds	r2, r3, #1
 800233c:	4613      	mov	r3, r2
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	4413      	add	r3, r2
 8002342:	2207      	movs	r2, #7
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	43db      	mvns	r3, r3
 800234a:	4019      	ands	r1, r3
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	6898      	ldr	r0, [r3, #8]
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	1c5a      	adds	r2, r3, #1
 8002356:	4613      	mov	r3, r2
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	4413      	add	r3, r2
 800235c:	fa00 f203 	lsl.w	r2, r0, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002370:	d004      	beq.n	800237c <HAL_ADC_ConfigChannel+0x41c>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a18      	ldr	r2, [pc, #96]	; (80023d8 <HAL_ADC_ConfigChannel+0x478>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d101      	bne.n	8002380 <HAL_ADC_ConfigChannel+0x420>
 800237c:	4b17      	ldr	r3, [pc, #92]	; (80023dc <HAL_ADC_ConfigChannel+0x47c>)
 800237e:	e000      	b.n	8002382 <HAL_ADC_ConfigChannel+0x422>
 8002380:	4b17      	ldr	r3, [pc, #92]	; (80023e0 <HAL_ADC_ConfigChannel+0x480>)
 8002382:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2b10      	cmp	r3, #16
 800238a:	d105      	bne.n	8002398 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800238c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002394:	2b00      	cmp	r3, #0
 8002396:	d015      	beq.n	80023c4 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800239c:	2b11      	cmp	r3, #17
 800239e:	d105      	bne.n	80023ac <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80023a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00b      	beq.n	80023c4 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80023b0:	2b12      	cmp	r3, #18
 80023b2:	f040 80ab 	bne.w	800250c <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80023b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f040 80a4 	bne.w	800250c <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023cc:	d10a      	bne.n	80023e4 <HAL_ADC_ConfigChannel+0x484>
 80023ce:	4b02      	ldr	r3, [pc, #8]	; (80023d8 <HAL_ADC_ConfigChannel+0x478>)
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	e022      	b.n	800241a <HAL_ADC_ConfigChannel+0x4ba>
 80023d4:	83fff000 	.word	0x83fff000
 80023d8:	50000100 	.word	0x50000100
 80023dc:	50000300 	.word	0x50000300
 80023e0:	50000700 	.word	0x50000700
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a4e      	ldr	r2, [pc, #312]	; (8002524 <HAL_ADC_ConfigChannel+0x5c4>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d103      	bne.n	80023f6 <HAL_ADC_ConfigChannel+0x496>
 80023ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	e011      	b.n	800241a <HAL_ADC_ConfigChannel+0x4ba>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a4b      	ldr	r2, [pc, #300]	; (8002528 <HAL_ADC_ConfigChannel+0x5c8>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d102      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x4a6>
 8002400:	4b4a      	ldr	r3, [pc, #296]	; (800252c <HAL_ADC_ConfigChannel+0x5cc>)
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	e009      	b.n	800241a <HAL_ADC_ConfigChannel+0x4ba>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a48      	ldr	r2, [pc, #288]	; (800252c <HAL_ADC_ConfigChannel+0x5cc>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d102      	bne.n	8002416 <HAL_ADC_ConfigChannel+0x4b6>
 8002410:	4b45      	ldr	r3, [pc, #276]	; (8002528 <HAL_ADC_ConfigChannel+0x5c8>)
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	e001      	b.n	800241a <HAL_ADC_ConfigChannel+0x4ba>
 8002416:	2300      	movs	r3, #0
 8002418:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f003 0303 	and.w	r3, r3, #3
 8002424:	2b01      	cmp	r3, #1
 8002426:	d108      	bne.n	800243a <HAL_ADC_ConfigChannel+0x4da>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	2b01      	cmp	r3, #1
 8002434:	d101      	bne.n	800243a <HAL_ADC_ConfigChannel+0x4da>
 8002436:	2301      	movs	r3, #1
 8002438:	e000      	b.n	800243c <HAL_ADC_ConfigChannel+0x4dc>
 800243a:	2300      	movs	r3, #0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d150      	bne.n	80024e2 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002440:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002442:	2b00      	cmp	r3, #0
 8002444:	d010      	beq.n	8002468 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	2b01      	cmp	r3, #1
 8002450:	d107      	bne.n	8002462 <HAL_ADC_ConfigChannel+0x502>
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b01      	cmp	r3, #1
 800245c:	d101      	bne.n	8002462 <HAL_ADC_ConfigChannel+0x502>
 800245e:	2301      	movs	r3, #1
 8002460:	e000      	b.n	8002464 <HAL_ADC_ConfigChannel+0x504>
 8002462:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002464:	2b00      	cmp	r3, #0
 8002466:	d13c      	bne.n	80024e2 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2b10      	cmp	r3, #16
 800246e:	d11d      	bne.n	80024ac <HAL_ADC_ConfigChannel+0x54c>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002478:	d118      	bne.n	80024ac <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800247a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002482:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002484:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002486:	4b2a      	ldr	r3, [pc, #168]	; (8002530 <HAL_ADC_ConfigChannel+0x5d0>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a2a      	ldr	r2, [pc, #168]	; (8002534 <HAL_ADC_ConfigChannel+0x5d4>)
 800248c:	fba2 2303 	umull	r2, r3, r2, r3
 8002490:	0c9a      	lsrs	r2, r3, #18
 8002492:	4613      	mov	r3, r2
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	4413      	add	r3, r2
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800249c:	e002      	b.n	80024a4 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	3b01      	subs	r3, #1
 80024a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1f9      	bne.n	800249e <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80024aa:	e02e      	b.n	800250a <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b11      	cmp	r3, #17
 80024b2:	d10b      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x56c>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024bc:	d106      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80024be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80024c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024c8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80024ca:	e01e      	b.n	800250a <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b12      	cmp	r3, #18
 80024d2:	d11a      	bne.n	800250a <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80024d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80024dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024de:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80024e0:	e013      	b.n	800250a <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	f043 0220 	orr.w	r2, r3, #32
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80024f4:	e00a      	b.n	800250c <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	f043 0220 	orr.w	r2, r3, #32
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002508:	e000      	b.n	800250c <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800250a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002514:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002518:	4618      	mov	r0, r3
 800251a:	376c      	adds	r7, #108	; 0x6c
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	50000100 	.word	0x50000100
 8002528:	50000400 	.word	0x50000400
 800252c:	50000500 	.word	0x50000500
 8002530:	20000024 	.word	0x20000024
 8002534:	431bde83 	.word	0x431bde83

08002538 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002538:	b480      	push	{r7}
 800253a:	b099      	sub	sp, #100	; 0x64
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002542:	2300      	movs	r3, #0
 8002544:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002550:	d102      	bne.n	8002558 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002552:	4b6d      	ldr	r3, [pc, #436]	; (8002708 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002554:	60bb      	str	r3, [r7, #8]
 8002556:	e01a      	b.n	800258e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a6a      	ldr	r2, [pc, #424]	; (8002708 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d103      	bne.n	800256a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002562:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002566:	60bb      	str	r3, [r7, #8]
 8002568:	e011      	b.n	800258e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a67      	ldr	r2, [pc, #412]	; (800270c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d102      	bne.n	800257a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002574:	4b66      	ldr	r3, [pc, #408]	; (8002710 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002576:	60bb      	str	r3, [r7, #8]
 8002578:	e009      	b.n	800258e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a64      	ldr	r2, [pc, #400]	; (8002710 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d102      	bne.n	800258a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002584:	4b61      	ldr	r3, [pc, #388]	; (800270c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002586:	60bb      	str	r3, [r7, #8]
 8002588:	e001      	b.n	800258e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800258a:	2300      	movs	r3, #0
 800258c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e0b0      	b.n	80026fa <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d101      	bne.n	80025a6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80025a2:	2302      	movs	r3, #2
 80025a4:	e0a9      	b.n	80026fa <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2201      	movs	r2, #1
 80025aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f003 0304 	and.w	r3, r3, #4
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f040 808d 	bne.w	80026d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 0304 	and.w	r3, r3, #4
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f040 8086 	bne.w	80026d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025d4:	d004      	beq.n	80025e0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a4b      	ldr	r2, [pc, #300]	; (8002708 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d101      	bne.n	80025e4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80025e0:	4b4c      	ldr	r3, [pc, #304]	; (8002714 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80025e2:	e000      	b.n	80025e6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80025e4:	4b4c      	ldr	r3, [pc, #304]	; (8002718 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80025e6:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d040      	beq.n	8002672 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80025f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	6859      	ldr	r1, [r3, #4]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002602:	035b      	lsls	r3, r3, #13
 8002604:	430b      	orrs	r3, r1
 8002606:	431a      	orrs	r2, r3
 8002608:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800260a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 0303 	and.w	r3, r3, #3
 8002616:	2b01      	cmp	r3, #1
 8002618:	d108      	bne.n	800262c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	2b01      	cmp	r3, #1
 8002626:	d101      	bne.n	800262c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002628:	2301      	movs	r3, #1
 800262a:	e000      	b.n	800262e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800262c:	2300      	movs	r3, #0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d15c      	bne.n	80026ec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	2b01      	cmp	r3, #1
 800263c:	d107      	bne.n	800264e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	2b01      	cmp	r3, #1
 8002648:	d101      	bne.n	800264e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800264a:	2301      	movs	r3, #1
 800264c:	e000      	b.n	8002650 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800264e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002650:	2b00      	cmp	r3, #0
 8002652:	d14b      	bne.n	80026ec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002654:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800265c:	f023 030f 	bic.w	r3, r3, #15
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	6811      	ldr	r1, [r2, #0]
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	6892      	ldr	r2, [r2, #8]
 8002668:	430a      	orrs	r2, r1
 800266a:	431a      	orrs	r2, r3
 800266c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800266e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002670:	e03c      	b.n	80026ec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002672:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800267a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800267c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	f003 0303 	and.w	r3, r3, #3
 8002688:	2b01      	cmp	r3, #1
 800268a:	d108      	bne.n	800269e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b01      	cmp	r3, #1
 8002698:	d101      	bne.n	800269e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800269a:	2301      	movs	r3, #1
 800269c:	e000      	b.n	80026a0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800269e:	2300      	movs	r3, #0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d123      	bne.n	80026ec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f003 0303 	and.w	r3, r3, #3
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d107      	bne.n	80026c0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d101      	bne.n	80026c0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80026bc:	2301      	movs	r3, #1
 80026be:	e000      	b.n	80026c2 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80026c0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d112      	bne.n	80026ec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80026c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80026ce:	f023 030f 	bic.w	r3, r3, #15
 80026d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80026d4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80026d6:	e009      	b.n	80026ec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026dc:	f043 0220 	orr.w	r2, r3, #32
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80026ea:	e000      	b.n	80026ee <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80026ec:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80026f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80026fa:	4618      	mov	r0, r3
 80026fc:	3764      	adds	r7, #100	; 0x64
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	50000100 	.word	0x50000100
 800270c:	50000400 	.word	0x50000400
 8002710:	50000500 	.word	0x50000500
 8002714:	50000300 	.word	0x50000300
 8002718:	50000700 	.word	0x50000700

0800271c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002728:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002732:	2b00      	cmp	r3, #0
 8002734:	d126      	bne.n	8002784 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800274c:	2b00      	cmp	r3, #0
 800274e:	d115      	bne.n	800277c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002754:	2b00      	cmp	r3, #0
 8002756:	d111      	bne.n	800277c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d105      	bne.n	800277c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002774:	f043 0201 	orr.w	r2, r3, #1
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800277c:	68f8      	ldr	r0, [r7, #12]
 800277e:	f7fe fd73 	bl	8001268 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002782:	e004      	b.n	800278e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	4798      	blx	r3
}
 800278e:	bf00      	nop
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b084      	sub	sp, #16
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f7ff f8b1 	bl	800190c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80027aa:	bf00      	nop
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b084      	sub	sp, #16
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027be:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d0:	f043 0204 	orr.w	r2, r3, #4
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f7ff f8a1 	bl	8001920 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027de:	bf00      	nop
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
	...

080027e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027f0:	2300      	movs	r3, #0
 80027f2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 0303 	and.w	r3, r3, #3
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d108      	bne.n	8002814 <ADC_Enable+0x2c>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0301 	and.w	r3, r3, #1
 800280c:	2b01      	cmp	r3, #1
 800280e:	d101      	bne.n	8002814 <ADC_Enable+0x2c>
 8002810:	2301      	movs	r3, #1
 8002812:	e000      	b.n	8002816 <ADC_Enable+0x2e>
 8002814:	2300      	movs	r3, #0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d143      	bne.n	80028a2 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689a      	ldr	r2, [r3, #8]
 8002820:	4b22      	ldr	r3, [pc, #136]	; (80028ac <ADC_Enable+0xc4>)
 8002822:	4013      	ands	r3, r2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d00d      	beq.n	8002844 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282c:	f043 0210 	orr.w	r2, r3, #16
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002838:	f043 0201 	orr.w	r2, r3, #1
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e02f      	b.n	80028a4 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689a      	ldr	r2, [r3, #8]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f042 0201 	orr.w	r2, r2, #1
 8002852:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002854:	f7ff f82a 	bl	80018ac <HAL_GetTick>
 8002858:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800285a:	e01b      	b.n	8002894 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800285c:	f7ff f826 	bl	80018ac <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d914      	bls.n	8002894 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	2b01      	cmp	r3, #1
 8002876:	d00d      	beq.n	8002894 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287c:	f043 0210 	orr.w	r2, r3, #16
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002888:	f043 0201 	orr.w	r2, r3, #1
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e007      	b.n	80028a4 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d1dc      	bne.n	800285c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3710      	adds	r7, #16
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	8000003f 	.word	0x8000003f

080028b0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028b8:	2300      	movs	r3, #0
 80028ba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f003 0303 	and.w	r3, r3, #3
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d108      	bne.n	80028dc <ADC_Disable+0x2c>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d101      	bne.n	80028dc <ADC_Disable+0x2c>
 80028d8:	2301      	movs	r3, #1
 80028da:	e000      	b.n	80028de <ADC_Disable+0x2e>
 80028dc:	2300      	movs	r3, #0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d047      	beq.n	8002972 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f003 030d 	and.w	r3, r3, #13
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d10f      	bne.n	8002910 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f042 0202 	orr.w	r2, r2, #2
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2203      	movs	r2, #3
 8002906:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002908:	f7fe ffd0 	bl	80018ac <HAL_GetTick>
 800290c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800290e:	e029      	b.n	8002964 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002914:	f043 0210 	orr.w	r2, r3, #16
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002920:	f043 0201 	orr.w	r2, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e023      	b.n	8002974 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800292c:	f7fe ffbe 	bl	80018ac <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d914      	bls.n	8002964 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f003 0301 	and.w	r3, r3, #1
 8002944:	2b01      	cmp	r3, #1
 8002946:	d10d      	bne.n	8002964 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294c:	f043 0210 	orr.w	r2, r3, #16
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002958:	f043 0201 	orr.w	r2, r3, #1
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e007      	b.n	8002974 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b01      	cmp	r3, #1
 8002970:	d0dc      	beq.n	800292c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f003 0307 	and.w	r3, r3, #7
 800298a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800298c:	4b0c      	ldr	r3, [pc, #48]	; (80029c0 <__NVIC_SetPriorityGrouping+0x44>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002992:	68ba      	ldr	r2, [r7, #8]
 8002994:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002998:	4013      	ands	r3, r2
 800299a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ae:	4a04      	ldr	r2, [pc, #16]	; (80029c0 <__NVIC_SetPriorityGrouping+0x44>)
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	60d3      	str	r3, [r2, #12]
}
 80029b4:	bf00      	nop
 80029b6:	3714      	adds	r7, #20
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	e000ed00 	.word	0xe000ed00

080029c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029c8:	4b04      	ldr	r3, [pc, #16]	; (80029dc <__NVIC_GetPriorityGrouping+0x18>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	0a1b      	lsrs	r3, r3, #8
 80029ce:	f003 0307 	and.w	r3, r3, #7
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	db0b      	blt.n	8002a0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	f003 021f 	and.w	r2, r3, #31
 80029f8:	4907      	ldr	r1, [pc, #28]	; (8002a18 <__NVIC_EnableIRQ+0x38>)
 80029fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fe:	095b      	lsrs	r3, r3, #5
 8002a00:	2001      	movs	r0, #1
 8002a02:	fa00 f202 	lsl.w	r2, r0, r2
 8002a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a0a:	bf00      	nop
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	e000e100 	.word	0xe000e100

08002a1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	6039      	str	r1, [r7, #0]
 8002a26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	db0a      	blt.n	8002a46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	b2da      	uxtb	r2, r3
 8002a34:	490c      	ldr	r1, [pc, #48]	; (8002a68 <__NVIC_SetPriority+0x4c>)
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	0112      	lsls	r2, r2, #4
 8002a3c:	b2d2      	uxtb	r2, r2
 8002a3e:	440b      	add	r3, r1
 8002a40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a44:	e00a      	b.n	8002a5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	b2da      	uxtb	r2, r3
 8002a4a:	4908      	ldr	r1, [pc, #32]	; (8002a6c <__NVIC_SetPriority+0x50>)
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
 8002a4e:	f003 030f 	and.w	r3, r3, #15
 8002a52:	3b04      	subs	r3, #4
 8002a54:	0112      	lsls	r2, r2, #4
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	440b      	add	r3, r1
 8002a5a:	761a      	strb	r2, [r3, #24]
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	e000e100 	.word	0xe000e100
 8002a6c:	e000ed00 	.word	0xe000ed00

08002a70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b089      	sub	sp, #36	; 0x24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	f1c3 0307 	rsb	r3, r3, #7
 8002a8a:	2b04      	cmp	r3, #4
 8002a8c:	bf28      	it	cs
 8002a8e:	2304      	movcs	r3, #4
 8002a90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	3304      	adds	r3, #4
 8002a96:	2b06      	cmp	r3, #6
 8002a98:	d902      	bls.n	8002aa0 <NVIC_EncodePriority+0x30>
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	3b03      	subs	r3, #3
 8002a9e:	e000      	b.n	8002aa2 <NVIC_EncodePriority+0x32>
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	43da      	mvns	r2, r3
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	401a      	ands	r2, r3
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac2:	43d9      	mvns	r1, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ac8:	4313      	orrs	r3, r2
         );
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3724      	adds	r7, #36	; 0x24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
	...

08002ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ae8:	d301      	bcc.n	8002aee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002aea:	2301      	movs	r3, #1
 8002aec:	e00f      	b.n	8002b0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aee:	4a0a      	ldr	r2, [pc, #40]	; (8002b18 <SysTick_Config+0x40>)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002af6:	210f      	movs	r1, #15
 8002af8:	f04f 30ff 	mov.w	r0, #4294967295
 8002afc:	f7ff ff8e 	bl	8002a1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b00:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <SysTick_Config+0x40>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b06:	4b04      	ldr	r3, [pc, #16]	; (8002b18 <SysTick_Config+0x40>)
 8002b08:	2207      	movs	r2, #7
 8002b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	e000e010 	.word	0xe000e010

08002b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f7ff ff29 	bl	800297c <__NVIC_SetPriorityGrouping>
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b086      	sub	sp, #24
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	4603      	mov	r3, r0
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	607a      	str	r2, [r7, #4]
 8002b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b44:	f7ff ff3e 	bl	80029c4 <__NVIC_GetPriorityGrouping>
 8002b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	68b9      	ldr	r1, [r7, #8]
 8002b4e:	6978      	ldr	r0, [r7, #20]
 8002b50:	f7ff ff8e 	bl	8002a70 <NVIC_EncodePriority>
 8002b54:	4602      	mov	r2, r0
 8002b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b5a:	4611      	mov	r1, r2
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff ff5d 	bl	8002a1c <__NVIC_SetPriority>
}
 8002b62:	bf00      	nop
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b082      	sub	sp, #8
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	4603      	mov	r3, r0
 8002b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff ff31 	bl	80029e0 <__NVIC_EnableIRQ>
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b082      	sub	sp, #8
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f7ff ffa2 	bl	8002ad8 <SysTick_Config>
 8002b94:	4603      	mov	r3, r0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e037      	b.n	8002c24 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2202      	movs	r2, #2
 8002bb8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002bca:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002bce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002bd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002be4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bf0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002bf8:	68fa      	ldr	r2, [r7, #12]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68fa      	ldr	r2, [r7, #12]
 8002c04:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f9b8 	bl	8002f7c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2201      	movs	r2, #1
 8002c16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}  
 8002c24:	4618      	mov	r0, r3
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
 8002c38:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d101      	bne.n	8002c4c <HAL_DMA_Start_IT+0x20>
 8002c48:	2302      	movs	r3, #2
 8002c4a:	e04a      	b.n	8002ce2 <HAL_DMA_Start_IT+0xb6>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d13a      	bne.n	8002cd4 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2202      	movs	r2, #2
 8002c62:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 0201 	bic.w	r2, r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	68b9      	ldr	r1, [r7, #8]
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f000 f94b 	bl	8002f1e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d008      	beq.n	8002ca2 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 020e 	orr.w	r2, r2, #14
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	e00f      	b.n	8002cc2 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f042 020a 	orr.w	r2, r2, #10
 8002cb0:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f022 0204 	bic.w	r2, r2, #4
 8002cc0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f042 0201 	orr.w	r2, r2, #1
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	e005      	b.n	8002ce0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002cdc:	2302      	movs	r3, #2
 8002cde:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8002ce0:	7dfb      	ldrb	r3, [r7, #23]
} 
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3718      	adds	r7, #24
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d008      	beq.n	8002d0e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2204      	movs	r2, #4
 8002d00:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e020      	b.n	8002d50 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f022 020e 	bic.w	r2, r2, #14
 8002d1c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f022 0201 	bic.w	r2, r2, #1
 8002d2c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d36:	2101      	movs	r1, #1
 8002d38:	fa01 f202 	lsl.w	r2, r1, r2
 8002d3c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d005      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2204      	movs	r2, #4
 8002d76:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	73fb      	strb	r3, [r7, #15]
 8002d7c:	e027      	b.n	8002dce <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 020e 	bic.w	r2, r2, #14
 8002d8c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f022 0201 	bic.w	r2, r2, #1
 8002d9c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da6:	2101      	movs	r1, #1
 8002da8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dac:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	4798      	blx	r3
    } 
  }
  return status;
 8002dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	2204      	movs	r2, #4
 8002df6:	409a      	lsls	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d024      	beq.n	8002e4a <HAL_DMA_IRQHandler+0x72>
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	f003 0304 	and.w	r3, r3, #4
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d01f      	beq.n	8002e4a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0320 	and.w	r3, r3, #32
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d107      	bne.n	8002e28 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 0204 	bic.w	r2, r2, #4
 8002e26:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e30:	2104      	movs	r1, #4
 8002e32:	fa01 f202 	lsl.w	r2, r1, r2
 8002e36:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d06a      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002e48:	e065      	b.n	8002f16 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4e:	2202      	movs	r2, #2
 8002e50:	409a      	lsls	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d02c      	beq.n	8002eb4 <HAL_DMA_IRQHandler+0xdc>
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	f003 0302 	and.w	r3, r3, #2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d027      	beq.n	8002eb4 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0320 	and.w	r3, r3, #32
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10b      	bne.n	8002e8a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f022 020a 	bic.w	r2, r2, #10
 8002e80:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e92:	2102      	movs	r1, #2
 8002e94:	fa01 f202 	lsl.w	r2, r1, r2
 8002e98:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d035      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002eb2:	e030      	b.n	8002f16 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb8:	2208      	movs	r2, #8
 8002eba:	409a      	lsls	r2, r3
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d028      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x13e>
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	f003 0308 	and.w	r3, r3, #8
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d023      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 020e 	bic.w	r2, r2, #14
 8002edc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	fa01 f202 	lsl.w	r2, r1, r2
 8002eec:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d004      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	4798      	blx	r3
    }
  }
}  
 8002f14:	e7ff      	b.n	8002f16 <HAL_DMA_IRQHandler+0x13e>
 8002f16:	bf00      	nop
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b085      	sub	sp, #20
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	60f8      	str	r0, [r7, #12]
 8002f26:	60b9      	str	r1, [r7, #8]
 8002f28:	607a      	str	r2, [r7, #4]
 8002f2a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f34:	2101      	movs	r1, #1
 8002f36:	fa01 f202 	lsl.w	r2, r1, r2
 8002f3a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	683a      	ldr	r2, [r7, #0]
 8002f42:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	2b10      	cmp	r3, #16
 8002f4a:	d108      	bne.n	8002f5e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68ba      	ldr	r2, [r7, #8]
 8002f5a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f5c:	e007      	b.n	8002f6e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	68ba      	ldr	r2, [r7, #8]
 8002f64:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	60da      	str	r2, [r3, #12]
}
 8002f6e:	bf00      	nop
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
	...

08002f7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	461a      	mov	r2, r3
 8002f8a:	4b14      	ldr	r3, [pc, #80]	; (8002fdc <DMA_CalcBaseAndBitshift+0x60>)
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d80f      	bhi.n	8002fb0 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	461a      	mov	r2, r3
 8002f96:	4b12      	ldr	r3, [pc, #72]	; (8002fe0 <DMA_CalcBaseAndBitshift+0x64>)
 8002f98:	4413      	add	r3, r2
 8002f9a:	4a12      	ldr	r2, [pc, #72]	; (8002fe4 <DMA_CalcBaseAndBitshift+0x68>)
 8002f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa0:	091b      	lsrs	r3, r3, #4
 8002fa2:	009a      	lsls	r2, r3, #2
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a0f      	ldr	r2, [pc, #60]	; (8002fe8 <DMA_CalcBaseAndBitshift+0x6c>)
 8002fac:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8002fae:	e00e      	b.n	8002fce <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	4b0d      	ldr	r3, [pc, #52]	; (8002fec <DMA_CalcBaseAndBitshift+0x70>)
 8002fb8:	4413      	add	r3, r2
 8002fba:	4a0a      	ldr	r2, [pc, #40]	; (8002fe4 <DMA_CalcBaseAndBitshift+0x68>)
 8002fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc0:	091b      	lsrs	r3, r3, #4
 8002fc2:	009a      	lsls	r2, r3, #2
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a09      	ldr	r2, [pc, #36]	; (8002ff0 <DMA_CalcBaseAndBitshift+0x74>)
 8002fcc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002fce:	bf00      	nop
 8002fd0:	370c      	adds	r7, #12
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	40020407 	.word	0x40020407
 8002fe0:	bffdfff8 	.word	0xbffdfff8
 8002fe4:	cccccccd 	.word	0xcccccccd
 8002fe8:	40020000 	.word	0x40020000
 8002fec:	bffdfbf8 	.word	0xbffdfbf8
 8002ff0:	40020400 	.word	0x40020400

08002ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b087      	sub	sp, #28
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ffe:	2300      	movs	r3, #0
 8003000:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003002:	e160      	b.n	80032c6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	2101      	movs	r1, #1
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	fa01 f303 	lsl.w	r3, r1, r3
 8003010:	4013      	ands	r3, r2
 8003012:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2b00      	cmp	r3, #0
 8003018:	f000 8152 	beq.w	80032c0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f003 0303 	and.w	r3, r3, #3
 8003024:	2b01      	cmp	r3, #1
 8003026:	d005      	beq.n	8003034 <HAL_GPIO_Init+0x40>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 0303 	and.w	r3, r3, #3
 8003030:	2b02      	cmp	r3, #2
 8003032:	d130      	bne.n	8003096 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	2203      	movs	r2, #3
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	43db      	mvns	r3, r3
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	4013      	ands	r3, r2
 800304a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	68da      	ldr	r2, [r3, #12]
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	693a      	ldr	r2, [r7, #16]
 800305a:	4313      	orrs	r3, r2
 800305c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800306a:	2201      	movs	r2, #1
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	fa02 f303 	lsl.w	r3, r2, r3
 8003072:	43db      	mvns	r3, r3
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	4013      	ands	r3, r2
 8003078:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	091b      	lsrs	r3, r3, #4
 8003080:	f003 0201 	and.w	r2, r3, #1
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	4313      	orrs	r3, r2
 800308e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	2b03      	cmp	r3, #3
 80030a0:	d017      	beq.n	80030d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	005b      	lsls	r3, r3, #1
 80030ac:	2203      	movs	r2, #3
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	43db      	mvns	r3, r3
 80030b4:	693a      	ldr	r2, [r7, #16]
 80030b6:	4013      	ands	r3, r2
 80030b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	693a      	ldr	r2, [r7, #16]
 80030d0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d123      	bne.n	8003126 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	08da      	lsrs	r2, r3, #3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	3208      	adds	r2, #8
 80030e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	220f      	movs	r2, #15
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	43db      	mvns	r3, r3
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	4013      	ands	r3, r2
 8003100:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	691a      	ldr	r2, [r3, #16]
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	fa02 f303 	lsl.w	r3, r2, r3
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	4313      	orrs	r3, r2
 8003116:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	08da      	lsrs	r2, r3, #3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	3208      	adds	r2, #8
 8003120:	6939      	ldr	r1, [r7, #16]
 8003122:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	2203      	movs	r2, #3
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	43db      	mvns	r3, r3
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	4013      	ands	r3, r2
 800313c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f003 0203 	and.w	r2, r3, #3
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	fa02 f303 	lsl.w	r3, r2, r3
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	4313      	orrs	r3, r2
 8003152:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003162:	2b00      	cmp	r3, #0
 8003164:	f000 80ac 	beq.w	80032c0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003168:	4b5e      	ldr	r3, [pc, #376]	; (80032e4 <HAL_GPIO_Init+0x2f0>)
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	4a5d      	ldr	r2, [pc, #372]	; (80032e4 <HAL_GPIO_Init+0x2f0>)
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	6193      	str	r3, [r2, #24]
 8003174:	4b5b      	ldr	r3, [pc, #364]	; (80032e4 <HAL_GPIO_Init+0x2f0>)
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003180:	4a59      	ldr	r2, [pc, #356]	; (80032e8 <HAL_GPIO_Init+0x2f4>)
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	089b      	lsrs	r3, r3, #2
 8003186:	3302      	adds	r3, #2
 8003188:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800318c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	f003 0303 	and.w	r3, r3, #3
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	220f      	movs	r2, #15
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43db      	mvns	r3, r3
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	4013      	ands	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80031aa:	d025      	beq.n	80031f8 <HAL_GPIO_Init+0x204>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a4f      	ldr	r2, [pc, #316]	; (80032ec <HAL_GPIO_Init+0x2f8>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d01f      	beq.n	80031f4 <HAL_GPIO_Init+0x200>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a4e      	ldr	r2, [pc, #312]	; (80032f0 <HAL_GPIO_Init+0x2fc>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d019      	beq.n	80031f0 <HAL_GPIO_Init+0x1fc>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a4d      	ldr	r2, [pc, #308]	; (80032f4 <HAL_GPIO_Init+0x300>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d013      	beq.n	80031ec <HAL_GPIO_Init+0x1f8>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a4c      	ldr	r2, [pc, #304]	; (80032f8 <HAL_GPIO_Init+0x304>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d00d      	beq.n	80031e8 <HAL_GPIO_Init+0x1f4>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a4b      	ldr	r2, [pc, #300]	; (80032fc <HAL_GPIO_Init+0x308>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d007      	beq.n	80031e4 <HAL_GPIO_Init+0x1f0>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a4a      	ldr	r2, [pc, #296]	; (8003300 <HAL_GPIO_Init+0x30c>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d101      	bne.n	80031e0 <HAL_GPIO_Init+0x1ec>
 80031dc:	2306      	movs	r3, #6
 80031de:	e00c      	b.n	80031fa <HAL_GPIO_Init+0x206>
 80031e0:	2307      	movs	r3, #7
 80031e2:	e00a      	b.n	80031fa <HAL_GPIO_Init+0x206>
 80031e4:	2305      	movs	r3, #5
 80031e6:	e008      	b.n	80031fa <HAL_GPIO_Init+0x206>
 80031e8:	2304      	movs	r3, #4
 80031ea:	e006      	b.n	80031fa <HAL_GPIO_Init+0x206>
 80031ec:	2303      	movs	r3, #3
 80031ee:	e004      	b.n	80031fa <HAL_GPIO_Init+0x206>
 80031f0:	2302      	movs	r3, #2
 80031f2:	e002      	b.n	80031fa <HAL_GPIO_Init+0x206>
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <HAL_GPIO_Init+0x206>
 80031f8:	2300      	movs	r3, #0
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	f002 0203 	and.w	r2, r2, #3
 8003200:	0092      	lsls	r2, r2, #2
 8003202:	4093      	lsls	r3, r2
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	4313      	orrs	r3, r2
 8003208:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800320a:	4937      	ldr	r1, [pc, #220]	; (80032e8 <HAL_GPIO_Init+0x2f4>)
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	089b      	lsrs	r3, r3, #2
 8003210:	3302      	adds	r3, #2
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003218:	4b3a      	ldr	r3, [pc, #232]	; (8003304 <HAL_GPIO_Init+0x310>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	43db      	mvns	r3, r3
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4013      	ands	r3, r2
 8003226:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	4313      	orrs	r3, r2
 800323a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800323c:	4a31      	ldr	r2, [pc, #196]	; (8003304 <HAL_GPIO_Init+0x310>)
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003242:	4b30      	ldr	r3, [pc, #192]	; (8003304 <HAL_GPIO_Init+0x310>)
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	43db      	mvns	r3, r3
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	4013      	ands	r3, r2
 8003250:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4313      	orrs	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003266:	4a27      	ldr	r2, [pc, #156]	; (8003304 <HAL_GPIO_Init+0x310>)
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800326c:	4b25      	ldr	r3, [pc, #148]	; (8003304 <HAL_GPIO_Init+0x310>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	43db      	mvns	r3, r3
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	4013      	ands	r3, r2
 800327a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d003      	beq.n	8003290 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	4313      	orrs	r3, r2
 800328e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003290:	4a1c      	ldr	r2, [pc, #112]	; (8003304 <HAL_GPIO_Init+0x310>)
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003296:	4b1b      	ldr	r3, [pc, #108]	; (8003304 <HAL_GPIO_Init+0x310>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	43db      	mvns	r3, r3
 80032a0:	693a      	ldr	r2, [r7, #16]
 80032a2:	4013      	ands	r3, r2
 80032a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80032ba:	4a12      	ldr	r2, [pc, #72]	; (8003304 <HAL_GPIO_Init+0x310>)
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	3301      	adds	r3, #1
 80032c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	fa22 f303 	lsr.w	r3, r2, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f47f ae97 	bne.w	8003004 <HAL_GPIO_Init+0x10>
  }
}
 80032d6:	bf00      	nop
 80032d8:	bf00      	nop
 80032da:	371c      	adds	r7, #28
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	40021000 	.word	0x40021000
 80032e8:	40010000 	.word	0x40010000
 80032ec:	48000400 	.word	0x48000400
 80032f0:	48000800 	.word	0x48000800
 80032f4:	48000c00 	.word	0x48000c00
 80032f8:	48001000 	.word	0x48001000
 80032fc:	48001400 	.word	0x48001400
 8003300:	48001800 	.word	0x48001800
 8003304:	40010400 	.word	0x40010400

08003308 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	887b      	ldrh	r3, [r7, #2]
 800331a:	4013      	ands	r3, r2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d002      	beq.n	8003326 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003320:	2301      	movs	r3, #1
 8003322:	73fb      	strb	r3, [r7, #15]
 8003324:	e001      	b.n	800332a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003326:	2300      	movs	r3, #0
 8003328:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800332a:	7bfb      	ldrb	r3, [r7, #15]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	460b      	mov	r3, r1
 8003342:	807b      	strh	r3, [r7, #2]
 8003344:	4613      	mov	r3, r2
 8003346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003348:	787b      	ldrb	r3, [r7, #1]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d003      	beq.n	8003356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800334e:	887a      	ldrh	r2, [r7, #2]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003354:	e002      	b.n	800335c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003356:	887a      	ldrh	r2, [r7, #2]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr

08003368 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003372:	4b08      	ldr	r3, [pc, #32]	; (8003394 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003374:	695a      	ldr	r2, [r3, #20]
 8003376:	88fb      	ldrh	r3, [r7, #6]
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d006      	beq.n	800338c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800337e:	4a05      	ldr	r2, [pc, #20]	; (8003394 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003380:	88fb      	ldrh	r3, [r7, #6]
 8003382:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003384:	88fb      	ldrh	r3, [r7, #6]
 8003386:	4618      	mov	r0, r3
 8003388:	f000 f806 	bl	8003398 <HAL_GPIO_EXTI_Callback>
  }
}
 800338c:	bf00      	nop
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	40010400 	.word	0x40010400

08003398 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
	...

080033b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033bc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80033c0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033c6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d102      	bne.n	80033d6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	f001 b83a 	b.w	800444a <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033da:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 816f 	beq.w	80036ca <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80033ec:	4bb5      	ldr	r3, [pc, #724]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 030c 	and.w	r3, r3, #12
 80033f4:	2b04      	cmp	r3, #4
 80033f6:	d00c      	beq.n	8003412 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033f8:	4bb2      	ldr	r3, [pc, #712]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f003 030c 	and.w	r3, r3, #12
 8003400:	2b08      	cmp	r3, #8
 8003402:	d15c      	bne.n	80034be <HAL_RCC_OscConfig+0x10e>
 8003404:	4baf      	ldr	r3, [pc, #700]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800340c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003410:	d155      	bne.n	80034be <HAL_RCC_OscConfig+0x10e>
 8003412:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003416:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800341e:	fa93 f3a3 	rbit	r3, r3
 8003422:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003426:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800342a:	fab3 f383 	clz	r3, r3
 800342e:	b2db      	uxtb	r3, r3
 8003430:	095b      	lsrs	r3, r3, #5
 8003432:	b2db      	uxtb	r3, r3
 8003434:	f043 0301 	orr.w	r3, r3, #1
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b01      	cmp	r3, #1
 800343c:	d102      	bne.n	8003444 <HAL_RCC_OscConfig+0x94>
 800343e:	4ba1      	ldr	r3, [pc, #644]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	e015      	b.n	8003470 <HAL_RCC_OscConfig+0xc0>
 8003444:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003448:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8003450:	fa93 f3a3 	rbit	r3, r3
 8003454:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8003458:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800345c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003460:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8003464:	fa93 f3a3 	rbit	r3, r3
 8003468:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800346c:	4b95      	ldr	r3, [pc, #596]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003474:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8003478:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800347c:	fa92 f2a2 	rbit	r2, r2
 8003480:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8003484:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003488:	fab2 f282 	clz	r2, r2
 800348c:	b2d2      	uxtb	r2, r2
 800348e:	f042 0220 	orr.w	r2, r2, #32
 8003492:	b2d2      	uxtb	r2, r2
 8003494:	f002 021f 	and.w	r2, r2, #31
 8003498:	2101      	movs	r1, #1
 800349a:	fa01 f202 	lsl.w	r2, r1, r2
 800349e:	4013      	ands	r3, r2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	f000 8111 	beq.w	80036c8 <HAL_RCC_OscConfig+0x318>
 80034a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034aa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f040 8108 	bne.w	80036c8 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	f000 bfc6 	b.w	800444a <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034c2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ce:	d106      	bne.n	80034de <HAL_RCC_OscConfig+0x12e>
 80034d0:	4b7c      	ldr	r3, [pc, #496]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a7b      	ldr	r2, [pc, #492]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 80034d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034da:	6013      	str	r3, [r2, #0]
 80034dc:	e036      	b.n	800354c <HAL_RCC_OscConfig+0x19c>
 80034de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034e2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d10c      	bne.n	8003508 <HAL_RCC_OscConfig+0x158>
 80034ee:	4b75      	ldr	r3, [pc, #468]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a74      	ldr	r2, [pc, #464]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 80034f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034f8:	6013      	str	r3, [r2, #0]
 80034fa:	4b72      	ldr	r3, [pc, #456]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a71      	ldr	r2, [pc, #452]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 8003500:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003504:	6013      	str	r3, [r2, #0]
 8003506:	e021      	b.n	800354c <HAL_RCC_OscConfig+0x19c>
 8003508:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800350c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003518:	d10c      	bne.n	8003534 <HAL_RCC_OscConfig+0x184>
 800351a:	4b6a      	ldr	r3, [pc, #424]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a69      	ldr	r2, [pc, #420]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 8003520:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003524:	6013      	str	r3, [r2, #0]
 8003526:	4b67      	ldr	r3, [pc, #412]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a66      	ldr	r2, [pc, #408]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 800352c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003530:	6013      	str	r3, [r2, #0]
 8003532:	e00b      	b.n	800354c <HAL_RCC_OscConfig+0x19c>
 8003534:	4b63      	ldr	r3, [pc, #396]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a62      	ldr	r2, [pc, #392]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 800353a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800353e:	6013      	str	r3, [r2, #0]
 8003540:	4b60      	ldr	r3, [pc, #384]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a5f      	ldr	r2, [pc, #380]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 8003546:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800354a:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800354c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003550:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d059      	beq.n	8003610 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355c:	f7fe f9a6 	bl	80018ac <HAL_GetTick>
 8003560:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003564:	e00a      	b.n	800357c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003566:	f7fe f9a1 	bl	80018ac <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b64      	cmp	r3, #100	; 0x64
 8003574:	d902      	bls.n	800357c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	f000 bf67 	b.w	800444a <HAL_RCC_OscConfig+0x109a>
 800357c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003580:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003584:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8003588:	fa93 f3a3 	rbit	r3, r3
 800358c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003590:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003594:	fab3 f383 	clz	r3, r3
 8003598:	b2db      	uxtb	r3, r3
 800359a:	095b      	lsrs	r3, r3, #5
 800359c:	b2db      	uxtb	r3, r3
 800359e:	f043 0301 	orr.w	r3, r3, #1
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d102      	bne.n	80035ae <HAL_RCC_OscConfig+0x1fe>
 80035a8:	4b46      	ldr	r3, [pc, #280]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	e015      	b.n	80035da <HAL_RCC_OscConfig+0x22a>
 80035ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035b2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80035ba:	fa93 f3a3 	rbit	r3, r3
 80035be:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80035c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035c6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80035ca:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80035ce:	fa93 f3a3 	rbit	r3, r3
 80035d2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80035d6:	4b3b      	ldr	r3, [pc, #236]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 80035d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80035de:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80035e2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80035e6:	fa92 f2a2 	rbit	r2, r2
 80035ea:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80035ee:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80035f2:	fab2 f282 	clz	r2, r2
 80035f6:	b2d2      	uxtb	r2, r2
 80035f8:	f042 0220 	orr.w	r2, r2, #32
 80035fc:	b2d2      	uxtb	r2, r2
 80035fe:	f002 021f 	and.w	r2, r2, #31
 8003602:	2101      	movs	r1, #1
 8003604:	fa01 f202 	lsl.w	r2, r1, r2
 8003608:	4013      	ands	r3, r2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0ab      	beq.n	8003566 <HAL_RCC_OscConfig+0x1b6>
 800360e:	e05c      	b.n	80036ca <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003610:	f7fe f94c 	bl	80018ac <HAL_GetTick>
 8003614:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003618:	e00a      	b.n	8003630 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800361a:	f7fe f947 	bl	80018ac <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b64      	cmp	r3, #100	; 0x64
 8003628:	d902      	bls.n	8003630 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	f000 bf0d 	b.w	800444a <HAL_RCC_OscConfig+0x109a>
 8003630:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003634:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003638:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800363c:	fa93 f3a3 	rbit	r3, r3
 8003640:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8003644:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003648:	fab3 f383 	clz	r3, r3
 800364c:	b2db      	uxtb	r3, r3
 800364e:	095b      	lsrs	r3, r3, #5
 8003650:	b2db      	uxtb	r3, r3
 8003652:	f043 0301 	orr.w	r3, r3, #1
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b01      	cmp	r3, #1
 800365a:	d102      	bne.n	8003662 <HAL_RCC_OscConfig+0x2b2>
 800365c:	4b19      	ldr	r3, [pc, #100]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	e015      	b.n	800368e <HAL_RCC_OscConfig+0x2de>
 8003662:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003666:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800366e:	fa93 f3a3 	rbit	r3, r3
 8003672:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8003676:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800367a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800367e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003682:	fa93 f3a3 	rbit	r3, r3
 8003686:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800368a:	4b0e      	ldr	r3, [pc, #56]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 800368c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003692:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8003696:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800369a:	fa92 f2a2 	rbit	r2, r2
 800369e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80036a2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80036a6:	fab2 f282 	clz	r2, r2
 80036aa:	b2d2      	uxtb	r2, r2
 80036ac:	f042 0220 	orr.w	r2, r2, #32
 80036b0:	b2d2      	uxtb	r2, r2
 80036b2:	f002 021f 	and.w	r2, r2, #31
 80036b6:	2101      	movs	r1, #1
 80036b8:	fa01 f202 	lsl.w	r2, r1, r2
 80036bc:	4013      	ands	r3, r2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1ab      	bne.n	800361a <HAL_RCC_OscConfig+0x26a>
 80036c2:	e002      	b.n	80036ca <HAL_RCC_OscConfig+0x31a>
 80036c4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036ce:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 817f 	beq.w	80039de <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80036e0:	4ba7      	ldr	r3, [pc, #668]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f003 030c 	and.w	r3, r3, #12
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d00c      	beq.n	8003706 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80036ec:	4ba4      	ldr	r3, [pc, #656]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f003 030c 	and.w	r3, r3, #12
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d173      	bne.n	80037e0 <HAL_RCC_OscConfig+0x430>
 80036f8:	4ba1      	ldr	r3, [pc, #644]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003700:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003704:	d16c      	bne.n	80037e0 <HAL_RCC_OscConfig+0x430>
 8003706:	2302      	movs	r3, #2
 8003708:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003710:	fa93 f3a3 	rbit	r3, r3
 8003714:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003718:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800371c:	fab3 f383 	clz	r3, r3
 8003720:	b2db      	uxtb	r3, r3
 8003722:	095b      	lsrs	r3, r3, #5
 8003724:	b2db      	uxtb	r3, r3
 8003726:	f043 0301 	orr.w	r3, r3, #1
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b01      	cmp	r3, #1
 800372e:	d102      	bne.n	8003736 <HAL_RCC_OscConfig+0x386>
 8003730:	4b93      	ldr	r3, [pc, #588]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	e013      	b.n	800375e <HAL_RCC_OscConfig+0x3ae>
 8003736:	2302      	movs	r3, #2
 8003738:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003740:	fa93 f3a3 	rbit	r3, r3
 8003744:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8003748:	2302      	movs	r3, #2
 800374a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800374e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003752:	fa93 f3a3 	rbit	r3, r3
 8003756:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800375a:	4b89      	ldr	r3, [pc, #548]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 800375c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375e:	2202      	movs	r2, #2
 8003760:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003764:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8003768:	fa92 f2a2 	rbit	r2, r2
 800376c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8003770:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003774:	fab2 f282 	clz	r2, r2
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	f042 0220 	orr.w	r2, r2, #32
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	f002 021f 	and.w	r2, r2, #31
 8003784:	2101      	movs	r1, #1
 8003786:	fa01 f202 	lsl.w	r2, r1, r2
 800378a:	4013      	ands	r3, r2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00a      	beq.n	80037a6 <HAL_RCC_OscConfig+0x3f6>
 8003790:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003794:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	2b01      	cmp	r3, #1
 800379e:	d002      	beq.n	80037a6 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	f000 be52 	b.w	800444a <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a6:	4b76      	ldr	r3, [pc, #472]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037b2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	21f8      	movs	r1, #248	; 0xf8
 80037bc:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c0:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80037c4:	fa91 f1a1 	rbit	r1, r1
 80037c8:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80037cc:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80037d0:	fab1 f181 	clz	r1, r1
 80037d4:	b2c9      	uxtb	r1, r1
 80037d6:	408b      	lsls	r3, r1
 80037d8:	4969      	ldr	r1, [pc, #420]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037de:	e0fe      	b.n	80039de <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037e4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f000 8088 	beq.w	8003902 <HAL_RCC_OscConfig+0x552>
 80037f2:	2301      	movs	r3, #1
 80037f4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80037fc:	fa93 f3a3 	rbit	r3, r3
 8003800:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003804:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003808:	fab3 f383 	clz	r3, r3
 800380c:	b2db      	uxtb	r3, r3
 800380e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003812:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	461a      	mov	r2, r3
 800381a:	2301      	movs	r3, #1
 800381c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381e:	f7fe f845 	bl	80018ac <HAL_GetTick>
 8003822:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003826:	e00a      	b.n	800383e <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003828:	f7fe f840 	bl	80018ac <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b02      	cmp	r3, #2
 8003836:	d902      	bls.n	800383e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	f000 be06 	b.w	800444a <HAL_RCC_OscConfig+0x109a>
 800383e:	2302      	movs	r3, #2
 8003840:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003844:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8003848:	fa93 f3a3 	rbit	r3, r3
 800384c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003850:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003854:	fab3 f383 	clz	r3, r3
 8003858:	b2db      	uxtb	r3, r3
 800385a:	095b      	lsrs	r3, r3, #5
 800385c:	b2db      	uxtb	r3, r3
 800385e:	f043 0301 	orr.w	r3, r3, #1
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2b01      	cmp	r3, #1
 8003866:	d102      	bne.n	800386e <HAL_RCC_OscConfig+0x4be>
 8003868:	4b45      	ldr	r3, [pc, #276]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	e013      	b.n	8003896 <HAL_RCC_OscConfig+0x4e6>
 800386e:	2302      	movs	r3, #2
 8003870:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003874:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003878:	fa93 f3a3 	rbit	r3, r3
 800387c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003880:	2302      	movs	r3, #2
 8003882:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003886:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800388a:	fa93 f3a3 	rbit	r3, r3
 800388e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003892:	4b3b      	ldr	r3, [pc, #236]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 8003894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003896:	2202      	movs	r2, #2
 8003898:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800389c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80038a0:	fa92 f2a2 	rbit	r2, r2
 80038a4:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80038a8:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80038ac:	fab2 f282 	clz	r2, r2
 80038b0:	b2d2      	uxtb	r2, r2
 80038b2:	f042 0220 	orr.w	r2, r2, #32
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	f002 021f 	and.w	r2, r2, #31
 80038bc:	2101      	movs	r1, #1
 80038be:	fa01 f202 	lsl.w	r2, r1, r2
 80038c2:	4013      	ands	r3, r2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d0af      	beq.n	8003828 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038c8:	4b2d      	ldr	r3, [pc, #180]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038d4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	691b      	ldr	r3, [r3, #16]
 80038dc:	21f8      	movs	r1, #248	; 0xf8
 80038de:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e2:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80038e6:	fa91 f1a1 	rbit	r1, r1
 80038ea:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80038ee:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80038f2:	fab1 f181 	clz	r1, r1
 80038f6:	b2c9      	uxtb	r1, r1
 80038f8:	408b      	lsls	r3, r1
 80038fa:	4921      	ldr	r1, [pc, #132]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	600b      	str	r3, [r1, #0]
 8003900:	e06d      	b.n	80039de <HAL_RCC_OscConfig+0x62e>
 8003902:	2301      	movs	r3, #1
 8003904:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003908:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800390c:	fa93 f3a3 	rbit	r3, r3
 8003910:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003914:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003918:	fab3 f383 	clz	r3, r3
 800391c:	b2db      	uxtb	r3, r3
 800391e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003922:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	461a      	mov	r2, r3
 800392a:	2300      	movs	r3, #0
 800392c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392e:	f7fd ffbd 	bl	80018ac <HAL_GetTick>
 8003932:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003936:	e00a      	b.n	800394e <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003938:	f7fd ffb8 	bl	80018ac <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b02      	cmp	r3, #2
 8003946:	d902      	bls.n	800394e <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	f000 bd7e 	b.w	800444a <HAL_RCC_OscConfig+0x109a>
 800394e:	2302      	movs	r3, #2
 8003950:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003954:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003958:	fa93 f3a3 	rbit	r3, r3
 800395c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8003960:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003964:	fab3 f383 	clz	r3, r3
 8003968:	b2db      	uxtb	r3, r3
 800396a:	095b      	lsrs	r3, r3, #5
 800396c:	b2db      	uxtb	r3, r3
 800396e:	f043 0301 	orr.w	r3, r3, #1
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b01      	cmp	r3, #1
 8003976:	d105      	bne.n	8003984 <HAL_RCC_OscConfig+0x5d4>
 8003978:	4b01      	ldr	r3, [pc, #4]	; (8003980 <HAL_RCC_OscConfig+0x5d0>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	e016      	b.n	80039ac <HAL_RCC_OscConfig+0x5fc>
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000
 8003984:	2302      	movs	r3, #2
 8003986:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800398a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800398e:	fa93 f3a3 	rbit	r3, r3
 8003992:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8003996:	2302      	movs	r3, #2
 8003998:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800399c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80039a0:	fa93 f3a3 	rbit	r3, r3
 80039a4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80039a8:	4bbf      	ldr	r3, [pc, #764]	; (8003ca8 <HAL_RCC_OscConfig+0x8f8>)
 80039aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ac:	2202      	movs	r2, #2
 80039ae:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80039b2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80039b6:	fa92 f2a2 	rbit	r2, r2
 80039ba:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80039be:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80039c2:	fab2 f282 	clz	r2, r2
 80039c6:	b2d2      	uxtb	r2, r2
 80039c8:	f042 0220 	orr.w	r2, r2, #32
 80039cc:	b2d2      	uxtb	r2, r2
 80039ce:	f002 021f 	and.w	r2, r2, #31
 80039d2:	2101      	movs	r1, #1
 80039d4:	fa01 f202 	lsl.w	r2, r1, r2
 80039d8:	4013      	ands	r3, r2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1ac      	bne.n	8003938 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039e2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0308 	and.w	r3, r3, #8
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	f000 8113 	beq.w	8003c1a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	695b      	ldr	r3, [r3, #20]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d07c      	beq.n	8003afe <HAL_RCC_OscConfig+0x74e>
 8003a04:	2301      	movs	r3, #1
 8003a06:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003a0e:	fa93 f3a3 	rbit	r3, r3
 8003a12:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8003a16:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a1a:	fab3 f383 	clz	r3, r3
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	461a      	mov	r2, r3
 8003a22:	4ba2      	ldr	r3, [pc, #648]	; (8003cac <HAL_RCC_OscConfig+0x8fc>)
 8003a24:	4413      	add	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	461a      	mov	r2, r3
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a2e:	f7fd ff3d 	bl	80018ac <HAL_GetTick>
 8003a32:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a36:	e00a      	b.n	8003a4e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a38:	f7fd ff38 	bl	80018ac <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d902      	bls.n	8003a4e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	f000 bcfe 	b.w	800444a <HAL_RCC_OscConfig+0x109a>
 8003a4e:	2302      	movs	r3, #2
 8003a50:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003a58:	fa93 f2a3 	rbit	r2, r3
 8003a5c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a60:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003a6e:	2202      	movs	r2, #2
 8003a70:	601a      	str	r2, [r3, #0]
 8003a72:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a76:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	fa93 f2a3 	rbit	r2, r3
 8003a80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003a88:	601a      	str	r2, [r3, #0]
 8003a8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a8e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003a92:	2202      	movs	r2, #2
 8003a94:	601a      	str	r2, [r3, #0]
 8003a96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a9a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	fa93 f2a3 	rbit	r2, r3
 8003aa4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003aa8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003aac:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aae:	4b7e      	ldr	r3, [pc, #504]	; (8003ca8 <HAL_RCC_OscConfig+0x8f8>)
 8003ab0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ab2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ab6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003aba:	2102      	movs	r1, #2
 8003abc:	6019      	str	r1, [r3, #0]
 8003abe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ac2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	fa93 f1a3 	rbit	r1, r3
 8003acc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ad0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003ad4:	6019      	str	r1, [r3, #0]
  return result;
 8003ad6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ada:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	fab3 f383 	clz	r3, r3
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	f003 031f 	and.w	r3, r3, #31
 8003af0:	2101      	movs	r1, #1
 8003af2:	fa01 f303 	lsl.w	r3, r1, r3
 8003af6:	4013      	ands	r3, r2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d09d      	beq.n	8003a38 <HAL_RCC_OscConfig+0x688>
 8003afc:	e08d      	b.n	8003c1a <HAL_RCC_OscConfig+0x86a>
 8003afe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b02:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003b06:	2201      	movs	r2, #1
 8003b08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b0e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	fa93 f2a3 	rbit	r2, r3
 8003b18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b1c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003b20:	601a      	str	r2, [r3, #0]
  return result;
 8003b22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b26:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003b2a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b2c:	fab3 f383 	clz	r3, r3
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	461a      	mov	r2, r3
 8003b34:	4b5d      	ldr	r3, [pc, #372]	; (8003cac <HAL_RCC_OscConfig+0x8fc>)
 8003b36:	4413      	add	r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b40:	f7fd feb4 	bl	80018ac <HAL_GetTick>
 8003b44:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b48:	e00a      	b.n	8003b60 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b4a:	f7fd feaf 	bl	80018ac <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d902      	bls.n	8003b60 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	f000 bc75 	b.w	800444a <HAL_RCC_OscConfig+0x109a>
 8003b60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b64:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003b68:	2202      	movs	r2, #2
 8003b6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b70:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	fa93 f2a3 	rbit	r2, r3
 8003b7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b7e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b88:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003b8c:	2202      	movs	r2, #2
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b94:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	fa93 f2a3 	rbit	r2, r3
 8003b9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ba2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003ba6:	601a      	str	r2, [r3, #0]
 8003ba8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bac:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003bb0:	2202      	movs	r2, #2
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bb8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	fa93 f2a3 	rbit	r2, r3
 8003bc2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bc6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003bca:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bcc:	4b36      	ldr	r3, [pc, #216]	; (8003ca8 <HAL_RCC_OscConfig+0x8f8>)
 8003bce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003bd0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bd4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003bd8:	2102      	movs	r1, #2
 8003bda:	6019      	str	r1, [r3, #0]
 8003bdc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003be0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	fa93 f1a3 	rbit	r1, r3
 8003bea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bee:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003bf2:	6019      	str	r1, [r3, #0]
  return result;
 8003bf4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bf8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	fab3 f383 	clz	r3, r3
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	f003 031f 	and.w	r3, r3, #31
 8003c0e:	2101      	movs	r1, #1
 8003c10:	fa01 f303 	lsl.w	r3, r1, r3
 8003c14:	4013      	ands	r3, r2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d197      	bne.n	8003b4a <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c1e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0304 	and.w	r3, r3, #4
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f000 81a5 	beq.w	8003f7a <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c30:	2300      	movs	r3, #0
 8003c32:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c36:	4b1c      	ldr	r3, [pc, #112]	; (8003ca8 <HAL_RCC_OscConfig+0x8f8>)
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d116      	bne.n	8003c70 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c42:	4b19      	ldr	r3, [pc, #100]	; (8003ca8 <HAL_RCC_OscConfig+0x8f8>)
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	4a18      	ldr	r2, [pc, #96]	; (8003ca8 <HAL_RCC_OscConfig+0x8f8>)
 8003c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	61d3      	str	r3, [r2, #28]
 8003c4e:	4b16      	ldr	r3, [pc, #88]	; (8003ca8 <HAL_RCC_OscConfig+0x8f8>)
 8003c50:	69db      	ldr	r3, [r3, #28]
 8003c52:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003c56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c64:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c68:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c70:	4b0f      	ldr	r3, [pc, #60]	; (8003cb0 <HAL_RCC_OscConfig+0x900>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d121      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c7c:	4b0c      	ldr	r3, [pc, #48]	; (8003cb0 <HAL_RCC_OscConfig+0x900>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a0b      	ldr	r2, [pc, #44]	; (8003cb0 <HAL_RCC_OscConfig+0x900>)
 8003c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c86:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c88:	f7fd fe10 	bl	80018ac <HAL_GetTick>
 8003c8c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c90:	e010      	b.n	8003cb4 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c92:	f7fd fe0b 	bl	80018ac <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b64      	cmp	r3, #100	; 0x64
 8003ca0:	d908      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e3d1      	b.n	800444a <HAL_RCC_OscConfig+0x109a>
 8003ca6:	bf00      	nop
 8003ca8:	40021000 	.word	0x40021000
 8003cac:	10908120 	.word	0x10908120
 8003cb0:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb4:	4b8d      	ldr	r3, [pc, #564]	; (8003eec <HAL_RCC_OscConfig+0xb3c>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0e8      	beq.n	8003c92 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cc0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cc4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d106      	bne.n	8003cde <HAL_RCC_OscConfig+0x92e>
 8003cd0:	4b87      	ldr	r3, [pc, #540]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	4a86      	ldr	r2, [pc, #536]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003cd6:	f043 0301 	orr.w	r3, r3, #1
 8003cda:	6213      	str	r3, [r2, #32]
 8003cdc:	e035      	b.n	8003d4a <HAL_RCC_OscConfig+0x99a>
 8003cde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ce2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10c      	bne.n	8003d08 <HAL_RCC_OscConfig+0x958>
 8003cee:	4b80      	ldr	r3, [pc, #512]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003cf0:	6a1b      	ldr	r3, [r3, #32]
 8003cf2:	4a7f      	ldr	r2, [pc, #508]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003cf4:	f023 0301 	bic.w	r3, r3, #1
 8003cf8:	6213      	str	r3, [r2, #32]
 8003cfa:	4b7d      	ldr	r3, [pc, #500]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003cfc:	6a1b      	ldr	r3, [r3, #32]
 8003cfe:	4a7c      	ldr	r2, [pc, #496]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003d00:	f023 0304 	bic.w	r3, r3, #4
 8003d04:	6213      	str	r3, [r2, #32]
 8003d06:	e020      	b.n	8003d4a <HAL_RCC_OscConfig+0x99a>
 8003d08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d0c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	2b05      	cmp	r3, #5
 8003d16:	d10c      	bne.n	8003d32 <HAL_RCC_OscConfig+0x982>
 8003d18:	4b75      	ldr	r3, [pc, #468]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003d1a:	6a1b      	ldr	r3, [r3, #32]
 8003d1c:	4a74      	ldr	r2, [pc, #464]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003d1e:	f043 0304 	orr.w	r3, r3, #4
 8003d22:	6213      	str	r3, [r2, #32]
 8003d24:	4b72      	ldr	r3, [pc, #456]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	4a71      	ldr	r2, [pc, #452]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003d2a:	f043 0301 	orr.w	r3, r3, #1
 8003d2e:	6213      	str	r3, [r2, #32]
 8003d30:	e00b      	b.n	8003d4a <HAL_RCC_OscConfig+0x99a>
 8003d32:	4b6f      	ldr	r3, [pc, #444]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	4a6e      	ldr	r2, [pc, #440]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003d38:	f023 0301 	bic.w	r3, r3, #1
 8003d3c:	6213      	str	r3, [r2, #32]
 8003d3e:	4b6c      	ldr	r3, [pc, #432]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	4a6b      	ldr	r2, [pc, #428]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003d44:	f023 0304 	bic.w	r3, r3, #4
 8003d48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d4e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	f000 8081 	beq.w	8003e5e <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d5c:	f7fd fda6 	bl	80018ac <HAL_GetTick>
 8003d60:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d64:	e00b      	b.n	8003d7e <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d66:	f7fd fda1 	bl	80018ac <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e365      	b.n	800444a <HAL_RCC_OscConfig+0x109a>
 8003d7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d82:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003d86:	2202      	movs	r2, #2
 8003d88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d8e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	fa93 f2a3 	rbit	r2, r3
 8003d98:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d9c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003da6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003daa:	2202      	movs	r2, #2
 8003dac:	601a      	str	r2, [r3, #0]
 8003dae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003db2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	fa93 f2a3 	rbit	r2, r3
 8003dbc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dc0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003dc4:	601a      	str	r2, [r3, #0]
  return result;
 8003dc6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dca:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003dce:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dd0:	fab3 f383 	clz	r3, r3
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	095b      	lsrs	r3, r3, #5
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	f043 0302 	orr.w	r3, r3, #2
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d102      	bne.n	8003dea <HAL_RCC_OscConfig+0xa3a>
 8003de4:	4b42      	ldr	r3, [pc, #264]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	e013      	b.n	8003e12 <HAL_RCC_OscConfig+0xa62>
 8003dea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dee:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003df2:	2202      	movs	r2, #2
 8003df4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dfa:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	fa93 f2a3 	rbit	r2, r3
 8003e04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e08:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	4b38      	ldr	r3, [pc, #224]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e12:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003e16:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003e1a:	2102      	movs	r1, #2
 8003e1c:	6011      	str	r1, [r2, #0]
 8003e1e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003e22:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003e26:	6812      	ldr	r2, [r2, #0]
 8003e28:	fa92 f1a2 	rbit	r1, r2
 8003e2c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003e30:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003e34:	6011      	str	r1, [r2, #0]
  return result;
 8003e36:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003e3a:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003e3e:	6812      	ldr	r2, [r2, #0]
 8003e40:	fab2 f282 	clz	r2, r2
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	f002 021f 	and.w	r2, r2, #31
 8003e50:	2101      	movs	r1, #1
 8003e52:	fa01 f202 	lsl.w	r2, r1, r2
 8003e56:	4013      	ands	r3, r2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d084      	beq.n	8003d66 <HAL_RCC_OscConfig+0x9b6>
 8003e5c:	e083      	b.n	8003f66 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e5e:	f7fd fd25 	bl	80018ac <HAL_GetTick>
 8003e62:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e66:	e00b      	b.n	8003e80 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e68:	f7fd fd20 	bl	80018ac <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d901      	bls.n	8003e80 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	e2e4      	b.n	800444a <HAL_RCC_OscConfig+0x109a>
 8003e80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e84:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003e88:	2202      	movs	r2, #2
 8003e8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e90:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	fa93 f2a3 	rbit	r2, r3
 8003e9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e9e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003ea2:	601a      	str	r2, [r3, #0]
 8003ea4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ea8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003eac:	2202      	movs	r2, #2
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003eb4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	fa93 f2a3 	rbit	r2, r3
 8003ebe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ec2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003ec6:	601a      	str	r2, [r3, #0]
  return result;
 8003ec8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ecc:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003ed0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ed2:	fab3 f383 	clz	r3, r3
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	095b      	lsrs	r3, r3, #5
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	f043 0302 	orr.w	r3, r3, #2
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d106      	bne.n	8003ef4 <HAL_RCC_OscConfig+0xb44>
 8003ee6:	4b02      	ldr	r3, [pc, #8]	; (8003ef0 <HAL_RCC_OscConfig+0xb40>)
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	e017      	b.n	8003f1c <HAL_RCC_OscConfig+0xb6c>
 8003eec:	40007000 	.word	0x40007000
 8003ef0:	40021000 	.word	0x40021000
 8003ef4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ef8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003efc:	2202      	movs	r2, #2
 8003efe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f04:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	fa93 f2a3 	rbit	r2, r3
 8003f0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f12:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	4bb3      	ldr	r3, [pc, #716]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003f20:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003f24:	2102      	movs	r1, #2
 8003f26:	6011      	str	r1, [r2, #0]
 8003f28:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003f2c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003f30:	6812      	ldr	r2, [r2, #0]
 8003f32:	fa92 f1a2 	rbit	r1, r2
 8003f36:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003f3a:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003f3e:	6011      	str	r1, [r2, #0]
  return result;
 8003f40:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003f44:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003f48:	6812      	ldr	r2, [r2, #0]
 8003f4a:	fab2 f282 	clz	r2, r2
 8003f4e:	b2d2      	uxtb	r2, r2
 8003f50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f54:	b2d2      	uxtb	r2, r2
 8003f56:	f002 021f 	and.w	r2, r2, #31
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	fa01 f202 	lsl.w	r2, r1, r2
 8003f60:	4013      	ands	r3, r2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d180      	bne.n	8003e68 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003f66:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d105      	bne.n	8003f7a <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f6e:	4b9e      	ldr	r3, [pc, #632]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	4a9d      	ldr	r2, [pc, #628]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 8003f74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f78:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f7e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	699b      	ldr	r3, [r3, #24]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 825e 	beq.w	8004448 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f8c:	4b96      	ldr	r3, [pc, #600]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f003 030c 	and.w	r3, r3, #12
 8003f94:	2b08      	cmp	r3, #8
 8003f96:	f000 821f 	beq.w	80043d8 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f9e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	f040 8170 	bne.w	800428c <HAL_RCC_OscConfig+0xedc>
 8003fac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fb0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003fb4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003fb8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fbe:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	fa93 f2a3 	rbit	r2, r3
 8003fc8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fcc:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003fd0:	601a      	str	r2, [r3, #0]
  return result;
 8003fd2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fd6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003fda:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fdc:	fab3 f383 	clz	r3, r3
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003fe6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	461a      	mov	r2, r3
 8003fee:	2300      	movs	r3, #0
 8003ff0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff2:	f7fd fc5b 	bl	80018ac <HAL_GetTick>
 8003ff6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ffa:	e009      	b.n	8004010 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ffc:	f7fd fc56 	bl	80018ac <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	2b02      	cmp	r3, #2
 800400a:	d901      	bls.n	8004010 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e21c      	b.n	800444a <HAL_RCC_OscConfig+0x109a>
 8004010:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004014:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004018:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800401c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800401e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004022:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	fa93 f2a3 	rbit	r2, r3
 800402c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004030:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004034:	601a      	str	r2, [r3, #0]
  return result;
 8004036:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800403a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800403e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004040:	fab3 f383 	clz	r3, r3
 8004044:	b2db      	uxtb	r3, r3
 8004046:	095b      	lsrs	r3, r3, #5
 8004048:	b2db      	uxtb	r3, r3
 800404a:	f043 0301 	orr.w	r3, r3, #1
 800404e:	b2db      	uxtb	r3, r3
 8004050:	2b01      	cmp	r3, #1
 8004052:	d102      	bne.n	800405a <HAL_RCC_OscConfig+0xcaa>
 8004054:	4b64      	ldr	r3, [pc, #400]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	e027      	b.n	80040aa <HAL_RCC_OscConfig+0xcfa>
 800405a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800405e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004062:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004066:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004068:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800406c:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	fa93 f2a3 	rbit	r2, r3
 8004076:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800407a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800407e:	601a      	str	r2, [r3, #0]
 8004080:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004084:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004088:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800408c:	601a      	str	r2, [r3, #0]
 800408e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004092:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	fa93 f2a3 	rbit	r2, r3
 800409c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040a0:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	4b50      	ldr	r3, [pc, #320]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 80040a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040aa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80040ae:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80040b2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80040b6:	6011      	str	r1, [r2, #0]
 80040b8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80040bc:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80040c0:	6812      	ldr	r2, [r2, #0]
 80040c2:	fa92 f1a2 	rbit	r1, r2
 80040c6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80040ca:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 80040ce:	6011      	str	r1, [r2, #0]
  return result;
 80040d0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80040d4:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 80040d8:	6812      	ldr	r2, [r2, #0]
 80040da:	fab2 f282 	clz	r2, r2
 80040de:	b2d2      	uxtb	r2, r2
 80040e0:	f042 0220 	orr.w	r2, r2, #32
 80040e4:	b2d2      	uxtb	r2, r2
 80040e6:	f002 021f 	and.w	r2, r2, #31
 80040ea:	2101      	movs	r1, #1
 80040ec:	fa01 f202 	lsl.w	r2, r1, r2
 80040f0:	4013      	ands	r3, r2
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d182      	bne.n	8003ffc <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040f6:	4b3c      	ldr	r3, [pc, #240]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 80040f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fa:	f023 020f 	bic.w	r2, r3, #15
 80040fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004102:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410a:	4937      	ldr	r1, [pc, #220]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 800410c:	4313      	orrs	r3, r2
 800410e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8004110:	4b35      	ldr	r3, [pc, #212]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8004118:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800411c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6a19      	ldr	r1, [r3, #32]
 8004124:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004128:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	69db      	ldr	r3, [r3, #28]
 8004130:	430b      	orrs	r3, r1
 8004132:	492d      	ldr	r1, [pc, #180]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 8004134:	4313      	orrs	r3, r2
 8004136:	604b      	str	r3, [r1, #4]
 8004138:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800413c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004140:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004144:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004146:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800414a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	fa93 f2a3 	rbit	r2, r3
 8004154:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004158:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800415c:	601a      	str	r2, [r3, #0]
  return result;
 800415e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004162:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004166:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004168:	fab3 f383 	clz	r3, r3
 800416c:	b2db      	uxtb	r3, r3
 800416e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004172:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	461a      	mov	r2, r3
 800417a:	2301      	movs	r3, #1
 800417c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800417e:	f7fd fb95 	bl	80018ac <HAL_GetTick>
 8004182:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004186:	e009      	b.n	800419c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004188:	f7fd fb90 	bl	80018ac <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	2b02      	cmp	r3, #2
 8004196:	d901      	bls.n	800419c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e156      	b.n	800444a <HAL_RCC_OscConfig+0x109a>
 800419c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041a0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80041a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80041a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041ae:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	fa93 f2a3 	rbit	r2, r3
 80041b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041bc:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80041c0:	601a      	str	r2, [r3, #0]
  return result;
 80041c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041c6:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80041ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041cc:	fab3 f383 	clz	r3, r3
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	095b      	lsrs	r3, r3, #5
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	f043 0301 	orr.w	r3, r3, #1
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d105      	bne.n	80041ec <HAL_RCC_OscConfig+0xe3c>
 80041e0:	4b01      	ldr	r3, [pc, #4]	; (80041e8 <HAL_RCC_OscConfig+0xe38>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	e02a      	b.n	800423c <HAL_RCC_OscConfig+0xe8c>
 80041e6:	bf00      	nop
 80041e8:	40021000 	.word	0x40021000
 80041ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041f0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80041f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80041f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041fe:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	fa93 f2a3 	rbit	r2, r3
 8004208:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800420c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004210:	601a      	str	r2, [r3, #0]
 8004212:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004216:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800421a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800421e:	601a      	str	r2, [r3, #0]
 8004220:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004224:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	fa93 f2a3 	rbit	r2, r3
 800422e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004232:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8004236:	601a      	str	r2, [r3, #0]
 8004238:	4b86      	ldr	r3, [pc, #536]	; (8004454 <HAL_RCC_OscConfig+0x10a4>)
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004240:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004244:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004248:	6011      	str	r1, [r2, #0]
 800424a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800424e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004252:	6812      	ldr	r2, [r2, #0]
 8004254:	fa92 f1a2 	rbit	r1, r2
 8004258:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800425c:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8004260:	6011      	str	r1, [r2, #0]
  return result;
 8004262:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004266:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 800426a:	6812      	ldr	r2, [r2, #0]
 800426c:	fab2 f282 	clz	r2, r2
 8004270:	b2d2      	uxtb	r2, r2
 8004272:	f042 0220 	orr.w	r2, r2, #32
 8004276:	b2d2      	uxtb	r2, r2
 8004278:	f002 021f 	and.w	r2, r2, #31
 800427c:	2101      	movs	r1, #1
 800427e:	fa01 f202 	lsl.w	r2, r1, r2
 8004282:	4013      	ands	r3, r2
 8004284:	2b00      	cmp	r3, #0
 8004286:	f43f af7f 	beq.w	8004188 <HAL_RCC_OscConfig+0xdd8>
 800428a:	e0dd      	b.n	8004448 <HAL_RCC_OscConfig+0x1098>
 800428c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004290:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004294:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004298:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800429e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	fa93 f2a3 	rbit	r2, r3
 80042a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042ac:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80042b0:	601a      	str	r2, [r3, #0]
  return result;
 80042b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042b6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80042ba:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042bc:	fab3 f383 	clz	r3, r3
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80042c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	461a      	mov	r2, r3
 80042ce:	2300      	movs	r3, #0
 80042d0:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d2:	f7fd faeb 	bl	80018ac <HAL_GetTick>
 80042d6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042da:	e009      	b.n	80042f0 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042dc:	f7fd fae6 	bl	80018ac <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d901      	bls.n	80042f0 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e0ac      	b.n	800444a <HAL_RCC_OscConfig+0x109a>
 80042f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042f4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80042f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80042fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004302:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	fa93 f2a3 	rbit	r2, r3
 800430c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004310:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004314:	601a      	str	r2, [r3, #0]
  return result;
 8004316:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800431a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800431e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004320:	fab3 f383 	clz	r3, r3
 8004324:	b2db      	uxtb	r3, r3
 8004326:	095b      	lsrs	r3, r3, #5
 8004328:	b2db      	uxtb	r3, r3
 800432a:	f043 0301 	orr.w	r3, r3, #1
 800432e:	b2db      	uxtb	r3, r3
 8004330:	2b01      	cmp	r3, #1
 8004332:	d102      	bne.n	800433a <HAL_RCC_OscConfig+0xf8a>
 8004334:	4b47      	ldr	r3, [pc, #284]	; (8004454 <HAL_RCC_OscConfig+0x10a4>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	e027      	b.n	800438a <HAL_RCC_OscConfig+0xfda>
 800433a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800433e:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004342:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004346:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004348:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800434c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	fa93 f2a3 	rbit	r2, r3
 8004356:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800435a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800435e:	601a      	str	r2, [r3, #0]
 8004360:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004364:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8004368:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800436c:	601a      	str	r2, [r3, #0]
 800436e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004372:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	fa93 f2a3 	rbit	r2, r3
 800437c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004380:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	4b33      	ldr	r3, [pc, #204]	; (8004454 <HAL_RCC_OscConfig+0x10a4>)
 8004388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800438e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004392:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004396:	6011      	str	r1, [r2, #0]
 8004398:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800439c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80043a0:	6812      	ldr	r2, [r2, #0]
 80043a2:	fa92 f1a2 	rbit	r1, r2
 80043a6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80043aa:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80043ae:	6011      	str	r1, [r2, #0]
  return result;
 80043b0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80043b4:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80043b8:	6812      	ldr	r2, [r2, #0]
 80043ba:	fab2 f282 	clz	r2, r2
 80043be:	b2d2      	uxtb	r2, r2
 80043c0:	f042 0220 	orr.w	r2, r2, #32
 80043c4:	b2d2      	uxtb	r2, r2
 80043c6:	f002 021f 	and.w	r2, r2, #31
 80043ca:	2101      	movs	r1, #1
 80043cc:	fa01 f202 	lsl.w	r2, r1, r2
 80043d0:	4013      	ands	r3, r2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d182      	bne.n	80042dc <HAL_RCC_OscConfig+0xf2c>
 80043d6:	e037      	b.n	8004448 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80043dc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d101      	bne.n	80043ec <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e02e      	b.n	800444a <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043ec:	4b19      	ldr	r3, [pc, #100]	; (8004454 <HAL_RCC_OscConfig+0x10a4>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80043f4:	4b17      	ldr	r3, [pc, #92]	; (8004454 <HAL_RCC_OscConfig+0x10a4>)
 80043f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f8:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80043fc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004400:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8004404:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004408:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	69db      	ldr	r3, [r3, #28]
 8004410:	429a      	cmp	r2, r3
 8004412:	d117      	bne.n	8004444 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004414:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004418:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800441c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004420:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004428:	429a      	cmp	r2, r3
 800442a:	d10b      	bne.n	8004444 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800442c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004430:	f003 020f 	and.w	r2, r3, #15
 8004434:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004438:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004440:	429a      	cmp	r2, r3
 8004442:	d001      	beq.n	8004448 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e000      	b.n	800444a <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	40021000 	.word	0x40021000

08004458 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b09e      	sub	sp, #120	; 0x78
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004462:	2300      	movs	r3, #0
 8004464:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d101      	bne.n	8004470 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e162      	b.n	8004736 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004470:	4b90      	ldr	r3, [pc, #576]	; (80046b4 <HAL_RCC_ClockConfig+0x25c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0307 	and.w	r3, r3, #7
 8004478:	683a      	ldr	r2, [r7, #0]
 800447a:	429a      	cmp	r2, r3
 800447c:	d910      	bls.n	80044a0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800447e:	4b8d      	ldr	r3, [pc, #564]	; (80046b4 <HAL_RCC_ClockConfig+0x25c>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f023 0207 	bic.w	r2, r3, #7
 8004486:	498b      	ldr	r1, [pc, #556]	; (80046b4 <HAL_RCC_ClockConfig+0x25c>)
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	4313      	orrs	r3, r2
 800448c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800448e:	4b89      	ldr	r3, [pc, #548]	; (80046b4 <HAL_RCC_ClockConfig+0x25c>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0307 	and.w	r3, r3, #7
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	429a      	cmp	r2, r3
 800449a:	d001      	beq.n	80044a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e14a      	b.n	8004736 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d008      	beq.n	80044be <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ac:	4b82      	ldr	r3, [pc, #520]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	497f      	ldr	r1, [pc, #508]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	f000 80dc 	beq.w	8004684 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d13c      	bne.n	800454e <HAL_RCC_ClockConfig+0xf6>
 80044d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044d8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044dc:	fa93 f3a3 	rbit	r3, r3
 80044e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80044e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044e4:	fab3 f383 	clz	r3, r3
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	095b      	lsrs	r3, r3, #5
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	f043 0301 	orr.w	r3, r3, #1
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d102      	bne.n	80044fe <HAL_RCC_ClockConfig+0xa6>
 80044f8:	4b6f      	ldr	r3, [pc, #444]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	e00f      	b.n	800451e <HAL_RCC_ClockConfig+0xc6>
 80044fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004502:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004504:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004506:	fa93 f3a3 	rbit	r3, r3
 800450a:	667b      	str	r3, [r7, #100]	; 0x64
 800450c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004510:	663b      	str	r3, [r7, #96]	; 0x60
 8004512:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004514:	fa93 f3a3 	rbit	r3, r3
 8004518:	65fb      	str	r3, [r7, #92]	; 0x5c
 800451a:	4b67      	ldr	r3, [pc, #412]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 800451c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004522:	65ba      	str	r2, [r7, #88]	; 0x58
 8004524:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004526:	fa92 f2a2 	rbit	r2, r2
 800452a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800452c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800452e:	fab2 f282 	clz	r2, r2
 8004532:	b2d2      	uxtb	r2, r2
 8004534:	f042 0220 	orr.w	r2, r2, #32
 8004538:	b2d2      	uxtb	r2, r2
 800453a:	f002 021f 	and.w	r2, r2, #31
 800453e:	2101      	movs	r1, #1
 8004540:	fa01 f202 	lsl.w	r2, r1, r2
 8004544:	4013      	ands	r3, r2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d17b      	bne.n	8004642 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e0f3      	b.n	8004736 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	2b02      	cmp	r3, #2
 8004554:	d13c      	bne.n	80045d0 <HAL_RCC_ClockConfig+0x178>
 8004556:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800455a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800455c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800455e:	fa93 f3a3 	rbit	r3, r3
 8004562:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004564:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004566:	fab3 f383 	clz	r3, r3
 800456a:	b2db      	uxtb	r3, r3
 800456c:	095b      	lsrs	r3, r3, #5
 800456e:	b2db      	uxtb	r3, r3
 8004570:	f043 0301 	orr.w	r3, r3, #1
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b01      	cmp	r3, #1
 8004578:	d102      	bne.n	8004580 <HAL_RCC_ClockConfig+0x128>
 800457a:	4b4f      	ldr	r3, [pc, #316]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	e00f      	b.n	80045a0 <HAL_RCC_ClockConfig+0x148>
 8004580:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004584:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004586:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004588:	fa93 f3a3 	rbit	r3, r3
 800458c:	647b      	str	r3, [r7, #68]	; 0x44
 800458e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004592:	643b      	str	r3, [r7, #64]	; 0x40
 8004594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004596:	fa93 f3a3 	rbit	r3, r3
 800459a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800459c:	4b46      	ldr	r3, [pc, #280]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 800459e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045a4:	63ba      	str	r2, [r7, #56]	; 0x38
 80045a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045a8:	fa92 f2a2 	rbit	r2, r2
 80045ac:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80045ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045b0:	fab2 f282 	clz	r2, r2
 80045b4:	b2d2      	uxtb	r2, r2
 80045b6:	f042 0220 	orr.w	r2, r2, #32
 80045ba:	b2d2      	uxtb	r2, r2
 80045bc:	f002 021f 	and.w	r2, r2, #31
 80045c0:	2101      	movs	r1, #1
 80045c2:	fa01 f202 	lsl.w	r2, r1, r2
 80045c6:	4013      	ands	r3, r2
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d13a      	bne.n	8004642 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0b2      	b.n	8004736 <HAL_RCC_ClockConfig+0x2de>
 80045d0:	2302      	movs	r3, #2
 80045d2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d6:	fa93 f3a3 	rbit	r3, r3
 80045da:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80045dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045de:	fab3 f383 	clz	r3, r3
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	095b      	lsrs	r3, r3, #5
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	f043 0301 	orr.w	r3, r3, #1
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d102      	bne.n	80045f8 <HAL_RCC_ClockConfig+0x1a0>
 80045f2:	4b31      	ldr	r3, [pc, #196]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	e00d      	b.n	8004614 <HAL_RCC_ClockConfig+0x1bc>
 80045f8:	2302      	movs	r3, #2
 80045fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045fe:	fa93 f3a3 	rbit	r3, r3
 8004602:	627b      	str	r3, [r7, #36]	; 0x24
 8004604:	2302      	movs	r3, #2
 8004606:	623b      	str	r3, [r7, #32]
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	fa93 f3a3 	rbit	r3, r3
 800460e:	61fb      	str	r3, [r7, #28]
 8004610:	4b29      	ldr	r3, [pc, #164]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 8004612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004614:	2202      	movs	r2, #2
 8004616:	61ba      	str	r2, [r7, #24]
 8004618:	69ba      	ldr	r2, [r7, #24]
 800461a:	fa92 f2a2 	rbit	r2, r2
 800461e:	617a      	str	r2, [r7, #20]
  return result;
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	fab2 f282 	clz	r2, r2
 8004626:	b2d2      	uxtb	r2, r2
 8004628:	f042 0220 	orr.w	r2, r2, #32
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	f002 021f 	and.w	r2, r2, #31
 8004632:	2101      	movs	r1, #1
 8004634:	fa01 f202 	lsl.w	r2, r1, r2
 8004638:	4013      	ands	r3, r2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e079      	b.n	8004736 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004642:	4b1d      	ldr	r3, [pc, #116]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f023 0203 	bic.w	r2, r3, #3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	491a      	ldr	r1, [pc, #104]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 8004650:	4313      	orrs	r3, r2
 8004652:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004654:	f7fd f92a 	bl	80018ac <HAL_GetTick>
 8004658:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800465a:	e00a      	b.n	8004672 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800465c:	f7fd f926 	bl	80018ac <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	f241 3288 	movw	r2, #5000	; 0x1388
 800466a:	4293      	cmp	r3, r2
 800466c:	d901      	bls.n	8004672 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e061      	b.n	8004736 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004672:	4b11      	ldr	r3, [pc, #68]	; (80046b8 <HAL_RCC_ClockConfig+0x260>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f003 020c 	and.w	r2, r3, #12
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	429a      	cmp	r2, r3
 8004682:	d1eb      	bne.n	800465c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004684:	4b0b      	ldr	r3, [pc, #44]	; (80046b4 <HAL_RCC_ClockConfig+0x25c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0307 	and.w	r3, r3, #7
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	429a      	cmp	r2, r3
 8004690:	d214      	bcs.n	80046bc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004692:	4b08      	ldr	r3, [pc, #32]	; (80046b4 <HAL_RCC_ClockConfig+0x25c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f023 0207 	bic.w	r2, r3, #7
 800469a:	4906      	ldr	r1, [pc, #24]	; (80046b4 <HAL_RCC_ClockConfig+0x25c>)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	4313      	orrs	r3, r2
 80046a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046a2:	4b04      	ldr	r3, [pc, #16]	; (80046b4 <HAL_RCC_ClockConfig+0x25c>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0307 	and.w	r3, r3, #7
 80046aa:	683a      	ldr	r2, [r7, #0]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d005      	beq.n	80046bc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e040      	b.n	8004736 <HAL_RCC_ClockConfig+0x2de>
 80046b4:	40022000 	.word	0x40022000
 80046b8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0304 	and.w	r3, r3, #4
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d008      	beq.n	80046da <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046c8:	4b1d      	ldr	r3, [pc, #116]	; (8004740 <HAL_RCC_ClockConfig+0x2e8>)
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	491a      	ldr	r1, [pc, #104]	; (8004740 <HAL_RCC_ClockConfig+0x2e8>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0308 	and.w	r3, r3, #8
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d009      	beq.n	80046fa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046e6:	4b16      	ldr	r3, [pc, #88]	; (8004740 <HAL_RCC_ClockConfig+0x2e8>)
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	4912      	ldr	r1, [pc, #72]	; (8004740 <HAL_RCC_ClockConfig+0x2e8>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80046fa:	f000 f829 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 80046fe:	4601      	mov	r1, r0
 8004700:	4b0f      	ldr	r3, [pc, #60]	; (8004740 <HAL_RCC_ClockConfig+0x2e8>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004708:	22f0      	movs	r2, #240	; 0xf0
 800470a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800470c:	693a      	ldr	r2, [r7, #16]
 800470e:	fa92 f2a2 	rbit	r2, r2
 8004712:	60fa      	str	r2, [r7, #12]
  return result;
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	fab2 f282 	clz	r2, r2
 800471a:	b2d2      	uxtb	r2, r2
 800471c:	40d3      	lsrs	r3, r2
 800471e:	4a09      	ldr	r2, [pc, #36]	; (8004744 <HAL_RCC_ClockConfig+0x2ec>)
 8004720:	5cd3      	ldrb	r3, [r2, r3]
 8004722:	fa21 f303 	lsr.w	r3, r1, r3
 8004726:	4a08      	ldr	r2, [pc, #32]	; (8004748 <HAL_RCC_ClockConfig+0x2f0>)
 8004728:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800472a:	4b08      	ldr	r3, [pc, #32]	; (800474c <HAL_RCC_ClockConfig+0x2f4>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4618      	mov	r0, r3
 8004730:	f7fd f878 	bl	8001824 <HAL_InitTick>
  
  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3778      	adds	r7, #120	; 0x78
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	40021000 	.word	0x40021000
 8004744:	0800806c 	.word	0x0800806c
 8004748:	20000024 	.word	0x20000024
 800474c:	20000028 	.word	0x20000028

08004750 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004750:	b480      	push	{r7}
 8004752:	b08b      	sub	sp, #44	; 0x2c
 8004754:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004756:	2300      	movs	r3, #0
 8004758:	61fb      	str	r3, [r7, #28]
 800475a:	2300      	movs	r3, #0
 800475c:	61bb      	str	r3, [r7, #24]
 800475e:	2300      	movs	r3, #0
 8004760:	627b      	str	r3, [r7, #36]	; 0x24
 8004762:	2300      	movs	r3, #0
 8004764:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800476a:	4b2a      	ldr	r3, [pc, #168]	; (8004814 <HAL_RCC_GetSysClockFreq+0xc4>)
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	f003 030c 	and.w	r3, r3, #12
 8004776:	2b04      	cmp	r3, #4
 8004778:	d002      	beq.n	8004780 <HAL_RCC_GetSysClockFreq+0x30>
 800477a:	2b08      	cmp	r3, #8
 800477c:	d003      	beq.n	8004786 <HAL_RCC_GetSysClockFreq+0x36>
 800477e:	e03f      	b.n	8004800 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004780:	4b25      	ldr	r3, [pc, #148]	; (8004818 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004782:	623b      	str	r3, [r7, #32]
      break;
 8004784:	e03f      	b.n	8004806 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800478c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004790:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	fa92 f2a2 	rbit	r2, r2
 8004798:	607a      	str	r2, [r7, #4]
  return result;
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	fab2 f282 	clz	r2, r2
 80047a0:	b2d2      	uxtb	r2, r2
 80047a2:	40d3      	lsrs	r3, r2
 80047a4:	4a1d      	ldr	r2, [pc, #116]	; (800481c <HAL_RCC_GetSysClockFreq+0xcc>)
 80047a6:	5cd3      	ldrb	r3, [r2, r3]
 80047a8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80047aa:	4b1a      	ldr	r3, [pc, #104]	; (8004814 <HAL_RCC_GetSysClockFreq+0xc4>)
 80047ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ae:	f003 030f 	and.w	r3, r3, #15
 80047b2:	220f      	movs	r2, #15
 80047b4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	fa92 f2a2 	rbit	r2, r2
 80047bc:	60fa      	str	r2, [r7, #12]
  return result;
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	fab2 f282 	clz	r2, r2
 80047c4:	b2d2      	uxtb	r2, r2
 80047c6:	40d3      	lsrs	r3, r2
 80047c8:	4a15      	ldr	r2, [pc, #84]	; (8004820 <HAL_RCC_GetSysClockFreq+0xd0>)
 80047ca:	5cd3      	ldrb	r3, [r2, r3]
 80047cc:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d008      	beq.n	80047ea <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80047d8:	4a0f      	ldr	r2, [pc, #60]	; (8004818 <HAL_RCC_GetSysClockFreq+0xc8>)
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	fb02 f303 	mul.w	r3, r2, r3
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24
 80047e8:	e007      	b.n	80047fa <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80047ea:	4a0b      	ldr	r2, [pc, #44]	; (8004818 <HAL_RCC_GetSysClockFreq+0xc8>)
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	fb02 f303 	mul.w	r3, r2, r3
 80047f8:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80047fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fc:	623b      	str	r3, [r7, #32]
      break;
 80047fe:	e002      	b.n	8004806 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004800:	4b05      	ldr	r3, [pc, #20]	; (8004818 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004802:	623b      	str	r3, [r7, #32]
      break;
 8004804:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004806:	6a3b      	ldr	r3, [r7, #32]
}
 8004808:	4618      	mov	r0, r3
 800480a:	372c      	adds	r7, #44	; 0x2c
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	40021000 	.word	0x40021000
 8004818:	007a1200 	.word	0x007a1200
 800481c:	08008084 	.word	0x08008084
 8004820:	08008094 	.word	0x08008094

08004824 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004828:	4b03      	ldr	r3, [pc, #12]	; (8004838 <HAL_RCC_GetHCLKFreq+0x14>)
 800482a:	681b      	ldr	r3, [r3, #0]
}
 800482c:	4618      	mov	r0, r3
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	20000024 	.word	0x20000024

0800483c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004842:	f7ff ffef 	bl	8004824 <HAL_RCC_GetHCLKFreq>
 8004846:	4601      	mov	r1, r0
 8004848:	4b0b      	ldr	r3, [pc, #44]	; (8004878 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004850:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004854:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	fa92 f2a2 	rbit	r2, r2
 800485c:	603a      	str	r2, [r7, #0]
  return result;
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	fab2 f282 	clz	r2, r2
 8004864:	b2d2      	uxtb	r2, r2
 8004866:	40d3      	lsrs	r3, r2
 8004868:	4a04      	ldr	r2, [pc, #16]	; (800487c <HAL_RCC_GetPCLK1Freq+0x40>)
 800486a:	5cd3      	ldrb	r3, [r2, r3]
 800486c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004870:	4618      	mov	r0, r3
 8004872:	3708      	adds	r7, #8
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	40021000 	.word	0x40021000
 800487c:	0800807c 	.word	0x0800807c

08004880 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004886:	f7ff ffcd 	bl	8004824 <HAL_RCC_GetHCLKFreq>
 800488a:	4601      	mov	r1, r0
 800488c:	4b0b      	ldr	r3, [pc, #44]	; (80048bc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004894:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004898:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	fa92 f2a2 	rbit	r2, r2
 80048a0:	603a      	str	r2, [r7, #0]
  return result;
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	fab2 f282 	clz	r2, r2
 80048a8:	b2d2      	uxtb	r2, r2
 80048aa:	40d3      	lsrs	r3, r2
 80048ac:	4a04      	ldr	r2, [pc, #16]	; (80048c0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80048ae:	5cd3      	ldrb	r3, [r2, r3]
 80048b0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80048b4:	4618      	mov	r0, r3
 80048b6:	3708      	adds	r7, #8
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	40021000 	.word	0x40021000
 80048c0:	0800807c 	.word	0x0800807c

080048c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b092      	sub	sp, #72	; 0x48
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048cc:	2300      	movs	r3, #0
 80048ce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80048d0:	2300      	movs	r3, #0
 80048d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80048d4:	2300      	movs	r3, #0
 80048d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	f000 80d4 	beq.w	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048e8:	4b4e      	ldr	r3, [pc, #312]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ea:	69db      	ldr	r3, [r3, #28]
 80048ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10e      	bne.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048f4:	4b4b      	ldr	r3, [pc, #300]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048f6:	69db      	ldr	r3, [r3, #28]
 80048f8:	4a4a      	ldr	r2, [pc, #296]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048fe:	61d3      	str	r3, [r2, #28]
 8004900:	4b48      	ldr	r3, [pc, #288]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004902:	69db      	ldr	r3, [r3, #28]
 8004904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004908:	60bb      	str	r3, [r7, #8]
 800490a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800490c:	2301      	movs	r3, #1
 800490e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004912:	4b45      	ldr	r3, [pc, #276]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800491a:	2b00      	cmp	r3, #0
 800491c:	d118      	bne.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800491e:	4b42      	ldr	r3, [pc, #264]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a41      	ldr	r2, [pc, #260]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004924:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004928:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800492a:	f7fc ffbf 	bl	80018ac <HAL_GetTick>
 800492e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004930:	e008      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004932:	f7fc ffbb 	bl	80018ac <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b64      	cmp	r3, #100	; 0x64
 800493e:	d901      	bls.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e1d6      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004944:	4b38      	ldr	r3, [pc, #224]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800494c:	2b00      	cmp	r3, #0
 800494e:	d0f0      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004950:	4b34      	ldr	r3, [pc, #208]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004952:	6a1b      	ldr	r3, [r3, #32]
 8004954:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004958:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800495a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800495c:	2b00      	cmp	r3, #0
 800495e:	f000 8084 	beq.w	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800496a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800496c:	429a      	cmp	r2, r3
 800496e:	d07c      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004970:	4b2c      	ldr	r3, [pc, #176]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004978:	63fb      	str	r3, [r7, #60]	; 0x3c
 800497a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800497e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004982:	fa93 f3a3 	rbit	r3, r3
 8004986:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800498a:	fab3 f383 	clz	r3, r3
 800498e:	b2db      	uxtb	r3, r3
 8004990:	461a      	mov	r2, r3
 8004992:	4b26      	ldr	r3, [pc, #152]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004994:	4413      	add	r3, r2
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	461a      	mov	r2, r3
 800499a:	2301      	movs	r3, #1
 800499c:	6013      	str	r3, [r2, #0]
 800499e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80049a2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049a6:	fa93 f3a3 	rbit	r3, r3
 80049aa:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80049ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049ae:	fab3 f383 	clz	r3, r3
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	461a      	mov	r2, r3
 80049b6:	4b1d      	ldr	r3, [pc, #116]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80049b8:	4413      	add	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	461a      	mov	r2, r3
 80049be:	2300      	movs	r3, #0
 80049c0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80049c2:	4a18      	ldr	r2, [pc, #96]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049c6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80049c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d04b      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d2:	f7fc ff6b 	bl	80018ac <HAL_GetTick>
 80049d6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049d8:	e00a      	b.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049da:	f7fc ff67 	bl	80018ac <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d901      	bls.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e180      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80049f0:	2302      	movs	r3, #2
 80049f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f6:	fa93 f3a3 	rbit	r3, r3
 80049fa:	627b      	str	r3, [r7, #36]	; 0x24
 80049fc:	2302      	movs	r3, #2
 80049fe:	623b      	str	r3, [r7, #32]
 8004a00:	6a3b      	ldr	r3, [r7, #32]
 8004a02:	fa93 f3a3 	rbit	r3, r3
 8004a06:	61fb      	str	r3, [r7, #28]
  return result;
 8004a08:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a0a:	fab3 f383 	clz	r3, r3
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	095b      	lsrs	r3, r3, #5
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	f043 0302 	orr.w	r3, r3, #2
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d108      	bne.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004a1e:	4b01      	ldr	r3, [pc, #4]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	e00d      	b.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004a24:	40021000 	.word	0x40021000
 8004a28:	40007000 	.word	0x40007000
 8004a2c:	10908100 	.word	0x10908100
 8004a30:	2302      	movs	r3, #2
 8004a32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	fa93 f3a3 	rbit	r3, r3
 8004a3a:	617b      	str	r3, [r7, #20]
 8004a3c:	4b9a      	ldr	r3, [pc, #616]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a40:	2202      	movs	r2, #2
 8004a42:	613a      	str	r2, [r7, #16]
 8004a44:	693a      	ldr	r2, [r7, #16]
 8004a46:	fa92 f2a2 	rbit	r2, r2
 8004a4a:	60fa      	str	r2, [r7, #12]
  return result;
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	fab2 f282 	clz	r2, r2
 8004a52:	b2d2      	uxtb	r2, r2
 8004a54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a58:	b2d2      	uxtb	r2, r2
 8004a5a:	f002 021f 	and.w	r2, r2, #31
 8004a5e:	2101      	movs	r1, #1
 8004a60:	fa01 f202 	lsl.w	r2, r1, r2
 8004a64:	4013      	ands	r3, r2
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d0b7      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004a6a:	4b8f      	ldr	r3, [pc, #572]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	498c      	ldr	r1, [pc, #560]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004a7c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d105      	bne.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a84:	4b88      	ldr	r3, [pc, #544]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	4a87      	ldr	r2, [pc, #540]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a8e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d008      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a9c:	4b82      	ldr	r3, [pc, #520]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa0:	f023 0203 	bic.w	r2, r3, #3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	497f      	ldr	r1, [pc, #508]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d008      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004aba:	4b7b      	ldr	r3, [pc, #492]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004abe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	4978      	ldr	r1, [pc, #480]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0304 	and.w	r3, r3, #4
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ad8:	4b73      	ldr	r3, [pc, #460]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004adc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	4970      	ldr	r1, [pc, #448]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0320 	and.w	r3, r3, #32
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d008      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004af6:	4b6c      	ldr	r3, [pc, #432]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afa:	f023 0210 	bic.w	r2, r3, #16
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	69db      	ldr	r3, [r3, #28]
 8004b02:	4969      	ldr	r1, [pc, #420]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d008      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004b14:	4b64      	ldr	r3, [pc, #400]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b20:	4961      	ldr	r1, [pc, #388]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d008      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b32:	4b5d      	ldr	r3, [pc, #372]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b36:	f023 0220 	bic.w	r2, r3, #32
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	495a      	ldr	r1, [pc, #360]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d008      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b50:	4b55      	ldr	r3, [pc, #340]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b54:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5c:	4952      	ldr	r1, [pc, #328]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0308 	and.w	r3, r3, #8
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d008      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b6e:	4b4e      	ldr	r3, [pc, #312]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b72:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	494b      	ldr	r1, [pc, #300]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d008      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b8c:	4b46      	ldr	r3, [pc, #280]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b90:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	4943      	ldr	r1, [pc, #268]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d008      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004baa:	4b3f      	ldr	r3, [pc, #252]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb6:	493c      	ldr	r1, [pc, #240]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d008      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004bc8:	4b37      	ldr	r3, [pc, #220]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bcc:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd4:	4934      	ldr	r1, [pc, #208]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d008      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004be6:	4b30      	ldr	r3, [pc, #192]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bea:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf2:	492d      	ldr	r1, [pc, #180]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d008      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004c04:	4b28      	ldr	r3, [pc, #160]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c10:	4925      	ldr	r1, [pc, #148]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d008      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004c22:	4b21      	ldr	r3, [pc, #132]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c26:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	491e      	ldr	r1, [pc, #120]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d008      	beq.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004c40:	4b19      	ldr	r3, [pc, #100]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c44:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4c:	4916      	ldr	r1, [pc, #88]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d008      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004c5e:	4b12      	ldr	r3, [pc, #72]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c62:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c6a:	490f      	ldr	r1, [pc, #60]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d008      	beq.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004c7c:	4b0a      	ldr	r3, [pc, #40]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c80:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c88:	4907      	ldr	r1, [pc, #28]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00c      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004c9a:	4b03      	ldr	r3, [pc, #12]	; (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	e002      	b.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8004ca6:	bf00      	nop
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cae:	4913      	ldr	r1, [pc, #76]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d008      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004cc0:	4b0e      	ldr	r3, [pc, #56]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ccc:	490b      	ldr	r1, [pc, #44]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d008      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004cde:	4b07      	ldr	r3, [pc, #28]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cea:	4904      	ldr	r1, [pc, #16]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3748      	adds	r7, #72	; 0x48
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	40021000 	.word	0x40021000

08004d00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d101      	bne.n	8004d12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e049      	b.n	8004da6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d106      	bne.n	8004d2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f7fc fb40 	bl	80013ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2202      	movs	r2, #2
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	3304      	adds	r3, #4
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	4610      	mov	r0, r2
 8004d40:	f000 fb80 	bl	8005444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3708      	adds	r7, #8
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b082      	sub	sp, #8
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e049      	b.n	8004e54 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d106      	bne.n	8004dda <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f000 f841 	bl	8004e5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2202      	movs	r2, #2
 8004dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	3304      	adds	r3, #4
 8004dea:	4619      	mov	r1, r3
 8004dec:	4610      	mov	r0, r2
 8004dee:	f000 fb29 	bl	8005444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e52:	2300      	movs	r3, #0
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3708      	adds	r7, #8
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d109      	bne.n	8004e94 <HAL_TIM_PWM_Start+0x24>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	bf14      	ite	ne
 8004e8c:	2301      	movne	r3, #1
 8004e8e:	2300      	moveq	r3, #0
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	e03c      	b.n	8004f0e <HAL_TIM_PWM_Start+0x9e>
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	2b04      	cmp	r3, #4
 8004e98:	d109      	bne.n	8004eae <HAL_TIM_PWM_Start+0x3e>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	bf14      	ite	ne
 8004ea6:	2301      	movne	r3, #1
 8004ea8:	2300      	moveq	r3, #0
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	e02f      	b.n	8004f0e <HAL_TIM_PWM_Start+0x9e>
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	2b08      	cmp	r3, #8
 8004eb2:	d109      	bne.n	8004ec8 <HAL_TIM_PWM_Start+0x58>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	bf14      	ite	ne
 8004ec0:	2301      	movne	r3, #1
 8004ec2:	2300      	moveq	r3, #0
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	e022      	b.n	8004f0e <HAL_TIM_PWM_Start+0x9e>
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	2b0c      	cmp	r3, #12
 8004ecc:	d109      	bne.n	8004ee2 <HAL_TIM_PWM_Start+0x72>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	bf14      	ite	ne
 8004eda:	2301      	movne	r3, #1
 8004edc:	2300      	moveq	r3, #0
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	e015      	b.n	8004f0e <HAL_TIM_PWM_Start+0x9e>
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	2b10      	cmp	r3, #16
 8004ee6:	d109      	bne.n	8004efc <HAL_TIM_PWM_Start+0x8c>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	bf14      	ite	ne
 8004ef4:	2301      	movne	r3, #1
 8004ef6:	2300      	moveq	r3, #0
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	e008      	b.n	8004f0e <HAL_TIM_PWM_Start+0x9e>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	bf14      	ite	ne
 8004f08:	2301      	movne	r3, #1
 8004f0a:	2300      	moveq	r3, #0
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e0a1      	b.n	800505a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d104      	bne.n	8004f26 <HAL_TIM_PWM_Start+0xb6>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2202      	movs	r2, #2
 8004f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f24:	e023      	b.n	8004f6e <HAL_TIM_PWM_Start+0xfe>
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	2b04      	cmp	r3, #4
 8004f2a:	d104      	bne.n	8004f36 <HAL_TIM_PWM_Start+0xc6>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f34:	e01b      	b.n	8004f6e <HAL_TIM_PWM_Start+0xfe>
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	2b08      	cmp	r3, #8
 8004f3a:	d104      	bne.n	8004f46 <HAL_TIM_PWM_Start+0xd6>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2202      	movs	r2, #2
 8004f40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f44:	e013      	b.n	8004f6e <HAL_TIM_PWM_Start+0xfe>
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	2b0c      	cmp	r3, #12
 8004f4a:	d104      	bne.n	8004f56 <HAL_TIM_PWM_Start+0xe6>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2202      	movs	r2, #2
 8004f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f54:	e00b      	b.n	8004f6e <HAL_TIM_PWM_Start+0xfe>
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	2b10      	cmp	r3, #16
 8004f5a:	d104      	bne.n	8004f66 <HAL_TIM_PWM_Start+0xf6>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f64:	e003      	b.n	8004f6e <HAL_TIM_PWM_Start+0xfe>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2202      	movs	r2, #2
 8004f6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2201      	movs	r2, #1
 8004f74:	6839      	ldr	r1, [r7, #0]
 8004f76:	4618      	mov	r0, r3
 8004f78:	f000 fea2 	bl	8005cc0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a38      	ldr	r2, [pc, #224]	; (8005064 <HAL_TIM_PWM_Start+0x1f4>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d018      	beq.n	8004fb8 <HAL_TIM_PWM_Start+0x148>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a37      	ldr	r2, [pc, #220]	; (8005068 <HAL_TIM_PWM_Start+0x1f8>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d013      	beq.n	8004fb8 <HAL_TIM_PWM_Start+0x148>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a35      	ldr	r2, [pc, #212]	; (800506c <HAL_TIM_PWM_Start+0x1fc>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d00e      	beq.n	8004fb8 <HAL_TIM_PWM_Start+0x148>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a34      	ldr	r2, [pc, #208]	; (8005070 <HAL_TIM_PWM_Start+0x200>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d009      	beq.n	8004fb8 <HAL_TIM_PWM_Start+0x148>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a32      	ldr	r2, [pc, #200]	; (8005074 <HAL_TIM_PWM_Start+0x204>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d004      	beq.n	8004fb8 <HAL_TIM_PWM_Start+0x148>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a31      	ldr	r2, [pc, #196]	; (8005078 <HAL_TIM_PWM_Start+0x208>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d101      	bne.n	8004fbc <HAL_TIM_PWM_Start+0x14c>
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e000      	b.n	8004fbe <HAL_TIM_PWM_Start+0x14e>
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d007      	beq.n	8004fd2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fd0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a23      	ldr	r2, [pc, #140]	; (8005064 <HAL_TIM_PWM_Start+0x1f4>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d01d      	beq.n	8005018 <HAL_TIM_PWM_Start+0x1a8>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fe4:	d018      	beq.n	8005018 <HAL_TIM_PWM_Start+0x1a8>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a24      	ldr	r2, [pc, #144]	; (800507c <HAL_TIM_PWM_Start+0x20c>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d013      	beq.n	8005018 <HAL_TIM_PWM_Start+0x1a8>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a22      	ldr	r2, [pc, #136]	; (8005080 <HAL_TIM_PWM_Start+0x210>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00e      	beq.n	8005018 <HAL_TIM_PWM_Start+0x1a8>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a1a      	ldr	r2, [pc, #104]	; (8005068 <HAL_TIM_PWM_Start+0x1f8>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d009      	beq.n	8005018 <HAL_TIM_PWM_Start+0x1a8>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a18      	ldr	r2, [pc, #96]	; (800506c <HAL_TIM_PWM_Start+0x1fc>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d004      	beq.n	8005018 <HAL_TIM_PWM_Start+0x1a8>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a19      	ldr	r2, [pc, #100]	; (8005078 <HAL_TIM_PWM_Start+0x208>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d115      	bne.n	8005044 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	689a      	ldr	r2, [r3, #8]
 800501e:	4b19      	ldr	r3, [pc, #100]	; (8005084 <HAL_TIM_PWM_Start+0x214>)
 8005020:	4013      	ands	r3, r2
 8005022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2b06      	cmp	r3, #6
 8005028:	d015      	beq.n	8005056 <HAL_TIM_PWM_Start+0x1e6>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005030:	d011      	beq.n	8005056 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f042 0201 	orr.w	r2, r2, #1
 8005040:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005042:	e008      	b.n	8005056 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f042 0201 	orr.w	r2, r2, #1
 8005052:	601a      	str	r2, [r3, #0]
 8005054:	e000      	b.n	8005058 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005056:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	40012c00 	.word	0x40012c00
 8005068:	40013400 	.word	0x40013400
 800506c:	40014000 	.word	0x40014000
 8005070:	40014400 	.word	0x40014400
 8005074:	40014800 	.word	0x40014800
 8005078:	40015000 	.word	0x40015000
 800507c:	40000400 	.word	0x40000400
 8005080:	40000800 	.word	0x40000800
 8005084:	00010007 	.word	0x00010007

08005088 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005094:	2300      	movs	r3, #0
 8005096:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d101      	bne.n	80050a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80050a2:	2302      	movs	r3, #2
 80050a4:	e0ff      	b.n	80052a6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2b14      	cmp	r3, #20
 80050b2:	f200 80f0 	bhi.w	8005296 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80050b6:	a201      	add	r2, pc, #4	; (adr r2, 80050bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80050b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050bc:	08005111 	.word	0x08005111
 80050c0:	08005297 	.word	0x08005297
 80050c4:	08005297 	.word	0x08005297
 80050c8:	08005297 	.word	0x08005297
 80050cc:	08005151 	.word	0x08005151
 80050d0:	08005297 	.word	0x08005297
 80050d4:	08005297 	.word	0x08005297
 80050d8:	08005297 	.word	0x08005297
 80050dc:	08005193 	.word	0x08005193
 80050e0:	08005297 	.word	0x08005297
 80050e4:	08005297 	.word	0x08005297
 80050e8:	08005297 	.word	0x08005297
 80050ec:	080051d3 	.word	0x080051d3
 80050f0:	08005297 	.word	0x08005297
 80050f4:	08005297 	.word	0x08005297
 80050f8:	08005297 	.word	0x08005297
 80050fc:	08005215 	.word	0x08005215
 8005100:	08005297 	.word	0x08005297
 8005104:	08005297 	.word	0x08005297
 8005108:	08005297 	.word	0x08005297
 800510c:	08005255 	.word	0x08005255
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68b9      	ldr	r1, [r7, #8]
 8005116:	4618      	mov	r0, r3
 8005118:	f000 fa32 	bl	8005580 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699a      	ldr	r2, [r3, #24]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0208 	orr.w	r2, r2, #8
 800512a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	699a      	ldr	r2, [r3, #24]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f022 0204 	bic.w	r2, r2, #4
 800513a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	6999      	ldr	r1, [r3, #24]
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	691a      	ldr	r2, [r3, #16]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	430a      	orrs	r2, r1
 800514c:	619a      	str	r2, [r3, #24]
      break;
 800514e:	e0a5      	b.n	800529c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68b9      	ldr	r1, [r7, #8]
 8005156:	4618      	mov	r0, r3
 8005158:	f000 faac 	bl	80056b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	699a      	ldr	r2, [r3, #24]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800516a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	699a      	ldr	r2, [r3, #24]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800517a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	6999      	ldr	r1, [r3, #24]
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	021a      	lsls	r2, r3, #8
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	430a      	orrs	r2, r1
 800518e:	619a      	str	r2, [r3, #24]
      break;
 8005190:	e084      	b.n	800529c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	68b9      	ldr	r1, [r7, #8]
 8005198:	4618      	mov	r0, r3
 800519a:	f000 fb1f 	bl	80057dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	69da      	ldr	r2, [r3, #28]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f042 0208 	orr.w	r2, r2, #8
 80051ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	69da      	ldr	r2, [r3, #28]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f022 0204 	bic.w	r2, r2, #4
 80051bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69d9      	ldr	r1, [r3, #28]
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	691a      	ldr	r2, [r3, #16]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	430a      	orrs	r2, r1
 80051ce:	61da      	str	r2, [r3, #28]
      break;
 80051d0:	e064      	b.n	800529c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68b9      	ldr	r1, [r7, #8]
 80051d8:	4618      	mov	r0, r3
 80051da:	f000 fb91 	bl	8005900 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	69da      	ldr	r2, [r3, #28]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	69da      	ldr	r2, [r3, #28]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	69d9      	ldr	r1, [r3, #28]
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	021a      	lsls	r2, r3, #8
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	430a      	orrs	r2, r1
 8005210:	61da      	str	r2, [r3, #28]
      break;
 8005212:	e043      	b.n	800529c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	4618      	mov	r0, r3
 800521c:	f000 fbe0 	bl	80059e0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f042 0208 	orr.w	r2, r2, #8
 800522e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f022 0204 	bic.w	r2, r2, #4
 800523e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	691a      	ldr	r2, [r3, #16]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	430a      	orrs	r2, r1
 8005250:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005252:	e023      	b.n	800529c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68b9      	ldr	r1, [r7, #8]
 800525a:	4618      	mov	r0, r3
 800525c:	f000 fc2a 	bl	8005ab4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800526e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800527e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	021a      	lsls	r2, r3, #8
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	430a      	orrs	r2, r1
 8005292:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005294:	e002      	b.n	800529c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	75fb      	strb	r3, [r7, #23]
      break;
 800529a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3718      	adds	r7, #24
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop

080052b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052ba:	2300      	movs	r3, #0
 80052bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d101      	bne.n	80052cc <HAL_TIM_ConfigClockSource+0x1c>
 80052c8:	2302      	movs	r3, #2
 80052ca:	e0b6      	b.n	800543a <HAL_TIM_ConfigClockSource+0x18a>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2202      	movs	r2, #2
 80052d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80052ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005308:	d03e      	beq.n	8005388 <HAL_TIM_ConfigClockSource+0xd8>
 800530a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800530e:	f200 8087 	bhi.w	8005420 <HAL_TIM_ConfigClockSource+0x170>
 8005312:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005316:	f000 8086 	beq.w	8005426 <HAL_TIM_ConfigClockSource+0x176>
 800531a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800531e:	d87f      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x170>
 8005320:	2b70      	cmp	r3, #112	; 0x70
 8005322:	d01a      	beq.n	800535a <HAL_TIM_ConfigClockSource+0xaa>
 8005324:	2b70      	cmp	r3, #112	; 0x70
 8005326:	d87b      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x170>
 8005328:	2b60      	cmp	r3, #96	; 0x60
 800532a:	d050      	beq.n	80053ce <HAL_TIM_ConfigClockSource+0x11e>
 800532c:	2b60      	cmp	r3, #96	; 0x60
 800532e:	d877      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x170>
 8005330:	2b50      	cmp	r3, #80	; 0x50
 8005332:	d03c      	beq.n	80053ae <HAL_TIM_ConfigClockSource+0xfe>
 8005334:	2b50      	cmp	r3, #80	; 0x50
 8005336:	d873      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x170>
 8005338:	2b40      	cmp	r3, #64	; 0x40
 800533a:	d058      	beq.n	80053ee <HAL_TIM_ConfigClockSource+0x13e>
 800533c:	2b40      	cmp	r3, #64	; 0x40
 800533e:	d86f      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x170>
 8005340:	2b30      	cmp	r3, #48	; 0x30
 8005342:	d064      	beq.n	800540e <HAL_TIM_ConfigClockSource+0x15e>
 8005344:	2b30      	cmp	r3, #48	; 0x30
 8005346:	d86b      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x170>
 8005348:	2b20      	cmp	r3, #32
 800534a:	d060      	beq.n	800540e <HAL_TIM_ConfigClockSource+0x15e>
 800534c:	2b20      	cmp	r3, #32
 800534e:	d867      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x170>
 8005350:	2b00      	cmp	r3, #0
 8005352:	d05c      	beq.n	800540e <HAL_TIM_ConfigClockSource+0x15e>
 8005354:	2b10      	cmp	r3, #16
 8005356:	d05a      	beq.n	800540e <HAL_TIM_ConfigClockSource+0x15e>
 8005358:	e062      	b.n	8005420 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6818      	ldr	r0, [r3, #0]
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	6899      	ldr	r1, [r3, #8]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	685a      	ldr	r2, [r3, #4]
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	f000 fc89 	bl	8005c80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800537c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	609a      	str	r2, [r3, #8]
      break;
 8005386:	e04f      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6818      	ldr	r0, [r3, #0]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	6899      	ldr	r1, [r3, #8]
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f000 fc72 	bl	8005c80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689a      	ldr	r2, [r3, #8]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053aa:	609a      	str	r2, [r3, #8]
      break;
 80053ac:	e03c      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6818      	ldr	r0, [r3, #0]
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	6859      	ldr	r1, [r3, #4]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	68db      	ldr	r3, [r3, #12]
 80053ba:	461a      	mov	r2, r3
 80053bc:	f000 fbe6 	bl	8005b8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2150      	movs	r1, #80	; 0x50
 80053c6:	4618      	mov	r0, r3
 80053c8:	f000 fc3f 	bl	8005c4a <TIM_ITRx_SetConfig>
      break;
 80053cc:	e02c      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6818      	ldr	r0, [r3, #0]
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	6859      	ldr	r1, [r3, #4]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	461a      	mov	r2, r3
 80053dc:	f000 fc05 	bl	8005bea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2160      	movs	r1, #96	; 0x60
 80053e6:	4618      	mov	r0, r3
 80053e8:	f000 fc2f 	bl	8005c4a <TIM_ITRx_SetConfig>
      break;
 80053ec:	e01c      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6818      	ldr	r0, [r3, #0]
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	6859      	ldr	r1, [r3, #4]
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	461a      	mov	r2, r3
 80053fc:	f000 fbc6 	bl	8005b8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2140      	movs	r1, #64	; 0x40
 8005406:	4618      	mov	r0, r3
 8005408:	f000 fc1f 	bl	8005c4a <TIM_ITRx_SetConfig>
      break;
 800540c:	e00c      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4619      	mov	r1, r3
 8005418:	4610      	mov	r0, r2
 800541a:	f000 fc16 	bl	8005c4a <TIM_ITRx_SetConfig>
      break;
 800541e:	e003      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	73fb      	strb	r3, [r7, #15]
      break;
 8005424:	e000      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005426:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005438:	7bfb      	ldrb	r3, [r7, #15]
}
 800543a:	4618      	mov	r0, r3
 800543c:	3710      	adds	r7, #16
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
	...

08005444 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a42      	ldr	r2, [pc, #264]	; (8005560 <TIM_Base_SetConfig+0x11c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d013      	beq.n	8005484 <TIM_Base_SetConfig+0x40>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005462:	d00f      	beq.n	8005484 <TIM_Base_SetConfig+0x40>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a3f      	ldr	r2, [pc, #252]	; (8005564 <TIM_Base_SetConfig+0x120>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d00b      	beq.n	8005484 <TIM_Base_SetConfig+0x40>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a3e      	ldr	r2, [pc, #248]	; (8005568 <TIM_Base_SetConfig+0x124>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d007      	beq.n	8005484 <TIM_Base_SetConfig+0x40>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a3d      	ldr	r2, [pc, #244]	; (800556c <TIM_Base_SetConfig+0x128>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d003      	beq.n	8005484 <TIM_Base_SetConfig+0x40>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a3c      	ldr	r2, [pc, #240]	; (8005570 <TIM_Base_SetConfig+0x12c>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d108      	bne.n	8005496 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800548a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	4313      	orrs	r3, r2
 8005494:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a31      	ldr	r2, [pc, #196]	; (8005560 <TIM_Base_SetConfig+0x11c>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d01f      	beq.n	80054de <TIM_Base_SetConfig+0x9a>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054a4:	d01b      	beq.n	80054de <TIM_Base_SetConfig+0x9a>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a2e      	ldr	r2, [pc, #184]	; (8005564 <TIM_Base_SetConfig+0x120>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d017      	beq.n	80054de <TIM_Base_SetConfig+0x9a>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a2d      	ldr	r2, [pc, #180]	; (8005568 <TIM_Base_SetConfig+0x124>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d013      	beq.n	80054de <TIM_Base_SetConfig+0x9a>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a2c      	ldr	r2, [pc, #176]	; (800556c <TIM_Base_SetConfig+0x128>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d00f      	beq.n	80054de <TIM_Base_SetConfig+0x9a>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a2c      	ldr	r2, [pc, #176]	; (8005574 <TIM_Base_SetConfig+0x130>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d00b      	beq.n	80054de <TIM_Base_SetConfig+0x9a>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a2b      	ldr	r2, [pc, #172]	; (8005578 <TIM_Base_SetConfig+0x134>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d007      	beq.n	80054de <TIM_Base_SetConfig+0x9a>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a2a      	ldr	r2, [pc, #168]	; (800557c <TIM_Base_SetConfig+0x138>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d003      	beq.n	80054de <TIM_Base_SetConfig+0x9a>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a25      	ldr	r2, [pc, #148]	; (8005570 <TIM_Base_SetConfig+0x12c>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d108      	bne.n	80054f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	689a      	ldr	r2, [r3, #8]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a12      	ldr	r2, [pc, #72]	; (8005560 <TIM_Base_SetConfig+0x11c>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d013      	beq.n	8005544 <TIM_Base_SetConfig+0x100>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a13      	ldr	r2, [pc, #76]	; (800556c <TIM_Base_SetConfig+0x128>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d00f      	beq.n	8005544 <TIM_Base_SetConfig+0x100>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a13      	ldr	r2, [pc, #76]	; (8005574 <TIM_Base_SetConfig+0x130>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d00b      	beq.n	8005544 <TIM_Base_SetConfig+0x100>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a12      	ldr	r2, [pc, #72]	; (8005578 <TIM_Base_SetConfig+0x134>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d007      	beq.n	8005544 <TIM_Base_SetConfig+0x100>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a11      	ldr	r2, [pc, #68]	; (800557c <TIM_Base_SetConfig+0x138>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d003      	beq.n	8005544 <TIM_Base_SetConfig+0x100>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4a0c      	ldr	r2, [pc, #48]	; (8005570 <TIM_Base_SetConfig+0x12c>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d103      	bne.n	800554c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	691a      	ldr	r2, [r3, #16]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	615a      	str	r2, [r3, #20]
}
 8005552:	bf00      	nop
 8005554:	3714      	adds	r7, #20
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	40012c00 	.word	0x40012c00
 8005564:	40000400 	.word	0x40000400
 8005568:	40000800 	.word	0x40000800
 800556c:	40013400 	.word	0x40013400
 8005570:	40015000 	.word	0x40015000
 8005574:	40014000 	.word	0x40014000
 8005578:	40014400 	.word	0x40014400
 800557c:	40014800 	.word	0x40014800

08005580 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005580:	b480      	push	{r7}
 8005582:	b087      	sub	sp, #28
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	f023 0201 	bic.w	r2, r3, #1
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a1b      	ldr	r3, [r3, #32]
 800559a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f023 0303 	bic.w	r3, r3, #3
 80055ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68fa      	ldr	r2, [r7, #12]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	f023 0302 	bic.w	r3, r3, #2
 80055cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	697a      	ldr	r2, [r7, #20]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a30      	ldr	r2, [pc, #192]	; (800569c <TIM_OC1_SetConfig+0x11c>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d013      	beq.n	8005608 <TIM_OC1_SetConfig+0x88>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	4a2f      	ldr	r2, [pc, #188]	; (80056a0 <TIM_OC1_SetConfig+0x120>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d00f      	beq.n	8005608 <TIM_OC1_SetConfig+0x88>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	4a2e      	ldr	r2, [pc, #184]	; (80056a4 <TIM_OC1_SetConfig+0x124>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d00b      	beq.n	8005608 <TIM_OC1_SetConfig+0x88>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	4a2d      	ldr	r2, [pc, #180]	; (80056a8 <TIM_OC1_SetConfig+0x128>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d007      	beq.n	8005608 <TIM_OC1_SetConfig+0x88>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a2c      	ldr	r2, [pc, #176]	; (80056ac <TIM_OC1_SetConfig+0x12c>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d003      	beq.n	8005608 <TIM_OC1_SetConfig+0x88>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a2b      	ldr	r2, [pc, #172]	; (80056b0 <TIM_OC1_SetConfig+0x130>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d10c      	bne.n	8005622 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	f023 0308 	bic.w	r3, r3, #8
 800560e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	4313      	orrs	r3, r2
 8005618:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	f023 0304 	bic.w	r3, r3, #4
 8005620:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a1d      	ldr	r2, [pc, #116]	; (800569c <TIM_OC1_SetConfig+0x11c>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d013      	beq.n	8005652 <TIM_OC1_SetConfig+0xd2>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a1c      	ldr	r2, [pc, #112]	; (80056a0 <TIM_OC1_SetConfig+0x120>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d00f      	beq.n	8005652 <TIM_OC1_SetConfig+0xd2>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a1b      	ldr	r2, [pc, #108]	; (80056a4 <TIM_OC1_SetConfig+0x124>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d00b      	beq.n	8005652 <TIM_OC1_SetConfig+0xd2>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a1a      	ldr	r2, [pc, #104]	; (80056a8 <TIM_OC1_SetConfig+0x128>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d007      	beq.n	8005652 <TIM_OC1_SetConfig+0xd2>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a19      	ldr	r2, [pc, #100]	; (80056ac <TIM_OC1_SetConfig+0x12c>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d003      	beq.n	8005652 <TIM_OC1_SetConfig+0xd2>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a18      	ldr	r2, [pc, #96]	; (80056b0 <TIM_OC1_SetConfig+0x130>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d111      	bne.n	8005676 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	693a      	ldr	r2, [r7, #16]
 8005668:	4313      	orrs	r3, r2
 800566a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	4313      	orrs	r3, r2
 8005674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	621a      	str	r2, [r3, #32]
}
 8005690:	bf00      	nop
 8005692:	371c      	adds	r7, #28
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	40012c00 	.word	0x40012c00
 80056a0:	40013400 	.word	0x40013400
 80056a4:	40014000 	.word	0x40014000
 80056a8:	40014400 	.word	0x40014400
 80056ac:	40014800 	.word	0x40014800
 80056b0:	40015000 	.word	0x40015000

080056b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b087      	sub	sp, #28
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	f023 0210 	bic.w	r2, r3, #16
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	021b      	lsls	r3, r3, #8
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	f023 0320 	bic.w	r3, r3, #32
 8005702:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	011b      	lsls	r3, r3, #4
 800570a:	697a      	ldr	r2, [r7, #20]
 800570c:	4313      	orrs	r3, r2
 800570e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a2c      	ldr	r2, [pc, #176]	; (80057c4 <TIM_OC2_SetConfig+0x110>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d007      	beq.n	8005728 <TIM_OC2_SetConfig+0x74>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a2b      	ldr	r2, [pc, #172]	; (80057c8 <TIM_OC2_SetConfig+0x114>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d003      	beq.n	8005728 <TIM_OC2_SetConfig+0x74>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	4a2a      	ldr	r2, [pc, #168]	; (80057cc <TIM_OC2_SetConfig+0x118>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d10d      	bne.n	8005744 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800572e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	011b      	lsls	r3, r3, #4
 8005736:	697a      	ldr	r2, [r7, #20]
 8005738:	4313      	orrs	r3, r2
 800573a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005742:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a1f      	ldr	r2, [pc, #124]	; (80057c4 <TIM_OC2_SetConfig+0x110>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d013      	beq.n	8005774 <TIM_OC2_SetConfig+0xc0>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a1e      	ldr	r2, [pc, #120]	; (80057c8 <TIM_OC2_SetConfig+0x114>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d00f      	beq.n	8005774 <TIM_OC2_SetConfig+0xc0>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a1e      	ldr	r2, [pc, #120]	; (80057d0 <TIM_OC2_SetConfig+0x11c>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d00b      	beq.n	8005774 <TIM_OC2_SetConfig+0xc0>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a1d      	ldr	r2, [pc, #116]	; (80057d4 <TIM_OC2_SetConfig+0x120>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d007      	beq.n	8005774 <TIM_OC2_SetConfig+0xc0>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a1c      	ldr	r2, [pc, #112]	; (80057d8 <TIM_OC2_SetConfig+0x124>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d003      	beq.n	8005774 <TIM_OC2_SetConfig+0xc0>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a17      	ldr	r2, [pc, #92]	; (80057cc <TIM_OC2_SetConfig+0x118>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d113      	bne.n	800579c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800577a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005782:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	695b      	ldr	r3, [r3, #20]
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	4313      	orrs	r3, r2
 800578e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	699b      	ldr	r3, [r3, #24]
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	693a      	ldr	r2, [r7, #16]
 8005798:	4313      	orrs	r3, r2
 800579a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	621a      	str	r2, [r3, #32]
}
 80057b6:	bf00      	nop
 80057b8:	371c      	adds	r7, #28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	40012c00 	.word	0x40012c00
 80057c8:	40013400 	.word	0x40013400
 80057cc:	40015000 	.word	0x40015000
 80057d0:	40014000 	.word	0x40014000
 80057d4:	40014400 	.word	0x40014400
 80057d8:	40014800 	.word	0x40014800

080057dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057dc:	b480      	push	{r7}
 80057de:	b087      	sub	sp, #28
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a1b      	ldr	r3, [r3, #32]
 80057ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	69db      	ldr	r3, [r3, #28]
 8005802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800580a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800580e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 0303 	bic.w	r3, r3, #3
 8005816:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	4313      	orrs	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005828:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	021b      	lsls	r3, r3, #8
 8005830:	697a      	ldr	r2, [r7, #20]
 8005832:	4313      	orrs	r3, r2
 8005834:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a2b      	ldr	r2, [pc, #172]	; (80058e8 <TIM_OC3_SetConfig+0x10c>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d007      	beq.n	800584e <TIM_OC3_SetConfig+0x72>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a2a      	ldr	r2, [pc, #168]	; (80058ec <TIM_OC3_SetConfig+0x110>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d003      	beq.n	800584e <TIM_OC3_SetConfig+0x72>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a29      	ldr	r2, [pc, #164]	; (80058f0 <TIM_OC3_SetConfig+0x114>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d10d      	bne.n	800586a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005854:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	021b      	lsls	r3, r3, #8
 800585c:	697a      	ldr	r2, [r7, #20]
 800585e:	4313      	orrs	r3, r2
 8005860:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005868:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a1e      	ldr	r2, [pc, #120]	; (80058e8 <TIM_OC3_SetConfig+0x10c>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d013      	beq.n	800589a <TIM_OC3_SetConfig+0xbe>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a1d      	ldr	r2, [pc, #116]	; (80058ec <TIM_OC3_SetConfig+0x110>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d00f      	beq.n	800589a <TIM_OC3_SetConfig+0xbe>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a1d      	ldr	r2, [pc, #116]	; (80058f4 <TIM_OC3_SetConfig+0x118>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d00b      	beq.n	800589a <TIM_OC3_SetConfig+0xbe>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a1c      	ldr	r2, [pc, #112]	; (80058f8 <TIM_OC3_SetConfig+0x11c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d007      	beq.n	800589a <TIM_OC3_SetConfig+0xbe>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a1b      	ldr	r2, [pc, #108]	; (80058fc <TIM_OC3_SetConfig+0x120>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d003      	beq.n	800589a <TIM_OC3_SetConfig+0xbe>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a16      	ldr	r2, [pc, #88]	; (80058f0 <TIM_OC3_SetConfig+0x114>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d113      	bne.n	80058c2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80058a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	011b      	lsls	r3, r3, #4
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	011b      	lsls	r3, r3, #4
 80058bc:	693a      	ldr	r2, [r7, #16]
 80058be:	4313      	orrs	r3, r2
 80058c0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	693a      	ldr	r2, [r7, #16]
 80058c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	697a      	ldr	r2, [r7, #20]
 80058da:	621a      	str	r2, [r3, #32]
}
 80058dc:	bf00      	nop
 80058de:	371c      	adds	r7, #28
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr
 80058e8:	40012c00 	.word	0x40012c00
 80058ec:	40013400 	.word	0x40013400
 80058f0:	40015000 	.word	0x40015000
 80058f4:	40014000 	.word	0x40014000
 80058f8:	40014400 	.word	0x40014400
 80058fc:	40014800 	.word	0x40014800

08005900 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005900:	b480      	push	{r7}
 8005902:	b087      	sub	sp, #28
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a1b      	ldr	r3, [r3, #32]
 800590e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	69db      	ldr	r3, [r3, #28]
 8005926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800592e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800593a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	021b      	lsls	r3, r3, #8
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	4313      	orrs	r3, r2
 8005946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800594e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	031b      	lsls	r3, r3, #12
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	4313      	orrs	r3, r2
 800595a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a1a      	ldr	r2, [pc, #104]	; (80059c8 <TIM_OC4_SetConfig+0xc8>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d013      	beq.n	800598c <TIM_OC4_SetConfig+0x8c>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4a19      	ldr	r2, [pc, #100]	; (80059cc <TIM_OC4_SetConfig+0xcc>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d00f      	beq.n	800598c <TIM_OC4_SetConfig+0x8c>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a18      	ldr	r2, [pc, #96]	; (80059d0 <TIM_OC4_SetConfig+0xd0>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d00b      	beq.n	800598c <TIM_OC4_SetConfig+0x8c>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a17      	ldr	r2, [pc, #92]	; (80059d4 <TIM_OC4_SetConfig+0xd4>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d007      	beq.n	800598c <TIM_OC4_SetConfig+0x8c>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a16      	ldr	r2, [pc, #88]	; (80059d8 <TIM_OC4_SetConfig+0xd8>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d003      	beq.n	800598c <TIM_OC4_SetConfig+0x8c>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a15      	ldr	r2, [pc, #84]	; (80059dc <TIM_OC4_SetConfig+0xdc>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d109      	bne.n	80059a0 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005992:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	695b      	ldr	r3, [r3, #20]
 8005998:	019b      	lsls	r3, r3, #6
 800599a:	697a      	ldr	r2, [r7, #20]
 800599c:	4313      	orrs	r3, r2
 800599e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	68fa      	ldr	r2, [r7, #12]
 80059aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	685a      	ldr	r2, [r3, #4]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	621a      	str	r2, [r3, #32]
}
 80059ba:	bf00      	nop
 80059bc:	371c      	adds	r7, #28
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop
 80059c8:	40012c00 	.word	0x40012c00
 80059cc:	40013400 	.word	0x40013400
 80059d0:	40014000 	.word	0x40014000
 80059d4:	40014400 	.word	0x40014400
 80059d8:	40014800 	.word	0x40014800
 80059dc:	40015000 	.word	0x40015000

080059e0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b087      	sub	sp, #28
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68fa      	ldr	r2, [r7, #12]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005a24:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	041b      	lsls	r3, r3, #16
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a19      	ldr	r2, [pc, #100]	; (8005a9c <TIM_OC5_SetConfig+0xbc>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d013      	beq.n	8005a62 <TIM_OC5_SetConfig+0x82>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a18      	ldr	r2, [pc, #96]	; (8005aa0 <TIM_OC5_SetConfig+0xc0>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d00f      	beq.n	8005a62 <TIM_OC5_SetConfig+0x82>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a17      	ldr	r2, [pc, #92]	; (8005aa4 <TIM_OC5_SetConfig+0xc4>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d00b      	beq.n	8005a62 <TIM_OC5_SetConfig+0x82>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a16      	ldr	r2, [pc, #88]	; (8005aa8 <TIM_OC5_SetConfig+0xc8>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d007      	beq.n	8005a62 <TIM_OC5_SetConfig+0x82>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a15      	ldr	r2, [pc, #84]	; (8005aac <TIM_OC5_SetConfig+0xcc>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d003      	beq.n	8005a62 <TIM_OC5_SetConfig+0x82>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a14      	ldr	r2, [pc, #80]	; (8005ab0 <TIM_OC5_SetConfig+0xd0>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d109      	bne.n	8005a76 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	021b      	lsls	r3, r3, #8
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	697a      	ldr	r2, [r7, #20]
 8005a7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	685a      	ldr	r2, [r3, #4]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	693a      	ldr	r2, [r7, #16]
 8005a8e:	621a      	str	r2, [r3, #32]
}
 8005a90:	bf00      	nop
 8005a92:	371c      	adds	r7, #28
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr
 8005a9c:	40012c00 	.word	0x40012c00
 8005aa0:	40013400 	.word	0x40013400
 8005aa4:	40014000 	.word	0x40014000
 8005aa8:	40014400 	.word	0x40014400
 8005aac:	40014800 	.word	0x40014800
 8005ab0:	40015000 	.word	0x40015000

08005ab4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b087      	sub	sp, #28
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a1b      	ldr	r3, [r3, #32]
 8005ace:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ae2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	021b      	lsls	r3, r3, #8
 8005aee:	68fa      	ldr	r2, [r7, #12]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005afa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	051b      	lsls	r3, r3, #20
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a1a      	ldr	r2, [pc, #104]	; (8005b74 <TIM_OC6_SetConfig+0xc0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d013      	beq.n	8005b38 <TIM_OC6_SetConfig+0x84>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a19      	ldr	r2, [pc, #100]	; (8005b78 <TIM_OC6_SetConfig+0xc4>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d00f      	beq.n	8005b38 <TIM_OC6_SetConfig+0x84>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a18      	ldr	r2, [pc, #96]	; (8005b7c <TIM_OC6_SetConfig+0xc8>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d00b      	beq.n	8005b38 <TIM_OC6_SetConfig+0x84>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a17      	ldr	r2, [pc, #92]	; (8005b80 <TIM_OC6_SetConfig+0xcc>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d007      	beq.n	8005b38 <TIM_OC6_SetConfig+0x84>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a16      	ldr	r2, [pc, #88]	; (8005b84 <TIM_OC6_SetConfig+0xd0>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d003      	beq.n	8005b38 <TIM_OC6_SetConfig+0x84>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a15      	ldr	r2, [pc, #84]	; (8005b88 <TIM_OC6_SetConfig+0xd4>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d109      	bne.n	8005b4c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b3e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	695b      	ldr	r3, [r3, #20]
 8005b44:	029b      	lsls	r3, r3, #10
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	685a      	ldr	r2, [r3, #4]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	693a      	ldr	r2, [r7, #16]
 8005b64:	621a      	str	r2, [r3, #32]
}
 8005b66:	bf00      	nop
 8005b68:	371c      	adds	r7, #28
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40012c00 	.word	0x40012c00
 8005b78:	40013400 	.word	0x40013400
 8005b7c:	40014000 	.word	0x40014000
 8005b80:	40014400 	.word	0x40014400
 8005b84:	40014800 	.word	0x40014800
 8005b88:	40015000 	.word	0x40015000

08005b8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b087      	sub	sp, #28
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6a1b      	ldr	r3, [r3, #32]
 8005b9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	f023 0201 	bic.w	r2, r3, #1
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	011b      	lsls	r3, r3, #4
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	f023 030a 	bic.w	r3, r3, #10
 8005bc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	621a      	str	r2, [r3, #32]
}
 8005bde:	bf00      	nop
 8005be0:	371c      	adds	r7, #28
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr

08005bea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bea:	b480      	push	{r7}
 8005bec:	b087      	sub	sp, #28
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	60f8      	str	r0, [r7, #12]
 8005bf2:	60b9      	str	r1, [r7, #8]
 8005bf4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	f023 0210 	bic.w	r2, r3, #16
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6a1b      	ldr	r3, [r3, #32]
 8005c0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	031b      	lsls	r3, r3, #12
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c26:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	011b      	lsls	r3, r3, #4
 8005c2c:	693a      	ldr	r2, [r7, #16]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	693a      	ldr	r2, [r7, #16]
 8005c3c:	621a      	str	r2, [r3, #32]
}
 8005c3e:	bf00      	nop
 8005c40:	371c      	adds	r7, #28
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr

08005c4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b085      	sub	sp, #20
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
 8005c52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c62:	683a      	ldr	r2, [r7, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	f043 0307 	orr.w	r3, r3, #7
 8005c6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	68fa      	ldr	r2, [r7, #12]
 8005c72:	609a      	str	r2, [r3, #8]
}
 8005c74:	bf00      	nop
 8005c76:	3714      	adds	r7, #20
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b087      	sub	sp, #28
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	60f8      	str	r0, [r7, #12]
 8005c88:	60b9      	str	r1, [r7, #8]
 8005c8a:	607a      	str	r2, [r7, #4]
 8005c8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	021a      	lsls	r2, r3, #8
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	431a      	orrs	r2, r3
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	697a      	ldr	r2, [r7, #20]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	609a      	str	r2, [r3, #8]
}
 8005cb4:	bf00      	nop
 8005cb6:	371c      	adds	r7, #28
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b087      	sub	sp, #28
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	f003 031f 	and.w	r3, r3, #31
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6a1a      	ldr	r2, [r3, #32]
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	43db      	mvns	r3, r3
 8005ce2:	401a      	ands	r2, r3
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6a1a      	ldr	r2, [r3, #32]
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	f003 031f 	and.w	r3, r3, #31
 8005cf2:	6879      	ldr	r1, [r7, #4]
 8005cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf8:	431a      	orrs	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	621a      	str	r2, [r3, #32]
}
 8005cfe:	bf00      	nop
 8005d00:	371c      	adds	r7, #28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
	...

08005d0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b085      	sub	sp, #20
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d101      	bne.n	8005d24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d20:	2302      	movs	r3, #2
 8005d22:	e06d      	b.n	8005e00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2202      	movs	r2, #2
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a30      	ldr	r2, [pc, #192]	; (8005e0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d009      	beq.n	8005d62 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a2f      	ldr	r2, [pc, #188]	; (8005e10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d004      	beq.n	8005d62 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a2d      	ldr	r2, [pc, #180]	; (8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d108      	bne.n	8005d74 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005d68:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68fa      	ldr	r2, [r7, #12]
 8005d8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a1e      	ldr	r2, [pc, #120]	; (8005e0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d01d      	beq.n	8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005da0:	d018      	beq.n	8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a1c      	ldr	r2, [pc, #112]	; (8005e18 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d013      	beq.n	8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a1a      	ldr	r2, [pc, #104]	; (8005e1c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d00e      	beq.n	8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a15      	ldr	r2, [pc, #84]	; (8005e10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d009      	beq.n	8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a16      	ldr	r2, [pc, #88]	; (8005e20 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d004      	beq.n	8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a11      	ldr	r2, [pc, #68]	; (8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d10c      	bne.n	8005dee <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	68ba      	ldr	r2, [r7, #8]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dfe:	2300      	movs	r3, #0
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	40012c00 	.word	0x40012c00
 8005e10:	40013400 	.word	0x40013400
 8005e14:	40015000 	.word	0x40015000
 8005e18:	40000400 	.word	0x40000400
 8005e1c:	40000800 	.word	0x40000800
 8005e20:	40014000 	.word	0x40014000

08005e24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e040      	b.n	8005eb8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d106      	bne.n	8005e4c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7fb fb02 	bl	8001450 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2224      	movs	r2, #36	; 0x24
 8005e50:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 0201 	bic.w	r2, r2, #1
 8005e60:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 fc5e 	bl	8006724 <UART_SetConfig>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d101      	bne.n	8005e72 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e022      	b.n	8005eb8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d002      	beq.n	8005e80 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fe26 	bl	8006acc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689a      	ldr	r2, [r3, #8]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 fead 	bl	8006c10 <UART_CheckIdleState>
 8005eb6:	4603      	mov	r3, r0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b08a      	sub	sp, #40	; 0x28
 8005ec4:	af02      	add	r7, sp, #8
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	603b      	str	r3, [r7, #0]
 8005ecc:	4613      	mov	r3, r2
 8005ece:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ed4:	2b20      	cmp	r3, #32
 8005ed6:	d178      	bne.n	8005fca <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d002      	beq.n	8005ee4 <HAL_UART_Transmit+0x24>
 8005ede:	88fb      	ldrh	r3, [r7, #6]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d101      	bne.n	8005ee8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e071      	b.n	8005fcc <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2221      	movs	r2, #33	; 0x21
 8005ef4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ef6:	f7fb fcd9 	bl	80018ac <HAL_GetTick>
 8005efa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	88fa      	ldrh	r2, [r7, #6]
 8005f00:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	88fa      	ldrh	r2, [r7, #6]
 8005f08:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f14:	d108      	bne.n	8005f28 <HAL_UART_Transmit+0x68>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d104      	bne.n	8005f28 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	61bb      	str	r3, [r7, #24]
 8005f26:	e003      	b.n	8005f30 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f30:	e030      	b.n	8005f94 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	9300      	str	r3, [sp, #0]
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	2180      	movs	r1, #128	; 0x80
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 ff0f 	bl	8006d60 <UART_WaitOnFlagUntilTimeout>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d004      	beq.n	8005f52 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e03c      	b.n	8005fcc <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10b      	bne.n	8005f70 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	881a      	ldrh	r2, [r3, #0]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f64:	b292      	uxth	r2, r2
 8005f66:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	3302      	adds	r3, #2
 8005f6c:	61bb      	str	r3, [r7, #24]
 8005f6e:	e008      	b.n	8005f82 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	781a      	ldrb	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	b292      	uxth	r2, r2
 8005f7a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1c8      	bne.n	8005f32 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	9300      	str	r3, [sp, #0]
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	2140      	movs	r1, #64	; 0x40
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f000 fed8 	bl	8006d60 <UART_WaitOnFlagUntilTimeout>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d004      	beq.n	8005fc0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2220      	movs	r2, #32
 8005fba:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	e005      	b.n	8005fcc <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2220      	movs	r2, #32
 8005fc4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	e000      	b.n	8005fcc <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8005fca:	2302      	movs	r3, #2
  }
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3720      	adds	r7, #32
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b08b      	sub	sp, #44	; 0x2c
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fe6:	2b20      	cmp	r3, #32
 8005fe8:	d147      	bne.n	800607a <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d002      	beq.n	8005ff6 <HAL_UART_Transmit_IT+0x22>
 8005ff0:	88fb      	ldrh	r3, [r7, #6]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d101      	bne.n	8005ffa <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e040      	b.n	800607c <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	88fa      	ldrh	r2, [r7, #6]
 8006004:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	88fa      	ldrh	r2, [r7, #6]
 800600c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2221      	movs	r2, #33	; 0x21
 8006022:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800602c:	d107      	bne.n	800603e <HAL_UART_Transmit_IT+0x6a>
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d103      	bne.n	800603e <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	4a13      	ldr	r2, [pc, #76]	; (8006088 <HAL_UART_Transmit_IT+0xb4>)
 800603a:	66da      	str	r2, [r3, #108]	; 0x6c
 800603c:	e002      	b.n	8006044 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	4a12      	ldr	r2, [pc, #72]	; (800608c <HAL_UART_Transmit_IT+0xb8>)
 8006042:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	613b      	str	r3, [r7, #16]
   return(result);
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006058:	627b      	str	r3, [r7, #36]	; 0x24
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	461a      	mov	r2, r3
 8006060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006062:	623b      	str	r3, [r7, #32]
 8006064:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006066:	69f9      	ldr	r1, [r7, #28]
 8006068:	6a3a      	ldr	r2, [r7, #32]
 800606a:	e841 2300 	strex	r3, r2, [r1]
 800606e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1e6      	bne.n	8006044 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8006076:	2300      	movs	r3, #0
 8006078:	e000      	b.n	800607c <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800607a:	2302      	movs	r3, #2
  }
}
 800607c:	4618      	mov	r0, r3
 800607e:	372c      	adds	r7, #44	; 0x2c
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr
 8006088:	08007169 	.word	0x08007169
 800608c:	080070b1 	.word	0x080070b1

08006090 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b08a      	sub	sp, #40	; 0x28
 8006094:	af00      	add	r7, sp, #0
 8006096:	60f8      	str	r0, [r7, #12]
 8006098:	60b9      	str	r1, [r7, #8]
 800609a:	4613      	mov	r3, r2
 800609c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060a4:	2b20      	cmp	r3, #32
 80060a6:	d132      	bne.n	800610e <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d002      	beq.n	80060b4 <HAL_UART_Receive_IT+0x24>
 80060ae:	88fb      	ldrh	r3, [r7, #6]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d101      	bne.n	80060b8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e02b      	b.n	8006110 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d018      	beq.n	80060fe <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	e853 3f00 	ldrex	r3, [r3]
 80060d8:	613b      	str	r3, [r7, #16]
   return(result);
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80060e0:	627b      	str	r3, [r7, #36]	; 0x24
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	461a      	mov	r2, r3
 80060e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ea:	623b      	str	r3, [r7, #32]
 80060ec:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ee:	69f9      	ldr	r1, [r7, #28]
 80060f0:	6a3a      	ldr	r2, [r7, #32]
 80060f2:	e841 2300 	strex	r3, r2, [r1]
 80060f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1e6      	bne.n	80060cc <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80060fe:	88fb      	ldrh	r3, [r7, #6]
 8006100:	461a      	mov	r2, r3
 8006102:	68b9      	ldr	r1, [r7, #8]
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f000 fe93 	bl	8006e30 <UART_Start_Receive_IT>
 800610a:	4603      	mov	r3, r0
 800610c:	e000      	b.n	8006110 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800610e:	2302      	movs	r3, #2
  }
}
 8006110:	4618      	mov	r0, r3
 8006112:	3728      	adds	r7, #40	; 0x28
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b0ba      	sub	sp, #232	; 0xe8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	69db      	ldr	r3, [r3, #28]
 8006126:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800613e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006142:	f640 030f 	movw	r3, #2063	; 0x80f
 8006146:	4013      	ands	r3, r2
 8006148:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800614c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006150:	2b00      	cmp	r3, #0
 8006152:	d115      	bne.n	8006180 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006158:	f003 0320 	and.w	r3, r3, #32
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00f      	beq.n	8006180 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006164:	f003 0320 	and.w	r3, r3, #32
 8006168:	2b00      	cmp	r3, #0
 800616a:	d009      	beq.n	8006180 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 82ab 	beq.w	80066cc <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	4798      	blx	r3
      }
      return;
 800617e:	e2a5      	b.n	80066cc <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006180:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006184:	2b00      	cmp	r3, #0
 8006186:	f000 8117 	beq.w	80063b8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800618a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	2b00      	cmp	r3, #0
 8006194:	d106      	bne.n	80061a4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006196:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800619a:	4b85      	ldr	r3, [pc, #532]	; (80063b0 <HAL_UART_IRQHandler+0x298>)
 800619c:	4013      	ands	r3, r2
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f000 810a 	beq.w	80063b8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80061a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061a8:	f003 0301 	and.w	r3, r3, #1
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d011      	beq.n	80061d4 <HAL_UART_IRQHandler+0xbc>
 80061b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d00b      	beq.n	80061d4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2201      	movs	r2, #1
 80061c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061ca:	f043 0201 	orr.w	r2, r3, #1
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80061d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061d8:	f003 0302 	and.w	r3, r3, #2
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d011      	beq.n	8006204 <HAL_UART_IRQHandler+0xec>
 80061e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061e4:	f003 0301 	and.w	r3, r3, #1
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d00b      	beq.n	8006204 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2202      	movs	r2, #2
 80061f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061fa:	f043 0204 	orr.w	r2, r3, #4
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006208:	f003 0304 	and.w	r3, r3, #4
 800620c:	2b00      	cmp	r3, #0
 800620e:	d011      	beq.n	8006234 <HAL_UART_IRQHandler+0x11c>
 8006210:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006214:	f003 0301 	and.w	r3, r3, #1
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00b      	beq.n	8006234 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2204      	movs	r2, #4
 8006222:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800622a:	f043 0202 	orr.w	r2, r3, #2
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006238:	f003 0308 	and.w	r3, r3, #8
 800623c:	2b00      	cmp	r3, #0
 800623e:	d017      	beq.n	8006270 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006244:	f003 0320 	and.w	r3, r3, #32
 8006248:	2b00      	cmp	r3, #0
 800624a:	d105      	bne.n	8006258 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800624c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006250:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00b      	beq.n	8006270 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2208      	movs	r2, #8
 800625e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006266:	f043 0208 	orr.w	r2, r3, #8
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006274:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006278:	2b00      	cmp	r3, #0
 800627a:	d012      	beq.n	80062a2 <HAL_UART_IRQHandler+0x18a>
 800627c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006280:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00c      	beq.n	80062a2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006290:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006298:	f043 0220 	orr.w	r2, r3, #32
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 8211 	beq.w	80066d0 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80062ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062b2:	f003 0320 	and.w	r3, r3, #32
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00d      	beq.n	80062d6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80062ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062be:	f003 0320 	and.w	r3, r3, #32
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d007      	beq.n	80062d6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d003      	beq.n	80062d6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062dc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ea:	2b40      	cmp	r3, #64	; 0x40
 80062ec:	d005      	beq.n	80062fa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80062ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80062f2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d04f      	beq.n	800639a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 fe5e 	bl	8006fbc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800630a:	2b40      	cmp	r3, #64	; 0x40
 800630c:	d141      	bne.n	8006392 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	3308      	adds	r3, #8
 8006314:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006318:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800631c:	e853 3f00 	ldrex	r3, [r3]
 8006320:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006324:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800632c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	3308      	adds	r3, #8
 8006336:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800633a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800633e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006342:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006346:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800634a:	e841 2300 	strex	r3, r2, [r1]
 800634e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006352:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1d9      	bne.n	800630e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800635e:	2b00      	cmp	r3, #0
 8006360:	d013      	beq.n	800638a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006366:	4a13      	ldr	r2, [pc, #76]	; (80063b4 <HAL_UART_IRQHandler+0x29c>)
 8006368:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800636e:	4618      	mov	r0, r3
 8006370:	f7fc fcf4 	bl	8002d5c <HAL_DMA_Abort_IT>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d017      	beq.n	80063aa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800637e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006384:	4610      	mov	r0, r2
 8006386:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006388:	e00f      	b.n	80063aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f9b4 	bl	80066f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006390:	e00b      	b.n	80063aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 f9b0 	bl	80066f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006398:	e007      	b.n	80063aa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 f9ac 	bl	80066f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80063a8:	e192      	b.n	80066d0 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063aa:	bf00      	nop
    return;
 80063ac:	e190      	b.n	80066d0 <HAL_UART_IRQHandler+0x5b8>
 80063ae:	bf00      	nop
 80063b0:	04000120 	.word	0x04000120
 80063b4:	08007085 	.word	0x08007085

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063bc:	2b01      	cmp	r3, #1
 80063be:	f040 814b 	bne.w	8006658 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80063c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063c6:	f003 0310 	and.w	r3, r3, #16
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	f000 8144 	beq.w	8006658 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80063d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063d4:	f003 0310 	and.w	r3, r3, #16
 80063d8:	2b00      	cmp	r3, #0
 80063da:	f000 813d 	beq.w	8006658 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2210      	movs	r2, #16
 80063e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f0:	2b40      	cmp	r3, #64	; 0x40
 80063f2:	f040 80b5 	bne.w	8006560 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006402:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006406:	2b00      	cmp	r3, #0
 8006408:	f000 8164 	beq.w	80066d4 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006412:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006416:	429a      	cmp	r2, r3
 8006418:	f080 815c 	bcs.w	80066d4 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006422:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800642a:	699b      	ldr	r3, [r3, #24]
 800642c:	2b20      	cmp	r3, #32
 800642e:	f000 8086 	beq.w	800653e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800643a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800643e:	e853 3f00 	ldrex	r3, [r3]
 8006442:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006446:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800644a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800644e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	461a      	mov	r2, r3
 8006458:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800645c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006460:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006464:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006468:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800646c:	e841 2300 	strex	r3, r2, [r1]
 8006470:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006474:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006478:	2b00      	cmp	r3, #0
 800647a:	d1da      	bne.n	8006432 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	3308      	adds	r3, #8
 8006482:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006484:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006486:	e853 3f00 	ldrex	r3, [r3]
 800648a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800648c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800648e:	f023 0301 	bic.w	r3, r3, #1
 8006492:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	3308      	adds	r3, #8
 800649c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80064a0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80064a4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80064a8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80064ac:	e841 2300 	strex	r3, r2, [r1]
 80064b0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80064b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d1e1      	bne.n	800647c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	3308      	adds	r3, #8
 80064be:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064c2:	e853 3f00 	ldrex	r3, [r3]
 80064c6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80064c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	3308      	adds	r3, #8
 80064d8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80064dc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80064de:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80064e2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80064e4:	e841 2300 	strex	r3, r2, [r1]
 80064e8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80064ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d1e3      	bne.n	80064b8 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2220      	movs	r2, #32
 80064f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006504:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006506:	e853 3f00 	ldrex	r3, [r3]
 800650a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800650c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800650e:	f023 0310 	bic.w	r3, r3, #16
 8006512:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	461a      	mov	r2, r3
 800651c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006520:	65bb      	str	r3, [r7, #88]	; 0x58
 8006522:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006524:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006526:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006528:	e841 2300 	strex	r3, r2, [r1]
 800652c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800652e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006530:	2b00      	cmp	r3, #0
 8006532:	d1e4      	bne.n	80064fe <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006538:	4618      	mov	r0, r3
 800653a:	f7fc fbd6 	bl	8002cea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2202      	movs	r2, #2
 8006542:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006550:	b29b      	uxth	r3, r3
 8006552:	1ad3      	subs	r3, r2, r3
 8006554:	b29b      	uxth	r3, r3
 8006556:	4619      	mov	r1, r3
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 f8d7 	bl	800670c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800655e:	e0b9      	b.n	80066d4 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800656c:	b29b      	uxth	r3, r3
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800657a:	b29b      	uxth	r3, r3
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 80ab 	beq.w	80066d8 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8006582:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006586:	2b00      	cmp	r3, #0
 8006588:	f000 80a6 	beq.w	80066d8 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006594:	e853 3f00 	ldrex	r3, [r3]
 8006598:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800659a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800659c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	461a      	mov	r2, r3
 80065aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80065ae:	647b      	str	r3, [r7, #68]	; 0x44
 80065b0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80065b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065b6:	e841 2300 	strex	r3, r2, [r1]
 80065ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1e4      	bne.n	800658c <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	3308      	adds	r3, #8
 80065c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065cc:	e853 3f00 	ldrex	r3, [r3]
 80065d0:	623b      	str	r3, [r7, #32]
   return(result);
 80065d2:	6a3b      	ldr	r3, [r7, #32]
 80065d4:	f023 0301 	bic.w	r3, r3, #1
 80065d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	3308      	adds	r3, #8
 80065e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80065e6:	633a      	str	r2, [r7, #48]	; 0x30
 80065e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80065ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065ee:	e841 2300 	strex	r3, r2, [r1]
 80065f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80065f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1e3      	bne.n	80065c2 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2220      	movs	r2, #32
 80065fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	e853 3f00 	ldrex	r3, [r3]
 800661a:	60fb      	str	r3, [r7, #12]
   return(result);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f023 0310 	bic.w	r3, r3, #16
 8006622:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	461a      	mov	r2, r3
 800662c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006630:	61fb      	str	r3, [r7, #28]
 8006632:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006634:	69b9      	ldr	r1, [r7, #24]
 8006636:	69fa      	ldr	r2, [r7, #28]
 8006638:	e841 2300 	strex	r3, r2, [r1]
 800663c:	617b      	str	r3, [r7, #20]
   return(result);
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1e4      	bne.n	800660e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2202      	movs	r2, #2
 8006648:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800664a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800664e:	4619      	mov	r1, r3
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f85b 	bl	800670c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006656:	e03f      	b.n	80066d8 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800665c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00e      	beq.n	8006682 <HAL_UART_IRQHandler+0x56a>
 8006664:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006668:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800666c:	2b00      	cmp	r3, #0
 800666e:	d008      	beq.n	8006682 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006678:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 ffa6 	bl	80075cc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006680:	e02d      	b.n	80066de <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800668a:	2b00      	cmp	r3, #0
 800668c:	d00e      	beq.n	80066ac <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800668e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006696:	2b00      	cmp	r3, #0
 8006698:	d008      	beq.n	80066ac <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d01c      	beq.n	80066dc <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	4798      	blx	r3
    }
    return;
 80066aa:	e017      	b.n	80066dc <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80066ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d012      	beq.n	80066de <HAL_UART_IRQHandler+0x5c6>
 80066b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d00c      	beq.n	80066de <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f000 fdaf 	bl	8007228 <UART_EndTransmit_IT>
    return;
 80066ca:	e008      	b.n	80066de <HAL_UART_IRQHandler+0x5c6>
      return;
 80066cc:	bf00      	nop
 80066ce:	e006      	b.n	80066de <HAL_UART_IRQHandler+0x5c6>
    return;
 80066d0:	bf00      	nop
 80066d2:	e004      	b.n	80066de <HAL_UART_IRQHandler+0x5c6>
      return;
 80066d4:	bf00      	nop
 80066d6:	e002      	b.n	80066de <HAL_UART_IRQHandler+0x5c6>
      return;
 80066d8:	bf00      	nop
 80066da:	e000      	b.n	80066de <HAL_UART_IRQHandler+0x5c6>
    return;
 80066dc:	bf00      	nop
  }

}
 80066de:	37e8      	adds	r7, #232	; 0xe8
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80066ec:	bf00      	nop
 80066ee:	370c      	adds	r7, #12
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	460b      	mov	r3, r1
 8006716:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b088      	sub	sp, #32
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800672c:	2300      	movs	r3, #0
 800672e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	689a      	ldr	r2, [r3, #8]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	431a      	orrs	r2, r3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	431a      	orrs	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	69db      	ldr	r3, [r3, #28]
 8006744:	4313      	orrs	r3, r2
 8006746:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	4b92      	ldr	r3, [pc, #584]	; (8006998 <UART_SetConfig+0x274>)
 8006750:	4013      	ands	r3, r2
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	6812      	ldr	r2, [r2, #0]
 8006756:	6979      	ldr	r1, [r7, #20]
 8006758:	430b      	orrs	r3, r1
 800675a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	68da      	ldr	r2, [r3, #12]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	430a      	orrs	r2, r1
 8006770:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	699b      	ldr	r3, [r3, #24]
 8006776:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6a1b      	ldr	r3, [r3, #32]
 800677c:	697a      	ldr	r2, [r7, #20]
 800677e:	4313      	orrs	r3, r2
 8006780:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	697a      	ldr	r2, [r7, #20]
 8006792:	430a      	orrs	r2, r1
 8006794:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a80      	ldr	r2, [pc, #512]	; (800699c <UART_SetConfig+0x278>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d120      	bne.n	80067e2 <UART_SetConfig+0xbe>
 80067a0:	4b7f      	ldr	r3, [pc, #508]	; (80069a0 <UART_SetConfig+0x27c>)
 80067a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a4:	f003 0303 	and.w	r3, r3, #3
 80067a8:	2b03      	cmp	r3, #3
 80067aa:	d817      	bhi.n	80067dc <UART_SetConfig+0xb8>
 80067ac:	a201      	add	r2, pc, #4	; (adr r2, 80067b4 <UART_SetConfig+0x90>)
 80067ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b2:	bf00      	nop
 80067b4:	080067c5 	.word	0x080067c5
 80067b8:	080067d1 	.word	0x080067d1
 80067bc:	080067d7 	.word	0x080067d7
 80067c0:	080067cb 	.word	0x080067cb
 80067c4:	2301      	movs	r3, #1
 80067c6:	77fb      	strb	r3, [r7, #31]
 80067c8:	e0b5      	b.n	8006936 <UART_SetConfig+0x212>
 80067ca:	2302      	movs	r3, #2
 80067cc:	77fb      	strb	r3, [r7, #31]
 80067ce:	e0b2      	b.n	8006936 <UART_SetConfig+0x212>
 80067d0:	2304      	movs	r3, #4
 80067d2:	77fb      	strb	r3, [r7, #31]
 80067d4:	e0af      	b.n	8006936 <UART_SetConfig+0x212>
 80067d6:	2308      	movs	r3, #8
 80067d8:	77fb      	strb	r3, [r7, #31]
 80067da:	e0ac      	b.n	8006936 <UART_SetConfig+0x212>
 80067dc:	2310      	movs	r3, #16
 80067de:	77fb      	strb	r3, [r7, #31]
 80067e0:	e0a9      	b.n	8006936 <UART_SetConfig+0x212>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a6f      	ldr	r2, [pc, #444]	; (80069a4 <UART_SetConfig+0x280>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d124      	bne.n	8006836 <UART_SetConfig+0x112>
 80067ec:	4b6c      	ldr	r3, [pc, #432]	; (80069a0 <UART_SetConfig+0x27c>)
 80067ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80067f4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80067f8:	d011      	beq.n	800681e <UART_SetConfig+0xfa>
 80067fa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80067fe:	d817      	bhi.n	8006830 <UART_SetConfig+0x10c>
 8006800:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006804:	d011      	beq.n	800682a <UART_SetConfig+0x106>
 8006806:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800680a:	d811      	bhi.n	8006830 <UART_SetConfig+0x10c>
 800680c:	2b00      	cmp	r3, #0
 800680e:	d003      	beq.n	8006818 <UART_SetConfig+0xf4>
 8006810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006814:	d006      	beq.n	8006824 <UART_SetConfig+0x100>
 8006816:	e00b      	b.n	8006830 <UART_SetConfig+0x10c>
 8006818:	2300      	movs	r3, #0
 800681a:	77fb      	strb	r3, [r7, #31]
 800681c:	e08b      	b.n	8006936 <UART_SetConfig+0x212>
 800681e:	2302      	movs	r3, #2
 8006820:	77fb      	strb	r3, [r7, #31]
 8006822:	e088      	b.n	8006936 <UART_SetConfig+0x212>
 8006824:	2304      	movs	r3, #4
 8006826:	77fb      	strb	r3, [r7, #31]
 8006828:	e085      	b.n	8006936 <UART_SetConfig+0x212>
 800682a:	2308      	movs	r3, #8
 800682c:	77fb      	strb	r3, [r7, #31]
 800682e:	e082      	b.n	8006936 <UART_SetConfig+0x212>
 8006830:	2310      	movs	r3, #16
 8006832:	77fb      	strb	r3, [r7, #31]
 8006834:	e07f      	b.n	8006936 <UART_SetConfig+0x212>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a5b      	ldr	r2, [pc, #364]	; (80069a8 <UART_SetConfig+0x284>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d124      	bne.n	800688a <UART_SetConfig+0x166>
 8006840:	4b57      	ldr	r3, [pc, #348]	; (80069a0 <UART_SetConfig+0x27c>)
 8006842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006844:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006848:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800684c:	d011      	beq.n	8006872 <UART_SetConfig+0x14e>
 800684e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006852:	d817      	bhi.n	8006884 <UART_SetConfig+0x160>
 8006854:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006858:	d011      	beq.n	800687e <UART_SetConfig+0x15a>
 800685a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800685e:	d811      	bhi.n	8006884 <UART_SetConfig+0x160>
 8006860:	2b00      	cmp	r3, #0
 8006862:	d003      	beq.n	800686c <UART_SetConfig+0x148>
 8006864:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006868:	d006      	beq.n	8006878 <UART_SetConfig+0x154>
 800686a:	e00b      	b.n	8006884 <UART_SetConfig+0x160>
 800686c:	2300      	movs	r3, #0
 800686e:	77fb      	strb	r3, [r7, #31]
 8006870:	e061      	b.n	8006936 <UART_SetConfig+0x212>
 8006872:	2302      	movs	r3, #2
 8006874:	77fb      	strb	r3, [r7, #31]
 8006876:	e05e      	b.n	8006936 <UART_SetConfig+0x212>
 8006878:	2304      	movs	r3, #4
 800687a:	77fb      	strb	r3, [r7, #31]
 800687c:	e05b      	b.n	8006936 <UART_SetConfig+0x212>
 800687e:	2308      	movs	r3, #8
 8006880:	77fb      	strb	r3, [r7, #31]
 8006882:	e058      	b.n	8006936 <UART_SetConfig+0x212>
 8006884:	2310      	movs	r3, #16
 8006886:	77fb      	strb	r3, [r7, #31]
 8006888:	e055      	b.n	8006936 <UART_SetConfig+0x212>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a47      	ldr	r2, [pc, #284]	; (80069ac <UART_SetConfig+0x288>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d124      	bne.n	80068de <UART_SetConfig+0x1ba>
 8006894:	4b42      	ldr	r3, [pc, #264]	; (80069a0 <UART_SetConfig+0x27c>)
 8006896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006898:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800689c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80068a0:	d011      	beq.n	80068c6 <UART_SetConfig+0x1a2>
 80068a2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80068a6:	d817      	bhi.n	80068d8 <UART_SetConfig+0x1b4>
 80068a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80068ac:	d011      	beq.n	80068d2 <UART_SetConfig+0x1ae>
 80068ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80068b2:	d811      	bhi.n	80068d8 <UART_SetConfig+0x1b4>
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d003      	beq.n	80068c0 <UART_SetConfig+0x19c>
 80068b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068bc:	d006      	beq.n	80068cc <UART_SetConfig+0x1a8>
 80068be:	e00b      	b.n	80068d8 <UART_SetConfig+0x1b4>
 80068c0:	2300      	movs	r3, #0
 80068c2:	77fb      	strb	r3, [r7, #31]
 80068c4:	e037      	b.n	8006936 <UART_SetConfig+0x212>
 80068c6:	2302      	movs	r3, #2
 80068c8:	77fb      	strb	r3, [r7, #31]
 80068ca:	e034      	b.n	8006936 <UART_SetConfig+0x212>
 80068cc:	2304      	movs	r3, #4
 80068ce:	77fb      	strb	r3, [r7, #31]
 80068d0:	e031      	b.n	8006936 <UART_SetConfig+0x212>
 80068d2:	2308      	movs	r3, #8
 80068d4:	77fb      	strb	r3, [r7, #31]
 80068d6:	e02e      	b.n	8006936 <UART_SetConfig+0x212>
 80068d8:	2310      	movs	r3, #16
 80068da:	77fb      	strb	r3, [r7, #31]
 80068dc:	e02b      	b.n	8006936 <UART_SetConfig+0x212>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a33      	ldr	r2, [pc, #204]	; (80069b0 <UART_SetConfig+0x28c>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d124      	bne.n	8006932 <UART_SetConfig+0x20e>
 80068e8:	4b2d      	ldr	r3, [pc, #180]	; (80069a0 <UART_SetConfig+0x27c>)
 80068ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ec:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80068f0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80068f4:	d011      	beq.n	800691a <UART_SetConfig+0x1f6>
 80068f6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80068fa:	d817      	bhi.n	800692c <UART_SetConfig+0x208>
 80068fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006900:	d011      	beq.n	8006926 <UART_SetConfig+0x202>
 8006902:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006906:	d811      	bhi.n	800692c <UART_SetConfig+0x208>
 8006908:	2b00      	cmp	r3, #0
 800690a:	d003      	beq.n	8006914 <UART_SetConfig+0x1f0>
 800690c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006910:	d006      	beq.n	8006920 <UART_SetConfig+0x1fc>
 8006912:	e00b      	b.n	800692c <UART_SetConfig+0x208>
 8006914:	2300      	movs	r3, #0
 8006916:	77fb      	strb	r3, [r7, #31]
 8006918:	e00d      	b.n	8006936 <UART_SetConfig+0x212>
 800691a:	2302      	movs	r3, #2
 800691c:	77fb      	strb	r3, [r7, #31]
 800691e:	e00a      	b.n	8006936 <UART_SetConfig+0x212>
 8006920:	2304      	movs	r3, #4
 8006922:	77fb      	strb	r3, [r7, #31]
 8006924:	e007      	b.n	8006936 <UART_SetConfig+0x212>
 8006926:	2308      	movs	r3, #8
 8006928:	77fb      	strb	r3, [r7, #31]
 800692a:	e004      	b.n	8006936 <UART_SetConfig+0x212>
 800692c:	2310      	movs	r3, #16
 800692e:	77fb      	strb	r3, [r7, #31]
 8006930:	e001      	b.n	8006936 <UART_SetConfig+0x212>
 8006932:	2310      	movs	r3, #16
 8006934:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	69db      	ldr	r3, [r3, #28]
 800693a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800693e:	d16b      	bne.n	8006a18 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8006940:	7ffb      	ldrb	r3, [r7, #31]
 8006942:	2b08      	cmp	r3, #8
 8006944:	d838      	bhi.n	80069b8 <UART_SetConfig+0x294>
 8006946:	a201      	add	r2, pc, #4	; (adr r2, 800694c <UART_SetConfig+0x228>)
 8006948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800694c:	08006971 	.word	0x08006971
 8006950:	08006979 	.word	0x08006979
 8006954:	08006981 	.word	0x08006981
 8006958:	080069b9 	.word	0x080069b9
 800695c:	08006987 	.word	0x08006987
 8006960:	080069b9 	.word	0x080069b9
 8006964:	080069b9 	.word	0x080069b9
 8006968:	080069b9 	.word	0x080069b9
 800696c:	0800698f 	.word	0x0800698f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006970:	f7fd ff64 	bl	800483c <HAL_RCC_GetPCLK1Freq>
 8006974:	61b8      	str	r0, [r7, #24]
        break;
 8006976:	e024      	b.n	80069c2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006978:	f7fd ff82 	bl	8004880 <HAL_RCC_GetPCLK2Freq>
 800697c:	61b8      	str	r0, [r7, #24]
        break;
 800697e:	e020      	b.n	80069c2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006980:	4b0c      	ldr	r3, [pc, #48]	; (80069b4 <UART_SetConfig+0x290>)
 8006982:	61bb      	str	r3, [r7, #24]
        break;
 8006984:	e01d      	b.n	80069c2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006986:	f7fd fee3 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 800698a:	61b8      	str	r0, [r7, #24]
        break;
 800698c:	e019      	b.n	80069c2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800698e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006992:	61bb      	str	r3, [r7, #24]
        break;
 8006994:	e015      	b.n	80069c2 <UART_SetConfig+0x29e>
 8006996:	bf00      	nop
 8006998:	efff69f3 	.word	0xefff69f3
 800699c:	40013800 	.word	0x40013800
 80069a0:	40021000 	.word	0x40021000
 80069a4:	40004400 	.word	0x40004400
 80069a8:	40004800 	.word	0x40004800
 80069ac:	40004c00 	.word	0x40004c00
 80069b0:	40005000 	.word	0x40005000
 80069b4:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80069b8:	2300      	movs	r3, #0
 80069ba:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	77bb      	strb	r3, [r7, #30]
        break;
 80069c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d073      	beq.n	8006ab0 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	005a      	lsls	r2, r3, #1
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	085b      	lsrs	r3, r3, #1
 80069d2:	441a      	add	r2, r3
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80069dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	2b0f      	cmp	r3, #15
 80069e2:	d916      	bls.n	8006a12 <UART_SetConfig+0x2ee>
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069ea:	d212      	bcs.n	8006a12 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	f023 030f 	bic.w	r3, r3, #15
 80069f4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	085b      	lsrs	r3, r3, #1
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	f003 0307 	and.w	r3, r3, #7
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	89fb      	ldrh	r3, [r7, #14]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	89fa      	ldrh	r2, [r7, #14]
 8006a0e:	60da      	str	r2, [r3, #12]
 8006a10:	e04e      	b.n	8006ab0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	77bb      	strb	r3, [r7, #30]
 8006a16:	e04b      	b.n	8006ab0 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a18:	7ffb      	ldrb	r3, [r7, #31]
 8006a1a:	2b08      	cmp	r3, #8
 8006a1c:	d827      	bhi.n	8006a6e <UART_SetConfig+0x34a>
 8006a1e:	a201      	add	r2, pc, #4	; (adr r2, 8006a24 <UART_SetConfig+0x300>)
 8006a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a24:	08006a49 	.word	0x08006a49
 8006a28:	08006a51 	.word	0x08006a51
 8006a2c:	08006a59 	.word	0x08006a59
 8006a30:	08006a6f 	.word	0x08006a6f
 8006a34:	08006a5f 	.word	0x08006a5f
 8006a38:	08006a6f 	.word	0x08006a6f
 8006a3c:	08006a6f 	.word	0x08006a6f
 8006a40:	08006a6f 	.word	0x08006a6f
 8006a44:	08006a67 	.word	0x08006a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a48:	f7fd fef8 	bl	800483c <HAL_RCC_GetPCLK1Freq>
 8006a4c:	61b8      	str	r0, [r7, #24]
        break;
 8006a4e:	e013      	b.n	8006a78 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a50:	f7fd ff16 	bl	8004880 <HAL_RCC_GetPCLK2Freq>
 8006a54:	61b8      	str	r0, [r7, #24]
        break;
 8006a56:	e00f      	b.n	8006a78 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a58:	4b1b      	ldr	r3, [pc, #108]	; (8006ac8 <UART_SetConfig+0x3a4>)
 8006a5a:	61bb      	str	r3, [r7, #24]
        break;
 8006a5c:	e00c      	b.n	8006a78 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a5e:	f7fd fe77 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 8006a62:	61b8      	str	r0, [r7, #24]
        break;
 8006a64:	e008      	b.n	8006a78 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a6a:	61bb      	str	r3, [r7, #24]
        break;
 8006a6c:	e004      	b.n	8006a78 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	77bb      	strb	r3, [r7, #30]
        break;
 8006a76:	bf00      	nop
    }

    if (pclk != 0U)
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d018      	beq.n	8006ab0 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	085a      	lsrs	r2, r3, #1
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	441a      	add	r2, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a90:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	2b0f      	cmp	r3, #15
 8006a96:	d909      	bls.n	8006aac <UART_SetConfig+0x388>
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a9e:	d205      	bcs.n	8006aac <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	60da      	str	r2, [r3, #12]
 8006aaa:	e001      	b.n	8006ab0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006aac:	2301      	movs	r3, #1
 8006aae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006abc:	7fbb      	ldrb	r3, [r7, #30]
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3720      	adds	r7, #32
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}
 8006ac6:	bf00      	nop
 8006ac8:	007a1200 	.word	0x007a1200

08006acc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad8:	f003 0301 	and.w	r3, r3, #1
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d00a      	beq.n	8006af6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	430a      	orrs	r2, r1
 8006af4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d00a      	beq.n	8006b18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	430a      	orrs	r2, r1
 8006b16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b1c:	f003 0304 	and.w	r3, r3, #4
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d00a      	beq.n	8006b3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	430a      	orrs	r2, r1
 8006b38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b3e:	f003 0308 	and.w	r3, r3, #8
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d00a      	beq.n	8006b5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	430a      	orrs	r2, r1
 8006b5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b60:	f003 0310 	and.w	r3, r3, #16
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d00a      	beq.n	8006b7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b82:	f003 0320 	and.w	r3, r3, #32
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d00a      	beq.n	8006ba0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	430a      	orrs	r2, r1
 8006b9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d01a      	beq.n	8006be2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	430a      	orrs	r2, r1
 8006bc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bca:	d10a      	bne.n	8006be2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	430a      	orrs	r2, r1
 8006be0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d00a      	beq.n	8006c04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	430a      	orrs	r2, r1
 8006c02:	605a      	str	r2, [r3, #4]
  }
}
 8006c04:	bf00      	nop
 8006c06:	370c      	adds	r7, #12
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b098      	sub	sp, #96	; 0x60
 8006c14:	af02      	add	r7, sp, #8
 8006c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c20:	f7fa fe44 	bl	80018ac <HAL_GetTick>
 8006c24:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 0308 	and.w	r3, r3, #8
 8006c30:	2b08      	cmp	r3, #8
 8006c32:	d12e      	bne.n	8006c92 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f88c 	bl	8006d60 <UART_WaitOnFlagUntilTimeout>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d021      	beq.n	8006c92 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c56:	e853 3f00 	ldrex	r3, [r3]
 8006c5a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c62:	653b      	str	r3, [r7, #80]	; 0x50
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	461a      	mov	r2, r3
 8006c6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c6c:	647b      	str	r3, [r7, #68]	; 0x44
 8006c6e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c70:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c72:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c74:	e841 2300 	strex	r3, r2, [r1]
 8006c78:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d1e6      	bne.n	8006c4e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2220      	movs	r2, #32
 8006c84:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c8e:	2303      	movs	r3, #3
 8006c90:	e062      	b.n	8006d58 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 0304 	and.w	r3, r3, #4
 8006c9c:	2b04      	cmp	r3, #4
 8006c9e:	d149      	bne.n	8006d34 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ca0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ca4:	9300      	str	r3, [sp, #0]
 8006ca6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ca8:	2200      	movs	r2, #0
 8006caa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f000 f856 	bl	8006d60 <UART_WaitOnFlagUntilTimeout>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d03c      	beq.n	8006d34 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc2:	e853 3f00 	ldrex	r3, [r3]
 8006cc6:	623b      	str	r3, [r7, #32]
   return(result);
 8006cc8:	6a3b      	ldr	r3, [r7, #32]
 8006cca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006cce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cd8:	633b      	str	r3, [r7, #48]	; 0x30
 8006cda:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cdc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ce0:	e841 2300 	strex	r3, r2, [r1]
 8006ce4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1e6      	bne.n	8006cba <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	3308      	adds	r3, #8
 8006cf2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	e853 3f00 	ldrex	r3, [r3]
 8006cfa:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f023 0301 	bic.w	r3, r3, #1
 8006d02:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	3308      	adds	r3, #8
 8006d0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d0c:	61fa      	str	r2, [r7, #28]
 8006d0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d10:	69b9      	ldr	r1, [r7, #24]
 8006d12:	69fa      	ldr	r2, [r7, #28]
 8006d14:	e841 2300 	strex	r3, r2, [r1]
 8006d18:	617b      	str	r3, [r7, #20]
   return(result);
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d1e5      	bne.n	8006cec <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2220      	movs	r2, #32
 8006d24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d30:	2303      	movs	r3, #3
 8006d32:	e011      	b.n	8006d58 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2220      	movs	r2, #32
 8006d38:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2220      	movs	r2, #32
 8006d3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006d56:	2300      	movs	r3, #0
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3758      	adds	r7, #88	; 0x58
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}

08006d60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	603b      	str	r3, [r7, #0]
 8006d6c:	4613      	mov	r3, r2
 8006d6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d70:	e049      	b.n	8006e06 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d78:	d045      	beq.n	8006e06 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d7a:	f7fa fd97 	bl	80018ac <HAL_GetTick>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	1ad3      	subs	r3, r2, r3
 8006d84:	69ba      	ldr	r2, [r7, #24]
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d302      	bcc.n	8006d90 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d101      	bne.n	8006d94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e048      	b.n	8006e26 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0304 	and.w	r3, r3, #4
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d031      	beq.n	8006e06 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	69db      	ldr	r3, [r3, #28]
 8006da8:	f003 0308 	and.w	r3, r3, #8
 8006dac:	2b08      	cmp	r3, #8
 8006dae:	d110      	bne.n	8006dd2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	2208      	movs	r2, #8
 8006db6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	f000 f8ff 	bl	8006fbc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2208      	movs	r2, #8
 8006dc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e029      	b.n	8006e26 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	69db      	ldr	r3, [r3, #28]
 8006dd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ddc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006de0:	d111      	bne.n	8006e06 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006dea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f000 f8e5 	bl	8006fbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2220      	movs	r2, #32
 8006df6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e00f      	b.n	8006e26 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	69da      	ldr	r2, [r3, #28]
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	4013      	ands	r3, r2
 8006e10:	68ba      	ldr	r2, [r7, #8]
 8006e12:	429a      	cmp	r2, r3
 8006e14:	bf0c      	ite	eq
 8006e16:	2301      	moveq	r3, #1
 8006e18:	2300      	movne	r3, #0
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	79fb      	ldrb	r3, [r7, #7]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d0a6      	beq.n	8006d72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e24:	2300      	movs	r3, #0
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3710      	adds	r7, #16
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}
	...

08006e30 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b097      	sub	sp, #92	; 0x5c
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	68ba      	ldr	r2, [r7, #8]
 8006e42:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	88fa      	ldrh	r2, [r7, #6]
 8006e48:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	88fa      	ldrh	r2, [r7, #6]
 8006e50:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2200      	movs	r2, #0
 8006e58:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e62:	d10e      	bne.n	8006e82 <UART_Start_Receive_IT+0x52>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	691b      	ldr	r3, [r3, #16]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d105      	bne.n	8006e78 <UART_Start_Receive_IT+0x48>
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006e72:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e76:	e02d      	b.n	8006ed4 <UART_Start_Receive_IT+0xa4>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	22ff      	movs	r2, #255	; 0xff
 8006e7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e80:	e028      	b.n	8006ed4 <UART_Start_Receive_IT+0xa4>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d10d      	bne.n	8006ea6 <UART_Start_Receive_IT+0x76>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d104      	bne.n	8006e9c <UART_Start_Receive_IT+0x6c>
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	22ff      	movs	r2, #255	; 0xff
 8006e96:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e9a:	e01b      	b.n	8006ed4 <UART_Start_Receive_IT+0xa4>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	227f      	movs	r2, #127	; 0x7f
 8006ea0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006ea4:	e016      	b.n	8006ed4 <UART_Start_Receive_IT+0xa4>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006eae:	d10d      	bne.n	8006ecc <UART_Start_Receive_IT+0x9c>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d104      	bne.n	8006ec2 <UART_Start_Receive_IT+0x92>
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	227f      	movs	r2, #127	; 0x7f
 8006ebc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006ec0:	e008      	b.n	8006ed4 <UART_Start_Receive_IT+0xa4>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	223f      	movs	r2, #63	; 0x3f
 8006ec6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006eca:	e003      	b.n	8006ed4 <UART_Start_Receive_IT+0xa4>
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2222      	movs	r2, #34	; 0x22
 8006ee0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	3308      	adds	r3, #8
 8006eea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006eee:	e853 3f00 	ldrex	r3, [r3]
 8006ef2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef6:	f043 0301 	orr.w	r3, r3, #1
 8006efa:	657b      	str	r3, [r7, #84]	; 0x54
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	3308      	adds	r3, #8
 8006f02:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006f04:	64ba      	str	r2, [r7, #72]	; 0x48
 8006f06:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f08:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006f0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f0c:	e841 2300 	strex	r3, r2, [r1]
 8006f10:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006f12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d1e5      	bne.n	8006ee4 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f20:	d107      	bne.n	8006f32 <UART_Start_Receive_IT+0x102>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d103      	bne.n	8006f32 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	4a21      	ldr	r2, [pc, #132]	; (8006fb4 <UART_Start_Receive_IT+0x184>)
 8006f2e:	669a      	str	r2, [r3, #104]	; 0x68
 8006f30:	e002      	b.n	8006f38 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	4a20      	ldr	r2, [pc, #128]	; (8006fb8 <UART_Start_Receive_IT+0x188>)
 8006f36:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d019      	beq.n	8006f74 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f48:	e853 3f00 	ldrex	r3, [r3]
 8006f4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f50:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006f54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f5e:	637b      	str	r3, [r7, #52]	; 0x34
 8006f60:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006f64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f66:	e841 2300 	strex	r3, r2, [r1]
 8006f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1e6      	bne.n	8006f40 <UART_Start_Receive_IT+0x110>
 8006f72:	e018      	b.n	8006fa6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	e853 3f00 	ldrex	r3, [r3]
 8006f80:	613b      	str	r3, [r7, #16]
   return(result);
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	f043 0320 	orr.w	r3, r3, #32
 8006f88:	653b      	str	r3, [r7, #80]	; 0x50
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	461a      	mov	r2, r3
 8006f90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f92:	623b      	str	r3, [r7, #32]
 8006f94:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f96:	69f9      	ldr	r1, [r7, #28]
 8006f98:	6a3a      	ldr	r2, [r7, #32]
 8006f9a:	e841 2300 	strex	r3, r2, [r1]
 8006f9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d1e6      	bne.n	8006f74 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006fa6:	2300      	movs	r3, #0
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	375c      	adds	r7, #92	; 0x5c
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr
 8006fb4:	08007425 	.word	0x08007425
 8006fb8:	0800727d 	.word	0x0800727d

08006fbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b095      	sub	sp, #84	; 0x54
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fcc:	e853 3f00 	ldrex	r3, [r3]
 8006fd0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006fd8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	461a      	mov	r2, r3
 8006fe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fe2:	643b      	str	r3, [r7, #64]	; 0x40
 8006fe4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006fe8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006fea:	e841 2300 	strex	r3, r2, [r1]
 8006fee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1e6      	bne.n	8006fc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	3308      	adds	r3, #8
 8006ffc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffe:	6a3b      	ldr	r3, [r7, #32]
 8007000:	e853 3f00 	ldrex	r3, [r3]
 8007004:	61fb      	str	r3, [r7, #28]
   return(result);
 8007006:	69fb      	ldr	r3, [r7, #28]
 8007008:	f023 0301 	bic.w	r3, r3, #1
 800700c:	64bb      	str	r3, [r7, #72]	; 0x48
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	3308      	adds	r3, #8
 8007014:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007016:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007018:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800701c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800701e:	e841 2300 	strex	r3, r2, [r1]
 8007022:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007026:	2b00      	cmp	r3, #0
 8007028:	d1e5      	bne.n	8006ff6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800702e:	2b01      	cmp	r3, #1
 8007030:	d118      	bne.n	8007064 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	e853 3f00 	ldrex	r3, [r3]
 800703e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	f023 0310 	bic.w	r3, r3, #16
 8007046:	647b      	str	r3, [r7, #68]	; 0x44
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	461a      	mov	r2, r3
 800704e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007050:	61bb      	str	r3, [r7, #24]
 8007052:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007054:	6979      	ldr	r1, [r7, #20]
 8007056:	69ba      	ldr	r2, [r7, #24]
 8007058:	e841 2300 	strex	r3, r2, [r1]
 800705c:	613b      	str	r3, [r7, #16]
   return(result);
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1e6      	bne.n	8007032 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2220      	movs	r2, #32
 8007068:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007078:	bf00      	nop
 800707a:	3754      	adds	r7, #84	; 0x54
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr

08007084 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007090:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2200      	movs	r2, #0
 8007096:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f7ff fb28 	bl	80066f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070a8:	bf00      	nop
 80070aa:	3710      	adds	r7, #16
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b08f      	sub	sp, #60	; 0x3c
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070bc:	2b21      	cmp	r3, #33	; 0x21
 80070be:	d14d      	bne.n	800715c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d132      	bne.n	8007132 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d2:	6a3b      	ldr	r3, [r7, #32]
 80070d4:	e853 3f00 	ldrex	r3, [r3]
 80070d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80070da:	69fb      	ldr	r3, [r7, #28]
 80070dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070e0:	637b      	str	r3, [r7, #52]	; 0x34
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	461a      	mov	r2, r3
 80070e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80070ec:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070f2:	e841 2300 	strex	r3, r2, [r1]
 80070f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80070f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d1e6      	bne.n	80070cc <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	e853 3f00 	ldrex	r3, [r3]
 800710a:	60bb      	str	r3, [r7, #8]
   return(result);
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007112:	633b      	str	r3, [r7, #48]	; 0x30
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	461a      	mov	r2, r3
 800711a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800711c:	61bb      	str	r3, [r7, #24]
 800711e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007120:	6979      	ldr	r1, [r7, #20]
 8007122:	69ba      	ldr	r2, [r7, #24]
 8007124:	e841 2300 	strex	r3, r2, [r1]
 8007128:	613b      	str	r3, [r7, #16]
   return(result);
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d1e6      	bne.n	80070fe <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007130:	e014      	b.n	800715c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007136:	781a      	ldrb	r2, [r3, #0]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	b292      	uxth	r2, r2
 800713e:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007144:	1c5a      	adds	r2, r3, #1
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007150:	b29b      	uxth	r3, r3
 8007152:	3b01      	subs	r3, #1
 8007154:	b29a      	uxth	r2, r3
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800715c:	bf00      	nop
 800715e:	373c      	adds	r7, #60	; 0x3c
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007168:	b480      	push	{r7}
 800716a:	b091      	sub	sp, #68	; 0x44
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007174:	2b21      	cmp	r3, #33	; 0x21
 8007176:	d151      	bne.n	800721c <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800717e:	b29b      	uxth	r3, r3
 8007180:	2b00      	cmp	r3, #0
 8007182:	d132      	bne.n	80071ea <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718c:	e853 3f00 	ldrex	r3, [r3]
 8007190:	623b      	str	r3, [r7, #32]
   return(result);
 8007192:	6a3b      	ldr	r3, [r7, #32]
 8007194:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007198:	63bb      	str	r3, [r7, #56]	; 0x38
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	461a      	mov	r2, r3
 80071a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a2:	633b      	str	r3, [r7, #48]	; 0x30
 80071a4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80071a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071aa:	e841 2300 	strex	r3, r2, [r1]
 80071ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80071b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1e6      	bne.n	8007184 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	e853 3f00 	ldrex	r3, [r3]
 80071c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071ca:	637b      	str	r3, [r7, #52]	; 0x34
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	461a      	mov	r2, r3
 80071d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071d4:	61fb      	str	r3, [r7, #28]
 80071d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d8:	69b9      	ldr	r1, [r7, #24]
 80071da:	69fa      	ldr	r2, [r7, #28]
 80071dc:	e841 2300 	strex	r3, r2, [r1]
 80071e0:	617b      	str	r3, [r7, #20]
   return(result);
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d1e6      	bne.n	80071b6 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80071e8:	e018      	b.n	800721c <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071ee:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80071f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071f2:	881a      	ldrh	r2, [r3, #0]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071fc:	b292      	uxth	r2, r2
 80071fe:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007204:	1c9a      	adds	r2, r3, #2
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007210:	b29b      	uxth	r3, r3
 8007212:	3b01      	subs	r3, #1
 8007214:	b29a      	uxth	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800721c:	bf00      	nop
 800721e:	3744      	adds	r7, #68	; 0x44
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr

08007228 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b088      	sub	sp, #32
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	e853 3f00 	ldrex	r3, [r3]
 800723c:	60bb      	str	r3, [r7, #8]
   return(result);
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007244:	61fb      	str	r3, [r7, #28]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	461a      	mov	r2, r3
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	61bb      	str	r3, [r7, #24]
 8007250:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007252:	6979      	ldr	r1, [r7, #20]
 8007254:	69ba      	ldr	r2, [r7, #24]
 8007256:	e841 2300 	strex	r3, r2, [r1]
 800725a:	613b      	str	r3, [r7, #16]
   return(result);
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d1e6      	bne.n	8007230 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2220      	movs	r2, #32
 8007266:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f7ff fa38 	bl	80066e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007274:	bf00      	nop
 8007276:	3720      	adds	r7, #32
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b09c      	sub	sp, #112	; 0x70
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800728a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007294:	2b22      	cmp	r3, #34	; 0x22
 8007296:	f040 80b9 	bne.w	800740c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80072a0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80072a4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80072a8:	b2d9      	uxtb	r1, r3
 80072aa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80072ae:	b2da      	uxtb	r2, r3
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072b4:	400a      	ands	r2, r1
 80072b6:	b2d2      	uxtb	r2, r2
 80072b8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072be:	1c5a      	adds	r2, r3, #1
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	3b01      	subs	r3, #1
 80072ce:	b29a      	uxth	r2, r3
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80072dc:	b29b      	uxth	r3, r3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	f040 809c 	bne.w	800741c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072ec:	e853 3f00 	ldrex	r3, [r3]
 80072f0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80072f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80072f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	461a      	mov	r2, r3
 8007300:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007302:	65bb      	str	r3, [r7, #88]	; 0x58
 8007304:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007306:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007308:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800730a:	e841 2300 	strex	r3, r2, [r1]
 800730e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007310:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007312:	2b00      	cmp	r3, #0
 8007314:	d1e6      	bne.n	80072e4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	3308      	adds	r3, #8
 800731c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007328:	f023 0301 	bic.w	r3, r3, #1
 800732c:	667b      	str	r3, [r7, #100]	; 0x64
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	3308      	adds	r3, #8
 8007334:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007336:	647a      	str	r2, [r7, #68]	; 0x44
 8007338:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800733c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007344:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1e5      	bne.n	8007316 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2220      	movs	r2, #32
 800734e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d018      	beq.n	800739e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007374:	e853 3f00 	ldrex	r3, [r3]
 8007378:	623b      	str	r3, [r7, #32]
   return(result);
 800737a:	6a3b      	ldr	r3, [r7, #32]
 800737c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007380:	663b      	str	r3, [r7, #96]	; 0x60
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	461a      	mov	r2, r3
 8007388:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800738a:	633b      	str	r3, [r7, #48]	; 0x30
 800738c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007390:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e6      	bne.n	800736c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d12e      	bne.n	8007404 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2200      	movs	r2, #0
 80073aa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	e853 3f00 	ldrex	r3, [r3]
 80073b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f023 0310 	bic.w	r3, r3, #16
 80073c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	461a      	mov	r2, r3
 80073c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073ca:	61fb      	str	r3, [r7, #28]
 80073cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ce:	69b9      	ldr	r1, [r7, #24]
 80073d0:	69fa      	ldr	r2, [r7, #28]
 80073d2:	e841 2300 	strex	r3, r2, [r1]
 80073d6:	617b      	str	r3, [r7, #20]
   return(result);
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d1e6      	bne.n	80073ac <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	69db      	ldr	r3, [r3, #28]
 80073e4:	f003 0310 	and.w	r3, r3, #16
 80073e8:	2b10      	cmp	r3, #16
 80073ea:	d103      	bne.n	80073f4 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2210      	movs	r2, #16
 80073f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80073fa:	4619      	mov	r1, r3
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f7ff f985 	bl	800670c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007402:	e00b      	b.n	800741c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f7f9 fa49 	bl	800089c <HAL_UART_RxCpltCallback>
}
 800740a:	e007      	b.n	800741c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	699a      	ldr	r2, [r3, #24]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f042 0208 	orr.w	r2, r2, #8
 800741a:	619a      	str	r2, [r3, #24]
}
 800741c:	bf00      	nop
 800741e:	3770      	adds	r7, #112	; 0x70
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b09c      	sub	sp, #112	; 0x70
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007432:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800743c:	2b22      	cmp	r3, #34	; 0x22
 800743e:	f040 80b9 	bne.w	80075b4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007448:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007450:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007452:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8007456:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800745a:	4013      	ands	r3, r2
 800745c:	b29a      	uxth	r2, r3
 800745e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007460:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007466:	1c9a      	adds	r2, r3, #2
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007472:	b29b      	uxth	r3, r3
 8007474:	3b01      	subs	r3, #1
 8007476:	b29a      	uxth	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007484:	b29b      	uxth	r3, r3
 8007486:	2b00      	cmp	r3, #0
 8007488:	f040 809c 	bne.w	80075c4 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007492:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007494:	e853 3f00 	ldrex	r3, [r3]
 8007498:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800749a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800749c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80074a0:	667b      	str	r3, [r7, #100]	; 0x64
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	461a      	mov	r2, r3
 80074a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074aa:	657b      	str	r3, [r7, #84]	; 0x54
 80074ac:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80074b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80074b2:	e841 2300 	strex	r3, r2, [r1]
 80074b6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80074b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1e6      	bne.n	800748c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	3308      	adds	r3, #8
 80074c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074c8:	e853 3f00 	ldrex	r3, [r3]
 80074cc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80074ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d0:	f023 0301 	bic.w	r3, r3, #1
 80074d4:	663b      	str	r3, [r7, #96]	; 0x60
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	3308      	adds	r3, #8
 80074dc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80074de:	643a      	str	r2, [r7, #64]	; 0x40
 80074e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80074e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80074e6:	e841 2300 	strex	r3, r2, [r1]
 80074ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80074ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1e5      	bne.n	80074be <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2220      	movs	r2, #32
 80074f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007510:	2b00      	cmp	r3, #0
 8007512:	d018      	beq.n	8007546 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800751a:	6a3b      	ldr	r3, [r7, #32]
 800751c:	e853 3f00 	ldrex	r3, [r3]
 8007520:	61fb      	str	r3, [r7, #28]
   return(result);
 8007522:	69fb      	ldr	r3, [r7, #28]
 8007524:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007528:	65fb      	str	r3, [r7, #92]	; 0x5c
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	461a      	mov	r2, r3
 8007530:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007532:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007534:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007536:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007538:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800753a:	e841 2300 	strex	r3, r2, [r1]
 800753e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007542:	2b00      	cmp	r3, #0
 8007544:	d1e6      	bne.n	8007514 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800754a:	2b01      	cmp	r3, #1
 800754c:	d12e      	bne.n	80075ac <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	e853 3f00 	ldrex	r3, [r3]
 8007560:	60bb      	str	r3, [r7, #8]
   return(result);
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	f023 0310 	bic.w	r3, r3, #16
 8007568:	65bb      	str	r3, [r7, #88]	; 0x58
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	461a      	mov	r2, r3
 8007570:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007572:	61bb      	str	r3, [r7, #24]
 8007574:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007576:	6979      	ldr	r1, [r7, #20]
 8007578:	69ba      	ldr	r2, [r7, #24]
 800757a:	e841 2300 	strex	r3, r2, [r1]
 800757e:	613b      	str	r3, [r7, #16]
   return(result);
 8007580:	693b      	ldr	r3, [r7, #16]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1e6      	bne.n	8007554 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	69db      	ldr	r3, [r3, #28]
 800758c:	f003 0310 	and.w	r3, r3, #16
 8007590:	2b10      	cmp	r3, #16
 8007592:	d103      	bne.n	800759c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2210      	movs	r2, #16
 800759a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80075a2:	4619      	mov	r1, r3
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f7ff f8b1 	bl	800670c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80075aa:	e00b      	b.n	80075c4 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f7f9 f975 	bl	800089c <HAL_UART_RxCpltCallback>
}
 80075b2:	e007      	b.n	80075c4 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	699a      	ldr	r2, [r3, #24]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f042 0208 	orr.w	r2, r2, #8
 80075c2:	619a      	str	r2, [r3, #24]
}
 80075c4:	bf00      	nop
 80075c6:	3770      	adds	r7, #112	; 0x70
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <__errno>:
 80075e0:	4b01      	ldr	r3, [pc, #4]	; (80075e8 <__errno+0x8>)
 80075e2:	6818      	ldr	r0, [r3, #0]
 80075e4:	4770      	bx	lr
 80075e6:	bf00      	nop
 80075e8:	20000030 	.word	0x20000030

080075ec <__libc_init_array>:
 80075ec:	b570      	push	{r4, r5, r6, lr}
 80075ee:	4d0d      	ldr	r5, [pc, #52]	; (8007624 <__libc_init_array+0x38>)
 80075f0:	4c0d      	ldr	r4, [pc, #52]	; (8007628 <__libc_init_array+0x3c>)
 80075f2:	1b64      	subs	r4, r4, r5
 80075f4:	10a4      	asrs	r4, r4, #2
 80075f6:	2600      	movs	r6, #0
 80075f8:	42a6      	cmp	r6, r4
 80075fa:	d109      	bne.n	8007610 <__libc_init_array+0x24>
 80075fc:	4d0b      	ldr	r5, [pc, #44]	; (800762c <__libc_init_array+0x40>)
 80075fe:	4c0c      	ldr	r4, [pc, #48]	; (8007630 <__libc_init_array+0x44>)
 8007600:	f000 fc8e 	bl	8007f20 <_init>
 8007604:	1b64      	subs	r4, r4, r5
 8007606:	10a4      	asrs	r4, r4, #2
 8007608:	2600      	movs	r6, #0
 800760a:	42a6      	cmp	r6, r4
 800760c:	d105      	bne.n	800761a <__libc_init_array+0x2e>
 800760e:	bd70      	pop	{r4, r5, r6, pc}
 8007610:	f855 3b04 	ldr.w	r3, [r5], #4
 8007614:	4798      	blx	r3
 8007616:	3601      	adds	r6, #1
 8007618:	e7ee      	b.n	80075f8 <__libc_init_array+0xc>
 800761a:	f855 3b04 	ldr.w	r3, [r5], #4
 800761e:	4798      	blx	r3
 8007620:	3601      	adds	r6, #1
 8007622:	e7f2      	b.n	800760a <__libc_init_array+0x1e>
 8007624:	080080d8 	.word	0x080080d8
 8007628:	080080d8 	.word	0x080080d8
 800762c:	080080d8 	.word	0x080080d8
 8007630:	080080dc 	.word	0x080080dc

08007634 <memset>:
 8007634:	4402      	add	r2, r0
 8007636:	4603      	mov	r3, r0
 8007638:	4293      	cmp	r3, r2
 800763a:	d100      	bne.n	800763e <memset+0xa>
 800763c:	4770      	bx	lr
 800763e:	f803 1b01 	strb.w	r1, [r3], #1
 8007642:	e7f9      	b.n	8007638 <memset+0x4>

08007644 <siprintf>:
 8007644:	b40e      	push	{r1, r2, r3}
 8007646:	b500      	push	{lr}
 8007648:	b09c      	sub	sp, #112	; 0x70
 800764a:	ab1d      	add	r3, sp, #116	; 0x74
 800764c:	9002      	str	r0, [sp, #8]
 800764e:	9006      	str	r0, [sp, #24]
 8007650:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007654:	4809      	ldr	r0, [pc, #36]	; (800767c <siprintf+0x38>)
 8007656:	9107      	str	r1, [sp, #28]
 8007658:	9104      	str	r1, [sp, #16]
 800765a:	4909      	ldr	r1, [pc, #36]	; (8007680 <siprintf+0x3c>)
 800765c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007660:	9105      	str	r1, [sp, #20]
 8007662:	6800      	ldr	r0, [r0, #0]
 8007664:	9301      	str	r3, [sp, #4]
 8007666:	a902      	add	r1, sp, #8
 8007668:	f000 f868 	bl	800773c <_svfiprintf_r>
 800766c:	9b02      	ldr	r3, [sp, #8]
 800766e:	2200      	movs	r2, #0
 8007670:	701a      	strb	r2, [r3, #0]
 8007672:	b01c      	add	sp, #112	; 0x70
 8007674:	f85d eb04 	ldr.w	lr, [sp], #4
 8007678:	b003      	add	sp, #12
 800767a:	4770      	bx	lr
 800767c:	20000030 	.word	0x20000030
 8007680:	ffff0208 	.word	0xffff0208

08007684 <__ssputs_r>:
 8007684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007688:	688e      	ldr	r6, [r1, #8]
 800768a:	429e      	cmp	r6, r3
 800768c:	4682      	mov	sl, r0
 800768e:	460c      	mov	r4, r1
 8007690:	4690      	mov	r8, r2
 8007692:	461f      	mov	r7, r3
 8007694:	d838      	bhi.n	8007708 <__ssputs_r+0x84>
 8007696:	898a      	ldrh	r2, [r1, #12]
 8007698:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800769c:	d032      	beq.n	8007704 <__ssputs_r+0x80>
 800769e:	6825      	ldr	r5, [r4, #0]
 80076a0:	6909      	ldr	r1, [r1, #16]
 80076a2:	eba5 0901 	sub.w	r9, r5, r1
 80076a6:	6965      	ldr	r5, [r4, #20]
 80076a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076b0:	3301      	adds	r3, #1
 80076b2:	444b      	add	r3, r9
 80076b4:	106d      	asrs	r5, r5, #1
 80076b6:	429d      	cmp	r5, r3
 80076b8:	bf38      	it	cc
 80076ba:	461d      	movcc	r5, r3
 80076bc:	0553      	lsls	r3, r2, #21
 80076be:	d531      	bpl.n	8007724 <__ssputs_r+0xa0>
 80076c0:	4629      	mov	r1, r5
 80076c2:	f000 fb63 	bl	8007d8c <_malloc_r>
 80076c6:	4606      	mov	r6, r0
 80076c8:	b950      	cbnz	r0, 80076e0 <__ssputs_r+0x5c>
 80076ca:	230c      	movs	r3, #12
 80076cc:	f8ca 3000 	str.w	r3, [sl]
 80076d0:	89a3      	ldrh	r3, [r4, #12]
 80076d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076d6:	81a3      	strh	r3, [r4, #12]
 80076d8:	f04f 30ff 	mov.w	r0, #4294967295
 80076dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e0:	6921      	ldr	r1, [r4, #16]
 80076e2:	464a      	mov	r2, r9
 80076e4:	f000 fabe 	bl	8007c64 <memcpy>
 80076e8:	89a3      	ldrh	r3, [r4, #12]
 80076ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80076ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076f2:	81a3      	strh	r3, [r4, #12]
 80076f4:	6126      	str	r6, [r4, #16]
 80076f6:	6165      	str	r5, [r4, #20]
 80076f8:	444e      	add	r6, r9
 80076fa:	eba5 0509 	sub.w	r5, r5, r9
 80076fe:	6026      	str	r6, [r4, #0]
 8007700:	60a5      	str	r5, [r4, #8]
 8007702:	463e      	mov	r6, r7
 8007704:	42be      	cmp	r6, r7
 8007706:	d900      	bls.n	800770a <__ssputs_r+0x86>
 8007708:	463e      	mov	r6, r7
 800770a:	6820      	ldr	r0, [r4, #0]
 800770c:	4632      	mov	r2, r6
 800770e:	4641      	mov	r1, r8
 8007710:	f000 fab6 	bl	8007c80 <memmove>
 8007714:	68a3      	ldr	r3, [r4, #8]
 8007716:	1b9b      	subs	r3, r3, r6
 8007718:	60a3      	str	r3, [r4, #8]
 800771a:	6823      	ldr	r3, [r4, #0]
 800771c:	4433      	add	r3, r6
 800771e:	6023      	str	r3, [r4, #0]
 8007720:	2000      	movs	r0, #0
 8007722:	e7db      	b.n	80076dc <__ssputs_r+0x58>
 8007724:	462a      	mov	r2, r5
 8007726:	f000 fba5 	bl	8007e74 <_realloc_r>
 800772a:	4606      	mov	r6, r0
 800772c:	2800      	cmp	r0, #0
 800772e:	d1e1      	bne.n	80076f4 <__ssputs_r+0x70>
 8007730:	6921      	ldr	r1, [r4, #16]
 8007732:	4650      	mov	r0, sl
 8007734:	f000 fabe 	bl	8007cb4 <_free_r>
 8007738:	e7c7      	b.n	80076ca <__ssputs_r+0x46>
	...

0800773c <_svfiprintf_r>:
 800773c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007740:	4698      	mov	r8, r3
 8007742:	898b      	ldrh	r3, [r1, #12]
 8007744:	061b      	lsls	r3, r3, #24
 8007746:	b09d      	sub	sp, #116	; 0x74
 8007748:	4607      	mov	r7, r0
 800774a:	460d      	mov	r5, r1
 800774c:	4614      	mov	r4, r2
 800774e:	d50e      	bpl.n	800776e <_svfiprintf_r+0x32>
 8007750:	690b      	ldr	r3, [r1, #16]
 8007752:	b963      	cbnz	r3, 800776e <_svfiprintf_r+0x32>
 8007754:	2140      	movs	r1, #64	; 0x40
 8007756:	f000 fb19 	bl	8007d8c <_malloc_r>
 800775a:	6028      	str	r0, [r5, #0]
 800775c:	6128      	str	r0, [r5, #16]
 800775e:	b920      	cbnz	r0, 800776a <_svfiprintf_r+0x2e>
 8007760:	230c      	movs	r3, #12
 8007762:	603b      	str	r3, [r7, #0]
 8007764:	f04f 30ff 	mov.w	r0, #4294967295
 8007768:	e0d1      	b.n	800790e <_svfiprintf_r+0x1d2>
 800776a:	2340      	movs	r3, #64	; 0x40
 800776c:	616b      	str	r3, [r5, #20]
 800776e:	2300      	movs	r3, #0
 8007770:	9309      	str	r3, [sp, #36]	; 0x24
 8007772:	2320      	movs	r3, #32
 8007774:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007778:	f8cd 800c 	str.w	r8, [sp, #12]
 800777c:	2330      	movs	r3, #48	; 0x30
 800777e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007928 <_svfiprintf_r+0x1ec>
 8007782:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007786:	f04f 0901 	mov.w	r9, #1
 800778a:	4623      	mov	r3, r4
 800778c:	469a      	mov	sl, r3
 800778e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007792:	b10a      	cbz	r2, 8007798 <_svfiprintf_r+0x5c>
 8007794:	2a25      	cmp	r2, #37	; 0x25
 8007796:	d1f9      	bne.n	800778c <_svfiprintf_r+0x50>
 8007798:	ebba 0b04 	subs.w	fp, sl, r4
 800779c:	d00b      	beq.n	80077b6 <_svfiprintf_r+0x7a>
 800779e:	465b      	mov	r3, fp
 80077a0:	4622      	mov	r2, r4
 80077a2:	4629      	mov	r1, r5
 80077a4:	4638      	mov	r0, r7
 80077a6:	f7ff ff6d 	bl	8007684 <__ssputs_r>
 80077aa:	3001      	adds	r0, #1
 80077ac:	f000 80aa 	beq.w	8007904 <_svfiprintf_r+0x1c8>
 80077b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077b2:	445a      	add	r2, fp
 80077b4:	9209      	str	r2, [sp, #36]	; 0x24
 80077b6:	f89a 3000 	ldrb.w	r3, [sl]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	f000 80a2 	beq.w	8007904 <_svfiprintf_r+0x1c8>
 80077c0:	2300      	movs	r3, #0
 80077c2:	f04f 32ff 	mov.w	r2, #4294967295
 80077c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077ca:	f10a 0a01 	add.w	sl, sl, #1
 80077ce:	9304      	str	r3, [sp, #16]
 80077d0:	9307      	str	r3, [sp, #28]
 80077d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80077d6:	931a      	str	r3, [sp, #104]	; 0x68
 80077d8:	4654      	mov	r4, sl
 80077da:	2205      	movs	r2, #5
 80077dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e0:	4851      	ldr	r0, [pc, #324]	; (8007928 <_svfiprintf_r+0x1ec>)
 80077e2:	f7f8 fd05 	bl	80001f0 <memchr>
 80077e6:	9a04      	ldr	r2, [sp, #16]
 80077e8:	b9d8      	cbnz	r0, 8007822 <_svfiprintf_r+0xe6>
 80077ea:	06d0      	lsls	r0, r2, #27
 80077ec:	bf44      	itt	mi
 80077ee:	2320      	movmi	r3, #32
 80077f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077f4:	0711      	lsls	r1, r2, #28
 80077f6:	bf44      	itt	mi
 80077f8:	232b      	movmi	r3, #43	; 0x2b
 80077fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077fe:	f89a 3000 	ldrb.w	r3, [sl]
 8007802:	2b2a      	cmp	r3, #42	; 0x2a
 8007804:	d015      	beq.n	8007832 <_svfiprintf_r+0xf6>
 8007806:	9a07      	ldr	r2, [sp, #28]
 8007808:	4654      	mov	r4, sl
 800780a:	2000      	movs	r0, #0
 800780c:	f04f 0c0a 	mov.w	ip, #10
 8007810:	4621      	mov	r1, r4
 8007812:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007816:	3b30      	subs	r3, #48	; 0x30
 8007818:	2b09      	cmp	r3, #9
 800781a:	d94e      	bls.n	80078ba <_svfiprintf_r+0x17e>
 800781c:	b1b0      	cbz	r0, 800784c <_svfiprintf_r+0x110>
 800781e:	9207      	str	r2, [sp, #28]
 8007820:	e014      	b.n	800784c <_svfiprintf_r+0x110>
 8007822:	eba0 0308 	sub.w	r3, r0, r8
 8007826:	fa09 f303 	lsl.w	r3, r9, r3
 800782a:	4313      	orrs	r3, r2
 800782c:	9304      	str	r3, [sp, #16]
 800782e:	46a2      	mov	sl, r4
 8007830:	e7d2      	b.n	80077d8 <_svfiprintf_r+0x9c>
 8007832:	9b03      	ldr	r3, [sp, #12]
 8007834:	1d19      	adds	r1, r3, #4
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	9103      	str	r1, [sp, #12]
 800783a:	2b00      	cmp	r3, #0
 800783c:	bfbb      	ittet	lt
 800783e:	425b      	neglt	r3, r3
 8007840:	f042 0202 	orrlt.w	r2, r2, #2
 8007844:	9307      	strge	r3, [sp, #28]
 8007846:	9307      	strlt	r3, [sp, #28]
 8007848:	bfb8      	it	lt
 800784a:	9204      	strlt	r2, [sp, #16]
 800784c:	7823      	ldrb	r3, [r4, #0]
 800784e:	2b2e      	cmp	r3, #46	; 0x2e
 8007850:	d10c      	bne.n	800786c <_svfiprintf_r+0x130>
 8007852:	7863      	ldrb	r3, [r4, #1]
 8007854:	2b2a      	cmp	r3, #42	; 0x2a
 8007856:	d135      	bne.n	80078c4 <_svfiprintf_r+0x188>
 8007858:	9b03      	ldr	r3, [sp, #12]
 800785a:	1d1a      	adds	r2, r3, #4
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	9203      	str	r2, [sp, #12]
 8007860:	2b00      	cmp	r3, #0
 8007862:	bfb8      	it	lt
 8007864:	f04f 33ff 	movlt.w	r3, #4294967295
 8007868:	3402      	adds	r4, #2
 800786a:	9305      	str	r3, [sp, #20]
 800786c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007938 <_svfiprintf_r+0x1fc>
 8007870:	7821      	ldrb	r1, [r4, #0]
 8007872:	2203      	movs	r2, #3
 8007874:	4650      	mov	r0, sl
 8007876:	f7f8 fcbb 	bl	80001f0 <memchr>
 800787a:	b140      	cbz	r0, 800788e <_svfiprintf_r+0x152>
 800787c:	2340      	movs	r3, #64	; 0x40
 800787e:	eba0 000a 	sub.w	r0, r0, sl
 8007882:	fa03 f000 	lsl.w	r0, r3, r0
 8007886:	9b04      	ldr	r3, [sp, #16]
 8007888:	4303      	orrs	r3, r0
 800788a:	3401      	adds	r4, #1
 800788c:	9304      	str	r3, [sp, #16]
 800788e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007892:	4826      	ldr	r0, [pc, #152]	; (800792c <_svfiprintf_r+0x1f0>)
 8007894:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007898:	2206      	movs	r2, #6
 800789a:	f7f8 fca9 	bl	80001f0 <memchr>
 800789e:	2800      	cmp	r0, #0
 80078a0:	d038      	beq.n	8007914 <_svfiprintf_r+0x1d8>
 80078a2:	4b23      	ldr	r3, [pc, #140]	; (8007930 <_svfiprintf_r+0x1f4>)
 80078a4:	bb1b      	cbnz	r3, 80078ee <_svfiprintf_r+0x1b2>
 80078a6:	9b03      	ldr	r3, [sp, #12]
 80078a8:	3307      	adds	r3, #7
 80078aa:	f023 0307 	bic.w	r3, r3, #7
 80078ae:	3308      	adds	r3, #8
 80078b0:	9303      	str	r3, [sp, #12]
 80078b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078b4:	4433      	add	r3, r6
 80078b6:	9309      	str	r3, [sp, #36]	; 0x24
 80078b8:	e767      	b.n	800778a <_svfiprintf_r+0x4e>
 80078ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80078be:	460c      	mov	r4, r1
 80078c0:	2001      	movs	r0, #1
 80078c2:	e7a5      	b.n	8007810 <_svfiprintf_r+0xd4>
 80078c4:	2300      	movs	r3, #0
 80078c6:	3401      	adds	r4, #1
 80078c8:	9305      	str	r3, [sp, #20]
 80078ca:	4619      	mov	r1, r3
 80078cc:	f04f 0c0a 	mov.w	ip, #10
 80078d0:	4620      	mov	r0, r4
 80078d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078d6:	3a30      	subs	r2, #48	; 0x30
 80078d8:	2a09      	cmp	r2, #9
 80078da:	d903      	bls.n	80078e4 <_svfiprintf_r+0x1a8>
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d0c5      	beq.n	800786c <_svfiprintf_r+0x130>
 80078e0:	9105      	str	r1, [sp, #20]
 80078e2:	e7c3      	b.n	800786c <_svfiprintf_r+0x130>
 80078e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80078e8:	4604      	mov	r4, r0
 80078ea:	2301      	movs	r3, #1
 80078ec:	e7f0      	b.n	80078d0 <_svfiprintf_r+0x194>
 80078ee:	ab03      	add	r3, sp, #12
 80078f0:	9300      	str	r3, [sp, #0]
 80078f2:	462a      	mov	r2, r5
 80078f4:	4b0f      	ldr	r3, [pc, #60]	; (8007934 <_svfiprintf_r+0x1f8>)
 80078f6:	a904      	add	r1, sp, #16
 80078f8:	4638      	mov	r0, r7
 80078fa:	f3af 8000 	nop.w
 80078fe:	1c42      	adds	r2, r0, #1
 8007900:	4606      	mov	r6, r0
 8007902:	d1d6      	bne.n	80078b2 <_svfiprintf_r+0x176>
 8007904:	89ab      	ldrh	r3, [r5, #12]
 8007906:	065b      	lsls	r3, r3, #25
 8007908:	f53f af2c 	bmi.w	8007764 <_svfiprintf_r+0x28>
 800790c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800790e:	b01d      	add	sp, #116	; 0x74
 8007910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007914:	ab03      	add	r3, sp, #12
 8007916:	9300      	str	r3, [sp, #0]
 8007918:	462a      	mov	r2, r5
 800791a:	4b06      	ldr	r3, [pc, #24]	; (8007934 <_svfiprintf_r+0x1f8>)
 800791c:	a904      	add	r1, sp, #16
 800791e:	4638      	mov	r0, r7
 8007920:	f000 f87a 	bl	8007a18 <_printf_i>
 8007924:	e7eb      	b.n	80078fe <_svfiprintf_r+0x1c2>
 8007926:	bf00      	nop
 8007928:	080080a4 	.word	0x080080a4
 800792c:	080080ae 	.word	0x080080ae
 8007930:	00000000 	.word	0x00000000
 8007934:	08007685 	.word	0x08007685
 8007938:	080080aa 	.word	0x080080aa

0800793c <_printf_common>:
 800793c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007940:	4616      	mov	r6, r2
 8007942:	4699      	mov	r9, r3
 8007944:	688a      	ldr	r2, [r1, #8]
 8007946:	690b      	ldr	r3, [r1, #16]
 8007948:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800794c:	4293      	cmp	r3, r2
 800794e:	bfb8      	it	lt
 8007950:	4613      	movlt	r3, r2
 8007952:	6033      	str	r3, [r6, #0]
 8007954:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007958:	4607      	mov	r7, r0
 800795a:	460c      	mov	r4, r1
 800795c:	b10a      	cbz	r2, 8007962 <_printf_common+0x26>
 800795e:	3301      	adds	r3, #1
 8007960:	6033      	str	r3, [r6, #0]
 8007962:	6823      	ldr	r3, [r4, #0]
 8007964:	0699      	lsls	r1, r3, #26
 8007966:	bf42      	ittt	mi
 8007968:	6833      	ldrmi	r3, [r6, #0]
 800796a:	3302      	addmi	r3, #2
 800796c:	6033      	strmi	r3, [r6, #0]
 800796e:	6825      	ldr	r5, [r4, #0]
 8007970:	f015 0506 	ands.w	r5, r5, #6
 8007974:	d106      	bne.n	8007984 <_printf_common+0x48>
 8007976:	f104 0a19 	add.w	sl, r4, #25
 800797a:	68e3      	ldr	r3, [r4, #12]
 800797c:	6832      	ldr	r2, [r6, #0]
 800797e:	1a9b      	subs	r3, r3, r2
 8007980:	42ab      	cmp	r3, r5
 8007982:	dc26      	bgt.n	80079d2 <_printf_common+0x96>
 8007984:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007988:	1e13      	subs	r3, r2, #0
 800798a:	6822      	ldr	r2, [r4, #0]
 800798c:	bf18      	it	ne
 800798e:	2301      	movne	r3, #1
 8007990:	0692      	lsls	r2, r2, #26
 8007992:	d42b      	bmi.n	80079ec <_printf_common+0xb0>
 8007994:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007998:	4649      	mov	r1, r9
 800799a:	4638      	mov	r0, r7
 800799c:	47c0      	blx	r8
 800799e:	3001      	adds	r0, #1
 80079a0:	d01e      	beq.n	80079e0 <_printf_common+0xa4>
 80079a2:	6823      	ldr	r3, [r4, #0]
 80079a4:	68e5      	ldr	r5, [r4, #12]
 80079a6:	6832      	ldr	r2, [r6, #0]
 80079a8:	f003 0306 	and.w	r3, r3, #6
 80079ac:	2b04      	cmp	r3, #4
 80079ae:	bf08      	it	eq
 80079b0:	1aad      	subeq	r5, r5, r2
 80079b2:	68a3      	ldr	r3, [r4, #8]
 80079b4:	6922      	ldr	r2, [r4, #16]
 80079b6:	bf0c      	ite	eq
 80079b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079bc:	2500      	movne	r5, #0
 80079be:	4293      	cmp	r3, r2
 80079c0:	bfc4      	itt	gt
 80079c2:	1a9b      	subgt	r3, r3, r2
 80079c4:	18ed      	addgt	r5, r5, r3
 80079c6:	2600      	movs	r6, #0
 80079c8:	341a      	adds	r4, #26
 80079ca:	42b5      	cmp	r5, r6
 80079cc:	d11a      	bne.n	8007a04 <_printf_common+0xc8>
 80079ce:	2000      	movs	r0, #0
 80079d0:	e008      	b.n	80079e4 <_printf_common+0xa8>
 80079d2:	2301      	movs	r3, #1
 80079d4:	4652      	mov	r2, sl
 80079d6:	4649      	mov	r1, r9
 80079d8:	4638      	mov	r0, r7
 80079da:	47c0      	blx	r8
 80079dc:	3001      	adds	r0, #1
 80079de:	d103      	bne.n	80079e8 <_printf_common+0xac>
 80079e0:	f04f 30ff 	mov.w	r0, #4294967295
 80079e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079e8:	3501      	adds	r5, #1
 80079ea:	e7c6      	b.n	800797a <_printf_common+0x3e>
 80079ec:	18e1      	adds	r1, r4, r3
 80079ee:	1c5a      	adds	r2, r3, #1
 80079f0:	2030      	movs	r0, #48	; 0x30
 80079f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80079f6:	4422      	add	r2, r4
 80079f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80079fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a00:	3302      	adds	r3, #2
 8007a02:	e7c7      	b.n	8007994 <_printf_common+0x58>
 8007a04:	2301      	movs	r3, #1
 8007a06:	4622      	mov	r2, r4
 8007a08:	4649      	mov	r1, r9
 8007a0a:	4638      	mov	r0, r7
 8007a0c:	47c0      	blx	r8
 8007a0e:	3001      	adds	r0, #1
 8007a10:	d0e6      	beq.n	80079e0 <_printf_common+0xa4>
 8007a12:	3601      	adds	r6, #1
 8007a14:	e7d9      	b.n	80079ca <_printf_common+0x8e>
	...

08007a18 <_printf_i>:
 8007a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a1c:	7e0f      	ldrb	r7, [r1, #24]
 8007a1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007a20:	2f78      	cmp	r7, #120	; 0x78
 8007a22:	4691      	mov	r9, r2
 8007a24:	4680      	mov	r8, r0
 8007a26:	460c      	mov	r4, r1
 8007a28:	469a      	mov	sl, r3
 8007a2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007a2e:	d807      	bhi.n	8007a40 <_printf_i+0x28>
 8007a30:	2f62      	cmp	r7, #98	; 0x62
 8007a32:	d80a      	bhi.n	8007a4a <_printf_i+0x32>
 8007a34:	2f00      	cmp	r7, #0
 8007a36:	f000 80d8 	beq.w	8007bea <_printf_i+0x1d2>
 8007a3a:	2f58      	cmp	r7, #88	; 0x58
 8007a3c:	f000 80a3 	beq.w	8007b86 <_printf_i+0x16e>
 8007a40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a48:	e03a      	b.n	8007ac0 <_printf_i+0xa8>
 8007a4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a4e:	2b15      	cmp	r3, #21
 8007a50:	d8f6      	bhi.n	8007a40 <_printf_i+0x28>
 8007a52:	a101      	add	r1, pc, #4	; (adr r1, 8007a58 <_printf_i+0x40>)
 8007a54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a58:	08007ab1 	.word	0x08007ab1
 8007a5c:	08007ac5 	.word	0x08007ac5
 8007a60:	08007a41 	.word	0x08007a41
 8007a64:	08007a41 	.word	0x08007a41
 8007a68:	08007a41 	.word	0x08007a41
 8007a6c:	08007a41 	.word	0x08007a41
 8007a70:	08007ac5 	.word	0x08007ac5
 8007a74:	08007a41 	.word	0x08007a41
 8007a78:	08007a41 	.word	0x08007a41
 8007a7c:	08007a41 	.word	0x08007a41
 8007a80:	08007a41 	.word	0x08007a41
 8007a84:	08007bd1 	.word	0x08007bd1
 8007a88:	08007af5 	.word	0x08007af5
 8007a8c:	08007bb3 	.word	0x08007bb3
 8007a90:	08007a41 	.word	0x08007a41
 8007a94:	08007a41 	.word	0x08007a41
 8007a98:	08007bf3 	.word	0x08007bf3
 8007a9c:	08007a41 	.word	0x08007a41
 8007aa0:	08007af5 	.word	0x08007af5
 8007aa4:	08007a41 	.word	0x08007a41
 8007aa8:	08007a41 	.word	0x08007a41
 8007aac:	08007bbb 	.word	0x08007bbb
 8007ab0:	682b      	ldr	r3, [r5, #0]
 8007ab2:	1d1a      	adds	r2, r3, #4
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	602a      	str	r2, [r5, #0]
 8007ab8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007abc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e0a3      	b.n	8007c0c <_printf_i+0x1f4>
 8007ac4:	6820      	ldr	r0, [r4, #0]
 8007ac6:	6829      	ldr	r1, [r5, #0]
 8007ac8:	0606      	lsls	r6, r0, #24
 8007aca:	f101 0304 	add.w	r3, r1, #4
 8007ace:	d50a      	bpl.n	8007ae6 <_printf_i+0xce>
 8007ad0:	680e      	ldr	r6, [r1, #0]
 8007ad2:	602b      	str	r3, [r5, #0]
 8007ad4:	2e00      	cmp	r6, #0
 8007ad6:	da03      	bge.n	8007ae0 <_printf_i+0xc8>
 8007ad8:	232d      	movs	r3, #45	; 0x2d
 8007ada:	4276      	negs	r6, r6
 8007adc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ae0:	485e      	ldr	r0, [pc, #376]	; (8007c5c <_printf_i+0x244>)
 8007ae2:	230a      	movs	r3, #10
 8007ae4:	e019      	b.n	8007b1a <_printf_i+0x102>
 8007ae6:	680e      	ldr	r6, [r1, #0]
 8007ae8:	602b      	str	r3, [r5, #0]
 8007aea:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007aee:	bf18      	it	ne
 8007af0:	b236      	sxthne	r6, r6
 8007af2:	e7ef      	b.n	8007ad4 <_printf_i+0xbc>
 8007af4:	682b      	ldr	r3, [r5, #0]
 8007af6:	6820      	ldr	r0, [r4, #0]
 8007af8:	1d19      	adds	r1, r3, #4
 8007afa:	6029      	str	r1, [r5, #0]
 8007afc:	0601      	lsls	r1, r0, #24
 8007afe:	d501      	bpl.n	8007b04 <_printf_i+0xec>
 8007b00:	681e      	ldr	r6, [r3, #0]
 8007b02:	e002      	b.n	8007b0a <_printf_i+0xf2>
 8007b04:	0646      	lsls	r6, r0, #25
 8007b06:	d5fb      	bpl.n	8007b00 <_printf_i+0xe8>
 8007b08:	881e      	ldrh	r6, [r3, #0]
 8007b0a:	4854      	ldr	r0, [pc, #336]	; (8007c5c <_printf_i+0x244>)
 8007b0c:	2f6f      	cmp	r7, #111	; 0x6f
 8007b0e:	bf0c      	ite	eq
 8007b10:	2308      	moveq	r3, #8
 8007b12:	230a      	movne	r3, #10
 8007b14:	2100      	movs	r1, #0
 8007b16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b1a:	6865      	ldr	r5, [r4, #4]
 8007b1c:	60a5      	str	r5, [r4, #8]
 8007b1e:	2d00      	cmp	r5, #0
 8007b20:	bfa2      	ittt	ge
 8007b22:	6821      	ldrge	r1, [r4, #0]
 8007b24:	f021 0104 	bicge.w	r1, r1, #4
 8007b28:	6021      	strge	r1, [r4, #0]
 8007b2a:	b90e      	cbnz	r6, 8007b30 <_printf_i+0x118>
 8007b2c:	2d00      	cmp	r5, #0
 8007b2e:	d04d      	beq.n	8007bcc <_printf_i+0x1b4>
 8007b30:	4615      	mov	r5, r2
 8007b32:	fbb6 f1f3 	udiv	r1, r6, r3
 8007b36:	fb03 6711 	mls	r7, r3, r1, r6
 8007b3a:	5dc7      	ldrb	r7, [r0, r7]
 8007b3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007b40:	4637      	mov	r7, r6
 8007b42:	42bb      	cmp	r3, r7
 8007b44:	460e      	mov	r6, r1
 8007b46:	d9f4      	bls.n	8007b32 <_printf_i+0x11a>
 8007b48:	2b08      	cmp	r3, #8
 8007b4a:	d10b      	bne.n	8007b64 <_printf_i+0x14c>
 8007b4c:	6823      	ldr	r3, [r4, #0]
 8007b4e:	07de      	lsls	r6, r3, #31
 8007b50:	d508      	bpl.n	8007b64 <_printf_i+0x14c>
 8007b52:	6923      	ldr	r3, [r4, #16]
 8007b54:	6861      	ldr	r1, [r4, #4]
 8007b56:	4299      	cmp	r1, r3
 8007b58:	bfde      	ittt	le
 8007b5a:	2330      	movle	r3, #48	; 0x30
 8007b5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007b60:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007b64:	1b52      	subs	r2, r2, r5
 8007b66:	6122      	str	r2, [r4, #16]
 8007b68:	f8cd a000 	str.w	sl, [sp]
 8007b6c:	464b      	mov	r3, r9
 8007b6e:	aa03      	add	r2, sp, #12
 8007b70:	4621      	mov	r1, r4
 8007b72:	4640      	mov	r0, r8
 8007b74:	f7ff fee2 	bl	800793c <_printf_common>
 8007b78:	3001      	adds	r0, #1
 8007b7a:	d14c      	bne.n	8007c16 <_printf_i+0x1fe>
 8007b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b80:	b004      	add	sp, #16
 8007b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b86:	4835      	ldr	r0, [pc, #212]	; (8007c5c <_printf_i+0x244>)
 8007b88:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007b8c:	6829      	ldr	r1, [r5, #0]
 8007b8e:	6823      	ldr	r3, [r4, #0]
 8007b90:	f851 6b04 	ldr.w	r6, [r1], #4
 8007b94:	6029      	str	r1, [r5, #0]
 8007b96:	061d      	lsls	r5, r3, #24
 8007b98:	d514      	bpl.n	8007bc4 <_printf_i+0x1ac>
 8007b9a:	07df      	lsls	r7, r3, #31
 8007b9c:	bf44      	itt	mi
 8007b9e:	f043 0320 	orrmi.w	r3, r3, #32
 8007ba2:	6023      	strmi	r3, [r4, #0]
 8007ba4:	b91e      	cbnz	r6, 8007bae <_printf_i+0x196>
 8007ba6:	6823      	ldr	r3, [r4, #0]
 8007ba8:	f023 0320 	bic.w	r3, r3, #32
 8007bac:	6023      	str	r3, [r4, #0]
 8007bae:	2310      	movs	r3, #16
 8007bb0:	e7b0      	b.n	8007b14 <_printf_i+0xfc>
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	f043 0320 	orr.w	r3, r3, #32
 8007bb8:	6023      	str	r3, [r4, #0]
 8007bba:	2378      	movs	r3, #120	; 0x78
 8007bbc:	4828      	ldr	r0, [pc, #160]	; (8007c60 <_printf_i+0x248>)
 8007bbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007bc2:	e7e3      	b.n	8007b8c <_printf_i+0x174>
 8007bc4:	0659      	lsls	r1, r3, #25
 8007bc6:	bf48      	it	mi
 8007bc8:	b2b6      	uxthmi	r6, r6
 8007bca:	e7e6      	b.n	8007b9a <_printf_i+0x182>
 8007bcc:	4615      	mov	r5, r2
 8007bce:	e7bb      	b.n	8007b48 <_printf_i+0x130>
 8007bd0:	682b      	ldr	r3, [r5, #0]
 8007bd2:	6826      	ldr	r6, [r4, #0]
 8007bd4:	6961      	ldr	r1, [r4, #20]
 8007bd6:	1d18      	adds	r0, r3, #4
 8007bd8:	6028      	str	r0, [r5, #0]
 8007bda:	0635      	lsls	r5, r6, #24
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	d501      	bpl.n	8007be4 <_printf_i+0x1cc>
 8007be0:	6019      	str	r1, [r3, #0]
 8007be2:	e002      	b.n	8007bea <_printf_i+0x1d2>
 8007be4:	0670      	lsls	r0, r6, #25
 8007be6:	d5fb      	bpl.n	8007be0 <_printf_i+0x1c8>
 8007be8:	8019      	strh	r1, [r3, #0]
 8007bea:	2300      	movs	r3, #0
 8007bec:	6123      	str	r3, [r4, #16]
 8007bee:	4615      	mov	r5, r2
 8007bf0:	e7ba      	b.n	8007b68 <_printf_i+0x150>
 8007bf2:	682b      	ldr	r3, [r5, #0]
 8007bf4:	1d1a      	adds	r2, r3, #4
 8007bf6:	602a      	str	r2, [r5, #0]
 8007bf8:	681d      	ldr	r5, [r3, #0]
 8007bfa:	6862      	ldr	r2, [r4, #4]
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	4628      	mov	r0, r5
 8007c00:	f7f8 faf6 	bl	80001f0 <memchr>
 8007c04:	b108      	cbz	r0, 8007c0a <_printf_i+0x1f2>
 8007c06:	1b40      	subs	r0, r0, r5
 8007c08:	6060      	str	r0, [r4, #4]
 8007c0a:	6863      	ldr	r3, [r4, #4]
 8007c0c:	6123      	str	r3, [r4, #16]
 8007c0e:	2300      	movs	r3, #0
 8007c10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c14:	e7a8      	b.n	8007b68 <_printf_i+0x150>
 8007c16:	6923      	ldr	r3, [r4, #16]
 8007c18:	462a      	mov	r2, r5
 8007c1a:	4649      	mov	r1, r9
 8007c1c:	4640      	mov	r0, r8
 8007c1e:	47d0      	blx	sl
 8007c20:	3001      	adds	r0, #1
 8007c22:	d0ab      	beq.n	8007b7c <_printf_i+0x164>
 8007c24:	6823      	ldr	r3, [r4, #0]
 8007c26:	079b      	lsls	r3, r3, #30
 8007c28:	d413      	bmi.n	8007c52 <_printf_i+0x23a>
 8007c2a:	68e0      	ldr	r0, [r4, #12]
 8007c2c:	9b03      	ldr	r3, [sp, #12]
 8007c2e:	4298      	cmp	r0, r3
 8007c30:	bfb8      	it	lt
 8007c32:	4618      	movlt	r0, r3
 8007c34:	e7a4      	b.n	8007b80 <_printf_i+0x168>
 8007c36:	2301      	movs	r3, #1
 8007c38:	4632      	mov	r2, r6
 8007c3a:	4649      	mov	r1, r9
 8007c3c:	4640      	mov	r0, r8
 8007c3e:	47d0      	blx	sl
 8007c40:	3001      	adds	r0, #1
 8007c42:	d09b      	beq.n	8007b7c <_printf_i+0x164>
 8007c44:	3501      	adds	r5, #1
 8007c46:	68e3      	ldr	r3, [r4, #12]
 8007c48:	9903      	ldr	r1, [sp, #12]
 8007c4a:	1a5b      	subs	r3, r3, r1
 8007c4c:	42ab      	cmp	r3, r5
 8007c4e:	dcf2      	bgt.n	8007c36 <_printf_i+0x21e>
 8007c50:	e7eb      	b.n	8007c2a <_printf_i+0x212>
 8007c52:	2500      	movs	r5, #0
 8007c54:	f104 0619 	add.w	r6, r4, #25
 8007c58:	e7f5      	b.n	8007c46 <_printf_i+0x22e>
 8007c5a:	bf00      	nop
 8007c5c:	080080b5 	.word	0x080080b5
 8007c60:	080080c6 	.word	0x080080c6

08007c64 <memcpy>:
 8007c64:	440a      	add	r2, r1
 8007c66:	4291      	cmp	r1, r2
 8007c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c6c:	d100      	bne.n	8007c70 <memcpy+0xc>
 8007c6e:	4770      	bx	lr
 8007c70:	b510      	push	{r4, lr}
 8007c72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c7a:	4291      	cmp	r1, r2
 8007c7c:	d1f9      	bne.n	8007c72 <memcpy+0xe>
 8007c7e:	bd10      	pop	{r4, pc}

08007c80 <memmove>:
 8007c80:	4288      	cmp	r0, r1
 8007c82:	b510      	push	{r4, lr}
 8007c84:	eb01 0402 	add.w	r4, r1, r2
 8007c88:	d902      	bls.n	8007c90 <memmove+0x10>
 8007c8a:	4284      	cmp	r4, r0
 8007c8c:	4623      	mov	r3, r4
 8007c8e:	d807      	bhi.n	8007ca0 <memmove+0x20>
 8007c90:	1e43      	subs	r3, r0, #1
 8007c92:	42a1      	cmp	r1, r4
 8007c94:	d008      	beq.n	8007ca8 <memmove+0x28>
 8007c96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c9e:	e7f8      	b.n	8007c92 <memmove+0x12>
 8007ca0:	4402      	add	r2, r0
 8007ca2:	4601      	mov	r1, r0
 8007ca4:	428a      	cmp	r2, r1
 8007ca6:	d100      	bne.n	8007caa <memmove+0x2a>
 8007ca8:	bd10      	pop	{r4, pc}
 8007caa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007cb2:	e7f7      	b.n	8007ca4 <memmove+0x24>

08007cb4 <_free_r>:
 8007cb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007cb6:	2900      	cmp	r1, #0
 8007cb8:	d044      	beq.n	8007d44 <_free_r+0x90>
 8007cba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cbe:	9001      	str	r0, [sp, #4]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f1a1 0404 	sub.w	r4, r1, #4
 8007cc6:	bfb8      	it	lt
 8007cc8:	18e4      	addlt	r4, r4, r3
 8007cca:	f000 f913 	bl	8007ef4 <__malloc_lock>
 8007cce:	4a1e      	ldr	r2, [pc, #120]	; (8007d48 <_free_r+0x94>)
 8007cd0:	9801      	ldr	r0, [sp, #4]
 8007cd2:	6813      	ldr	r3, [r2, #0]
 8007cd4:	b933      	cbnz	r3, 8007ce4 <_free_r+0x30>
 8007cd6:	6063      	str	r3, [r4, #4]
 8007cd8:	6014      	str	r4, [r2, #0]
 8007cda:	b003      	add	sp, #12
 8007cdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ce0:	f000 b90e 	b.w	8007f00 <__malloc_unlock>
 8007ce4:	42a3      	cmp	r3, r4
 8007ce6:	d908      	bls.n	8007cfa <_free_r+0x46>
 8007ce8:	6825      	ldr	r5, [r4, #0]
 8007cea:	1961      	adds	r1, r4, r5
 8007cec:	428b      	cmp	r3, r1
 8007cee:	bf01      	itttt	eq
 8007cf0:	6819      	ldreq	r1, [r3, #0]
 8007cf2:	685b      	ldreq	r3, [r3, #4]
 8007cf4:	1949      	addeq	r1, r1, r5
 8007cf6:	6021      	streq	r1, [r4, #0]
 8007cf8:	e7ed      	b.n	8007cd6 <_free_r+0x22>
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	b10b      	cbz	r3, 8007d04 <_free_r+0x50>
 8007d00:	42a3      	cmp	r3, r4
 8007d02:	d9fa      	bls.n	8007cfa <_free_r+0x46>
 8007d04:	6811      	ldr	r1, [r2, #0]
 8007d06:	1855      	adds	r5, r2, r1
 8007d08:	42a5      	cmp	r5, r4
 8007d0a:	d10b      	bne.n	8007d24 <_free_r+0x70>
 8007d0c:	6824      	ldr	r4, [r4, #0]
 8007d0e:	4421      	add	r1, r4
 8007d10:	1854      	adds	r4, r2, r1
 8007d12:	42a3      	cmp	r3, r4
 8007d14:	6011      	str	r1, [r2, #0]
 8007d16:	d1e0      	bne.n	8007cda <_free_r+0x26>
 8007d18:	681c      	ldr	r4, [r3, #0]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	6053      	str	r3, [r2, #4]
 8007d1e:	4421      	add	r1, r4
 8007d20:	6011      	str	r1, [r2, #0]
 8007d22:	e7da      	b.n	8007cda <_free_r+0x26>
 8007d24:	d902      	bls.n	8007d2c <_free_r+0x78>
 8007d26:	230c      	movs	r3, #12
 8007d28:	6003      	str	r3, [r0, #0]
 8007d2a:	e7d6      	b.n	8007cda <_free_r+0x26>
 8007d2c:	6825      	ldr	r5, [r4, #0]
 8007d2e:	1961      	adds	r1, r4, r5
 8007d30:	428b      	cmp	r3, r1
 8007d32:	bf04      	itt	eq
 8007d34:	6819      	ldreq	r1, [r3, #0]
 8007d36:	685b      	ldreq	r3, [r3, #4]
 8007d38:	6063      	str	r3, [r4, #4]
 8007d3a:	bf04      	itt	eq
 8007d3c:	1949      	addeq	r1, r1, r5
 8007d3e:	6021      	streq	r1, [r4, #0]
 8007d40:	6054      	str	r4, [r2, #4]
 8007d42:	e7ca      	b.n	8007cda <_free_r+0x26>
 8007d44:	b003      	add	sp, #12
 8007d46:	bd30      	pop	{r4, r5, pc}
 8007d48:	2000225c 	.word	0x2000225c

08007d4c <sbrk_aligned>:
 8007d4c:	b570      	push	{r4, r5, r6, lr}
 8007d4e:	4e0e      	ldr	r6, [pc, #56]	; (8007d88 <sbrk_aligned+0x3c>)
 8007d50:	460c      	mov	r4, r1
 8007d52:	6831      	ldr	r1, [r6, #0]
 8007d54:	4605      	mov	r5, r0
 8007d56:	b911      	cbnz	r1, 8007d5e <sbrk_aligned+0x12>
 8007d58:	f000 f8bc 	bl	8007ed4 <_sbrk_r>
 8007d5c:	6030      	str	r0, [r6, #0]
 8007d5e:	4621      	mov	r1, r4
 8007d60:	4628      	mov	r0, r5
 8007d62:	f000 f8b7 	bl	8007ed4 <_sbrk_r>
 8007d66:	1c43      	adds	r3, r0, #1
 8007d68:	d00a      	beq.n	8007d80 <sbrk_aligned+0x34>
 8007d6a:	1cc4      	adds	r4, r0, #3
 8007d6c:	f024 0403 	bic.w	r4, r4, #3
 8007d70:	42a0      	cmp	r0, r4
 8007d72:	d007      	beq.n	8007d84 <sbrk_aligned+0x38>
 8007d74:	1a21      	subs	r1, r4, r0
 8007d76:	4628      	mov	r0, r5
 8007d78:	f000 f8ac 	bl	8007ed4 <_sbrk_r>
 8007d7c:	3001      	adds	r0, #1
 8007d7e:	d101      	bne.n	8007d84 <sbrk_aligned+0x38>
 8007d80:	f04f 34ff 	mov.w	r4, #4294967295
 8007d84:	4620      	mov	r0, r4
 8007d86:	bd70      	pop	{r4, r5, r6, pc}
 8007d88:	20002260 	.word	0x20002260

08007d8c <_malloc_r>:
 8007d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d90:	1ccd      	adds	r5, r1, #3
 8007d92:	f025 0503 	bic.w	r5, r5, #3
 8007d96:	3508      	adds	r5, #8
 8007d98:	2d0c      	cmp	r5, #12
 8007d9a:	bf38      	it	cc
 8007d9c:	250c      	movcc	r5, #12
 8007d9e:	2d00      	cmp	r5, #0
 8007da0:	4607      	mov	r7, r0
 8007da2:	db01      	blt.n	8007da8 <_malloc_r+0x1c>
 8007da4:	42a9      	cmp	r1, r5
 8007da6:	d905      	bls.n	8007db4 <_malloc_r+0x28>
 8007da8:	230c      	movs	r3, #12
 8007daa:	603b      	str	r3, [r7, #0]
 8007dac:	2600      	movs	r6, #0
 8007dae:	4630      	mov	r0, r6
 8007db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007db4:	4e2e      	ldr	r6, [pc, #184]	; (8007e70 <_malloc_r+0xe4>)
 8007db6:	f000 f89d 	bl	8007ef4 <__malloc_lock>
 8007dba:	6833      	ldr	r3, [r6, #0]
 8007dbc:	461c      	mov	r4, r3
 8007dbe:	bb34      	cbnz	r4, 8007e0e <_malloc_r+0x82>
 8007dc0:	4629      	mov	r1, r5
 8007dc2:	4638      	mov	r0, r7
 8007dc4:	f7ff ffc2 	bl	8007d4c <sbrk_aligned>
 8007dc8:	1c43      	adds	r3, r0, #1
 8007dca:	4604      	mov	r4, r0
 8007dcc:	d14d      	bne.n	8007e6a <_malloc_r+0xde>
 8007dce:	6834      	ldr	r4, [r6, #0]
 8007dd0:	4626      	mov	r6, r4
 8007dd2:	2e00      	cmp	r6, #0
 8007dd4:	d140      	bne.n	8007e58 <_malloc_r+0xcc>
 8007dd6:	6823      	ldr	r3, [r4, #0]
 8007dd8:	4631      	mov	r1, r6
 8007dda:	4638      	mov	r0, r7
 8007ddc:	eb04 0803 	add.w	r8, r4, r3
 8007de0:	f000 f878 	bl	8007ed4 <_sbrk_r>
 8007de4:	4580      	cmp	r8, r0
 8007de6:	d13a      	bne.n	8007e5e <_malloc_r+0xd2>
 8007de8:	6821      	ldr	r1, [r4, #0]
 8007dea:	3503      	adds	r5, #3
 8007dec:	1a6d      	subs	r5, r5, r1
 8007dee:	f025 0503 	bic.w	r5, r5, #3
 8007df2:	3508      	adds	r5, #8
 8007df4:	2d0c      	cmp	r5, #12
 8007df6:	bf38      	it	cc
 8007df8:	250c      	movcc	r5, #12
 8007dfa:	4629      	mov	r1, r5
 8007dfc:	4638      	mov	r0, r7
 8007dfe:	f7ff ffa5 	bl	8007d4c <sbrk_aligned>
 8007e02:	3001      	adds	r0, #1
 8007e04:	d02b      	beq.n	8007e5e <_malloc_r+0xd2>
 8007e06:	6823      	ldr	r3, [r4, #0]
 8007e08:	442b      	add	r3, r5
 8007e0a:	6023      	str	r3, [r4, #0]
 8007e0c:	e00e      	b.n	8007e2c <_malloc_r+0xa0>
 8007e0e:	6822      	ldr	r2, [r4, #0]
 8007e10:	1b52      	subs	r2, r2, r5
 8007e12:	d41e      	bmi.n	8007e52 <_malloc_r+0xc6>
 8007e14:	2a0b      	cmp	r2, #11
 8007e16:	d916      	bls.n	8007e46 <_malloc_r+0xba>
 8007e18:	1961      	adds	r1, r4, r5
 8007e1a:	42a3      	cmp	r3, r4
 8007e1c:	6025      	str	r5, [r4, #0]
 8007e1e:	bf18      	it	ne
 8007e20:	6059      	strne	r1, [r3, #4]
 8007e22:	6863      	ldr	r3, [r4, #4]
 8007e24:	bf08      	it	eq
 8007e26:	6031      	streq	r1, [r6, #0]
 8007e28:	5162      	str	r2, [r4, r5]
 8007e2a:	604b      	str	r3, [r1, #4]
 8007e2c:	4638      	mov	r0, r7
 8007e2e:	f104 060b 	add.w	r6, r4, #11
 8007e32:	f000 f865 	bl	8007f00 <__malloc_unlock>
 8007e36:	f026 0607 	bic.w	r6, r6, #7
 8007e3a:	1d23      	adds	r3, r4, #4
 8007e3c:	1af2      	subs	r2, r6, r3
 8007e3e:	d0b6      	beq.n	8007dae <_malloc_r+0x22>
 8007e40:	1b9b      	subs	r3, r3, r6
 8007e42:	50a3      	str	r3, [r4, r2]
 8007e44:	e7b3      	b.n	8007dae <_malloc_r+0x22>
 8007e46:	6862      	ldr	r2, [r4, #4]
 8007e48:	42a3      	cmp	r3, r4
 8007e4a:	bf0c      	ite	eq
 8007e4c:	6032      	streq	r2, [r6, #0]
 8007e4e:	605a      	strne	r2, [r3, #4]
 8007e50:	e7ec      	b.n	8007e2c <_malloc_r+0xa0>
 8007e52:	4623      	mov	r3, r4
 8007e54:	6864      	ldr	r4, [r4, #4]
 8007e56:	e7b2      	b.n	8007dbe <_malloc_r+0x32>
 8007e58:	4634      	mov	r4, r6
 8007e5a:	6876      	ldr	r6, [r6, #4]
 8007e5c:	e7b9      	b.n	8007dd2 <_malloc_r+0x46>
 8007e5e:	230c      	movs	r3, #12
 8007e60:	603b      	str	r3, [r7, #0]
 8007e62:	4638      	mov	r0, r7
 8007e64:	f000 f84c 	bl	8007f00 <__malloc_unlock>
 8007e68:	e7a1      	b.n	8007dae <_malloc_r+0x22>
 8007e6a:	6025      	str	r5, [r4, #0]
 8007e6c:	e7de      	b.n	8007e2c <_malloc_r+0xa0>
 8007e6e:	bf00      	nop
 8007e70:	2000225c 	.word	0x2000225c

08007e74 <_realloc_r>:
 8007e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e78:	4680      	mov	r8, r0
 8007e7a:	4614      	mov	r4, r2
 8007e7c:	460e      	mov	r6, r1
 8007e7e:	b921      	cbnz	r1, 8007e8a <_realloc_r+0x16>
 8007e80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e84:	4611      	mov	r1, r2
 8007e86:	f7ff bf81 	b.w	8007d8c <_malloc_r>
 8007e8a:	b92a      	cbnz	r2, 8007e98 <_realloc_r+0x24>
 8007e8c:	f7ff ff12 	bl	8007cb4 <_free_r>
 8007e90:	4625      	mov	r5, r4
 8007e92:	4628      	mov	r0, r5
 8007e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e98:	f000 f838 	bl	8007f0c <_malloc_usable_size_r>
 8007e9c:	4284      	cmp	r4, r0
 8007e9e:	4607      	mov	r7, r0
 8007ea0:	d802      	bhi.n	8007ea8 <_realloc_r+0x34>
 8007ea2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007ea6:	d812      	bhi.n	8007ece <_realloc_r+0x5a>
 8007ea8:	4621      	mov	r1, r4
 8007eaa:	4640      	mov	r0, r8
 8007eac:	f7ff ff6e 	bl	8007d8c <_malloc_r>
 8007eb0:	4605      	mov	r5, r0
 8007eb2:	2800      	cmp	r0, #0
 8007eb4:	d0ed      	beq.n	8007e92 <_realloc_r+0x1e>
 8007eb6:	42bc      	cmp	r4, r7
 8007eb8:	4622      	mov	r2, r4
 8007eba:	4631      	mov	r1, r6
 8007ebc:	bf28      	it	cs
 8007ebe:	463a      	movcs	r2, r7
 8007ec0:	f7ff fed0 	bl	8007c64 <memcpy>
 8007ec4:	4631      	mov	r1, r6
 8007ec6:	4640      	mov	r0, r8
 8007ec8:	f7ff fef4 	bl	8007cb4 <_free_r>
 8007ecc:	e7e1      	b.n	8007e92 <_realloc_r+0x1e>
 8007ece:	4635      	mov	r5, r6
 8007ed0:	e7df      	b.n	8007e92 <_realloc_r+0x1e>
	...

08007ed4 <_sbrk_r>:
 8007ed4:	b538      	push	{r3, r4, r5, lr}
 8007ed6:	4d06      	ldr	r5, [pc, #24]	; (8007ef0 <_sbrk_r+0x1c>)
 8007ed8:	2300      	movs	r3, #0
 8007eda:	4604      	mov	r4, r0
 8007edc:	4608      	mov	r0, r1
 8007ede:	602b      	str	r3, [r5, #0]
 8007ee0:	f7f9 fc18 	bl	8001714 <_sbrk>
 8007ee4:	1c43      	adds	r3, r0, #1
 8007ee6:	d102      	bne.n	8007eee <_sbrk_r+0x1a>
 8007ee8:	682b      	ldr	r3, [r5, #0]
 8007eea:	b103      	cbz	r3, 8007eee <_sbrk_r+0x1a>
 8007eec:	6023      	str	r3, [r4, #0]
 8007eee:	bd38      	pop	{r3, r4, r5, pc}
 8007ef0:	20002264 	.word	0x20002264

08007ef4 <__malloc_lock>:
 8007ef4:	4801      	ldr	r0, [pc, #4]	; (8007efc <__malloc_lock+0x8>)
 8007ef6:	f000 b811 	b.w	8007f1c <__retarget_lock_acquire_recursive>
 8007efa:	bf00      	nop
 8007efc:	20002268 	.word	0x20002268

08007f00 <__malloc_unlock>:
 8007f00:	4801      	ldr	r0, [pc, #4]	; (8007f08 <__malloc_unlock+0x8>)
 8007f02:	f000 b80c 	b.w	8007f1e <__retarget_lock_release_recursive>
 8007f06:	bf00      	nop
 8007f08:	20002268 	.word	0x20002268

08007f0c <_malloc_usable_size_r>:
 8007f0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f10:	1f18      	subs	r0, r3, #4
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	bfbc      	itt	lt
 8007f16:	580b      	ldrlt	r3, [r1, r0]
 8007f18:	18c0      	addlt	r0, r0, r3
 8007f1a:	4770      	bx	lr

08007f1c <__retarget_lock_acquire_recursive>:
 8007f1c:	4770      	bx	lr

08007f1e <__retarget_lock_release_recursive>:
 8007f1e:	4770      	bx	lr

08007f20 <_init>:
 8007f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f22:	bf00      	nop
 8007f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f26:	bc08      	pop	{r3}
 8007f28:	469e      	mov	lr, r3
 8007f2a:	4770      	bx	lr

08007f2c <_fini>:
 8007f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f2e:	bf00      	nop
 8007f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f32:	bc08      	pop	{r3}
 8007f34:	469e      	mov	lr, r3
 8007f36:	4770      	bx	lr
