#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Dec  2 09:44:36 2017
# Process ID: 15192
# Current directory: D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12404 D:\XLINIX Projects\GP\better group project\CSE320-Project-Files\teamproject\teamproject.xpr
# Log file: D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/vivado.log
# Journal file: D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 09:47:06 2017] Launched synth_1...
Run output will be captured here: D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
Finished Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1212.180 ; gain = 361.012
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1827.930 ; gain = 484.836
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1827.930 ; gain = 0.000
[Sat Dec  2 09:51:39 2017] Launched impl_1...
Run output will be captured here: D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/.Xil/Vivado-15192-DESKTOP-MSCBAO0/dcp8/TopModule.xdc]
Finished Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/.Xil/Vivado-15192-DESKTOP-MSCBAO0/dcp8/TopModule.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1827.930 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1827.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 09:56:05 2017] Launched impl_1...
Run output will be captured here: D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292710257A
set_property PROGRAM.FILE {D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292710257A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292710257A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292710257A
close_hw
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'topmod_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav'
"xvlog -m64 --relax -L xil_defaultlib -prj topmod_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_bindec
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Address_Creator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_creator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/MemInterpreter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemInterpreter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Segment_LED_Interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Segment_LED_Interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/TopModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/scaledclock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scaledclock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/twoinputmux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twoinputmux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/topmod_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmod_tb
WARNING: [VRFC 10-2495] decimal constant 100000000000000 is too large, using 276447232 (i.e limiting to 32 bits) instead [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/topmod_tb.sv:122]
WARNING: [VRFC 10-2495] decimal constant 100000000000000 is too large, using 276447232 (i.e limiting to 32 bits) instead [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/topmod_tb.sv:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1967.559 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0b483cfcd0214875876a350c764f30f8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topmod_tb_behav xil_defaultlib.topmod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv" Line 5. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Timer.sv" Line 4. Module timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Address_Creator.sv" Line 5. Module Address_creator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Segment_LED_Interface
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.scaledclock
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Address_creator
Compiling module xil_defaultlib.MemInterpreter
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.blk_mem_gen_0_bindec
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RAM_EXTENSION...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RAM_EXTENSION...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.twoinputmux
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.topmod_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topmod_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/XLINIX -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/XLINIX" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  2 10:30:52 2017...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1967.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topmod_tb_behav -key {Behavioral:sim_1:Functional:topmod_tb} -tclbatch {topmod_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source topmod_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5s
run: Time (s): cpu = 00:09:52 ; elapsed = 00:09:39 . Memory (MB): peak = 1993.305 ; gain = 0.000
xsim: Time (s): cpu = 00:09:56 ; elapsed = 00:09:42 . Memory (MB): peak = 1993.305 ; gain = 25.746
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topmod_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5s
launch_simulation: Time (s): cpu = 00:10:02 ; elapsed = 00:10:08 . Memory (MB): peak = 1993.305 ; gain = 25.746
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
Finished Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TopModule
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2159.270 ; gain = 59.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopModule' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/TopModule.sv:4]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/synchronizer.sv:23]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (1#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/synchronizer.sv:23]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv:5]
	Parameter s0 bound to: 5'b00001 
	Parameter s1 bound to: 5'b00010 
	Parameter s2 bound to: 5'b00100 
	Parameter s3 bound to: 5'b01000 
	Parameter s4 bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv:65]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg' did not result in combinational logic [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv:35]
WARNING: [Synth 8-87] always_comb on 'timer_reg' did not result in combinational logic [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv:68]
WARNING: [Synth 8-87] always_comb on 'memoryselect_clip_1_reg' did not result in combinational logic [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv:69]
WARNING: [Synth 8-87] always_comb on 'seriena_reg' did not result in combinational logic [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv:70]
WARNING: [Synth 8-87] always_comb on 'deseriena_reg' did not result in combinational logic [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv:71]
INFO: [Synth 8-256] done synthesizing module 'Controller' (2#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Controller.sv:5]
INFO: [Synth 8-638] synthesizing module 'Segment_LED_Interface' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Segment_LED_Interface.sv:5]
WARNING: [Synth 8-87] always_comb on 'cathode_reg' did not result in combinational logic [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Segment_LED_Interface.sv:22]
INFO: [Synth 8-256] done synthesizing module 'Segment_LED_Interface' (3#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Segment_LED_Interface.sv:5]
INFO: [Synth 8-638] synthesizing module 'timer' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Timer.sv:4]
INFO: [Synth 8-256] done synthesizing module 'timer' (4#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Timer.sv:4]
INFO: [Synth 8-638] synthesizing module 'scaledclock' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/scaledclock.sv:23]
INFO: [Synth 8-256] done synthesizing module 'scaledclock' (5#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/scaledclock.sv:23]
INFO: [Synth 8-638] synthesizing module 'Deserializer' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Deserializer.sv:6]
INFO: [Synth 8-256] done synthesizing module 'Deserializer' (6#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Deserializer.sv:6]
INFO: [Synth 8-638] synthesizing module 'Serializer' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Serializer.sv:6]
INFO: [Synth 8-256] done synthesizing module 'Serializer' (7#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Serializer.sv:6]
INFO: [Synth 8-638] synthesizing module 'Address_creator' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Address_Creator.sv:5]
INFO: [Synth 8-256] done synthesizing module 'Address_creator' (8#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/Address_Creator.sv:5]
INFO: [Synth 8-638] synthesizing module 'MemInterpreter' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/MemInterpreter.sv:4]
WARNING: [Synth 8-87] always_comb on 'block2ena_reg' did not result in combinational logic [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/MemInterpreter.sv:25]
INFO: [Synth 8-256] done synthesizing module 'MemInterpreter' (9#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/MemInterpreter.sv:4]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/.Xil/Vivado-15192-DESKTOP-MSCBAO0/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (10#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/.Xil/Vivado-15192-DESKTOP-MSCBAO0/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'twoinputmux' [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/twoinputmux.sv:23]
INFO: [Synth 8-256] done synthesizing module 'twoinputmux' (11#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/twoinputmux.sv:23]
INFO: [Synth 8-256] done synthesizing module 'TopModule' (12#1) [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/TopModule.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2184.316 ; gain = 84.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2184.316 ; gain = 84.836
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
Finished Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2329.293 ; gain = 229.813
33 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2329.293 ; gain = 229.813
current_design synth_1
current_design rtl_1
current_design synth_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 11:21:40 2017] Launched synth_1...
Run output will be captured here: D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
Finished Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2357.539 ; gain = 0.000
current_design rtl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 11:35:05 2017] Launched synth_1...
Run output will be captured here: D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
Finished Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Dec  2 11:38:55 2017] Launched synth_1...
Run output will be captured here: D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/XLINIX Projects/GP/better group project/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'MEM1'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
Finished Parsing XDC File [D:/XLINIX Projects/GP/better group project/CSE320-Project-Files/source files/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2357.539 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  2 11:44:06 2017...
