=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob147_circuit10/Prob147_circuit10_sample01 results\phi4_14b_0shot_temp0.0\Prob147_circuit10/Prob147_circuit10_sample01.sv dataset_code-complete-iccad2023/Prob147_circuit10_test.sv dataset_code-complete-iccad2023/Prob147_circuit10_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob147_circuit10/Prob147_circuit10_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'q' has 20 mismatches. First mismatch occurred at time 50.
Hint: Output 'state' has 14 mismatches. First mismatch occurred at time 60.
Hint: Total mismatched samples is 24 out of 232 samples

Simulation finished at 1160 ps
Mismatches: 24 in 232 samples


--- stderr ---
