[{"DBLP title": "Deferred Dropout: An Algorithm-Hardware Co-Design DNN Training Method Provisioning Consistent High Activation Sparsity.", "DBLP authors": ["Kangkyu Park", "Yunki Han", "Lee-Sup Kim"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643433", "OA papers": [{"PaperId": "https://openalex.org/W4200296936", "PaperTitle": "Deferred Dropout: An Algorithm-Hardware Co-Design DNN Training Method Provisioning Consistent High Activation Sparsity", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Kangkyu Park", "Yun-Ki Han", "Lee-Sup Kim"]}]}, {"DBLP title": "Overcoming the Memory Hierarchy Inefficiencies in Graph Processing Applications.", "DBLP authors": ["Jilan Lin", "Shuangchen Li", "Yufei Ding", "Yuan Xie"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643434", "OA papers": [{"PaperId": "https://openalex.org/W4200619494", "PaperTitle": "Overcoming the Memory Hierarchy Inefficiencies in Graph Processing Applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 4.0}, "Authors": ["Jun Lin", "Shuangchen Li", "Yufei Ding", "Yuan Xie"]}]}, {"DBLP title": "Doomed Run Prediction in Physical Design by Exploiting Sequential Flow and Graph Learning.", "DBLP authors": ["Yi-Chen Lu", "Siddhartha Nath", "Vishal Khandelwal", "Sung Kyu Lim"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643435", "OA papers": [{"PaperId": "https://openalex.org/W4200141518", "PaperTitle": "Doomed Run Prediction in Physical Design by Exploiting Sequential Flow and Graph Learning", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 2.0, "Synopsys (United States)": 2.0}, "Authors": ["Yichen Lu", "Siddhartha Sankar Nath", "Vishal Khandelwal", "Sung Kyu Lim"]}]}, {"DBLP title": "Manufacturing Cycle-Time Optimization Using Gaussian Drying Model for Inkjet-Printed Electronics.", "DBLP authors": ["Tsun-Ming Tseng", "Meng Lian", "Mengchu Li", "Philipp Rinklin", "Leroy Grob", "Bernhard Wolfrum", "Ulf Schlichtmann"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643438", "OA papers": [{"PaperId": "https://openalex.org/W4200104419", "PaperTitle": "Manufacturing Cycle-Time Optimization Using Gaussian Drying Model for Inkjet-Printed Electronics", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Munich": 7.0}, "Authors": ["Tsun-Ming Tseng", "Meng Lian", "Mengchu Li", "Philipp Rinklin", "Leroy Grob", "Bernhard Wolfrum", "Ulf Schlichtmann"]}]}, {"DBLP title": "Exploring Physical Synthesis for Circuits based on Emerging Reconfigurable Nanotechnologies.", "DBLP authors": ["Andreas Krinke", "Shubham Rai", "Akash Kumar", "Jens Lienig"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643439", "OA papers": [{"PaperId": "https://openalex.org/W4200079663", "PaperTitle": "Exploring Physical Synthesis for Circuits based on Emerging Reconfigurable Nanotechnologies", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Electromechanical and Electronic Design (IFTE)": 2.0, "TU Dresden": 2.0}, "Authors": ["Andreas Krinke", "Shubham Rai", "Akash Kumar", "Jens Lienig"]}]}, {"DBLP title": "FL-DISCO: Federated Generative Adversarial Network for Graph-based Molecule Drug Discovery: Special Session Paper.", "DBLP authors": ["Daniel Manu", "Yi Sheng", "Junhuan Yang", "Jieren Deng", "Tong Geng", "Ang Li", "Caiwen Ding", "Weiwen Jiang", "Lei Yang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643440", "OA papers": [{"PaperId": "https://openalex.org/W4200163348", "PaperTitle": "FL-DISCO: Federated Generative Adversarial Network for Graph-based Molecule Drug Discovery: Special Session Paper", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of New Mexico": 3.0, "George Mason University": 2.0, "University of Connecticut": 2.0, "Pacific Northwest National Laboratory": 2.0}, "Authors": ["Daniel Manu", "Yi Sheng", "Junhuan Yang", "Jieren Deng", "Tong Geng", "Ang Li", "Caiwen Ding", "Weiwen Jiang", "Lei Yang"]}]}, {"DBLP title": "DAPA: A Dataflow-Aware Analytical Placement Algorithm for Modern Mixed-Size Circuit Designs.", "DBLP authors": ["Jai-Ming Lin", "Wei-Fan Huang", "Yao-Chieh Chen", "Yi-Ting Wang", "Po-Wen Wang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643441", "OA papers": [{"PaperId": "https://openalex.org/W4200509266", "PaperTitle": "DAPA: A Dataflow-Aware Analytical Placement Algorithm for Modern Mixed-Size Circuit Designs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 5.0}, "Authors": ["Jun Lin", "Wei-Fan Huang", "Yaochieh Chen", "Yiting Wang", "Po-Wen Wang"]}]}, {"DBLP title": "O-HAS: Optical Hardware Accelerator Search for Boosting Both Acceleration Performance and Development Speed.", "DBLP authors": ["Mengquan Li", "Zhongzhi Yu", "Yongan Zhang", "Yonggan Fu", "Yingyan Lin"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643442", "OA papers": [{"PaperId": "https://openalex.org/W3195194131", "PaperTitle": "O-HAS: Optical Hardware Accelerator Search for Boosting Both Acceleration Performance and Development Speed", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rice University": 5.0}, "Authors": ["Mengquan Li", "Zhongzhi Yu", "Yong-An Zhang", "Yonggan Fu", "Yingyan Lin"]}]}, {"DBLP title": "Contrastive Learning with Temporal Correlated Medical Images: A Case Study using Lung Segmentation in Chest X-Rays (Invited Paper).", "DBLP authors": ["Dewen Zeng", "John N. Kheir", "Peng Zeng", "Yiyu Shi"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643443", "OA papers": [{"PaperId": "https://openalex.org/W4200007306", "PaperTitle": "Contrastive Learning with Temporal Correlated Medical Images: A Case Study using Lung Segmentation in Chest X-Rays (Invited Paper)", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Notre Dame": 2.0, "Boston University": 1.0, "Boston Children's Hospital": 1.0}, "Authors": ["Dewen Zeng", "John N. Kheir", "Peng Zeng", "Yiyu Shi"]}]}, {"DBLP title": "Multi-Objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise.", "DBLP authors": ["Xiaoxuan Yang", "Syrine Belakaria", "Biresh Kumar Joardar", "Huanrui Yang", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty", "Hai Helen Li"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643444", "OA papers": [{"PaperId": "https://openalex.org/W3201198776", "PaperTitle": "Multi-Objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Xiaoxuan Yang", "Syrine Belakaria", "Biresh Kumar Joardar", "Huanrui Yang", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty", "Hai Li"]}]}, {"DBLP title": "From Specification to Silicon: Towards Analog/Mixed-Signal Design Automation using Surrogate NN Models with Transfer Learning.", "DBLP authors": ["Juzheng Liu", "Shiyu Su", "Meghna Madhusudan", "Mohsen Hassanpourghadi", "Samuel Saunders", "Qiaochu Zhang", "Rezwan A. Rasul", "Yaguang Li", "Jiang Hu", "Arvind Kumar Sharma", "Sachin S. Sapatnekar", "Ramesh Harjani", "Anthony Levi", "Sandeep Gupta", "Mike Shuo-Wei Chen"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643445", "OA papers": [{"PaperId": "https://openalex.org/W4200312391", "PaperTitle": "From Specification to Silicon: Towards Analog/Mixed-Signal Design Automation using Surrogate NN Models with Transfer Learning", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southern California University for Professional Studies": 4.5, "University of Southern California": 4.5, "University of Minnesota System": 3.0, "Texas A&M University": 3.0}, "Authors": ["Juzheng Liu", "Shiyu Su", "Meghna Madhusudan", "Mohsen Hassanpourghadi", "Samuel Saunders", "Qiaochu Zhang", "Rezwan A Rasul", "Yaguang Li", "Jiang Hu", "Arvind Sharma", "Sachin S. Sapatnekar", "Ramesh Harjani", "A. F. J. Levi", "Sandeep K. S. Gupta", "Mike K. Chen"]}]}, {"DBLP title": "Generalizable Cross-Graph Embedding for GNN-based Congestion Prediction.", "DBLP authors": ["Amur Ghose", "Vincent Zhang", "Yingxue Zhang", "Dong Li", "Wulong Liu", "Mark Coates"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643446", "OA papers": [{"PaperId": "https://openalex.org/W3211601069", "PaperTitle": "Generalizable Cross-Graph Embedding for GNN-based Congestion Prediction", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Huawei Technologies (Sweden)": 5.0, "McGill University": 1.0}, "Authors": ["Amur Ghose", "Zhang, Vincent", "Yingxue Zhang", "Dong Li", "Wulong Liu", "Mark Coates"]}]}, {"DBLP title": "Toward Security Closure in the Face of Reliability Effects ICCAD Special Session Paper.", "DBLP authors": ["Jens Lienig", "Susann Rothe", "Matthias Thiele", "Nikhil Rangarajan", "Mohammed Ashraf", "Mohammed Nabeel", "Hussam Amrouch", "Ozgur Sinanoglu", "Johann Knechtel"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643447", "OA papers": [{"PaperId": "https://openalex.org/W4200058029", "PaperTitle": "Toward Security Closure in the Face of Reliability Effects ICCAD Special Session Paper", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Dresden": 3.0, "New York University Abu Dhabi": 5.0, "University of Stuttgart": 1.0}, "Authors": ["Jens Lienig", "Susann Rothe", "Matthias Thiele", "Nikhil Rangarajan", "Mohammed Ashraf", "Mohammed Nabeel", "Hussam Amrouch", "Ozgur Sinanoglu", "Johann Knechtel"]}]}, {"DBLP title": "Theoretical Analysis and Evaluation of NoCs with Weighted Round-Robin Arbitration.", "DBLP authors": ["Sumit K. Mandal", "Jie Tong", "Raid Ayoub", "Michael Kishinevsky", "Ahmed Abousamra", "\u00dcmit Y. Ogras"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643448", "OA papers": [{"PaperId": "https://openalex.org/W3194853076", "PaperTitle": "Theoretical Analysis and Evaluation of NoCs with Weighted Round-Robin Arbitration", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, "Intel (United States)": 3.0}, "Authors": ["Sumit Mandal", "Jie Tong", "Raid Ayoub", "Michael Kishinevsky", "Ahmed Abousamra", "Umit Y. Ogras"]}]}, {"DBLP title": "VeriGOOD-ML: An Open-Source Flow for Automated ML Hardware Synthesis.", "DBLP authors": ["Hadi Esmaeilzadeh", "Soroush Ghodrati", "Jie Gu", "Shiyu Guo", "Andrew B. Kahng", "Joon Kyung Kim", "Sean Kinzer", "Rohan Mahapatra", "Susmita Dey Manasi", "Edwin Mascarenhas", "Sachin S. Sapatnekar", "Ravi Varadarajan", "Zhiang Wang", "Hanyang Xu", "Brahmendra Reddy Yatham", "Ziqing Zeng"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643449", "OA papers": [{"PaperId": "https://openalex.org/W4200413004", "PaperTitle": "VeriGOOD-ML: An Open-Source Flow for Automated ML Hardware Synthesis", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, San Diego": 11.0, "Northwestern University": 2.0, "University of Minnesota System": 3.0}, "Authors": ["Hadi Esmaeilzadeh", "Soroush Ghodrati", "Jie Gu", "Shiyu Guo", "Andrew B. Kahng", "Joon-Kyung Kim", "Sean Kinzer", "Rohan Mahapatra", "Susmita Dey Manasi", "Edwin Mascarenhas", "Sachin S. Sapatnekar", "Ravi Varadarajan", "Zhiang Wang", "Hanyang Xu", "Brahmendra Reddy Yatham", "Ziqing Zeng"]}]}, {"DBLP title": "CORLD: In-Stream Correlation Manipulation for Low-Discrepancy Stochastic Computing.", "DBLP authors": ["Sina Asadi", "M. Hassan Najafi", "Mohsen Imani"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643450", "OA papers": [{"PaperId": "https://openalex.org/W4200387195", "PaperTitle": "CORLD: In-Stream Correlation Manipulation for Low-Discrepancy Stochastic Computing", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Louisiana at Lafayette": 2.0, "University of California, Irvine": 1.0}, "Authors": ["Sina Asadi", "M. Hassan Najafi", "Mohsen Imani"]}]}, {"DBLP title": "ToPro: A Topology Projector and Waveguide Router for Wavelength-Routed Optical Networks-on-Chip.", "DBLP authors": ["Zhidan Zheng", "Mengchu Li", "Tsun-Ming Tseng", "Ulf Schlichtmann"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643451", "OA papers": [{"PaperId": "https://openalex.org/W4200310055", "PaperTitle": "ToPro: A Topology Projector and Waveguide Router for Wavelength-Routed Optical Networks-on-Chip", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Munich": 4.0}, "Authors": ["Zhidan Zheng", "Mengchu Li", "Tsun-Ming Tseng", "Ulf Schlichtmann"]}]}, {"DBLP title": "Evolving Complementary Sparsity Patterns for Hardware-Friendly Inference of Sparse DNNs.", "DBLP authors": ["Elbruz Ozen", "Alex Orailoglu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643452", "OA papers": [{"PaperId": "https://openalex.org/W4200036488", "PaperTitle": "Evolving Complementary Sparsity Patterns for Hardware-Friendly Inference of Sparse DNNs", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Elbruz Ozen", "Alex Orailoglu"]}]}, {"DBLP title": "Optimized Data Reuse via Reordering for Sparse Matrix-Vector Multiplication on FPGAs.", "DBLP authors": ["Shiqing Li", "Di Liu", "Weichen Liu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643453", "OA papers": [{"PaperId": "https://openalex.org/W4200467342", "PaperTitle": "Optimized Data Reuse via Reordering for Sparse Matrix-Vector Multiplication on FPGAs", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Shiqing Li", "Di Liu", "Weichen Liu"]}]}, {"DBLP title": "Federated Contrastive Learning for Dermatological Disease Diagnosis via On-device Learning (Invited Paper).", "DBLP authors": ["Yawen Wu", "Dewen Zeng", "Zhepeng Wang", "Yi Sheng", "Lei Yang", "Alaina J. James", "Yiyu Shi", "Jingtong Hu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643454", "OA papers": [{"PaperId": "https://openalex.org/W4200017698", "PaperTitle": "Federated Contrastive Learning for Dermatological Disease Diagnosis via On-device Learning (Invited Paper)", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pittsburgh": 2.5, "University of Notre Dame": 2.0, "George Mason University": 2.0, "University of New Mexico": 1.0, "University of Pittsburgh Medical Center": 0.5}, "Authors": ["Yawen Wu", "Dewen Zeng", "Zhepeng Wang", "Yi Sheng", "Lei Yang", "Alaina J. James", "Yiyu Shi", "Jingtong Hu"]}]}, {"DBLP title": "BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration Framework.", "DBLP authors": ["Chen Bai", "Qi Sun", "Jianwang Zhai", "Yuzhe Ma", "Bei Yu", "Martin D. F. Wong"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643455", "OA papers": [{"PaperId": "https://openalex.org/W4200520905", "PaperTitle": "BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration Framework", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese University of Hong Kong": 5.0, "Tsinghua University": 1.0}, "Authors": ["Chen Bai", "Frank B. Hu", "Zhai Jianwang", "Yuzhe Ma", "Bei Yu", "Martin C.S. Wong"]}]}, {"DBLP title": "An Optimal Algorithm for Splitter and Buffer Insertion in Adiabatic Quantum-Flux-Parametron Circuits.", "DBLP authors": ["Chao-Yuan Huang", "Yi-Chen Chang", "Ming-Jer Tsai", "Tsung-Yi Ho"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643456", "OA papers": [{"PaperId": "https://openalex.org/W4200599750", "PaperTitle": "An Optimal Algorithm for Splitter and Buffer Insertion in Adiabatic Quantum-Flux-Parametron Circuits", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Chao-Yuan Huang", "Yi-Chen Chang", "Ming-Jer Tsai", "Tsung-Yi Ho"]}]}, {"DBLP title": "HeteroCPPR: Accelerating Common Path Pessimism Removal with Heterogeneous CPU-GPU Parallelism.", "DBLP authors": ["Zizheng Guo", "Tsung-Wei Huang", "Yibo Lin"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643457", "OA papers": [{"PaperId": "https://openalex.org/W4200128939", "PaperTitle": "HeteroCPPR: Accelerating Common Path Pessimism Removal with Heterogeneous CPU-GPU Parallelism", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Peking University": 2.0, "University of Utah": 1.0}, "Authors": ["Zizheng Guo", "Tsung-Wei Huang", "Yibo Lin"]}]}, {"DBLP title": "A Unified Framework for Layout Pattern Analysis with Deep Causal Estimation.", "DBLP authors": ["Ran Chen", "Shoubo Hu", "Zhitang Chen", "Shengyu Zhu", "Bei Yu", "Pengyun Li", "Cheng Chen", "Yu Huang", "Jianye Hao"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643458", "OA papers": [{"PaperId": "https://openalex.org/W4200544560", "PaperTitle": "A Unified Framework for Layout Pattern Analysis with Deep Causal Estimation", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 2.0, "Huawei Technologies (Sweden)": 4.0, "Silicon Technologies (United States)": 3.0}, "Authors": ["Ran Chen", "Shoubo Hu", "Zhitang Chen", "Shengyu Zhu", "Bei Yu", "Peng-Yun Li", "Cheng Chen", "Yu Huang", "Jianye Hao"]}]}, {"DBLP title": "Machine Learning-Based Test Pattern Generation for Neuromorphic Chips.", "DBLP authors": ["Hsiao-Yin Tseng", "I-Wei Chiu", "Mu-Ting Wu", "James Chien-Mo Li"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643459", "OA papers": [{"PaperId": "https://openalex.org/W4200200280", "PaperTitle": "Machine Learning-Based Test Pattern Generation for Neuromorphic Chips", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Hsiao-Yin Tseng", "I-Wei Chiu", "Mu-Ting Wu", "James T. Li"]}]}, {"DBLP title": "Mode connectivity in the QCBM loss landscape: ICCAD Special Session Paper.", "DBLP authors": ["Kathleen E. Hamilton", "Emily Lynn", "Vicente Leyton-Ortega", "Swarnadeep Majumder", "Raphael C. Pooser"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643460", "OA papers": [{"PaperId": "https://openalex.org/W4200301623", "PaperTitle": "Mode connectivity in the QCBM loss landscape: ICCAD Special Session Paper", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oak Ridge National Laboratory": 1.5, "Computational Sciences (United States)": 1.5, "Taylor University": 1.0, "Duke University": 1.0}, "Authors": ["Kathleen E. Hamilton", "Emily Lynn", "Vicente Leyton-Ortega", "Swarnadeep Majumder", "Raphael C. Pooser"]}]}, {"DBLP title": "CNN-Cap: Effective Convolutional Neural Network Based Capacitance Models for Full-Chip Parasitic Extraction.", "DBLP authors": ["Dingcheng Yang", "Wenjian Yu", "Yuanbo Guo", "Wenjie Liang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643461", "OA papers": [{"PaperId": "https://openalex.org/W3178067780", "PaperTitle": "CNN-Cap: Effective Convolutional Neural Network Based Capacitance Models for Full-Chip Parasitic Extraction", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Dingcheng Yang", "Wenjian Yu", "Yuanbo Guo", "Wenjie Liang"]}]}, {"DBLP title": "Bounded Model Checking of Speculative Non-Interference.", "DBLP authors": ["Emmanuel Pescosta", "Georg Weissenbacher", "Florian Zuleger"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643462", "OA papers": [{"PaperId": "https://openalex.org/W4200476785", "PaperTitle": "Bounded Model Checking of Speculative Non-Interference", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Emmanuel Pescosta", "Georg Weissenbacher", "Florian Zuleger"]}]}, {"DBLP title": "Binarized SNNs: Efficient and Error-Resilient Spiking Neural Networks through Binarization.", "DBLP authors": ["Ming-Liang Wei", "Mikail Yayla", "Shu-Yin Ho", "Jian-Jia Chen", "Chia-Lin Yang", "Hussam Amrouch"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643463", "OA papers": [{"PaperId": "https://openalex.org/W4200038890", "PaperTitle": "Binarized SNNs: Efficient and Error-Resilient Spiking Neural Networks through Binarization", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 2.0, "Macronix International (China)": 1.0, "TU Dortmund University": 2.0, "University of Stuttgart": 1.0}, "Authors": ["Ming-Liang Wei", "Mikail Yayla", "Shu-Yin Ho", "Jiap-Jia Chen", "Chia-Lin Yang", "Hussam Amrouch"]}]}, {"DBLP title": "DevelSet: Deep Neural Level Set for Instant Mask Optimization.", "DBLP authors": ["Guojin Chen", "Ziyang Yu", "Hongduo Liu", "Yuzhe Ma", "Bei Yu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643464", "OA papers": [{"PaperId": "https://openalex.org/W4200483799", "PaperTitle": "DevelSet: Deep Neural Level Set for Instant Mask Optimization", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese University of Hong Kong": 5.0}, "Authors": ["Guojin Chen", "Ziyang Yu", "Hongduo Liu", "Yuzhe Ma", "Bei Yu"]}]}, {"DBLP title": "Crossbar based Processing in Memory Accelerator Architecture for Graph Convolutional Networks.", "DBLP authors": ["Nagadastagiri Challapalle", "Karthik Swaminathan", "Nandhini Chandramoorthy", "Vijaykrishnan Narayanan"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643465", "OA papers": [{"PaperId": "https://openalex.org/W4200014673", "PaperTitle": "Crossbar based Processing in Memory Accelerator Architecture for Graph Convolutional Networks", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Pennsylvania State University": 2.0, "IBM T.J. Watson Research Center": 2.0}, "Authors": ["Nagadastagiri Challapalle", "Karthik Swaminathan", "Nandhini Chandramoorthy", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Improving the Robustness of Redundant Execution with Register File Randomization.", "DBLP authors": ["Ilya Tuzov", "Pablo Andreu", "Laura Medina", "Tom\u00e1s Picornell", "Antonio Robles", "Pedro L\u00f3pez", "Jose Flich", "Carles Hern\u00e1ndez"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643466", "OA papers": [{"PaperId": "https://openalex.org/W4200010757", "PaperTitle": "Improving the Robustness of Redundant Execution with Register File Randomization", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 8.0}, "Authors": ["Ilya Tuzov", "Pablo Vargas Andreu", "Laura Lorena Araujo Medina", "Tomas Picornell", "Antonio Viedma Robles", "Pedro Lopez", "Jose Flich", "Carles Hernandez"]}]}, {"DBLP title": "AutoMap: Automated Mapping of Security Properties Between Different Levels of Abstraction in Design Flow.", "DBLP authors": ["Bulbul Ahmed", "Fahim Rahman", "Nick Hooten", "Farimah Farahmandi", "Mark M. Tehranipoor"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643467", "OA papers": [{"PaperId": "https://openalex.org/W4200083867", "PaperTitle": "AutoMap: Automated Mapping of Security Properties Between Different Levels of Abstraction in Design Flow", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 4.0, "Incyte (United States)": 1.0}, "Authors": ["Bulbul Ahmed", "Fahim Rahman", "Nick Hooten", "Farimah Farahmandi", "Mark Tehranipoor"]}]}, {"DBLP title": "Reliable Memristor-based Neuromorphic Design Using Variation- and Defect-Aware Training.", "DBLP authors": ["Di Gao", "Grace Li Zhang", "Xunzhao Yin", "Bing Li", "Ulf Schlichtmann", "Cheng Zhuo"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643468", "OA papers": [{"PaperId": "https://openalex.org/W4200187633", "PaperTitle": "Reliable Memristor-based Neuromorphic Design Using Variation- and Defect-Aware Training", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Zhejiang University": 3.0, "Technical University of Munich": 3.0}, "Authors": ["Di Gaol", "Grace Zhang", "Xunzhao Yin", "Bing Li", "Ulf Schlichtmann", "Cheng Zhuo"]}]}, {"DBLP title": "Quantum Machine Learning for Finance ICCAD Special Session Paper.", "DBLP authors": ["Marco Pistoia", "Syed Farhan Ahmad", "Akshay Ajagekar", "Alexander Buts", "Shouvanik Chakrabarti", "Dylan Herman", "Shaohan Hu", "Andrew Jena", "Pierre Minssen", "Pradeep Niroula", "Arthur G. Rattew", "Yue Sun", "Romina Yalovetzky"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643469", "OA papers": [{"PaperId": "https://openalex.org/W4200541135", "PaperTitle": "Quantum Machine Learning for Finance ICCAD Special Session Paper", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Future Lab for Applied Research and Engineering, N.A.": 13.0}, "Authors": ["Marco Pistoia", "Syed A. Ahmad", "Akshay Ajagekar", "Alexander Buts", "Shouvanik Chakrabarti", "Dylan Herman", "Shaohan Hu", "Andrew Jena", "Pierre Minssen", "Pradeep Niroula", "Arthur G. Rattew", "Yue Sun", "Romina Yalovetzky"]}]}, {"DBLP title": "Can Noise on Qubits Be Learned in Quantum Neural Network? A Case Study on QuantumFlow (Invited Paper).", "DBLP authors": ["Zhiding Liang", "Zhepeng Wang", "Junhuan Yang", "Lei Yang", "Yiyu Shi", "Weiwen Jiang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643470", "OA papers": [{"PaperId": "https://openalex.org/W4200496545", "PaperTitle": "Can Noise on Qubits Be Learned in Quantum Neural Network? A Case Study on QuantumFlow (Invited Paper)", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Notre Dame": 2.0, "George Mason University": 2.0, "University of New Mexico": 2.0}, "Authors": ["Zhiding Liang", "Zhepeng Wang", "Junhuan Yang", "Lei Yang", "Yiyu Shi", "Weiwen Jiang"]}]}, {"DBLP title": "A Framework for Area-efficient Multi-task BERT Execution on ReRAM-based Accelerators.", "DBLP authors": ["Myeonggu Kang", "Hyein Shin", "Jaekang Shin", "Lee-Sup Kim"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643471", "OA papers": [{"PaperId": "https://openalex.org/W4200149283", "PaperTitle": "A Framework for Area-efficient Multi-task BERT Execution on ReRAM-based Accelerators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Myeonggu Kang", "Hyein Shin", "Jaekang Shin", "Lee-Sup Kim"]}]}, {"DBLP title": "A High-Performance Accelerator for Super-Resolution Processing on Embedded GPU.", "DBLP authors": ["Wenqian Zhao", "Qi Sun", "Yang Bai", "Wenbo Li", "Haisheng Zheng", "Bei Yu", "Martin D. F. Wong"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643472", "OA papers": [{"PaperId": "https://openalex.org/W4200145863", "PaperTitle": "A High-Performance Accelerator for Super-Resolution Processing on Embedded GPU", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 6.0, "Start Making A Reader Today": 1.0}, "Authors": ["Wenqian Zhao", "Frank B. Hu", "Yang Bai", "Wenbo Li", "Haisheng Zheng", "Bei Yu", "Martin C.S. Wong"]}]}, {"DBLP title": "Demystifying the Characteristics of High Bandwidth Memory for Real-Time Systems.", "DBLP authors": ["Kazi Asifuzzaman", "Mohamed Abuelala", "Mohamed Hassan", "Francisco J. Cazorla"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643473", "OA papers": [{"PaperId": "https://openalex.org/W4200624841", "PaperTitle": "Demystifying the Characteristics of High Bandwidth Memory for Real-Time Systems", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Barcelona Supercomputing Center": 2.0, "McMaster University, Canada": 2.0}, "Authors": ["Kazi Asifuzzaman", "Mohamed Abuelala", "Mohamed Hassan", "Francisco J. Cazorla"]}]}, {"DBLP title": "Automated Generation of Integrated Digital and Spiking Neuromorphic Machine Learning Accelerators.", "DBLP authors": ["Serena Curzel", "Nicolas Bohm Agostini", "Shihao Song", "Ismet Dagli", "Ankur Limaye", "Cheng Tan", "Marco Minutoli", "Vito Giovanni Castellana", "Vinay Amatya", "Joseph B. Manzano", "Anup Das", "Fabrizio Ferrandi", "Antonino Tumeo"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643474", "OA papers": [{"PaperId": "https://openalex.org/W4200038259", "PaperTitle": "Automated Generation of Integrated Digital and Spiking Neuromorphic Machine Learning Accelerators", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Politecnico di Milano": 1.5, "Pacific Northwest National Laboratory": 9.0, "Northeastern University": 0.5, "Drexel University": 1.5, "Colorado School of Mines": 0.5}, "Authors": ["S. Curzel", "Nicolas Bohm Agostini", "Shihao Song", "Ismet Dagli", "Ankur Limaye", "Cheng Ling Tan", "Marco Minutoli", "Vito Giovanni Castellana", "Vinay Amatya", "Joseph Manzano", "Anup Das", "Fabrizio Ferrandi", "Antonino Tumeo"]}]}, {"DBLP title": "Traffic-Adaptive Power Reconfiguration for Energy-Efficient and Energy-Proportional Optical Interconnects.", "DBLP authors": ["Yuyang Wang", "Kwang-Ting Cheng"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643475", "OA papers": [{"PaperId": "https://openalex.org/W4200370436", "PaperTitle": "Traffic-Adaptive Power Reconfiguration for Energy-Efficient and Energy-Proportional Optical Interconnects", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 1.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Yuyang Wang", "Kwang-Ting Cheng"]}]}, {"DBLP title": "UNTANGLE: Unlocking Routing and Logic Obfuscation Using Graph Neural Networks-based Link Prediction.", "DBLP authors": ["Lilas Alrahis", "Satwik Patnaik", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Ozgur Sinanoglu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643476", "OA papers": [{"PaperId": "https://openalex.org/W3212416488", "PaperTitle": "UNTANGLE: Unlocking Routing and Logic Obfuscation Using Graph Neural Networks-based Link Prediction", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"New York University": 3.0, "Texas A&M University": 1.0, "TU Wien": 1.0}, "Authors": ["Lilas Alrahis", "Satwik Patnaik", "Ghulam Abbas", "Muhammad Shafique", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Relative-Scheduling-Based High-Level Synthesis for Flow-Based Microfluidic Biochips.", "DBLP authors": ["Fangda Zuo", "Mengchu Li", "Tsun-Ming Tseng", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643477", "OA papers": [{"PaperId": "https://openalex.org/W4200270443", "PaperTitle": "Relative-Scheduling-Based High-Level Synthesis for Flow-Based Microfluidic Biochips", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Munich": 4.0, "National Tsing Hua University": 1.0}, "Authors": ["Fangda Zuo", "Mengchu Li", "Tsun-Ming Tseng", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "Split Compilation for Security of Quantum Circuits.", "DBLP authors": ["Abdullah Ash-Saki", "Aakarshitha Suresh", "Rasit Onur Topaloglu", "Swaroop Ghosh"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643478", "OA papers": [{"PaperId": "https://openalex.org/W4200392948", "PaperTitle": "Split Compilation for Security of Quantum Circuits", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pennsylvania State University": 3.0, "Poughkeepsie Public Library District": 1.0}, "Authors": ["Abdullah Ash-Saki", "Aakarshitha Suresh", "Rasit O. Topaloglu", "Swaroop Ghosh"]}]}, {"DBLP title": "AdaCon: Adaptive Context-Aware Object Detection for Resource-Constrained Embedded Devices.", "DBLP authors": ["Marina Neseem", "Sherief Reda"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643479", "OA papers": [{"PaperId": "https://openalex.org/W3193677416", "PaperTitle": "AdaCon: Adaptive Context-Aware Object Detection for Resource-Constrained Embedded Devices", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brown University": 2.0}, "Authors": ["Marina Neseem", "Sherief Reda"]}]}, {"DBLP title": "Massively Parallel Big Data Classification on a Programmable Processing In-Memory Architecture.", "DBLP authors": ["Yeseong Kim", "Mohsen Imani", "Saransh Gupta", "Minxuan Zhou", "Tajana Simunic Rosing"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643480", "OA papers": [{"PaperId": "https://openalex.org/W4200358456", "PaperTitle": "Massively Parallel Big Data Classification on a Programmable Processing In-Memory Architecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Daegu Gyeongbuk Institute of Science and Technology": 1.0, "UC Irvine Health": 1.0, "UC San Diego Health System": 3.0}, "Authors": ["Yeseong Kim", "Mohsen Imani", "Saransh Gupta", "Minxuan Zhou", "Tajana Rosing"]}]}, {"DBLP title": "TopoPart: a Multi-level Topology-Driven Partitioning Framework for Multi-FPGA Systems.", "DBLP authors": ["Dan Zheng", "Xinshi Zang", "Martin D. F. Wong"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643481", "OA papers": [{"PaperId": "https://openalex.org/W4200036442", "PaperTitle": "TopoPart: a Multi-level Topology-Driven Partitioning Framework for Multi-FPGA Systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Dan Zheng", "Xinshi Zang", "Martin C.S. Wong"]}]}, {"DBLP title": "Automatic Routability Predictor Development Using Neural Architecture Search.", "DBLP authors": ["Chen-Chia Chang", "Jingyu Pan", "Tunhou Zhang", "Zhiyao Xie", "Jiang Hu", "Weiyi Qi", "Chung-Wei Lin", "Rongjian Liang", "Joydeep Mitra", "Elias Fallon", "Yiran Chen"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643483", "OA papers": [{"PaperId": "https://openalex.org/W3110101869", "PaperTitle": "Automatic Routability Predictor Development Using Neural Architecture Search", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Jing-Yu Pan", "Chen-Chia Chang", "Tunhou Zhang", "Zhiyao Xie", "Jiang Hu", "Weiyi Qi", "Chung-Wei Lin", "Rongjian Liang", "Joydeep Mitra", "Elias Fallon", "Yi Chen"]}]}, {"DBLP title": "Sampling-Based Approximate Logic Synthesis: An Explainable Machine Learning Approach.", "DBLP authors": ["Wei Zeng", "Azadeh Davoodi", "Rasit Onur Topaloglu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643484", "OA papers": [{"PaperId": "https://openalex.org/W4200159199", "PaperTitle": "Sampling-Based Approximate Logic Synthesis: An Explainable Machine Learning Approach", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "IBM (United States)": 1.0}, "Authors": ["Wei Zeng", "Azadeh Davoodi", "Rasit O. Topaloglu"]}]}, {"DBLP title": "LoopBreaker: Disabling Interconnects to Mitigate Voltage-Based Attacks in Multi-Tenant FPGAs.", "DBLP authors": ["Hassan Nassar", "Hanna AlZughbi", "Dennis R. E. Gnad", "Lars Bauer", "Mehdi B. Tahoori", "J\u00f6rg Henkel"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643485", "OA papers": [{"PaperId": "https://openalex.org/W4200501761", "PaperTitle": "LoopBreaker: Disabling Interconnects to Mitigate Voltage-Based Attacks in Multi-Tenant FPGAs", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 5.0, "Independent": 1.0}, "Authors": ["Hassan Nassar", "Hanna AlZughbi", "Dennis R. E. Gnad", "Lars Bauer", "Mehdi B. Tahoori", "Jorg Henkel"]}]}, {"DBLP title": "GPU Overdrive Fault Attacks on Neural Networks.", "DBLP authors": ["Majid Sabbagh", "Yunsi Fei", "David R. Kaeli"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643486", "OA papers": [{"PaperId": "https://openalex.org/W4200621272", "PaperTitle": "GPU Overdrive Fault Attacks on Neural Networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Boston University": 1.5, "Northeastern University": 1.5}, "Authors": ["Majid Sabbagh", "Yunsi Fei", "David Kaeli"]}]}, {"DBLP title": "AutoGTCO: Graph and Tensor Co-Optimize for Image Recognition with Transformers on GPU.", "DBLP authors": ["Yang Bai", "Xufeng Yao", "Qi Sun", "Bei Yu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643487", "OA papers": [{"PaperId": "https://openalex.org/W4200122815", "PaperTitle": "AutoGTCO: Graph and Tensor Co-Optimize for Image Recognition with Transformers on GPU", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 3.0, "Start Making A Reader Today": 1.0}, "Authors": ["Yang Bai", "Xufeng Yao", "Frank B. Hu", "Bei Yu"]}]}, {"DBLP title": "Brain-Inspired Computing: Adventure from Beyond CMOS Technologies to Beyond von Neumann Architectures ICCAD Special Session Paper.", "DBLP authors": ["Hussam Amrouch", "Jian-Jia Chen", "Kaushik Roy", "Yuan Xie", "Indranil Chakraborty", "Wenqin Huangfu", "Ling Liang", "Fengbin Tu", "Cheng Wang", "Mikail Yayla"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643488", "OA papers": [{"PaperId": "https://openalex.org/W4200536635", "PaperTitle": "Brain-Inspired Computing: Adventure from Beyond CMOS Technologies to Beyond von Neumann Architectures ICCAD Special Session Paper", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Stuttgart": 1.0, "Technical University of Dortmund, Santa Barbara": 2.0, "Purdue University, Santa Barbara": 3.0, "University of California, Santa Barbara": 4.0}, "Authors": ["Hussam Amrouch", "Jian-Jia Chen", "Kaushik Roy", "Yuan Xie", "Indranil Chakraborty", "Wenqin Huangfu", "Ling Liang", "Fengbin Tu", "Cheng Wang", "Mikail Yayla"]}]}, {"DBLP title": "pGRASS-Solver: A Parallel Iterative Solver for Scalable Power Grid Analysis Based on Graph Spectral Sparsification.", "DBLP authors": ["Zhiqiang Liu", "Wenjian Yu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643489", "OA papers": [{"PaperId": "https://openalex.org/W4200191684", "PaperTitle": "pGRASS-Solver: A Parallel Iterative Solver for Scalable Power Grid Analysis Based on Graph Spectral Sparsification", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Zhongfan Liu", "Wenjian Yu"]}]}, {"DBLP title": "Optimal Mapping for Near-Term Quantum Architectures based on Rydberg Atoms.", "DBLP authors": ["Sebastian Brandhofer", "Ilia Polian", "Hans Peter B\u00fcchler"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643490", "OA papers": [{"PaperId": "https://openalex.org/W3198784276", "PaperTitle": "Optimal Mapping for Near-Term Quantum Architectures based on Rydberg Atoms", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Center for Integrated Quantum Science and Technology": 1.5, "University of Stuttgart": 1.5}, "Authors": ["Sebastian Brandhofer", "Hans Peter B\u00fcchler", "Ilia Polian"]}]}, {"DBLP title": "Positive/Negative Approximate Multipliers for DNN Accelerators.", "DBLP authors": ["Ourania Spantidi", "Georgios Zervakis", "Iraklis Anagnostopoulos", "Hussam Amrouch", "J\u00f6rg Henkel"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643491", "OA papers": [{"PaperId": "https://openalex.org/W3185602241", "PaperTitle": "Positive/Negative Approximate Multipliers for DNN Accelerators", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Southern Illinois University Carbondale": 1.0}, "Authors": ["Ourania Spantidi", "George-John E. Nychas", "Iraklis Anagnostopoulos", "Hussam Amrouch", "Jorg Henkel"]}]}, {"DBLP title": "2021 CAD Contest Problem A: Functional ECO with Behavioral Change Guidance Invited Paper.", "DBLP authors": ["Yen-Chun Fang", "Shao-Lun Huang", "Chi-An Wu", "Chung-Han Chou", "Chih-Jen Hsu", "WoeiTzy Jong", "Kei-Yong Khoo"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643492", "OA papers": [{"PaperId": "https://openalex.org/W4200626653", "PaperTitle": "2021 CAD Contest Problem A: Functional ECO with Behavioral Change Guidance Invited Paper", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cadence Taiwan, Inc., Hsinchu, Taiwan": 6.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Yen-Chun Fang", "Shao-Lun Huang", "Chi-An Wu", "Chung-Han Chou", "Chih-Jen Hsu", "Woei-Tzy Jong", "Kei-Yong Khoo"]}]}, {"DBLP title": "SSR: A Skeleton-based Synthesis Flow for Hybrid Processing-in-RRAM Modes.", "DBLP authors": ["Feng Wang", "Guangyu Sun", "Guojie Luo"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643493", "OA papers": [{"PaperId": "https://openalex.org/W4200133429", "PaperTitle": "SSR: A Skeleton-based Synthesis Flow for Hybrid Processing-in-RRAM Modes", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University": 3.0}, "Authors": ["Feng Wang", "Guangyu Sun", "Guojie Luo"]}]}, {"DBLP title": "OpenSAR: An Open Source Automated End-to-end SAR ADC Compiler.", "DBLP authors": ["Mingjie Liu", "Xiyuan Tang", "Keren Zhu", "Hao Chen", "Nan Sun", "David Z. Pan"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643494", "OA papers": [{"PaperId": "https://openalex.org/W4200363897", "PaperTitle": "OpenSAR: An Open Source Automated End-to-end SAR ADC Compiler", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Austin": 6.0}, "Authors": ["Mingjie Liu", "Xiyuan Tang", "Keren Zhu", "Hao Chen", "Nan Sun", "David Z. Pan"]}]}, {"DBLP title": "Circuit Deobfuscation from Power Side-Channels using Pseudo-Boolean SAT.", "DBLP authors": ["Kaveh Shamsi", "Yier Jin"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643495", "OA papers": [{"PaperId": "https://openalex.org/W4200290357", "PaperTitle": "Circuit Deobfuscation from Power Side-Channels using Pseudo-Boolean SAT", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Dallas": 1.0, "University of Florida": 1.0}, "Authors": ["Kaveh Shamsi", "Yier Jin"]}]}, {"DBLP title": "FedSwap: A Federated Learning based 5G Decentralized Dynamic Spectrum Access System.", "DBLP authors": ["Zhihui Gao", "Ang Li", "Yunfan Gao", "Bing Li", "Yu Wang", "Yiran Chen"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643496", "OA papers": [{"PaperId": "https://openalex.org/W4200309356", "PaperTitle": "FedSwap: A Federated Learning based 5G Decentralized Dynamic Spectrum Access System", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 3.0, "ETH Zurich": 1.0, "Capital Normal University": 1.0, "Tsinghua University": 1.0}, "Authors": ["Zhihui Gao", "Ang Li", "Yunfan Gao", "Bing Li", "Yu Wang", "Yi Chen"]}]}, {"DBLP title": "Mobileware: A High-Performance MobileNet Accelerator with Channel Stationary Dataflow.", "DBLP authors": ["Sungju Ryu", "Youngtaek Oh", "Jae-Joon Kim"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643497", "OA papers": [{"PaperId": "https://openalex.org/W4200486959", "PaperTitle": "Mobileware: A High-Performance MobileNet Accelerator with Channel Stationary Dataflow", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Soongsil University": 1.0, "Pohang University of Science and Technology": 1.0, "Seoul National University": 1.0}, "Authors": ["Sungju Ryu", "Young-Taek Oh", "Jae-Joon Kim"]}]}, {"DBLP title": "ReIGNN: State Register Identification Using Graph Neural Networks for Circuit Reverse Engineering.", "DBLP authors": ["Subhajit Dutta Chowdhury", "Kaixin Yang", "Pierluigi Nuzzo"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643498", "OA papers": [{"PaperId": "https://openalex.org/W3216472574", "PaperTitle": "ReIGNN: State Register Identification Using Graph Neural Networks for Circuit Reverse Engineering", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5}, "Authors": ["Subhajit Dutta Chowdhury", "Yang Kaixin", "Pierluigi Nuzzo"]}]}, {"DBLP title": "IPA: Floorplan-Aware SystemC Interconnect Performance Modeling and Generation for HLS-based SoCs.", "DBLP authors": ["Nathaniel Ross Pinckney", "Rangharajan Venkatesan", "Ben Keller", "Brucek Khailany"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643499", "OA papers": [{"PaperId": "https://openalex.org/W4200388390", "PaperTitle": "IPA: Floorplan-Aware SystemC Interconnect Performance Modeling and Generation for HLS-based SoCs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nvidia (United States)": 4.0}, "Authors": ["Nathaniel Pinckney", "Rangharajan Venkatesan", "Ben Keller", "Brucek Khailany"]}]}, {"DBLP title": "A Design Flow for Mapping Spiking Neural Networks to Many-Core Neuromorphic Hardware.", "DBLP authors": ["Shihao Song", "M. Lakshmi Varshika", "Anup Das", "Nagarajan Kandasamy"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643500", "OA papers": [{"PaperId": "https://openalex.org/W3198541127", "PaperTitle": "A Design Flow for Mapping Spiking Neural Networks to Many-Core Neuromorphic Hardware", "Year": 2021, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Drexel University": 4.0}, "Authors": ["Shihao Song", "M. Lakshmi Varshika", "Anup Das", "Nagarajan Kandasamy"]}]}, {"DBLP title": "Automated Runtime-Aware Scheduling for Multi-Tenant DNN Inference on GPU.", "DBLP authors": ["Fuxun Yu", "Shawn Bray", "Di Wang", "Longfei Shangguan", "Xulong Tang", "Chenchen Liu", "Xiang Chen"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643501", "OA papers": [{"PaperId": "https://openalex.org/W3217445637", "PaperTitle": "Automated Runtime-Aware Scheduling for Multi-Tenant DNN Inference on GPU", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"George Mason University": 2.0, "University of Maryland, Baltimore": 2.0, "Microsoft (United States)": 2.0, "University of Pittsburgh": 1.0}, "Authors": ["Fuxun Yu", "Shawn Bray", "Di Wang", "Longfei Shangguan", "Xulong Tang", "Chenchen Liu", "Xiang Chen"]}]}, {"DBLP title": "Quarry: Quantization-based ADC Reduction for ReRAM-based Deep Neural Network Accelerators.", "DBLP authors": ["Azat Azamat", "Faaiz Asim", "Jongeun Lee"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643502", "OA papers": [{"PaperId": "https://openalex.org/W4200001938", "PaperTitle": "Quarry: Quantization-based ADC Reduction for ReRAM-based Deep Neural Network Accelerators", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ulsan National Institute of Science and Technology": 3.0}, "Authors": ["Azat Azamat", "Faaiz Asim", "Jongeun Lee"]}]}, {"DBLP title": "ScaleDNN: Data Movement Aware DNN Training on Multi-GPU.", "DBLP authors": ["Weizheng Xu", "Ashutosh Pattnaik", "Geng Yuan", "Yanzhi Wang", "Youtao Zhang", "Xulong Tang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643503", "OA papers": [{"PaperId": "https://openalex.org/W4200579775", "PaperTitle": "ScaleDNN: Data Movement Aware DNN Training on Multi-GPU", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pittsburgh": 3.0, "Pennsylvania State University": 1.0, "Universidad del Noreste": 2.0}, "Authors": ["Weizheng Xu", "Ashutosh Pattnaik", "Geng Yuan", "Yanzhi Wang", "Youtao Zhang", "Xulong Tang"]}]}, {"DBLP title": "GPU-accelerated Critical Path Generation with Path Constraints.", "DBLP authors": ["Guannan Guo", "Tsung-Wei Huang", "Yibo Lin", "Martin D. F. Wong"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643504", "OA papers": [{"PaperId": "https://openalex.org/W4200319213", "PaperTitle": "GPU-accelerated Critical Path Generation with Path Constraints", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois Urbana-Champaign": 1.5, "University of Utah": 1.0, "Peking University": 1.0, "Chinese University of Hong Kong": 0.5}, "Authors": ["Guannan Guo", "Tsung-Wei Huang", "Yibo Lin", "Martin C.S. Wong"]}]}, {"DBLP title": "A Circuit-Based SAT Solver for Logic Synthesis.", "DBLP authors": ["He-Teng Zhang", "Jie-Hong R. Jiang", "Alan Mishchenko"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643505", "OA papers": [{"PaperId": "https://openalex.org/W4200383047", "PaperTitle": "A Circuit-Based SAT Solver for Logic Synthesis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 2.0, "University of California, Berkeley": 1.0}, "Authors": ["Heteng Zhang", "Jie-Hong R. Jiang", "Alan Mishchenko"]}]}, {"DBLP title": "dCSR: A Memory-Efficient Sparse Matrix Representation for Parallel Neural Network Inference.", "DBLP authors": ["Elias Trommer", "Bernd Waschneck", "Akash Kumar"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643506", "OA papers": [{"PaperId": "https://openalex.org/W3214870808", "PaperTitle": "dCSR: A Memory-Efficient Sparse Matrix Representation for Parallel Neural Network Inference", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Infineon Technologies (United Kingdom)": 2.0, " Dresden University of Technology": 1.0}, "Authors": ["Elias Trommer", "Bernd Waschneck", "Akash Kumar"]}]}, {"DBLP title": "A Novel Clock Tree Aware Placement Methodology for Single Flux Quantum (SFQ) Logic Circuits.", "DBLP authors": ["Ching-Cheng Wang", "Wai-Kei Mak"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643507", "OA papers": [{"PaperId": "https://openalex.org/W4200240321", "PaperTitle": "A Novel Clock Tree Aware Placement Methodology for Single Flux Quantum (SFQ) Logic Circuits", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Ching-Cheng Wang", "Wai-Kei Mak"]}]}, {"DBLP title": "McPAT-Calib: A Microarchitecture Power Modeling Framework for Modern CPUs.", "DBLP authors": ["Jianwang Zhai", "Chen Bai", "Binwu Zhu", "Yici Cai", "Qiang Zhou", "Bei Yu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643508", "OA papers": [{"PaperId": "https://openalex.org/W4200362663", "PaperTitle": "McPAT-Calib: A Microarchitecture Power Modeling Framework for Modern CPUs", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 3.0, "Chinese University of Hong Kong": 3.0}, "Authors": ["Zhai Jianwang", "Chen Bai", "Binwu Zhu", "Yici Cai", "Qiang Zhou", "Bei Yu"]}]}, {"DBLP title": "Feedback-Guided Circuit Structure Mutation for Testing Hardware Model Checkers.", "DBLP authors": ["Chengyu Zhang", "Minquan Sun", "Jianwen Li", "Ting Su", "Geguang Pu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643509", "OA papers": [{"PaperId": "https://openalex.org/W4200031656", "PaperTitle": "Feedback-Guided Circuit Structure Mutation for Testing Hardware Model Checkers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"East China Normal University": 5.0}, "Authors": ["Chao Zhang", "Minquan Sun", "Jianwen Li", "Ting Su", "Geguang Pu"]}]}, {"DBLP title": "Algorithm and Hardware Co-design for Deep Learning-powered Channel Decoder: A Case Study.", "DBLP authors": ["Boyang Zhang", "Yang Sui", "Lingyi Huang", "Siyu Liao", "Chunhua Deng", "Bo Yuan"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643510", "OA papers": [{"PaperId": "https://openalex.org/W4200322432", "PaperTitle": "Algorithm and Hardware Co-design for Deep Learning-powered Channel Decoder: A Case Study", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Rutgers Sexual and Reproductive Health and Rights": 4.0, "Amazon (Germany)": 1.0, "ScaleFlux": 1.0}, "Authors": ["Boyang Zhang", "Yang Sui", "Lingyi Huang", "Siyu Liao", "Chunhua Deng", "Bo Yuan"]}]}, {"DBLP title": "DARe: DropLayer-Aware Manycore ReRAM architecture for Training Graph Neural Networks.", "DBLP authors": ["Aqeeb Iqbal Arka", "Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643511", "OA papers": [{"PaperId": "https://openalex.org/W4200388509", "PaperTitle": "DARe: DropLayer-Aware Manycore ReRAM architecture for Training Graph Neural Networks", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Washington State University": 3.0, "Duke University": 2.0}, "Authors": ["Aqeeb Iqbal Arka", "Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "DeepFreeze: Cold Boot Attacks and High Fidelity Model Recovery on Commercial EdgeML Device.", "DBLP authors": ["Yoo-Seung Won", "Soham Chatterjee", "Dirmanto Jap", "Arindam Basu", "Shivam Bhasin"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643512", "OA papers": [{"PaperId": "https://openalex.org/W3188169042", "PaperTitle": "DeepFreeze: Cold Boot Attacks and High Fidelity Model Recovery on Commercial EdgeML Device", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 4.0, "City University of Hong Kong": 1.0}, "Authors": ["Yoo-Seung Won", "Soham Chatterjee", "Dirmanto Jap", "Arindam Basu", "Shivam Bhasin"]}]}, {"DBLP title": "ParaMitE: Mitigating Parasitic CNFETs in the Presence of Unetched CNTs.", "DBLP authors": ["Sanmitra Banerjee", "Arjun Chaudhuri", "Jinwoo Kim", "Gauthaman Murali", "Mark Nelson", "Sung Kyu Lim", "Krishnendu Chakrabarty"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643513", "OA papers": [{"PaperId": "https://openalex.org/W4200245905", "PaperTitle": "ParaMitE: Mitigating Parasitic CNFETs in the Presence of Unetched CNTs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 3.0, "Georgia Institute of Technology": 3.0, "SkyWater Technology,Bloomington,MN,USA": 1.0}, "Authors": ["Sanmitra Banerjee", "Arjun Chaudhuri", "Jinwoo Kim", "Gauthaman Murali", "Mark T. Nelson", "Sung Kyu Lim", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Acceleration Method for Learning Fine-Layered Optical Neural Networks.", "DBLP authors": ["Kazuo Aoyama", "Hiroshi Sawada"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643514", "OA papers": [{"PaperId": "https://openalex.org/W3198471131", "PaperTitle": "Acceleration Method for Learning Fine-Layered Optical Neural Networks", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"NTT (Japan)": 2.0}, "Authors": ["Kazuo Aoyama", "Hiroshi Sawada"]}]}, {"DBLP title": "Compatible Equivalence Checking of X-Valued Circuits.", "DBLP authors": ["Yu-Neng Wang", "Yun-Rong Luo", "Po-Chun Chien", "Ping-Lun Wang", "Hao-Ren Wang", "Wan-Hsuan Lin", "Jie-Hong Roland Jiang", "Chung-Yang (Ric) Huang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643515", "OA papers": [{"PaperId": "https://openalex.org/W4200201967", "PaperTitle": "Compatible Equivalence Checking of X-Valued Circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 8.0}, "Authors": ["Yu Wang", "Yunrong Luo", "Po-Chun Chien", "Ping-Lun Wang", "Haoren Wang", "Wan-Hsuan Lin", "Jie-Hong R. Jiang", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "Quantum-Classical Hybrid Machine Learning for Image Classification (ICCAD Special Session Paper).", "DBLP authors": ["Mahabubul Alam", "Satwik Kundu", "Rasit Onur Topaloglu", "Swaroop Ghosh"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643516", "OA papers": [{"PaperId": "https://openalex.org/W3201525770", "PaperTitle": "Quantum-Classical Hybrid Machine Learning for Image Classification (ICCAD Special Session Paper)", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pennsylvania State University": 3.0, "IBM": 1.0}, "Authors": ["Mahabubul Alam", "Satwik Kundu", "Rasit O. Topaloglu", "Swaroop Ghosh"]}]}, {"DBLP title": "Starfish: An Efficient P&R Co-Optimization Engine with A*-based Partial Rerouting.", "DBLP authors": ["Fangzhou Wang", "Lixin Liu", "Jingsong Chen", "Jinwei Liu", "Xinshi Zang", "Martin D. F. Wong"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643517", "OA papers": [{"PaperId": "https://openalex.org/W4200585106", "PaperTitle": "Starfish: An Efficient P&amp;R Co-Optimization Engine with A*-based Partial Rerouting", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chinese University of Hong Kong": 6.0}, "Authors": ["Fangzhou Wang", "Lixin Liu", "Jingsong Chen", "Jiangwen Liu", "Xinshi Zang", "Martin C.S. Wong"]}]}, {"DBLP title": "When Wafer Failure Pattern Classification Meets Few-shot Learning and Self-Supervised Learning.", "DBLP authors": ["Hao Geng", "Fan Yang", "Xuan Zeng", "Bei Yu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643518", "OA papers": [{"PaperId": "https://openalex.org/W4200156956", "PaperTitle": "When Wafer Failure Pattern Classification Meets Few-shot Learning and Self-Supervised Learning", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese University of Hong Kong": 2.0, "Fudan University": 2.0}, "Authors": ["Hao Ran Geng", "Fan Yang", "Xuan Zeng", "Bei Yu"]}]}, {"DBLP title": "ICCAD Special Session Paper: Quantum Variational Methods for Quantum Applications.", "DBLP authors": ["Shouvanik Chakrabarti", "Xuchen You", "Xiaodi Wu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643519", "OA papers": [{"PaperId": "https://openalex.org/W4200491459", "PaperTitle": "ICCAD Special Session Paper: Quantum Variational Methods for Quantum Applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Shouvanik Chakrabarti", "Xuchen You", "Xiaodi Wu"]}]}, {"DBLP title": "An Efficient Two-phase Method for Prime Compilation of Non-clausal Boolean Formulae.", "DBLP authors": ["Weilin Luo", "Hai Wan", "Hongzhen Zhong", "Ou Wei", "Biqing Fang", "Xiaotong Song"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643520", "OA papers": [{"PaperId": "https://openalex.org/W4200406741", "PaperTitle": "An Efficient Two-phase Method for Prime Compilation of Non-clausal Boolean Formulae", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sun Yat-sen University": 5.0, "University of Toronto": 1.0}, "Authors": ["Weilin Luo", "Hai Want", "Hongzhen Zhong", "Ou Wei", "Biqing Fang", "Xiao-Tong Song"]}]}, {"DBLP title": "2021 ICCAD CAD Contest Problem C: GPU Accelerated Logic Rewriting.", "DBLP authors": ["Ghasem Pasandi", "Sreedhar Pratty", "David Brown", "Yanqing Zhang", "Haoxing Ren", "Brucek Khailany"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643521", "OA papers": [{"PaperId": "https://openalex.org/W4200043277", "PaperTitle": "2021 ICCAD CAD Contest Problem C: GPU Accelerated Logic Rewriting", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nvidia (United States)": 6.0}, "Authors": ["Ghasem Pasandi", "Sreedhar Pratty", "David Brown", "Yan-Qing Zhang", "Haoxing Ren", "Brucek Khailany"]}]}, {"DBLP title": "A Convergence Monitoring Method for DNN Training of On-Device Task Adaptation.", "DBLP authors": ["Seungkyu Choi", "Jaekang Shin", "Lee-Sup Kim"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643522", "OA papers": [{"PaperId": "https://openalex.org/W4200223557", "PaperTitle": "A Convergence Monitoring Method for DNN Training of On-Device Task Adaptation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Seungkyu Choi", "Jaekang Shin", "Lee-Sup Kim"]}]}, {"DBLP title": "ReSpawn: Energy-Efficient Fault-Tolerance for Spiking Neural Networks considering Unreliable Memories.", "DBLP authors": ["Rachmad Vidya Wicaksana Putra", "Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643524", "OA papers": [{"PaperId": "https://openalex.org/W3195062233", "PaperTitle": "ReSpawn: Energy-Efficient Fault-Tolerance for Spiking Neural Networks considering Unreliable Memories", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Rachmad Vidya Wicaksana Putra", "Ghulam Abbas", "Muhammad Shafique"]}]}, {"DBLP title": "An Area-Efficient Scannable In Situ Timing Error Detection Technique Featuring Low Test Overhead for Resilient Circuits.", "DBLP authors": ["Hao Zhang", "Weifeng He", "Yanan Sun", "Mingoo Seok"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643525", "OA papers": [{"PaperId": "https://openalex.org/W4200546193", "PaperTitle": "An Area-Efficient Scannable In Situ Timing Error Detection Technique Featuring Low Test Overhead for Resilient Circuits", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shanghai Jiao Tong University": 3.0, "Columbia University": 1.0}, "Authors": ["Hao Zhang", "Weifeng He", "Yanan Sun", "Mingoo Seok"]}]}, {"DBLP title": "Hybrid Analog-Digital In-Memory Computing.", "DBLP authors": ["Muhammad Rashedul Haq Rashed", "Sumit Kumar Jha", "Rickard Ewetz"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643526", "OA papers": [{"PaperId": "https://openalex.org/W4200568566", "PaperTitle": "Hybrid Analog-Digital In-Memory Computing", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Central Florida": 2.0, "The University of Texas at San Antonio": 1.0}, "Authors": ["Muhammad Rashedul Haq Rashed", "Sumit Kumar Jha", "Rickard Ewetz"]}]}, {"DBLP title": "Optimizing FPGA-based Accelerator Design for Large-Scale Molecular Similarity Search (Special Session Paper).", "DBLP authors": ["Hongwu Peng", "Shiyang Chen", "Zhepeng Wang", "Junhuan Yang", "Scott A. Weitze", "Tong Geng", "Ang Li", "Jinbo Bi", "Minghu Song", "Weiwen Jiang", "Hang Liu", "Caiwen Ding"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643528", "OA papers": [{"PaperId": "https://openalex.org/W4200515834", "PaperTitle": "Optimizing FPGA-based Accelerator Design for Large-Scale Molecular Similarity Search (Special Session Paper)", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Connecticut": 4.0, "Stevens Institute of Technology": 3.0, "George Mason University": 2.0, "University of New Mexico": 1.0, "Pacific Northwest National Laboratory": 2.0}, "Authors": ["Hongwu Peng", "Shiyang Chen", "Zhepeng Wang", "Junhuan Yang", "Scott Weitze", "Tong Geng", "Ang Li", "Jinbo Bi", "Minghu Song", "Weiwen Jiang", "Hang Liu", "Caiwen Ding"]}]}, {"DBLP title": "MORE2: Morphable Encryption and Encoding for Secure NVM.", "DBLP authors": ["Wei Zhao", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Jie Xu", "Chunyan Li", "Gaoxiang Xu", "Yiran Chen"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643529", "OA papers": [{"PaperId": "https://openalex.org/W4200178872", "PaperTitle": "MORE<sup>2</sup>: Morphable Encryption and Encoding for Secure NVM", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, School of Computer Science and Technology, Huazhong University of Science and Technology, Ministry of Education of China": 8.0, "Duke University": 1.0}, "Authors": ["Wei Zhao", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Jie Xu", "Chunyan Li", "Gaoxiang Xu", "Yi Chen"]}]}, {"DBLP title": "RL-Guided Runtime-Constrained Heuristic Exploration for Logic Synthesis.", "DBLP authors": ["Yasasvi V. Peruvemba", "Shubham Rai", "Kapil Ahuja", "Akash Kumar"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643530", "OA papers": [{"PaperId": "https://openalex.org/W4200239775", "PaperTitle": "RL-Guided Runtime-Constrained Heuristic Exploration for Logic Synthesis", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Indore": 2.0, "TU Dresden": 2.0}, "Authors": ["Yasasvi V. Peruvemba", "Shubham Rai", "Kapil Ahuja", "Akash Kumar"]}]}, {"DBLP title": "RNSiM: Efficient Deep Neural Network Accelerator Using Residue Number Systems.", "DBLP authors": ["Arman Roohi", "MohammadReza Taheri", "Shaahin Angizi", "Deliang Fan"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643531", "OA papers": [{"PaperId": "https://openalex.org/W4200561333", "PaperTitle": "RNSiM: Efficient Deep Neural Network Accelerator Using Residue Number Systems", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Nebraska\u2013Lincoln": 1.0, "Independent Researcher,Tehran,Iran": 1.0, "New Jersey Institute of Technology": 1.0, "Arizona State University": 1.0}, "Authors": ["Arman Roohi", "MohammadReza Taheri", "Shaahin Angizi", "Deliang Fan"]}]}, {"DBLP title": "Performance-Aware Common-Centroid Placement and Routing of Transistor Arrays in Analog Circuits.", "DBLP authors": ["Arvind K. Sharma", "Meghna Madhusudan", "Steven M. Burns", "Soner Yaldiz", "Parijat Mukherjee", "Ramesh Harjani", "Sachin S. Sapatnekar"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643532", "OA papers": [{"PaperId": "https://openalex.org/W4200579073", "PaperTitle": "Performance-Aware Common-Centroid Placement and Routing of Transistor Arrays in Analog Circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Minnesota": 4.0, "Intel (United States)": 3.0}, "Authors": ["Arvind Sharma", "Meghna Madhusudan", "Steven M. Burns", "Soner Yaldiz", "Parijat Mukherjee", "Ramesh Harjani", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Fast and Accurate PPA Modeling with Transfer Learning.", "DBLP authors": ["W. Rhett Davis", "Paul D. Franzon", "Luis Francisco", "Billy Huggins", "Rajeev Jain"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643533", "OA papers": [{"PaperId": "https://openalex.org/W4205390066", "PaperTitle": "Fast and Accurate PPA Modeling with Transfer Learning", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"North Carolina State University": 4.0, "Qualcomm (United States)": 1.0}, "Authors": ["William J. Davis", "Paul D. Franzon", "Luis Francisco", "Billy Huggins", "Rajeev Jain"]}]}, {"DBLP title": "Improving Inter-kernel Data Reuse With CTA-Page Coordination in GPGPU.", "DBLP authors": ["Xuanyi Li", "Chen Li", "Yang Guo", "Rachata Ausavarungnirun"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643535", "OA papers": [{"PaperId": "https://openalex.org/W4200347958", "PaperTitle": "Improving Inter-kernel Data Reuse With CTA-Page Coordination in GPGPU", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 3.0, "King Mongkut's University of Technology North Bangkok": 1.0}, "Authors": ["Xuanyi Li", "Chen Li", "Yang Guo", "Rachata Ausavarungnirun"]}]}, {"DBLP title": "A Hybrid FPGA-ASIC Delayed Feedback Reservoir System to Enable Spectrum Sensing/Sharing for Low Power IoT Devices ICCAD Special Session Paper.", "DBLP authors": ["Osaze Shears", "Kangjun Bai", "Lingjia Liu", "Yang Yi"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643536", "OA papers": [{"PaperId": "https://openalex.org/W4200033355", "PaperTitle": "A Hybrid FPGA-ASIC Delayed Feedback Reservoir System to Enable Spectrum Sensing/Sharing for Low Power IoT Devices ICCAD Special Session Paper", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virginia Tech": 4.0}, "Authors": ["Osaze Shears", "Kangjun Bai", "Lingjia Liu", "Yang Yi"]}]}, {"DBLP title": "Simultaneous Transistor Folding and Placement in Standard Cell Layout Synthesis.", "DBLP authors": ["Kyeonghyeon Baek", "Taewhan Kim"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643537", "OA papers": [{"PaperId": "https://openalex.org/W4200437295", "PaperTitle": "Simultaneous Transistor Folding and Placement in Standard Cell Layout Synthesis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Kyeonghyeon Baek", "Taewhan Kim"]}]}, {"DBLP title": "Aker: A Design and Verification Framework for Safe and Secure SoC Access Control.", "DBLP authors": ["Francesco Restuccia", "Andres Meza", "Ryan Kastner"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643538", "OA papers": [{"PaperId": "https://openalex.org/W3176436306", "PaperTitle": "Aker: A Design and Verification Framework for Safe and Secure SoC Access Control", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Francesco Restuccia", "Andres Meza", "Ryan Kastner"]}]}, {"DBLP title": "Towards Energy-Efficient and Secure Edge AI: A Cross-Layer Framework ICCAD Special Session Paper.", "DBLP authors": ["Muhammad Shafique", "Alberto Marchisio", "Rachmad Vidya Wicaksana Putra", "Muhammad Abdullah Hanif"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643539", "OA papers": [{"PaperId": "https://openalex.org/W4200376271", "PaperTitle": "Towards Energy-Efficient and Secure Edge AI: A Cross-Layer Framework ICCAD Special Session Paper", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"New York University Abu Dhabi": 1.0, "TU Wien": 3.0}, "Authors": ["Muhammad Shafique", "Alberto Marchisio", "Rachmad Vidya Wicaksana Putra", "Ghulam Abbas"]}]}, {"DBLP title": "iSTELLAR: intermittent Signature aTtenuation Embedded CRYPTO with Low-Level metAl Routing.", "DBLP authors": ["Jeremy Blackstone", "Debayan Das", "Alric Althoff", "Shreyas Sen", "Ryan Kastner"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643540", "OA papers": [{"PaperId": "https://openalex.org/W4200241047", "PaperTitle": "iSTELLAR: intermittent Signature aTtenuation Embedded CRYPTO with Low-Level metAl Routing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 2.0, "Purdue University System": 2.0, "Tortuga Logic": 1.0}, "Authors": ["Jeremy Blackstone", "Debayan Das", "Alric Althoff", "Shreyas Sen", "Ryan Kastner"]}]}, {"DBLP title": "METRICS2.1 and Flow Tuning in the IEEE CEDA Robust Design Flow and OpenROAD ICCAD Special Session Paper.", "DBLP authors": ["Jinwook Jung", "Andrew B. Kahng", "Seungwon Kim", "Ravi Varadarajan"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643541", "OA papers": [{"PaperId": "https://openalex.org/W4200455535", "PaperTitle": "METRICS2.1 and Flow Tuning in the IEEE CEDA Robust Design Flow and OpenROAD ICCAD Special Session Paper", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0, "University of California, San Diego": 3.0}, "Authors": ["Jinwook Jung", "Andrew B. Kahng", "Seungwon Kim", "Ravi Varadarajan"]}]}, {"DBLP title": "Polyhedral-based Pipelining of Imperfectly-Nested Loop for CGRAs.", "DBLP authors": ["Dajiang Liu", "Ting Liu", "Xingyu Mo", "Jiaxing Shang", "Shouyi Yin"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643542", "OA papers": [{"PaperId": "https://openalex.org/W4200398905", "PaperTitle": "Polyhedral-based Pipelining of Imperfectly-Nested Loop for CGRAs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chongqing University": 4.0, "Tsinghua University": 1.0}, "Authors": ["Da-Jiang Liu", "Ting Liu", "Xingyu Mo", "Jiaxing Shang", "Shouyi Yin"]}]}, {"DBLP title": "Security Closure of Physical Layouts ICCAD Special Session Paper.", "DBLP authors": ["Johann Knechtel", "Jayanth Gopinath", "Jitendra Bhandari", "Mohammed Ashraf", "Hussam Amrouch", "Shekhar Borkar", "Sung Kyu Lim", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643543", "OA papers": [{"PaperId": "https://openalex.org/W4200317015", "PaperTitle": "Security Closure of Physical Layouts ICCAD Special Session Paper", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"New York University Abu Dhabi": 3.0, "NYU": 3.0, "University of Stuttgart": 1.0, "Qualcomm (United Kingdom)": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Johann Knechtel", "Jayanth Gopinath", "Jitendra Bhandari", "Mohammed Ashraf", "Hussam Amrouch", "Shekhar Borkar", "Sung Kyu Lim", "Ozgur Sinanoglu", "Ramesh Karri"]}]}, {"DBLP title": "Routability-driven Global Placer Target on Removing Global and Local Congestion for VLSI Designs.", "DBLP authors": ["Jai-Ming Lin", "Chung-Wei Huang", "Liang-Chi Zane", "Min-Chia Tsai", "Che-Li Lin", "Chen-Fa Tsai"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643544", "OA papers": [{"PaperId": "https://openalex.org/W4200557822", "PaperTitle": "Routability-driven Global Placer Target on Removing Global and Local Congestion for VLSI Designs", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Cheng Kung University": 4.0, "Global Unichip (Taiwan)": 2.0}, "Authors": ["Jintong Lin", "Chung-Wei Huang", "Liang-Chi Zane", "Min-Chia Tsai", "Che-Li Lin", "Chen-Fa Tsai"]}]}, {"DBLP title": "Hierarchical Layout Synthesis and Optimization Framework for High-Density Power Module Design Automation.", "DBLP authors": ["Imam Al Razi", "Quang Le", "H. Alan Mantooth", "Yarui Peng"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643545", "OA papers": [{"PaperId": "https://openalex.org/W4200092938", "PaperTitle": "Hierarchical Layout Synthesis and Optimization Framework for High-Density Power Module Design Automation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Arkansas at Fayetteville": 4.0}, "Authors": ["Imam Al Razi", "Quang Bao Le", "H. Alan Mantooth", "Yarui Peng"]}]}, {"DBLP title": "Banshee: A Fast LLVM-Based RISC-V Binary Translator.", "DBLP authors": ["Samuel Riedel", "Fabian Schuiki", "Paul Scheffler", "Florian Zaruba", "Luca Benini"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643546", "OA papers": [{"PaperId": "https://openalex.org/W4200016955", "PaperTitle": "Banshee: A Fast LLVM-Based RISC-V Binary Translator", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ETH Zurich": 5.0}, "Authors": ["Samuel Riedel", "Fabian Schuiki", "Paul Scheffler", "Florian Zaruba", "Luca Benini"]}]}, {"DBLP title": "Stealing Neural Network Models through the Scan Chain: A New Threat for ML Hardware.", "DBLP authors": ["Seetal Potluri", "Aydin Aysu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643547", "OA papers": [{"PaperId": "https://openalex.org/W3147371844", "PaperTitle": "Stealing Neural Network Models through the Scan Chain: A New Threat for ML Hardware", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Seetal Potluri", "Aydin Aysu"]}]}, {"DBLP title": "Exploring eFPGA-based Redaction for IP Protection.", "DBLP authors": ["Jitendra Bhandari", "Abdul Khader Thalakkattu Moosa", "Benjamin Tan", "Christian Pilato", "Ganesh Gore", "Xifan Tang", "Scott Temple", "Pierre-Emmanuel Gaillardon", "Ramesh Karri"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643548", "OA papers": [{"PaperId": "https://openalex.org/W4205241157", "PaperTitle": "Exploring eFPGA-based Redaction for IP Protection", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"New York University": 4.0, "Politecnico di Milano": 1.0, "University of Utah": 4.0}, "Authors": ["Jitendra Bhandari", "Abdul Khader Thalakkattu Moosa", "Benjamin Yong-Qiang Tan", "Christian Pilato", "Ganesh Gore", "Xifan Tang", "Scott Temple", "Pierre-Emmanuel Gaillardon", "Ramesh Karri"]}]}, {"DBLP title": "G-CoS: GNN-Accelerator Co-Search Towards Both Better Accuracy and Efficiency.", "DBLP authors": ["Yongan Zhang", "Haoran You", "Yonggan Fu", "Tong Geng", "Ang Li", "Yingyan Lin"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643549", "OA papers": [{"PaperId": "https://openalex.org/W3200832253", "PaperTitle": "G-CoS: GNN-Accelerator Co-Search Towards Both Better Accuracy and Efficiency", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Rice University": 1.0}, "Authors": ["Yong-An Zhang", "Haoran You", "Yonggan Fu", "Tong Geng", "Ang Li", "Yingyan Lin"]}]}, {"DBLP title": "A Row-Based Algorithm for Non-Integer Multiple-Cell-Height Placement.", "DBLP authors": ["Zih-Yao Lin", "Yao-Wen Chang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643550", "OA papers": [{"PaperId": "https://openalex.org/W4200557846", "PaperTitle": "A Row-Based Algorithm for Non-Integer Multiple-Cell-Height Placement", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Zih-Yao Lin", "Yao-Wen Chang"]}]}, {"DBLP title": "Lower Voltage for Higher Security: Using Voltage Overscaling to Secure Deep Neural Networks.", "DBLP authors": ["Md. Shohidul Islam", "Ihsen Alouani", "Khaled N. Khasawneh"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643551", "OA papers": [{"PaperId": "https://openalex.org/W4200102037", "PaperTitle": "Lower Voltage for Higher Security: Using Voltage Overscaling to Secure Deep Neural Networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dhaka University of Engineering & Technology": 0.5, "George Mason University": 1.5, "Polytechnic University of Hauts-de-France": 1.0}, "Authors": ["Shohidul Islam", "Ihsen Alouani", "Khaled N. Khasawneh"]}]}, {"DBLP title": "From Specification to Topology: Automatic Power Converter Design via Reinforcement Learning.", "DBLP authors": ["Shaoze Fan", "Ningyuan Cao", "Shun Zhang", "Jing Li", "Xiaoxiao Guo", "Xin Zhang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643552", "OA papers": [{"PaperId": "https://openalex.org/W4200201466", "PaperTitle": "From Specification to Topology: Automatic Power Converter Design via Reinforcement Learning", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"New Jersey Institute of Technology": 4.0, "IBM T. J. Watson Research Center": 2.0}, "Authors": ["Shaoze Fan", "Ningyuan Cao", "Shun Zhang", "Jing Li", "Xiaoxiao Guo", "Xin Zhang"]}]}, {"DBLP title": "DATC RDF-2021: Design Flow and Beyond ICCAD Special Session Paper.", "DBLP authors": ["Jianli Chen", "Iris Hui-Ru Jiang", "Jinwook Jung", "Andrew B. Kahng", "Seungwon Kim", "Victor N. Kravets", "Yih-Lang Li", "Ravi Varadarajan", "Mingyu Woo"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643553", "OA papers": [{"PaperId": "https://openalex.org/W4200075851", "PaperTitle": "DATC RDF-2021: Design Flow and Beyond ICCAD Special Session Paper", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Fudan University": 1.0, "National Taiwan University": 1.0, "IBM Research - Thomas J. Watson Research Center": 2.0, "University of California, San Diego": 4.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Jianli Chen", "Iris Hui-Ru Jiang", "Jinwook Jung", "Andrew B. Kahng", "Seungwon Kim", "Victor N. Kravets", "Yih-Lang Li", "Ravi Varadarajan", "Mingyu Woo"]}]}, {"DBLP title": "Optimal Qubit Mapping with Simultaneous Gate Absorption ICCAD Special Session Paper.", "DBLP authors": ["Bochen Tan", "Jason Cong"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643554", "OA papers": [{"PaperId": "https://openalex.org/W4200244891", "PaperTitle": "Optimal qubit mapping with simultaneous gate absorption", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Bochen Tan", "Jason Cong"]}]}, {"DBLP title": "HyperSF: Spectral Hypergraph Coarsening via Flow-based Local Clustering.", "DBLP authors": ["Ali Aghdaei", "Zhiqiang Zhao", "Zhuo Feng"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643555", "OA papers": [{"PaperId": "https://openalex.org/W3196044392", "PaperTitle": "HyperSF: Spectral Hypergraph Coarsening via Flow-based Local Clustering", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Stevens Institute of Technology": 3.0}, "Authors": ["Ali Aghdaei", "Zhiqiang Zhao", "Zhuo Feng"]}]}, {"DBLP title": "HASHTAG: Hash Signatures for Online Detection of Fault-Injection Attacks on Deep Neural Networks.", "DBLP authors": ["Mojan Javaheripi", "Farinaz Koushanfar"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643556", "OA papers": [{"PaperId": "https://openalex.org/W3210158641", "PaperTitle": "HASHTAG: Hash Signatures for Online Detection of Fault-Injection Attacks on Deep Neural Networks", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California\u2014San Diego": 2.0}, "Authors": ["Mojan Javaheripi", "Farinaz Koushanfar"]}]}, {"DBLP title": "A General Hardware and Software Co-Design Framework for Energy-Efficient Edge AI.", "DBLP authors": ["Nitthilan Kannappan Jayakodi", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643557", "OA papers": [{"PaperId": "https://openalex.org/W4200047623", "PaperTitle": "A General Hardware and Software Co-Design Framework for Energy-Efficient Edge AI", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Washington State University": 3.0}, "Authors": ["Nitthilan Kannappan Jayakodi", "Janardhan Rao Doppa", "Partha Pratim Pande"]}]}, {"DBLP title": "Time-Division Multiplexing Based System-Level FPGA Routing.", "DBLP authors": ["Wei-Kai Liu", "Ming-Hung Chen", "Chia-Ming Chang", "Chen-Chia Chang", "Yao-Wen Chang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643558", "OA papers": [{"PaperId": "https://openalex.org/W4200477342", "PaperTitle": "Time-Division Multiplexing Based System-Level FPGA Routing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 5.0}, "Authors": ["Wei-Kai Liu", "Ming-Hung Chen", "Chia-Ming Chang", "Chen-Chia Chang", "Yao-Wen Chang"]}]}, {"DBLP title": "Heterogeneous Manycore Architectures Enabled by Processing-in-Memory for Deep Learning: From CNNs to GNNs: (ICCAD Special Session Paper).", "DBLP authors": ["Biresh Kumar Joardar", "Aqeeb Iqbal Arka", "Janardhan Rao Doppa", "Partha Pratim Pande", "Hai Li", "Krishnendu Chakrabarty"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643559", "OA papers": [{"PaperId": "https://openalex.org/W4200279771", "PaperTitle": "Heterogeneous Manycore Architectures Enabled by Processing-in-Memory for Deep Learning: From CNNs to GNNs: (ICCAD Special Session Paper)", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 3.0, "Washington State University": 3.0}, "Authors": ["Biresh Kumar Joardar", "Aqeeb Iqbal Arka", "Janardhan Rao Doppa", "Partha Pratim Pande", "Hai Li", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Design Space Exploration of Approximation-Based Quadruple Modular Redundancy Circuits.", "DBLP authors": ["Marcello Traiola", "Jorge Echavarria", "Alberto Bosio", "J\u00fcrgen Teich", "Ian O'Connor"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643561", "OA papers": [{"PaperId": "https://openalex.org/W4200569732", "PaperTitle": "Design Space Exploration of Approximation-Based Quadruple Modular Redundancy Circuits", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institut National des Sciences Appliqu\u00e9es de Lyon": 1.5, "\u00c9cole d'Ing\u00e9nieurs en Chimie et Sciences du Num\u00e9rique": 1.5, "University of Erlangen-Nuremberg": 2.0}, "Authors": ["Marcello Traiola", "Jorge Echavarria", "Alberto Bosio", "J\u00fcrgen Teich", "Ian O'Connor"]}]}, {"DBLP title": "DALTA: A Decomposition-based Approximate Lookup Table Architecture.", "DBLP authors": ["Chang Meng", "Zhiyuan Xiang", "Niyiqiu Liu", "Yixuan Hu", "Jiahao Song", "Runsheng Wang", "Ru Huang", "Weikang Qian"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643562", "OA papers": [{"PaperId": "https://openalex.org/W4200573127", "PaperTitle": "DALTA: A Decomposition-based Approximate Lookup Table Architecture", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Jiao Tong University": 4.0, "Institute of Microelectronics, Peking University, Beijing, China": 4.0}, "Authors": ["Chang Meng", "Zhiyuan Xiang", "Niyiqiu Liu", "Yixuan Hu", "Jia-Hao Song", "Runsheng Wang", "Ru Huang", "Weikang Qian"]}]}, {"DBLP title": "GAMER: GPU Accelerated Maze Routing.", "DBLP authors": ["Shiju Lin", "Jinwei Liu", "Martin D. F. Wong"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643563", "OA papers": [{"PaperId": "https://openalex.org/W4200208073", "PaperTitle": "GAMER: GPU Accelerated Maze Routing", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Shiju Lin", "Jiangwen Liu", "Martin C.S. Wong"]}]}, {"DBLP title": "FlowTuner: A Multi-Stage EDA Flow Tuner Exploiting Parameter Knowledge Transfer.", "DBLP authors": ["Rongjian Liang", "Jinwook Jung", "Hua Xiang", "Lakshmi N. Reddy", "Alexey Lvov", "Jiang Hu", "Gi-Joon Nam"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643564", "OA papers": [{"PaperId": "https://openalex.org/W4200427320", "PaperTitle": "FlowTuner: A Multi-Stage EDA Flow Tuner Exploiting Parameter Knowledge Transfer", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Mitchell Institute": 1.0, "Texas A&M University": 1.0, "IBM T.J. Watson Research Center": 5.0}, "Authors": ["Rongjian Liang", "Jinwook Jung", "Hua Xiang", "Lakshmi Reddy", "Alexey Lvov", "Jiang Hu", "Gi-Joon Nam"]}]}, {"DBLP title": "Robust Time-Sensitive Networking with Delay Bound Analyses.", "DBLP authors": ["Guoqi Xie", "Xiangzhen Xiao", "Hong Liu", "Renfa Li", "Wanli Chang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643565", "OA papers": [{"PaperId": "https://openalex.org/W4200227906", "PaperTitle": "Robust Time-Sensitive Networking with Delay Bound Analyses", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hunan University": 4.0, "Shanghai Trusted Industrial Control Platform Co.,Ltd., China": 1.0}, "Authors": ["Guoqi Xie", "Xiang-Zhen Xiao", "Hong Liu", "Renfa Li", "Wanli Chang"]}]}, {"DBLP title": "BeGAN: Power Grid Benchmark Generation Using a Process-portable GAN-based Methodology.", "DBLP authors": ["Vidya A. Chhabria", "Kishor Kunal", "Masoud Zabihi", "Sachin S. Sapatnekar"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643566", "OA papers": [{"PaperId": "https://openalex.org/W4200338900", "PaperTitle": "BeGAN: Power Grid Benchmark Generation Using a Process-portable GAN-based Methodology", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["Vidya A. Chhabria", "Kishor Kunal", "S. Karen Khatamifard", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "LayerPipe: Accelerating Deep Neural Network Training by Intra-Layer and Inter-Layer Gradient Pipelining and Multiprocessor Scheduling.", "DBLP authors": ["Nanda K. Unnikrishnan", "Keshab K. Parhi"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643567", "OA papers": [{"PaperId": "https://openalex.org/W3194658692", "PaperTitle": "LayerPipe: Accelerating Deep Neural Network Training by Intra-Layer and Inter-Layer Gradient Pipelining and Multiprocessor Scheduling", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Minnesota System": 2.0}, "Authors": ["Nanda K. Unnikrishnan", "Keshab K. Parhi"]}]}, {"DBLP title": "2021 ICCAD CAD Contest Problem B: Routing with Cell Movement Advanced: Invited Paper.", "DBLP authors": ["Kai-Shun Hu", "Tao-Chun Yu", "Ming-Jen Yang", "Cindy Chin-Fang Shen"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643568", "OA papers": [{"PaperId": "https://openalex.org/W4200257520", "PaperTitle": "2021 ICCAD CAD Contest Problem B: Routing with Cell Movement Advanced: Invited Paper", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys, Inc., Taipei, Taiwan": 4.0}, "Authors": ["Kaishun Hu", "Tao-Chun Yu", "Ming-Jen Yang", "Chin-Fang Shen"]}]}, {"DBLP title": "Bit-Transformer: Transforming Bit-level Sparsity into Higher Preformance in ReRAM-based Accelerator.", "DBLP authors": ["Fangxin Liu", "Wenbo Zhao", "Zhezhi He", "Zongwu Wang", "Yilong Zhao", "Yongbiao Chen", "Li Jiang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643569", "OA papers": [{"PaperId": "https://openalex.org/W4200477077", "PaperTitle": "Bit-Transformer: Transforming Bit-level Sparsity into Higher Preformance in ReRAM-based Accelerator", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shanghai Jiao Tong University": 7.0}, "Authors": ["Fangxin Liu", "Wenbo Zhao", "Zhezhi He", "Zongwu Wang", "Yilong Zhao", "Yongbiao Chen", "Li Jun Jiang"]}]}, {"DBLP title": "Analytical Modeling of Transient Electromigration Stress based on Boundary Reflections.", "DBLP authors": ["Mohammad Abdullah Al Shohel", "Vidya A. Chhabria", "Nestor E. Evmorfopoulos", "Sachin S. Sapatnekar"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643570", "OA papers": [{"PaperId": "https://openalex.org/W4200421630", "PaperTitle": "Analytical Modeling of Transient Electromigration Stress based on Boundary Reflections", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Minnesota": 3.0, "University of Thessaly": 1.0}, "Authors": ["Mohammad Abdullah Al Shohel", "Vidya A. Chhabria", "Nestor Evmorfopoulos", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Accelerate Logic Re-simulation on GPU via Gate/Event Parallelism and State Compression.", "DBLP authors": ["Cheng Zeng", "Fan Yang", "Xuan Zeng"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643571", "OA papers": [{"PaperId": "https://openalex.org/W4200231758", "PaperTitle": "Accelerate Logic Re-simulation on GPU via Gate/Event Parallelism and State Compression", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.5, "Fudan University": 1.5}, "Authors": ["Cheng Zeng", "Fan Yang", "Xuan Zeng"]}]}, {"DBLP title": "Heuristics for Million-scale Two-level Logic Minimization.", "DBLP authors": ["Mahdi Nazemi", "Hitarth Kanakia", "Massoud Pedram"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643572", "OA papers": [{"PaperId": "https://openalex.org/W4200342749", "PaperTitle": "Heuristics for Million-scale Two-level Logic Minimization", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Mahdi Nazemi", "Hitarth Kanakia", "Massoud Pedram"]}]}, {"DBLP title": "Rerec: In-ReRAM Acceleration with Access-Aware Mapping for Personalized Recommendation.", "DBLP authors": ["Yitu Wang", "Zhenhua Zhu", "Fan Chen", "Mingyuan Ma", "Guohao Dai", "Yu Wang", "Hai Li", "Yiran Chen"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643573", "OA papers": [{"PaperId": "https://openalex.org/W4200404159", "PaperTitle": "Rerec: In-ReRAM Acceleration with Access-Aware Mapping for Personalized Recommendation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 4.0, "Tsinghua University": 3.0, "Indiana University Bloomington": 1.0}, "Authors": ["Yitu Wang", "Zhenhua Zhu", "Fan Chen", "Mingyuan Ma", "Guohao Dai", "Yu Wang", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "AMF-Placer: High-Performance Analytical Mixed-size Placer for FPGA.", "DBLP authors": ["Tingyuan Liang", "Gengjie Chen", "Jieru Zhao", "Sharad Sinha", "Wei Zhang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643574", "OA papers": [{"PaperId": "https://openalex.org/W4200068975", "PaperTitle": "AMF-Placer: High-Performance Analytical Mixed-size Placer for FPGA", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hong Kong University of Science and Technology": 2.0, "Chinese University of Hong Kong": 1.0, "Shanghai Jiao Tong University": 1.0, "Indian Institute of Technology Goa": 1.0}, "Authors": ["Tingyuan Liang", "Gengjie Chen", "Jieru Zhao", "Sharad Sinha", "Wei Zhang"]}]}, {"DBLP title": "Exploration of Quantum Neural Architecture by Mixing Quantum Neuron Designs: (Invited Paper).", "DBLP authors": ["Zhepeng Wang", "Zhiding Liang", "Shanglin Zhou", "Caiwen Ding", "Yiyu Shi", "Weiwen Jiang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643575", "OA papers": [{"PaperId": "https://openalex.org/W4200557188", "PaperTitle": "Exploration of Quantum Neural Architecture by Mixing Quantum Neuron Designs: (Invited Paper)", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"George Mason University": 2.0, "University of Notre Dame": 2.0, "University of Connecticut": 2.0}, "Authors": ["Zhepeng Wang", "Zhiding Liang", "Shanglin Zhou", "Caiwen Ding", "Yiyu Shi", "Weiwen Jiang"]}]}, {"DBLP title": "BigIntegr: One-Pass Architectural Synthesis for Continuous-Flow Microfluidic Lab-on-a-Chip Systems.", "DBLP authors": ["Xing Huang", "Youlin Pan", "Zhen Chen", "Wenzhong Guo", "Robert Wille", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643576", "OA papers": [{"PaperId": "https://openalex.org/W4200564392", "PaperTitle": "BigIntegr: One-Pass Architectural Synthesis for Continuous-Flow Microfluidic Lab-on-a-Chip Systems", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technical University of Munich": 2.0, "Fuzhou University": 3.0, "Johannes Kepler University of Linz": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Xing Huang", "Youlin Pan", "Zhen Chen", "Wenzhong Guo", "Robert Wille", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "Online and Offline Machine Learning for Industrial Design Flow Tuning: (Invited - ICCAD Special Session Paper).", "DBLP authors": ["Matthew M. Ziegler", "Jihye Kwon", "Hung-Yi Liu", "Luca P. Carloni"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643577", "OA papers": [{"PaperId": "https://openalex.org/W4200210749", "PaperTitle": "Online and Offline Machine Learning for Industrial Design Flow Tuning: (Invited - ICCAD Special Session Paper)", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0, "Columbia University": 2.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Matthew M. Ziegler", "Jihye Kwon", "Hung-Yi Liu", "Luca P. Carloni"]}]}, {"DBLP title": "ICCAD Tutorial Session Paper Ferroelectric FET Technology and Applications: From Devices to Systems.", "DBLP authors": ["Hussam Amrouch", "Di Gao", "Xiaobo Sharon Hu", "Arman Kazemi", "Ann Franchesca Laguna", "Kai Ni", "Michael T. Niemier", "Mohammad Mehdi Sharifi", "Simon Thomann", "Xunzhao Yin", "Cheng Zhuo"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643578", "OA papers": [{"PaperId": "https://openalex.org/W4200582452", "PaperTitle": "ICCAD Tutorial Session Paper Ferroelectric FET Technology and Applications: From Devices to Systems", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Stuttgart": 2.0, "Zhejiang University": 3.0, "University of Notre Dame": 5.0, "Rochester Institute of Technology": 1.0}, "Authors": ["Hussam Amrouch", "Di Gao", "Xiaobo Sharon Hu", "Arman Kazemi", "Ann Franchesca Laguna", "Kai Ni", "Michael Niemier", "Mohammad Sharifi", "Simon Thomann", "Xunzhao Yin", "Cheng Zhuo"]}]}, {"DBLP title": "Early Validation of SoCs Security Architecture Against Timing Flows Using SystemC-based VPs.", "DBLP authors": ["Mehran Goli", "Rolf Drechsler"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643579", "OA papers": [{"PaperId": "https://openalex.org/W4200004477", "PaperTitle": "Early Validation of SoCs Security Architecture Against Timing Flows Using SystemC-based VPs", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"German Research Centre for Artificial Intelligence": 1.0, "University of Bremen": 1.0}, "Authors": ["Mehran Goli", "Rolf Drechsler"]}]}, {"DBLP title": "MinSC: An Exact Synthesis-Based Method for Minimal-Area Stochastic Circuits under Relaxed Error Bound.", "DBLP authors": ["Xuan Wang", "Zhufei Chu", "Weikang Qian"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643580", "OA papers": [{"PaperId": "https://openalex.org/W4200553422", "PaperTitle": "MinSC: An Exact Synthesis-Based Method for Minimal-Area Stochastic Circuits under Relaxed Error Bound", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Jiao Tong University": 2.0, "Ningbo University": 1.0}, "Authors": ["Xuan Wang", "Zhufei Chu", "Weikang Qian"]}]}, {"DBLP title": "Graph Learning-Based Arithmetic Block Identification.", "DBLP authors": ["Zhuolun He", "Ziyi Wang", "Chen Bail", "Haoyu Yang", "Bei Yu"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643581", "OA papers": [{"PaperId": "https://openalex.org/W4200088851", "PaperTitle": "Graph Learning-Based Arithmetic Block Identification", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chinese University of Hong Kong": 4.0, "NVIDIA": 1.0}, "Authors": ["Zhuolun He", "Ziyi Wang", "Chen Bail", "Haoyu Yang", "Bei Yu"]}]}, {"DBLP title": "GraphLily: Accelerating Graph Linear Algebra on HBM-Equipped FPGAs.", "DBLP authors": ["Yuwei Hu", "Yixiao Du", "Ecenur Ustun", "Zhiru Zhang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643582", "OA papers": [{"PaperId": "https://openalex.org/W4200197440", "PaperTitle": "GraphLily: Accelerating Graph Linear Algebra on HBM-Equipped FPGAs", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Cornell University": 4.0}, "Authors": ["Yuwei Hu", "Yixiao Du", "Ecenur Ustun", "Zhiru Zhang"]}]}, {"DBLP title": "Engineering an Efficient Boolean Functional Synthesis Engine.", "DBLP authors": ["Priyanka Golia", "Friedrich Slivovsky", "Subhajit Roy", "Kuldeep S. Meel"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643583", "OA papers": [{"PaperId": "https://openalex.org/W3190096293", "PaperTitle": "Engineering an Efficient Boolean Functional Synthesis Engine", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Priyanka Golia", "Friedrich Slivovsky", "Subhajit Roy", "Kuldeep S. Meel"]}]}, {"DBLP title": "Generating Architecture-Level Abstractions from RTL Designs for Processors and Accelerators Part I: Determining Architectural State Variables.", "DBLP authors": ["Yu Zeng", "Bo-Yuan Huang", "Hongce Zhang", "Aarti Gupta", "Sharad Malik"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643584", "OA papers": [{"PaperId": "https://openalex.org/W4200223088", "PaperTitle": "Generating Architecture-Level Abstractions from RTL Designs for Processors and Accelerators Part I: Determining Architectural State Variables", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Princeton University": 5.0}, "Authors": ["Yu Zeng", "Bolong Huang", "Hongce Zhang", "Aarti Gupta", "Sharad Malik"]}]}, {"DBLP title": "An OCV-Aware Clock Tree Synthesis Methodology.", "DBLP authors": ["Necati Uysal", "Rickard Ewetz"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643585", "OA papers": [{"PaperId": "https://openalex.org/W4200411253", "PaperTitle": "An OCV-Aware Clock Tree Synthesis Methodology", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Central Florida": 2.0}, "Authors": ["Necati Uysal", "Rickard Ewetz"]}]}, {"DBLP title": "Accelerating Framework of Transformer by Hardware Design and Model Compression Co-Optimization.", "DBLP authors": ["Panjie Qi", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Hongwu Peng", "Shaoyi Huang", "Zhenglun Kong", "Yuhong Song", "Bingbing Li"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643586", "OA papers": [{"PaperId": "https://openalex.org/W3206837665", "PaperTitle": "Accelerating Framework of Transformer by Hardware Design and Model Compression Co-Optimization", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"East China Normal University": 4.0, "University of Connecticut": 3.0, "Northeastern University": 1.0}, "Authors": ["Panjie Qi", "Edwin H.-M. Sha", "Qingfeng Zhuge", "Hongwu Peng", "Shao-Yi Huang", "Zhenglun Kong", "Yuhong Song", "Bingbing Li"]}]}, {"DBLP title": "Enhanced Fast Boolean Matching based on Sensitivity Signatures Pruning.", "DBLP authors": ["Jiaxi Zhang", "Liwei Ni", "Shenggen Zheng", "Hao Liu", "Xiangfu Zou", "Feng Wang", "Guojie Luo"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643587", "OA papers": [{"PaperId": "https://openalex.org/W3212751295", "PaperTitle": "Enhanced Fast Boolean Matching based on Sensitivity Signatures Pruning", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Peking University": 3.0, "Peng Cheng Laboratory": 4.0}, "Authors": ["Jiaxi Zhang", "Liwei Ni", "Shenggen Zheng", "Hao Liu", "Xiangfu Zou", "Feng Wang", "Guojie Luo"]}]}, {"DBLP title": "Peripheral Circuitry Assisted Mapping Framework for Resistive Logic-In-Memory Computing.", "DBLP authors": ["Shuhang Zhang", "Hai Li", "Ulf Schlichtmann"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643588", "OA papers": [{"PaperId": "https://openalex.org/W4200449512", "PaperTitle": "Peripheral Circuitry Assisted Mapping Framework for Resistive Logic-In-Memory Computing", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Munich": 2.0, "Duke University": 1.0}, "Authors": ["Shuhang Zhang", "Hai Li", "Ulf Schlichtmann"]}]}, {"DBLP title": "Optimizing VLSI Implementation with Reinforcement Learning - ICCAD Special Session Paper.", "DBLP authors": ["Haoxing Ren", "Saad Godil", "Brucek Khailany", "Robert Kirby", "Haiguang Liao", "Siddhartha Nath", "Jonathan Raiman", "Rajarshi Roy"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643589", "OA papers": [{"PaperId": "https://openalex.org/W4200256413", "PaperTitle": "Optimizing VLSI Implementation with Reinforcement Learning - ICCAD Special Session Paper", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nvidia (United States)": 7.0, "Carnegie Mellon University": 1.0}, "Authors": ["Haoxing Ren", "Saad Godil", "Brucek Khailany", "Robert M. Kirby", "Haiguang Liao", "Siddhartha Sankar Nath", "Jonathan Raiman", "Roland R. Roy"]}]}, {"DBLP title": "Hotspot Detection via Multi-task Learning and Transformer Encoder.", "DBLP authors": ["Binwu Zhu", "Ran Chen", "Xinyun Zhang", "Fan Yang", "Xuan Zeng", "Bei Yu", "Martin D. F. Wong"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643590", "OA papers": [{"PaperId": "https://openalex.org/W4200227931", "PaperTitle": "Hotspot Detection via Multi-task Learning and Transformer Encoder", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 5.0, "Fudan University": 2.0}, "Authors": ["Binwu Zhu", "Ran Chen", "Xin-Yun Zhang", "Fan Yang", "Xuan Zeng", "Bei Yu", "Martin C.S. Wong"]}]}, {"DBLP title": "On-chip Optical Routing with Waveguide Matching Constraints.", "DBLP authors": ["Fu-Yu Chuang", "Yao-Wen Chang"], "year": 2021, "doi": "https://doi.org/10.1109/ICCAD51958.2021.9643560", "OA papers": [{"PaperId": "https://openalex.org/W4243813573", "PaperTitle": "On-chip Optical Routing with Waveguide Matching Constraints", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University, Taipei, Taiwan": 1.5, "National Taiwan University": 0.5}, "Authors": ["Chuang Fu-Yu", "Yao-Wen Chang"]}]}]