============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/English/TD5.0/bin/td.exe
   Run by =     luowei
   Run Date =   Wed Feb 23 15:16:09 2022

   Run on =     LAPTOP-90DN52SL
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module data_ram in al_ip/dada_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_A=1,ADDR_WIDTH_B=1,DATA_DEPTH_A=2,DATA_DEPTH_B=2,MODE="PDPW",REGMODE_B="OUTREG") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "data_ram"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model data_ram
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1008/258 useful/useless nets, 559/83 useful/useless insts
SYN-1015 : Optimize round 1, 292 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 721/1 useful/useless nets, 380/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              198
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     81
  #LATCH                    0
#MACRO_ADD                 37
#MACRO_EQ                   7
#MACRO_MUX                117

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |81     |48     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_data_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "u_data_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 765/1 useful/useless nets, 424/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 251/1 useful/useless nets, 182/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1180/4 useful/useless nets, 888/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 43 instances into 23 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  18.15 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  18.21 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  18.25 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =  18.30 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               577
  #lut4                   129
  #lut5                    67
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             381

Utilization Statistics
#lut                      577   out of  19600    2.94%
#reg                       81   out of  19600    0.41%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |196    |381    |81     |4      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.051555s wall, 1.109375s user + 0.109375s system = 1.218750s CPU (115.9%)

RUN-1004 : used memory is 213 MB, reserved memory is 202 MB, peak memory is 214 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 485 instances
RUN-1001 : 184 luts, 73 seqs, 145 mslices, 27 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 625 nets
RUN-1001 : 453 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 483 instances, 184 luts, 73 seqs, 172 slices, 29 macros(172 instances: 145 mslices 27 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 148424
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 483.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 99653.8, overlap = 9
PHY-3002 : Step(2): len = 78320.8, overlap = 4.5
PHY-3002 : Step(3): len = 59565.1, overlap = 6.75
PHY-3002 : Step(4): len = 49509.4, overlap = 9
PHY-3002 : Step(5): len = 40163.2, overlap = 6.75
PHY-3002 : Step(6): len = 36348.5, overlap = 4.5
PHY-3002 : Step(7): len = 30511.8, overlap = 6.75
PHY-3002 : Step(8): len = 27466, overlap = 9.75
PHY-3002 : Step(9): len = 25963.3, overlap = 10.125
PHY-3002 : Step(10): len = 22700.5, overlap = 10.9375
PHY-3002 : Step(11): len = 21993.9, overlap = 8.1875
PHY-3002 : Step(12): len = 19980.1, overlap = 10.1875
PHY-3002 : Step(13): len = 19882.2, overlap = 9.8125
PHY-3002 : Step(14): len = 18556.4, overlap = 11.375
PHY-3002 : Step(15): len = 18267.9, overlap = 10.4375
PHY-3002 : Step(16): len = 17062.7, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000111308
PHY-3002 : Step(17): len = 16925.2, overlap = 5.3125
PHY-3002 : Step(18): len = 16749.6, overlap = 5.375
PHY-3002 : Step(19): len = 16192.5, overlap = 5.5625
PHY-3002 : Step(20): len = 15832.6, overlap = 8
PHY-3002 : Step(21): len = 15550, overlap = 9.875
PHY-3002 : Step(22): len = 15541, overlap = 9.625
PHY-3002 : Step(23): len = 15540.4, overlap = 11.5
PHY-3002 : Step(24): len = 15615, overlap = 9.75
PHY-3002 : Step(25): len = 15355.3, overlap = 7.625
PHY-3002 : Step(26): len = 15041.1, overlap = 7.5
PHY-3002 : Step(27): len = 14989, overlap = 9.75
PHY-3002 : Step(28): len = 14863.4, overlap = 9.75
PHY-3002 : Step(29): len = 14882.2, overlap = 12
PHY-3002 : Step(30): len = 15005.4, overlap = 9.875
PHY-3002 : Step(31): len = 14811.4, overlap = 10
PHY-3002 : Step(32): len = 14811.4, overlap = 10
PHY-3002 : Step(33): len = 14567.8, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000222616
PHY-3002 : Step(34): len = 14565.1, overlap = 10.125
PHY-3002 : Step(35): len = 14565.1, overlap = 10.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000445232
PHY-3002 : Step(36): len = 14460.6, overlap = 12.6875
PHY-3002 : Step(37): len = 14460.6, overlap = 12.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008931s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.14797e-06
PHY-3002 : Step(38): len = 14291.1, overlap = 22.6563
PHY-3002 : Step(39): len = 14273.3, overlap = 22.6563
PHY-3002 : Step(40): len = 14294.3, overlap = 22.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.29595e-06
PHY-3002 : Step(41): len = 14387.1, overlap = 23.2188
PHY-3002 : Step(42): len = 14387.1, overlap = 23.2188
PHY-3002 : Step(43): len = 14320.6, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.65919e-05
PHY-3002 : Step(44): len = 14796.5, overlap = 26.5
PHY-3002 : Step(45): len = 14796.5, overlap = 26.5
PHY-3002 : Step(46): len = 14548.1, overlap = 26.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.31838e-05
PHY-3002 : Step(47): len = 14804.1, overlap = 25.3438
PHY-3002 : Step(48): len = 14804.1, overlap = 25.3438
PHY-3002 : Step(49): len = 14645.8, overlap = 25.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.63676e-05
PHY-3002 : Step(50): len = 14836.3, overlap = 24.2813
PHY-3002 : Step(51): len = 14836.3, overlap = 24.2813
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000132735
PHY-3002 : Step(52): len = 15120.8, overlap = 13.8125
PHY-3002 : Step(53): len = 15176.4, overlap = 13.375
PHY-3002 : Step(54): len = 15114.3, overlap = 11.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.54814e-05
PHY-3002 : Step(55): len = 15611.7, overlap = 26.625
PHY-3002 : Step(56): len = 15657.9, overlap = 26.4063
PHY-3002 : Step(57): len = 15730.3, overlap = 23
PHY-3002 : Step(58): len = 15730.3, overlap = 23
PHY-3002 : Step(59): len = 15553.4, overlap = 23.25
PHY-3002 : Step(60): len = 15553.4, overlap = 23.25
PHY-3002 : Step(61): len = 15400.1, overlap = 22.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.09627e-05
PHY-3002 : Step(62): len = 15738.6, overlap = 21.9375
PHY-3002 : Step(63): len = 15738.6, overlap = 21.9375
PHY-3002 : Step(64): len = 15642.3, overlap = 20.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.19254e-05
PHY-3002 : Step(65): len = 15913.4, overlap = 18.375
PHY-3002 : Step(66): len = 15953.8, overlap = 18.5
PHY-3002 : Step(67): len = 16065.6, overlap = 18.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 49.56 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23496, over cnt = 28(0%), over = 43, worst = 2
PHY-1002 : len = 23928, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 23960, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 23944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033000s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.7%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.63, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.097045s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (96.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 2128, tnet num: 623, tinst num: 483, tnode num: 2393, tedge num: 3331.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.221744s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (119.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.347643s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (116.9%)

OPT-1001 : End physical optimization;  0.355148s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (114.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 184 LUT to BLE ...
SYN-4008 : Packed 184 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 185/413 primitive instances ...
PHY-3001 : End packing;  0.026714s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 327 instances
RUN-1001 : 145 mslices, 126 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 381 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 325 instances, 271 slices, 29 macros(172 instances: 145 mslices 27 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16047.4, Over = 21.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45552e-05
PHY-3002 : Step(68): len = 15595.6, overlap = 20.5
PHY-3002 : Step(69): len = 15595.6, overlap = 20.5
PHY-3002 : Step(70): len = 15493.2, overlap = 20.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.91103e-05
PHY-3002 : Step(71): len = 15752.5, overlap = 21
PHY-3002 : Step(72): len = 15752.5, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.82206e-05
PHY-3002 : Step(73): len = 16110.7, overlap = 21.75
PHY-3002 : Step(74): len = 16110.7, overlap = 21.75
PHY-3002 : Step(75): len = 15980.2, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045834s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (170.5%)

PHY-3001 : Trial Legalized: Len = 20969.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(76): len = 17441.6, overlap = 7.25
PHY-3002 : Step(77): len = 17086.3, overlap = 9
PHY-3002 : Step(78): len = 16715.6, overlap = 10.25
PHY-3002 : Step(79): len = 16691.8, overlap = 10.5
PHY-3002 : Step(80): len = 16679, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36789e-05
PHY-3002 : Step(81): len = 16637.8, overlap = 10.25
PHY-3002 : Step(82): len = 16637.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.73578e-05
PHY-3002 : Step(83): len = 16740.3, overlap = 9.5
PHY-3002 : Step(84): len = 16740.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005973s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (261.6%)

PHY-3001 : Legalized: Len = 19279.9, Over = 0
PHY-3001 : End spreading;  0.002577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19279.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 32512, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 32520, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 32568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029951s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.2%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.29, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.105532s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (88.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1917, tnet num: 551, tinst num: 325, tnode num: 2115, tedge num: 3084.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.229131s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.369919s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (97.1%)

OPT-1001 : End physical optimization;  0.376284s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (95.5%)

RUN-1003 : finish command "place" in  2.709238s wall, 4.171875s user + 1.171875s system = 5.343750s CPU (197.2%)

RUN-1004 : used memory is 239 MB, reserved memory is 229 MB, peak memory is 253 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      528   out of  19600    2.69%
#reg                       81   out of  19600    0.41%
#le                       529
  #lut only               448   out of    529   84.69%
  #reg only                 1   out of    529    0.19%
  #lut&reg                 80   out of    529   15.12%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |529   |356    |172    |81     |4      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 145 mslices, 126 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 381 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 32512, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 32520, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 32568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031044s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.7%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.29, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.114697s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (122.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div_gclk_net will be merged with clock clk_div
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.186151s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 65% nets.
PHY-1002 : len = 48560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.473838s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (151.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 48560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 48560
PHY-1001 : End DR Iter 1; 0.005340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div_gclk_net will be merged with clock clk_div
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.547798s wall, 5.593750s user + 0.171875s system = 5.765625s CPU (103.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.772137s wall, 5.828125s user + 0.187500s system = 6.015625s CPU (104.2%)

RUN-1004 : used memory is 340 MB, reserved memory is 333 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      528   out of  19600    2.69%
#reg                       81   out of  19600    0.41%
#le                       529
  #lut only               448   out of    529   84.69%
  #reg only                 1   out of    529    0.19%
  #lut&reg                 80   out of    529   15.12%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |529   |356    |172    |81     |4      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       337   
    #2         2        45   
    #3         3        33   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      15   
  Average     2.51           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3858
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 722 valid insts, and 13912 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000" in  1.831816s wall, 9.750000s user + 0.046875s system = 9.796875s CPU (534.8%)

RUN-1004 : used memory is 348 MB, reserved memory is 347 MB, peak memory is 754 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.386405s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (101.4%)

RUN-1004 : used memory is 493 MB, reserved memory is 486 MB, peak memory is 754 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.306798s wall, 0.656250s user + 0.187500s system = 0.843750s CPU (11.5%)

RUN-1004 : used memory is 519 MB, reserved memory is 513 MB, peak memory is 754 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.047434s wall, 2.203125s user + 0.218750s system = 2.421875s CPU (26.8%)

RUN-1004 : used memory is 378 MB, reserved memory is 368 MB, peak memory is 754 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module data_ram in al_ip/dada_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_A=1,ADDR_WIDTH_B=1,DATA_DEPTH_A=2,DATA_DEPTH_B=2,MODE="PDPW",REGMODE_B="OUTREG") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "data_ram"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model data_ram
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1008/258 useful/useless nets, 559/83 useful/useless insts
SYN-1015 : Optimize round 1, 292 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 721/1 useful/useless nets, 380/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              198
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     81
  #LATCH                    0
#MACRO_ADD                 37
#MACRO_EQ                   7
#MACRO_MUX                117

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |81     |48     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_data_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "u_data_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 765/1 useful/useless nets, 424/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 251/1 useful/useless nets, 182/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1175/4 useful/useless nets, 883/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 38 instances into 23 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 146.07 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 146.13 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 146.18 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 146.23 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               577
  #lut4                   129
  #lut5                    67
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             381

Utilization Statistics
#lut                      577   out of  19600    2.94%
#reg                       81   out of  19600    0.41%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |196    |381    |81     |4      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.042000s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (108.0%)

RUN-1004 : used memory is 352 MB, reserved memory is 348 MB, peak memory is 754 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 485 instances
RUN-1001 : 184 luts, 73 seqs, 145 mslices, 27 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 625 nets
RUN-1001 : 453 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 483 instances, 184 luts, 73 seqs, 172 slices, 29 macros(172 instances: 145 mslices 27 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 148424
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 483.
PHY-3001 : End clustering;  0.000040s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(85): len = 99653.8, overlap = 9
PHY-3002 : Step(86): len = 78320.8, overlap = 4.5
PHY-3002 : Step(87): len = 59565.1, overlap = 6.75
PHY-3002 : Step(88): len = 49509.4, overlap = 9
PHY-3002 : Step(89): len = 40163.2, overlap = 6.75
PHY-3002 : Step(90): len = 36348.5, overlap = 4.5
PHY-3002 : Step(91): len = 30511.8, overlap = 6.75
PHY-3002 : Step(92): len = 27466, overlap = 9.75
PHY-3002 : Step(93): len = 25963.3, overlap = 10.125
PHY-3002 : Step(94): len = 22700.5, overlap = 10.9375
PHY-3002 : Step(95): len = 21993.9, overlap = 8.1875
PHY-3002 : Step(96): len = 19980.1, overlap = 10.1875
PHY-3002 : Step(97): len = 19882.2, overlap = 9.8125
PHY-3002 : Step(98): len = 18556.4, overlap = 11.375
PHY-3002 : Step(99): len = 18267.9, overlap = 10.4375
PHY-3002 : Step(100): len = 17062.7, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000111308
PHY-3002 : Step(101): len = 16925.2, overlap = 5.3125
PHY-3002 : Step(102): len = 16749.6, overlap = 5.375
PHY-3002 : Step(103): len = 16192.5, overlap = 5.5625
PHY-3002 : Step(104): len = 15832.6, overlap = 8
PHY-3002 : Step(105): len = 15550, overlap = 9.875
PHY-3002 : Step(106): len = 15541, overlap = 9.625
PHY-3002 : Step(107): len = 15540.4, overlap = 11.5
PHY-3002 : Step(108): len = 15615, overlap = 9.75
PHY-3002 : Step(109): len = 15355.3, overlap = 7.625
PHY-3002 : Step(110): len = 15041.1, overlap = 7.5
PHY-3002 : Step(111): len = 14989, overlap = 9.75
PHY-3002 : Step(112): len = 14863.4, overlap = 9.75
PHY-3002 : Step(113): len = 14882.2, overlap = 12
PHY-3002 : Step(114): len = 15005.4, overlap = 9.875
PHY-3002 : Step(115): len = 14811.4, overlap = 10
PHY-3002 : Step(116): len = 14811.4, overlap = 10
PHY-3002 : Step(117): len = 14567.8, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000222616
PHY-3002 : Step(118): len = 14565.1, overlap = 10.125
PHY-3002 : Step(119): len = 14565.1, overlap = 10.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000445232
PHY-3002 : Step(120): len = 14460.6, overlap = 12.6875
PHY-3002 : Step(121): len = 14460.6, overlap = 12.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008553s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.14797e-06
PHY-3002 : Step(122): len = 14291.1, overlap = 22.6563
PHY-3002 : Step(123): len = 14273.3, overlap = 22.6563
PHY-3002 : Step(124): len = 14294.3, overlap = 22.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.29595e-06
PHY-3002 : Step(125): len = 14387.1, overlap = 23.2188
PHY-3002 : Step(126): len = 14387.1, overlap = 23.2188
PHY-3002 : Step(127): len = 14320.6, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.65919e-05
PHY-3002 : Step(128): len = 14796.5, overlap = 26.5
PHY-3002 : Step(129): len = 14796.5, overlap = 26.5
PHY-3002 : Step(130): len = 14548.1, overlap = 26.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.31838e-05
PHY-3002 : Step(131): len = 14804.1, overlap = 25.3438
PHY-3002 : Step(132): len = 14804.1, overlap = 25.3438
PHY-3002 : Step(133): len = 14645.8, overlap = 25.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.63676e-05
PHY-3002 : Step(134): len = 14836.3, overlap = 24.2813
PHY-3002 : Step(135): len = 14836.3, overlap = 24.2813
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000132735
PHY-3002 : Step(136): len = 15120.8, overlap = 13.8125
PHY-3002 : Step(137): len = 15176.4, overlap = 13.375
PHY-3002 : Step(138): len = 15114.3, overlap = 11.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.54814e-05
PHY-3002 : Step(139): len = 15611.7, overlap = 26.625
PHY-3002 : Step(140): len = 15657.9, overlap = 26.4063
PHY-3002 : Step(141): len = 15730.3, overlap = 23
PHY-3002 : Step(142): len = 15730.3, overlap = 23
PHY-3002 : Step(143): len = 15553.4, overlap = 23.25
PHY-3002 : Step(144): len = 15553.4, overlap = 23.25
PHY-3002 : Step(145): len = 15400.1, overlap = 22.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.09627e-05
PHY-3002 : Step(146): len = 15738.6, overlap = 21.9375
PHY-3002 : Step(147): len = 15738.6, overlap = 21.9375
PHY-3002 : Step(148): len = 15642.3, overlap = 20.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.19254e-05
PHY-3002 : Step(149): len = 15913.4, overlap = 18.375
PHY-3002 : Step(150): len = 15953.8, overlap = 18.5
PHY-3002 : Step(151): len = 16065.6, overlap = 18.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 49.56 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23496, over cnt = 28(0%), over = 43, worst = 2
PHY-1002 : len = 23928, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 23960, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 23944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033719s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (231.7%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.63, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.100866s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (170.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 2128, tnet num: 623, tinst num: 483, tnode num: 2393, tedge num: 3331.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.256251s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.385528s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (121.6%)

OPT-1001 : End physical optimization;  0.392930s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (119.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 184 LUT to BLE ...
SYN-4008 : Packed 184 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 185/413 primitive instances ...
PHY-3001 : End packing;  0.026653s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (175.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 327 instances
RUN-1001 : 145 mslices, 126 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 381 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 325 instances, 271 slices, 29 macros(172 instances: 145 mslices 27 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16047.4, Over = 21.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45552e-05
PHY-3002 : Step(152): len = 15595.6, overlap = 20.5
PHY-3002 : Step(153): len = 15595.6, overlap = 20.5
PHY-3002 : Step(154): len = 15493.2, overlap = 20.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.91103e-05
PHY-3002 : Step(155): len = 15752.5, overlap = 21
PHY-3002 : Step(156): len = 15752.5, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.82206e-05
PHY-3002 : Step(157): len = 16110.7, overlap = 21.75
PHY-3002 : Step(158): len = 16110.7, overlap = 21.75
PHY-3002 : Step(159): len = 15980.2, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045481s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (103.1%)

PHY-3001 : Trial Legalized: Len = 20969.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(160): len = 17441.6, overlap = 7.25
PHY-3002 : Step(161): len = 17086.3, overlap = 9
PHY-3002 : Step(162): len = 16715.6, overlap = 10.25
PHY-3002 : Step(163): len = 16691.8, overlap = 10.5
PHY-3002 : Step(164): len = 16679, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36789e-05
PHY-3002 : Step(165): len = 16637.8, overlap = 10.25
PHY-3002 : Step(166): len = 16637.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.73578e-05
PHY-3002 : Step(167): len = 16740.3, overlap = 9.5
PHY-3002 : Step(168): len = 16740.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005860s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19279.9, Over = 0
PHY-3001 : End spreading;  0.003219s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19279.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 32512, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 32520, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 32568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029823s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (157.2%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.29, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.105156s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (118.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1917, tnet num: 551, tinst num: 325, tnode num: 2115, tedge num: 3084.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.225875s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.368498s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (110.2%)

OPT-1001 : End physical optimization;  0.375446s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (108.2%)

RUN-1003 : finish command "place" in  2.746321s wall, 3.937500s user + 1.265625s system = 5.203125s CPU (189.5%)

RUN-1004 : used memory is 376 MB, reserved memory is 369 MB, peak memory is 754 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      528   out of  19600    2.69%
#reg                       81   out of  19600    0.41%
#le                       529
  #lut only               448   out of    529   84.69%
  #reg only                 1   out of    529    0.19%
  #lut&reg                 80   out of    529   15.12%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |529   |356    |172    |81     |4      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 145 mslices, 126 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 381 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 32512, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 32520, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 32568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030244s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (206.7%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.29, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.105148s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (148.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div_gclk_net will be merged with clock clk_div
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.186224s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (109.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 65% nets.
PHY-1002 : len = 48560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.479828s wall, 0.671875s user + 0.093750s system = 0.765625s CPU (159.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 48560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 48560
PHY-1001 : End DR Iter 1; 0.005626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div_gclk_net will be merged with clock clk_div
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.830085s wall, 1.906250s user + 0.250000s system = 2.156250s CPU (117.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.037826s wall, 2.171875s user + 0.281250s system = 2.453125s CPU (120.4%)

RUN-1004 : used memory is 372 MB, reserved memory is 369 MB, peak memory is 783 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      528   out of  19600    2.69%
#reg                       81   out of  19600    0.41%
#le                       529
  #lut only               448   out of    529   84.69%
  #reg only                 1   out of    529    0.19%
  #lut&reg                 80   out of    529   15.12%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |529   |356    |172    |81     |4      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       337   
    #2         2        45   
    #3         3        33   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      15   
  Average     2.51           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3861
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 722 valid insts, and 13918 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000" in  1.710540s wall, 9.390625s user + 0.031250s system = 9.421875s CPU (550.8%)

RUN-1004 : used memory is 367 MB, reserved memory is 358 MB, peak memory is 783 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.372759s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (101.3%)

RUN-1004 : used memory is 500 MB, reserved memory is 492 MB, peak memory is 783 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.386956s wall, 0.687500s user + 0.359375s system = 1.046875s CPU (14.2%)

RUN-1004 : used memory is 526 MB, reserved memory is 520 MB, peak memory is 783 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.131508s wall, 2.171875s user + 0.437500s system = 2.609375s CPU (28.6%)

RUN-1004 : used memory is 391 MB, reserved memory is 382 MB, peak memory is 783 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module data_ram in al_ip/dada_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_A=1,ADDR_WIDTH_B=1,DATA_DEPTH_A=2,DATA_DEPTH_B=2,MODE="PDPW",REGMODE_B="OUTREG") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "data_ram"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model data_ram
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1008/258 useful/useless nets, 559/83 useful/useless insts
SYN-1015 : Optimize round 1, 292 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 721/1 useful/useless nets, 380/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              198
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     81
  #LATCH                    0
#MACRO_ADD                 37
#MACRO_EQ                   7
#MACRO_MUX                117

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |81     |48     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_data_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "u_data_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 765/1 useful/useless nets, 424/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 251/1 useful/useless nets, 182/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1172/4 useful/useless nets, 880/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 35 instances into 23 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 248.65 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 248.71 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 248.75 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 248.80 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               577
  #lut4                   129
  #lut5                    67
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             381

Utilization Statistics
#lut                      577   out of  19600    2.94%
#reg                       81   out of  19600    0.41%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |196    |381    |81     |4      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.060951s wall, 1.109375s user + 0.125000s system = 1.234375s CPU (116.3%)

RUN-1004 : used memory is 379 MB, reserved memory is 374 MB, peak memory is 783 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 485 instances
RUN-1001 : 184 luts, 73 seqs, 145 mslices, 27 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 625 nets
RUN-1001 : 453 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 483 instances, 184 luts, 73 seqs, 172 slices, 29 macros(172 instances: 145 mslices 27 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 148424
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 483.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(169): len = 99653.8, overlap = 9
PHY-3002 : Step(170): len = 78320.8, overlap = 4.5
PHY-3002 : Step(171): len = 59565.1, overlap = 6.75
PHY-3002 : Step(172): len = 49509.4, overlap = 9
PHY-3002 : Step(173): len = 40163.2, overlap = 6.75
PHY-3002 : Step(174): len = 36348.5, overlap = 4.5
PHY-3002 : Step(175): len = 30511.8, overlap = 6.75
PHY-3002 : Step(176): len = 27466, overlap = 9.75
PHY-3002 : Step(177): len = 25963.3, overlap = 10.125
PHY-3002 : Step(178): len = 22700.5, overlap = 10.9375
PHY-3002 : Step(179): len = 21993.9, overlap = 8.1875
PHY-3002 : Step(180): len = 19980.1, overlap = 10.1875
PHY-3002 : Step(181): len = 19882.2, overlap = 9.8125
PHY-3002 : Step(182): len = 18556.4, overlap = 11.375
PHY-3002 : Step(183): len = 18267.9, overlap = 10.4375
PHY-3002 : Step(184): len = 17062.7, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000111308
PHY-3002 : Step(185): len = 16925.2, overlap = 5.3125
PHY-3002 : Step(186): len = 16749.6, overlap = 5.375
PHY-3002 : Step(187): len = 16192.5, overlap = 5.5625
PHY-3002 : Step(188): len = 15832.6, overlap = 8
PHY-3002 : Step(189): len = 15550, overlap = 9.875
PHY-3002 : Step(190): len = 15541, overlap = 9.625
PHY-3002 : Step(191): len = 15540.4, overlap = 11.5
PHY-3002 : Step(192): len = 15615, overlap = 9.75
PHY-3002 : Step(193): len = 15355.3, overlap = 7.625
PHY-3002 : Step(194): len = 15041.1, overlap = 7.5
PHY-3002 : Step(195): len = 14989, overlap = 9.75
PHY-3002 : Step(196): len = 14863.4, overlap = 9.75
PHY-3002 : Step(197): len = 14882.2, overlap = 12
PHY-3002 : Step(198): len = 15005.4, overlap = 9.875
PHY-3002 : Step(199): len = 14811.4, overlap = 10
PHY-3002 : Step(200): len = 14811.4, overlap = 10
PHY-3002 : Step(201): len = 14567.8, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000222616
PHY-3002 : Step(202): len = 14565.1, overlap = 10.125
PHY-3002 : Step(203): len = 14565.1, overlap = 10.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000445232
PHY-3002 : Step(204): len = 14460.6, overlap = 12.6875
PHY-3002 : Step(205): len = 14460.6, overlap = 12.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009766s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.14797e-06
PHY-3002 : Step(206): len = 14291.1, overlap = 22.6563
PHY-3002 : Step(207): len = 14273.3, overlap = 22.6563
PHY-3002 : Step(208): len = 14294.3, overlap = 22.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.29595e-06
PHY-3002 : Step(209): len = 14387.1, overlap = 23.2188
PHY-3002 : Step(210): len = 14387.1, overlap = 23.2188
PHY-3002 : Step(211): len = 14320.6, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.65919e-05
PHY-3002 : Step(212): len = 14796.5, overlap = 26.5
PHY-3002 : Step(213): len = 14796.5, overlap = 26.5
PHY-3002 : Step(214): len = 14548.1, overlap = 26.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.31838e-05
PHY-3002 : Step(215): len = 14804.1, overlap = 25.3438
PHY-3002 : Step(216): len = 14804.1, overlap = 25.3438
PHY-3002 : Step(217): len = 14645.8, overlap = 25.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.63676e-05
PHY-3002 : Step(218): len = 14836.3, overlap = 24.2813
PHY-3002 : Step(219): len = 14836.3, overlap = 24.2813
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000132735
PHY-3002 : Step(220): len = 15120.8, overlap = 13.8125
PHY-3002 : Step(221): len = 15176.4, overlap = 13.375
PHY-3002 : Step(222): len = 15114.3, overlap = 11.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.54814e-05
PHY-3002 : Step(223): len = 15611.7, overlap = 26.625
PHY-3002 : Step(224): len = 15657.9, overlap = 26.4063
PHY-3002 : Step(225): len = 15730.3, overlap = 23
PHY-3002 : Step(226): len = 15730.3, overlap = 23
PHY-3002 : Step(227): len = 15553.4, overlap = 23.25
PHY-3002 : Step(228): len = 15553.4, overlap = 23.25
PHY-3002 : Step(229): len = 15400.1, overlap = 22.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.09627e-05
PHY-3002 : Step(230): len = 15738.6, overlap = 21.9375
PHY-3002 : Step(231): len = 15738.6, overlap = 21.9375
PHY-3002 : Step(232): len = 15642.3, overlap = 20.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.19254e-05
PHY-3002 : Step(233): len = 15913.4, overlap = 18.375
PHY-3002 : Step(234): len = 15953.8, overlap = 18.5
PHY-3002 : Step(235): len = 16065.6, overlap = 18.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 49.56 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23496, over cnt = 28(0%), over = 43, worst = 2
PHY-1002 : len = 23928, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 23960, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 23944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030835s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (152.0%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.63, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.096850s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (112.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 2128, tnet num: 623, tinst num: 483, tnode num: 2393, tedge num: 3331.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.215401s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.340429s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.0%)

OPT-1001 : End physical optimization;  0.347013s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (112.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 184 LUT to BLE ...
SYN-4008 : Packed 184 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 185/413 primitive instances ...
PHY-3001 : End packing;  0.025941s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 327 instances
RUN-1001 : 145 mslices, 126 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 381 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 325 instances, 271 slices, 29 macros(172 instances: 145 mslices 27 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16047.4, Over = 21.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45552e-05
PHY-3002 : Step(236): len = 15595.6, overlap = 20.5
PHY-3002 : Step(237): len = 15595.6, overlap = 20.5
PHY-3002 : Step(238): len = 15493.2, overlap = 20.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.91103e-05
PHY-3002 : Step(239): len = 15752.5, overlap = 21
PHY-3002 : Step(240): len = 15752.5, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.82206e-05
PHY-3002 : Step(241): len = 16110.7, overlap = 21.75
PHY-3002 : Step(242): len = 16110.7, overlap = 21.75
PHY-3002 : Step(243): len = 15980.2, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046564s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (134.2%)

PHY-3001 : Trial Legalized: Len = 20969.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(244): len = 17441.6, overlap = 7.25
PHY-3002 : Step(245): len = 17086.3, overlap = 9
PHY-3002 : Step(246): len = 16715.6, overlap = 10.25
PHY-3002 : Step(247): len = 16691.8, overlap = 10.5
PHY-3002 : Step(248): len = 16679, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36789e-05
PHY-3002 : Step(249): len = 16637.8, overlap = 10.25
PHY-3002 : Step(250): len = 16637.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.73578e-05
PHY-3002 : Step(251): len = 16740.3, overlap = 9.5
PHY-3002 : Step(252): len = 16740.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005848s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (267.2%)

PHY-3001 : Legalized: Len = 19279.9, Over = 0
PHY-3001 : End spreading;  0.002778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19279.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 32512, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 32520, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 32568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029364s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (319.3%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.29, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.103599s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (181.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1917, tnet num: 551, tinst num: 325, tnode num: 2115, tedge num: 3084.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.273530s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.417125s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (119.9%)

OPT-1001 : End physical optimization;  0.424083s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (117.9%)

RUN-1003 : finish command "place" in  2.750924s wall, 4.250000s user + 1.203125s system = 5.453125s CPU (198.2%)

RUN-1004 : used memory is 398 MB, reserved memory is 393 MB, peak memory is 783 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      528   out of  19600    2.69%
#reg                       81   out of  19600    0.41%
#le                       529
  #lut only               448   out of    529   84.69%
  #reg only                 1   out of    529    0.19%
  #lut&reg                 80   out of    529   15.12%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |529   |356    |172    |81     |4      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 145 mslices, 126 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 381 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 32512, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 32520, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 32568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030789s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.5%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.29, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.106281s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (88.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div_gclk_net will be merged with clock clk_div
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.187742s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (91.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 65% nets.
PHY-1002 : len = 48560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.475751s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (151.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 48560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 48560
PHY-1001 : End DR Iter 1; 0.005502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div_gclk_net will be merged with clock clk_div
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.811892s wall, 1.921875s user + 0.140625s system = 2.062500s CPU (113.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.024084s wall, 2.125000s user + 0.140625s system = 2.265625s CPU (111.9%)

RUN-1004 : used memory is 393 MB, reserved memory is 384 MB, peak memory is 806 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      528   out of  19600    2.69%
#reg                       81   out of  19600    0.41%
#le                       529
  #lut only               448   out of    529   84.69%
  #reg only                 1   out of    529    0.19%
  #lut&reg                 80   out of    529   15.12%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |529   |356    |172    |81     |4      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       337   
    #2         2        45   
    #3         3        33   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      15   
  Average     2.51           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3863
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 722 valid insts, and 13922 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000" in  1.776540s wall, 9.484375s user + 0.062500s system = 9.546875s CPU (537.4%)

RUN-1004 : used memory is 392 MB, reserved memory is 381 MB, peak memory is 806 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.351678s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (98.3%)

RUN-1004 : used memory is 505 MB, reserved memory is 504 MB, peak memory is 806 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.231175s wall, 0.656250s user + 0.187500s system = 0.843750s CPU (11.7%)

RUN-1004 : used memory is 534 MB, reserved memory is 534 MB, peak memory is 806 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.940477s wall, 2.125000s user + 0.234375s system = 2.359375s CPU (26.4%)

RUN-1004 : used memory is 406 MB, reserved memory is 397 MB, peak memory is 806 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module data_ram in al_ip/dada_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_A=1,ADDR_WIDTH_B=1,DATA_DEPTH_A=2,DATA_DEPTH_B=2,MODE="PDPW",REGMODE_B="OUTREG") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "data_ram"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model data_ram
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1008/258 useful/useless nets, 559/83 useful/useless insts
SYN-1015 : Optimize round 1, 292 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 721/1 useful/useless nets, 380/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              198
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     81
  #LATCH                    0
#MACRO_ADD                 37
#MACRO_EQ                   7
#MACRO_MUX                117

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |81     |48     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_data_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "u_data_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 765/1 useful/useless nets, 424/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 251/1 useful/useless nets, 182/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1173/4 useful/useless nets, 881/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 36 instances into 23 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 565.61 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 565.70 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 565.77 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 565.86 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               577
  #lut4                   129
  #lut5                    67
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             381

Utilization Statistics
#lut                      577   out of  19600    2.94%
#reg                       81   out of  19600    0.41%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |196    |381    |81     |4      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.732919s wall, 1.828125s user + 0.093750s system = 1.921875s CPU (110.9%)

RUN-1004 : used memory is 395 MB, reserved memory is 386 MB, peak memory is 806 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 485 instances
RUN-1001 : 184 luts, 73 seqs, 145 mslices, 27 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 625 nets
RUN-1001 : 453 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 483 instances, 184 luts, 73 seqs, 172 slices, 29 macros(172 instances: 145 mslices 27 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 148424
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 483.
PHY-3001 : End clustering;  0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(253): len = 99653.8, overlap = 9
PHY-3002 : Step(254): len = 78320.8, overlap = 4.5
PHY-3002 : Step(255): len = 59565.1, overlap = 6.75
PHY-3002 : Step(256): len = 49509.4, overlap = 9
PHY-3002 : Step(257): len = 40163.2, overlap = 6.75
PHY-3002 : Step(258): len = 36348.5, overlap = 4.5
PHY-3002 : Step(259): len = 30511.8, overlap = 6.75
PHY-3002 : Step(260): len = 27466, overlap = 9.75
PHY-3002 : Step(261): len = 25963.3, overlap = 10.125
PHY-3002 : Step(262): len = 22700.5, overlap = 10.9375
PHY-3002 : Step(263): len = 21993.9, overlap = 8.1875
PHY-3002 : Step(264): len = 19980.1, overlap = 10.1875
PHY-3002 : Step(265): len = 19882.2, overlap = 9.8125
PHY-3002 : Step(266): len = 18556.4, overlap = 11.375
PHY-3002 : Step(267): len = 18267.9, overlap = 10.4375
PHY-3002 : Step(268): len = 17062.7, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000111308
PHY-3002 : Step(269): len = 16925.2, overlap = 5.3125
PHY-3002 : Step(270): len = 16749.6, overlap = 5.375
PHY-3002 : Step(271): len = 16192.5, overlap = 5.5625
PHY-3002 : Step(272): len = 15832.6, overlap = 8
PHY-3002 : Step(273): len = 15550, overlap = 9.875
PHY-3002 : Step(274): len = 15541, overlap = 9.625
PHY-3002 : Step(275): len = 15540.4, overlap = 11.5
PHY-3002 : Step(276): len = 15615, overlap = 9.75
PHY-3002 : Step(277): len = 15355.3, overlap = 7.625
PHY-3002 : Step(278): len = 15041.1, overlap = 7.5
PHY-3002 : Step(279): len = 14989, overlap = 9.75
PHY-3002 : Step(280): len = 14863.4, overlap = 9.75
PHY-3002 : Step(281): len = 14882.2, overlap = 12
PHY-3002 : Step(282): len = 15005.4, overlap = 9.875
PHY-3002 : Step(283): len = 14811.4, overlap = 10
PHY-3002 : Step(284): len = 14811.4, overlap = 10
PHY-3002 : Step(285): len = 14567.8, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000222616
PHY-3002 : Step(286): len = 14565.1, overlap = 10.125
PHY-3002 : Step(287): len = 14565.1, overlap = 10.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000445232
PHY-3002 : Step(288): len = 14460.6, overlap = 12.6875
PHY-3002 : Step(289): len = 14460.6, overlap = 12.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.14797e-06
PHY-3002 : Step(290): len = 14291.1, overlap = 22.6563
PHY-3002 : Step(291): len = 14273.3, overlap = 22.6563
PHY-3002 : Step(292): len = 14294.3, overlap = 22.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.29595e-06
PHY-3002 : Step(293): len = 14387.1, overlap = 23.2188
PHY-3002 : Step(294): len = 14387.1, overlap = 23.2188
PHY-3002 : Step(295): len = 14320.6, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.65919e-05
PHY-3002 : Step(296): len = 14796.5, overlap = 26.5
PHY-3002 : Step(297): len = 14796.5, overlap = 26.5
PHY-3002 : Step(298): len = 14548.1, overlap = 26.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.31838e-05
PHY-3002 : Step(299): len = 14804.1, overlap = 25.3438
PHY-3002 : Step(300): len = 14804.1, overlap = 25.3438
PHY-3002 : Step(301): len = 14645.8, overlap = 25.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.63676e-05
PHY-3002 : Step(302): len = 14836.3, overlap = 24.2813
PHY-3002 : Step(303): len = 14836.3, overlap = 24.2813
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000132735
PHY-3002 : Step(304): len = 15120.8, overlap = 13.8125
PHY-3002 : Step(305): len = 15176.4, overlap = 13.375
PHY-3002 : Step(306): len = 15114.3, overlap = 11.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.54814e-05
PHY-3002 : Step(307): len = 15611.7, overlap = 26.625
PHY-3002 : Step(308): len = 15657.9, overlap = 26.4063
PHY-3002 : Step(309): len = 15730.3, overlap = 23
PHY-3002 : Step(310): len = 15730.3, overlap = 23
PHY-3002 : Step(311): len = 15553.4, overlap = 23.25
PHY-3002 : Step(312): len = 15553.4, overlap = 23.25
PHY-3002 : Step(313): len = 15400.1, overlap = 22.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.09627e-05
PHY-3002 : Step(314): len = 15738.6, overlap = 21.9375
PHY-3002 : Step(315): len = 15738.6, overlap = 21.9375
PHY-3002 : Step(316): len = 15642.3, overlap = 20.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.19254e-05
PHY-3002 : Step(317): len = 15913.4, overlap = 18.375
PHY-3002 : Step(318): len = 15953.8, overlap = 18.5
PHY-3002 : Step(319): len = 16065.6, overlap = 18.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 49.56 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23496, over cnt = 28(0%), over = 43, worst = 2
PHY-1002 : len = 23928, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 23960, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 23944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049071s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.5%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.63, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.151292s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 2128, tnet num: 623, tinst num: 483, tnode num: 2393, tedge num: 3331.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.412982s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.618144s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.1%)

OPT-1001 : End physical optimization;  0.629149s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 184 LUT to BLE ...
SYN-4008 : Packed 184 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 185/413 primitive instances ...
PHY-3001 : End packing;  0.046417s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (134.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 327 instances
RUN-1001 : 145 mslices, 126 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 381 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 325 instances, 271 slices, 29 macros(172 instances: 145 mslices 27 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16047.4, Over = 21.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45552e-05
PHY-3002 : Step(320): len = 15595.6, overlap = 20.5
PHY-3002 : Step(321): len = 15595.6, overlap = 20.5
PHY-3002 : Step(322): len = 15493.2, overlap = 20.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.91103e-05
PHY-3002 : Step(323): len = 15752.5, overlap = 21
PHY-3002 : Step(324): len = 15752.5, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.82206e-05
PHY-3002 : Step(325): len = 16110.7, overlap = 21.75
PHY-3002 : Step(326): len = 16110.7, overlap = 21.75
PHY-3002 : Step(327): len = 15980.2, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.077358s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (141.4%)

PHY-3001 : Trial Legalized: Len = 20969.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(328): len = 17441.6, overlap = 7.25
PHY-3002 : Step(329): len = 17086.3, overlap = 9
PHY-3002 : Step(330): len = 16715.6, overlap = 10.25
PHY-3002 : Step(331): len = 16691.8, overlap = 10.5
PHY-3002 : Step(332): len = 16679, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36789e-05
PHY-3002 : Step(333): len = 16637.8, overlap = 10.25
PHY-3002 : Step(334): len = 16637.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.73578e-05
PHY-3002 : Step(335): len = 16740.3, overlap = 9.5
PHY-3002 : Step(336): len = 16740.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010058s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.3%)

PHY-3001 : Legalized: Len = 19279.9, Over = 0
PHY-3001 : End spreading;  0.004222s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19279.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 32512, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 32520, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 32568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048252s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (194.3%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.29, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.169802s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (128.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1917, tnet num: 551, tinst num: 325, tnode num: 2115, tedge num: 3084.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.375720s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.603576s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (108.7%)

OPT-1001 : End physical optimization;  0.613857s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (106.9%)

RUN-1003 : finish command "place" in  4.583921s wall, 6.234375s user + 1.859375s system = 8.093750s CPU (176.6%)

RUN-1004 : used memory is 404 MB, reserved memory is 395 MB, peak memory is 806 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      528   out of  19600    2.69%
#reg                       81   out of  19600    0.41%
#le                       529
  #lut only               448   out of    529   84.69%
  #reg only                 1   out of    529    0.19%
  #lut&reg                 80   out of    529   15.12%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |529   |356    |172    |81     |4      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 145 mslices, 126 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 381 nets have 2 pins
RUN-1001 : 101 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 32512, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 32520, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 32568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046445s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (201.9%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.29, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.163579s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (143.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div_gclk_net will be merged with clock clk_div
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.280494s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 65% nets.
PHY-1002 : len = 48560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.741423s wall, 1.109375s user + 0.062500s system = 1.171875s CPU (158.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 48560, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 48560
PHY-1001 : End DR Iter 1; 0.008323s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div_gclk_net will be merged with clock clk_div
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.926301s wall, 3.125000s user + 0.250000s system = 3.375000s CPU (115.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.261066s wall, 3.531250s user + 0.265625s system = 3.796875s CPU (116.4%)

RUN-1004 : used memory is 407 MB, reserved memory is 396 MB, peak memory is 812 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      528   out of  19600    2.69%
#reg                       81   out of  19600    0.41%
#le                       529
  #lut only               448   out of    529   84.69%
  #reg only                 1   out of    529    0.19%
  #lut&reg                 80   out of    529   15.12%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |529   |356    |172    |81     |4      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       337   
    #2         2        45   
    #3         3        33   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      15   
  Average     2.51           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3862
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 722 valid insts, and 13920 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000" in  2.649750s wall, 15.515625s user + 0.187500s system = 15.703125s CPU (592.6%)

RUN-1004 : used memory is 412 MB, reserved memory is 402 MB, peak memory is 812 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.385218s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (100.4%)

RUN-1004 : used memory is 531 MB, reserved memory is 521 MB, peak memory is 812 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.258970s wall, 0.562500s user + 0.203125s system = 0.765625s CPU (10.5%)

RUN-1004 : used memory is 559 MB, reserved memory is 550 MB, peak memory is 812 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.000829s wall, 2.046875s user + 0.265625s system = 2.312500s CPU (25.7%)

RUN-1004 : used memory is 441 MB, reserved memory is 429 MB, peak memory is 812 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module data_ram in al_ip/dada_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_A=1,ADDR_WIDTH_B=1,DATA_DEPTH_A=2,DATA_DEPTH_B=2,MODE="PDPW",REGMODE_B="OUTREG") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "data_ram"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model data_ram
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 955/328 useful/useless nets, 521/105 useful/useless insts
SYN-1015 : Optimize round 1, 361 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 669/1 useful/useless nets, 343/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_data_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "u_data_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 713/1 useful/useless nets, 387/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 251/1 useful/useless nets, 182/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1071/4 useful/useless nets, 794/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1149.49 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1149.55 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1149.59 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1149.64 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   124
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |4      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 431 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 556 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 429 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 131292
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 429.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(337): len = 91683.7, overlap = 6.75
PHY-3002 : Step(338): len = 78323.7, overlap = 6.75
PHY-3002 : Step(339): len = 58075.9, overlap = 9
PHY-3002 : Step(340): len = 56662.5, overlap = 9
PHY-3002 : Step(341): len = 35860.1, overlap = 6.75
PHY-3002 : Step(342): len = 32770.3, overlap = 9
PHY-3002 : Step(343): len = 30500.4, overlap = 6.75
PHY-3002 : Step(344): len = 25594.3, overlap = 9
PHY-3002 : Step(345): len = 23573.8, overlap = 9.25
PHY-3002 : Step(346): len = 21838.8, overlap = 7
PHY-3002 : Step(347): len = 21029.4, overlap = 4.5
PHY-3002 : Step(348): len = 20657.1, overlap = 10.25
PHY-3002 : Step(349): len = 19642.2, overlap = 11.25
PHY-3002 : Step(350): len = 19447.6, overlap = 11.75
PHY-3002 : Step(351): len = 18435.4, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.13085e-05
PHY-3002 : Step(352): len = 18615.4, overlap = 10.75
PHY-3002 : Step(353): len = 18607.8, overlap = 9.75
PHY-3002 : Step(354): len = 18477, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102617
PHY-3002 : Step(355): len = 18192.2, overlap = 6.75
PHY-3002 : Step(356): len = 18187.1, overlap = 6.75
PHY-3002 : Step(357): len = 18301.3, overlap = 7
PHY-3002 : Step(358): len = 18295.3, overlap = 7
PHY-3002 : Step(359): len = 18073.9, overlap = 7
PHY-3002 : Step(360): len = 18016.2, overlap = 7
PHY-3002 : Step(361): len = 17934.6, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000205234
PHY-3002 : Step(362): len = 18067.3, overlap = 4.75
PHY-3002 : Step(363): len = 17578.6, overlap = 6.75
PHY-3002 : Step(364): len = 17578.6, overlap = 6.75
PHY-3002 : Step(365): len = 17679.5, overlap = 4.5
PHY-3002 : Step(366): len = 17708.5, overlap = 4.5
PHY-3002 : Step(367): len = 17708.5, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000410468
PHY-3002 : Step(368): len = 17721.5, overlap = 4.5
PHY-3002 : Step(369): len = 17721.5, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008840s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7485e-05
PHY-3002 : Step(370): len = 18240.5, overlap = 14.375
PHY-3002 : Step(371): len = 18246.8, overlap = 15.0625
PHY-3002 : Step(372): len = 18149.2, overlap = 15.5625
PHY-3002 : Step(373): len = 18148.3, overlap = 15.5
PHY-3002 : Step(374): len = 17810.8, overlap = 17.125
PHY-3002 : Step(375): len = 17810.8, overlap = 17.125
PHY-3002 : Step(376): len = 17654.5, overlap = 17.375
PHY-3002 : Step(377): len = 17654.5, overlap = 17.375
PHY-3002 : Step(378): len = 17537.4, overlap = 17.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.49699e-05
PHY-3002 : Step(379): len = 17683.4, overlap = 17.75
PHY-3002 : Step(380): len = 17683.4, overlap = 17.75
PHY-3002 : Step(381): len = 17563, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.99398e-05
PHY-3002 : Step(382): len = 17743.8, overlap = 16.9375
PHY-3002 : Step(383): len = 17743.8, overlap = 16.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.95857e-05
PHY-3002 : Step(384): len = 17869.4, overlap = 35.4688
PHY-3002 : Step(385): len = 17869.4, overlap = 35.4688
PHY-3002 : Step(386): len = 18005.6, overlap = 33.5313
PHY-3002 : Step(387): len = 18005.6, overlap = 33.5313
PHY-3002 : Step(388): len = 17921.2, overlap = 30.5313
PHY-3002 : Step(389): len = 17921.2, overlap = 30.5313
PHY-3002 : Step(390): len = 18060.2, overlap = 32.4375
PHY-3002 : Step(391): len = 18060.2, overlap = 32.4375
PHY-3002 : Step(392): len = 18031.8, overlap = 29.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91714e-05
PHY-3002 : Step(393): len = 18553.1, overlap = 19.375
PHY-3002 : Step(394): len = 18553.1, overlap = 19.375
PHY-3002 : Step(395): len = 18421.4, overlap = 20.5
PHY-3002 : Step(396): len = 18421.4, overlap = 20.5
PHY-3002 : Step(397): len = 18519.9, overlap = 19.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83429e-05
PHY-3002 : Step(398): len = 18719.7, overlap = 16.8438
PHY-3002 : Step(399): len = 18719.7, overlap = 16.8438
PHY-3002 : Step(400): len = 18712, overlap = 17
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 43.94 peak overflow 3.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25408, over cnt = 19(0%), over = 31, worst = 2
PHY-1002 : len = 25520, over cnt = 9(0%), over = 14, worst = 2
PHY-1002 : len = 25632, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 25648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035393s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (176.6%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 3.75, top10 = 1.88, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.100886s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (108.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1865, tnet num: 554, tinst num: 429, tnode num: 2079, tedge num: 2888.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.208919s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.334334s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.8%)

OPT-1001 : End physical optimization;  0.340870s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 163/376 primitive instances ...
PHY-3001 : End packing;  0.023483s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 302 instances
RUN-1001 : 136 mslices, 111 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 501 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 300 instances, 247 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 18704.2, Over = 19.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.09654e-05
PHY-3002 : Step(401): len = 18379, overlap = 18.75
PHY-3002 : Step(402): len = 18379, overlap = 18.75
PHY-3002 : Step(403): len = 18317.2, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.19309e-05
PHY-3002 : Step(404): len = 18540.2, overlap = 18.25
PHY-3002 : Step(405): len = 18587.2, overlap = 17.5
PHY-3002 : Step(406): len = 18629.5, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000163862
PHY-3002 : Step(407): len = 18846.4, overlap = 14.5
PHY-3002 : Step(408): len = 18943.8, overlap = 14.5
PHY-3002 : Step(409): len = 19040.7, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049564s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (189.2%)

PHY-3001 : Trial Legalized: Len = 22262.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(410): len = 19823.3, overlap = 4.25
PHY-3002 : Step(411): len = 19662.3, overlap = 5
PHY-3002 : Step(412): len = 19432.6, overlap = 6.25
PHY-3002 : Step(413): len = 19333.7, overlap = 6
PHY-3002 : Step(414): len = 19333.7, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.37242e-05
PHY-3002 : Step(415): len = 19255.8, overlap = 6
PHY-3002 : Step(416): len = 19255.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.74484e-05
PHY-3002 : Step(417): len = 19382.2, overlap = 5.75
PHY-3002 : Step(418): len = 19382.2, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005876s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (265.9%)

PHY-3001 : Legalized: Len = 21072.2, Over = 0
PHY-3001 : End spreading;  0.002694s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21072.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33008, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 33024, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030222s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (206.8%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 4.38, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.105841s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (147.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1702, tnet num: 499, tinst num: 300, tnode num: 1863, tedge num: 2696.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.220619s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.357620s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (113.6%)

OPT-1001 : End physical optimization;  0.364418s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (111.5%)

RUN-1003 : finish command "place" in  2.673125s wall, 3.687500s user + 1.140625s system = 4.828125s CPU (180.6%)

RUN-1004 : used memory is 442 MB, reserved memory is 432 MB, peak memory is 812 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |4      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 302 instances
RUN-1001 : 136 mslices, 111 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 501 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33008, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 33024, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030117s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (259.4%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 4.38, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.105999s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (162.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136307s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 44496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.559953s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (131.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 44496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 44496
PHY-1001 : End DR Iter 1; 0.005185s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (301.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.847339s wall, 1.906250s user + 0.109375s system = 2.015625s CPU (109.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.063155s wall, 2.171875s user + 0.140625s system = 2.312500s CPU (112.1%)

RUN-1004 : used memory is 450 MB, reserved memory is 441 MB, peak memory is 849 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |4      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       306   
    #2         2        45   
    #3         3        17   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      11   
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 302
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 501, pip num: 3519
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 690 valid insts, and 12536 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000" in  1.914379s wall, 9.062500s user + 0.015625s system = 9.078125s CPU (474.2%)

RUN-1004 : used memory is 472 MB, reserved memory is 468 MB, peak memory is 849 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.551713s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (99.7%)

RUN-1004 : used memory is 578 MB, reserved memory is 568 MB, peak memory is 849 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.352787s wall, 0.546875s user + 0.156250s system = 0.703125s CPU (9.6%)

RUN-1004 : used memory is 608 MB, reserved memory is 599 MB, peak memory is 849 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.287600s wall, 2.203125s user + 0.234375s system = 2.437500s CPU (26.2%)

RUN-1004 : used memory is 490 MB, reserved memory is 477 MB, peak memory is 849 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module data_ram in al_ip/dada_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_A=1,ADDR_WIDTH_B=1,DATA_DEPTH_A=2,DATA_DEPTH_B=2,MODE="PDPW",REGMODE_B="OUTREG") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "data_ram"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model data_ram
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 955/328 useful/useless nets, 521/105 useful/useless insts
SYN-1015 : Optimize round 1, 361 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 669/1 useful/useless nets, 343/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_data_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "u_data_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 713/1 useful/useless nets, 387/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-8418 ERROR: wrong init value size
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 28 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module data_ram in al_ip/dada_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_A=1,ADDR_WIDTH_B=1,DATA_DEPTH_A=2,DATA_DEPTH_B=2,MODE="PDPW",REGMODE_B="OUTREG") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "data_ram"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model data_ram
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 955/328 useful/useless nets, 521/105 useful/useless insts
SYN-1015 : Optimize round 1, 361 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 669/1 useful/useless nets, 343/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_data_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "u_data_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 713/1 useful/useless nets, 387/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-8418 ERROR: wrong init value size
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 28 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module data_ram in al_ip/dada_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_A=1,ADDR_WIDTH_B=1,DATA_DEPTH_A=2,DATA_DEPTH_B=2,MODE="PDPW",REGMODE_B="OUTREG") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "data_ram"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model data_ram
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 955/328 useful/useless nets, 521/105 useful/useless insts
SYN-1015 : Optimize round 1, 361 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 669/1 useful/useless nets, 343/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_data_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "u_data_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 713/1 useful/useless nets, 387/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-8418 ERROR: wrong init value size
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 28 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module data_ram in al_ip/dada_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_A=1,ADDR_WIDTH_B=1,DATA_DEPTH_A=2,DATA_DEPTH_B=2,MODE="PDPW",REGMODE_B="OUTREG") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "data_ram"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model data_ram
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 955/328 useful/useless nets, 521/105 useful/useless insts
SYN-1015 : Optimize round 1, 361 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 669/1 useful/useless nets, 343/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_data_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "u_data_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 713/1 useful/useless nets, 387/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 251/1 useful/useless nets, 182/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1071/4 useful/useless nets, 794/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2572.42 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2572.48 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2572.52 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 2572.57 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   124
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |4      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 431 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 556 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 429 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 131292
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 429.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(419): len = 91683.7, overlap = 6.75
PHY-3002 : Step(420): len = 78323.7, overlap = 6.75
PHY-3002 : Step(421): len = 58075.9, overlap = 9
PHY-3002 : Step(422): len = 56662.5, overlap = 9
PHY-3002 : Step(423): len = 35860.1, overlap = 6.75
PHY-3002 : Step(424): len = 32770.3, overlap = 9
PHY-3002 : Step(425): len = 30500.4, overlap = 6.75
PHY-3002 : Step(426): len = 25594.3, overlap = 9
PHY-3002 : Step(427): len = 23573.8, overlap = 9.25
PHY-3002 : Step(428): len = 21838.8, overlap = 7
PHY-3002 : Step(429): len = 21029.4, overlap = 4.5
PHY-3002 : Step(430): len = 20657.1, overlap = 10.25
PHY-3002 : Step(431): len = 19642.2, overlap = 11.25
PHY-3002 : Step(432): len = 19447.6, overlap = 11.75
PHY-3002 : Step(433): len = 18435.4, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.13085e-05
PHY-3002 : Step(434): len = 18615.4, overlap = 10.75
PHY-3002 : Step(435): len = 18607.8, overlap = 9.75
PHY-3002 : Step(436): len = 18477, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102617
PHY-3002 : Step(437): len = 18192.2, overlap = 6.75
PHY-3002 : Step(438): len = 18187.1, overlap = 6.75
PHY-3002 : Step(439): len = 18301.3, overlap = 7
PHY-3002 : Step(440): len = 18295.3, overlap = 7
PHY-3002 : Step(441): len = 18073.9, overlap = 7
PHY-3002 : Step(442): len = 18016.2, overlap = 7
PHY-3002 : Step(443): len = 17934.6, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000205234
PHY-3002 : Step(444): len = 18067.3, overlap = 4.75
PHY-3002 : Step(445): len = 17578.6, overlap = 6.75
PHY-3002 : Step(446): len = 17578.6, overlap = 6.75
PHY-3002 : Step(447): len = 17679.5, overlap = 4.5
PHY-3002 : Step(448): len = 17708.5, overlap = 4.5
PHY-3002 : Step(449): len = 17708.5, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000410468
PHY-3002 : Step(450): len = 17721.5, overlap = 4.5
PHY-3002 : Step(451): len = 17721.5, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7485e-05
PHY-3002 : Step(452): len = 18240.5, overlap = 14.375
PHY-3002 : Step(453): len = 18246.8, overlap = 15.0625
PHY-3002 : Step(454): len = 18149.2, overlap = 15.5625
PHY-3002 : Step(455): len = 18148.3, overlap = 15.5
PHY-3002 : Step(456): len = 17810.8, overlap = 17.125
PHY-3002 : Step(457): len = 17810.8, overlap = 17.125
PHY-3002 : Step(458): len = 17654.5, overlap = 17.375
PHY-3002 : Step(459): len = 17654.5, overlap = 17.375
PHY-3002 : Step(460): len = 17537.4, overlap = 17.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.49699e-05
PHY-3002 : Step(461): len = 17683.4, overlap = 17.75
PHY-3002 : Step(462): len = 17683.4, overlap = 17.75
PHY-3002 : Step(463): len = 17563, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.99398e-05
PHY-3002 : Step(464): len = 17743.8, overlap = 16.9375
PHY-3002 : Step(465): len = 17743.8, overlap = 16.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.95857e-05
PHY-3002 : Step(466): len = 17869.4, overlap = 35.4688
PHY-3002 : Step(467): len = 17869.4, overlap = 35.4688
PHY-3002 : Step(468): len = 18005.6, overlap = 33.5313
PHY-3002 : Step(469): len = 18005.6, overlap = 33.5313
PHY-3002 : Step(470): len = 17921.2, overlap = 30.5313
PHY-3002 : Step(471): len = 17921.2, overlap = 30.5313
PHY-3002 : Step(472): len = 18060.2, overlap = 32.4375
PHY-3002 : Step(473): len = 18060.2, overlap = 32.4375
PHY-3002 : Step(474): len = 18031.8, overlap = 29.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91714e-05
PHY-3002 : Step(475): len = 18553.1, overlap = 19.375
PHY-3002 : Step(476): len = 18553.1, overlap = 19.375
PHY-3002 : Step(477): len = 18421.4, overlap = 20.5
PHY-3002 : Step(478): len = 18421.4, overlap = 20.5
PHY-3002 : Step(479): len = 18519.9, overlap = 19.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83429e-05
PHY-3002 : Step(480): len = 18719.7, overlap = 16.8438
PHY-3002 : Step(481): len = 18719.7, overlap = 16.8438
PHY-3002 : Step(482): len = 18712, overlap = 17
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 43.94 peak overflow 3.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25408, over cnt = 19(0%), over = 31, worst = 2
PHY-1002 : len = 25520, over cnt = 9(0%), over = 14, worst = 2
PHY-1002 : len = 25632, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 25648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035032s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (133.8%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 3.75, top10 = 1.88, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.106787s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (131.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1865, tnet num: 554, tinst num: 429, tnode num: 2079, tedge num: 2888.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.220681s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.352277s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (110.9%)

OPT-1001 : End physical optimization;  0.358923s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (108.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 163/376 primitive instances ...
PHY-3001 : End packing;  0.023058s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (203.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 302 instances
RUN-1001 : 136 mslices, 111 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 501 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 300 instances, 247 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 18704.2, Over = 19.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.09654e-05
PHY-3002 : Step(483): len = 18379, overlap = 18.75
PHY-3002 : Step(484): len = 18379, overlap = 18.75
PHY-3002 : Step(485): len = 18317.2, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.19309e-05
PHY-3002 : Step(486): len = 18540.2, overlap = 18.25
PHY-3002 : Step(487): len = 18587.2, overlap = 17.5
PHY-3002 : Step(488): len = 18629.5, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000163862
PHY-3002 : Step(489): len = 18846.4, overlap = 14.5
PHY-3002 : Step(490): len = 18943.8, overlap = 14.5
PHY-3002 : Step(491): len = 19040.7, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047628s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (131.2%)

PHY-3001 : Trial Legalized: Len = 22262.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(492): len = 19823.3, overlap = 4.25
PHY-3002 : Step(493): len = 19662.3, overlap = 5
PHY-3002 : Step(494): len = 19432.6, overlap = 6.25
PHY-3002 : Step(495): len = 19333.7, overlap = 6
PHY-3002 : Step(496): len = 19333.7, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.37242e-05
PHY-3002 : Step(497): len = 19255.8, overlap = 6
PHY-3002 : Step(498): len = 19255.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.74484e-05
PHY-3002 : Step(499): len = 19382.2, overlap = 5.75
PHY-3002 : Step(500): len = 19382.2, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006065s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (515.3%)

PHY-3001 : Legalized: Len = 21072.2, Over = 0
PHY-3001 : End spreading;  0.002592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21072.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33008, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 33024, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029456s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (371.3%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 4.38, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.105971s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (162.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1702, tnet num: 499, tinst num: 300, tnode num: 1863, tedge num: 2696.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.220393s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.363978s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (124.5%)

OPT-1001 : End physical optimization;  0.370558s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (134.9%)

RUN-1003 : finish command "place" in  2.828078s wall, 4.125000s user + 1.296875s system = 5.421875s CPU (191.7%)

RUN-1004 : used memory is 454 MB, reserved memory is 452 MB, peak memory is 849 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |4      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 302 instances
RUN-1001 : 136 mslices, 111 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 501 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33008, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 33024, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029363s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.4%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 4.38, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.103453s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.138112s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 44496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.594465s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (105.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 44496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 44496
PHY-1001 : End DR Iter 1; 0.005243s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.853024s wall, 1.812500s user + 0.093750s system = 1.906250s CPU (102.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.066505s wall, 2.031250s user + 0.093750s system = 2.125000s CPU (102.8%)

RUN-1004 : used memory is 499 MB, reserved memory is 501 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |4      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       306   
    #2         2        45   
    #3         3        17   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      11   
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 302
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 501, pip num: 3519
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 690 valid insts, and 12536 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000" in  1.927512s wall, 9.343750s user + 0.046875s system = 9.390625s CPU (487.2%)

RUN-1004 : used memory is 508 MB, reserved memory is 508 MB, peak memory is 853 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.528049s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (100.2%)

RUN-1004 : used memory is 580 MB, reserved memory is 576 MB, peak memory is 853 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.209401s wall, 0.593750s user + 0.359375s system = 0.953125s CPU (13.2%)

RUN-1004 : used memory is 610 MB, reserved memory is 607 MB, peak memory is 853 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.118321s wall, 2.234375s user + 0.421875s system = 2.656250s CPU (29.1%)

RUN-1004 : used memory is 488 MB, reserved memory is 481 MB, peak memory is 853 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/dada_rom.v
HDL-1007 : analyze verilog file wav_display.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module data_ram in al_ip/dada_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_A=1,ADDR_WIDTH_B=1,DATA_DEPTH_A=2,DATA_DEPTH_B=2,MODE="PDPW",REGMODE_B="OUTREG") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "data_ram"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model data_ram
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 957/326 useful/useless nets, 523/103 useful/useless insts
SYN-1015 : Optimize round 1, 360 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 669/1 useful/useless nets, 343/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_data_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2512 : LOGIC BRAM "u_data_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 713/1 useful/useless nets, 387/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 249/1 useful/useless nets, 181/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 290/2 useful/useless nets, 222/2 useful/useless insts
SYN-1032 : 984/87 useful/useless nets, 708/87 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 10 (3.00), #lev = 1 (0.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 10 (3.00), #lev = 1 (0.67)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3517.23 sec
SYN-3001 : Mapper mapped 13 instances into 13 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3517.27 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3517.31 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3517.36 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               482
  #lut4                   116
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             345

Utilization Statistics
#lut                      482   out of  19600    2.46%
#reg                       63   out of  19600    0.32%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |137    |345    |63     |4      |0      |
|  u_ADDA        |ADDA        |13     |37     |35     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 35 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (29 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 392 instances
RUN-1001 : 125 luts, 55 seqs, 136 mslices, 21 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 516 nets
RUN-1001 : 387 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 390 instances, 125 luts, 55 seqs, 157 slices, 27 macros(157 instances: 136 mslices 21 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121139
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 390.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(501): len = 92876.9, overlap = 9
PHY-3002 : Step(502): len = 79212.3, overlap = 9
PHY-3002 : Step(503): len = 54890.4, overlap = 9
PHY-3002 : Step(504): len = 52717.8, overlap = 9
PHY-3002 : Step(505): len = 35711.3, overlap = 9
PHY-3002 : Step(506): len = 32195.3, overlap = 9
PHY-3002 : Step(507): len = 28777.8, overlap = 6.75
PHY-3002 : Step(508): len = 24899.3, overlap = 9
PHY-3002 : Step(509): len = 22978.6, overlap = 9.25
PHY-3002 : Step(510): len = 20665.2, overlap = 9.5
PHY-3002 : Step(511): len = 19615.5, overlap = 7.75
PHY-3002 : Step(512): len = 18764.6, overlap = 11.25
PHY-3002 : Step(513): len = 17797.6, overlap = 11.25
PHY-3002 : Step(514): len = 17577.8, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.67806e-05
PHY-3002 : Step(515): len = 17378.9, overlap = 11.25
PHY-3002 : Step(516): len = 17371.2, overlap = 11.25
PHY-3002 : Step(517): len = 17348.2, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.35612e-05
PHY-3002 : Step(518): len = 17254.6, overlap = 11.5
PHY-3002 : Step(519): len = 17233.3, overlap = 9.25
PHY-3002 : Step(520): len = 17312.2, overlap = 7.5625
PHY-3002 : Step(521): len = 17144.8, overlap = 8.4375
PHY-3002 : Step(522): len = 16909.8, overlap = 10.6875
PHY-3002 : Step(523): len = 16573.5, overlap = 12.9375
PHY-3002 : Step(524): len = 16552.4, overlap = 12.9375
PHY-3002 : Step(525): len = 16459.5, overlap = 12.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000147122
PHY-3002 : Step(526): len = 16629.4, overlap = 12.9375
PHY-3002 : Step(527): len = 16654.2, overlap = 10.6875
PHY-3002 : Step(528): len = 16676.7, overlap = 8.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000294245
PHY-3002 : Step(529): len = 16633.8, overlap = 10.8125
PHY-3002 : Step(530): len = 16633.8, overlap = 10.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009353s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.10638e-05
PHY-3002 : Step(531): len = 17285.2, overlap = 15.4063
PHY-3002 : Step(532): len = 17313.1, overlap = 15.25
PHY-3002 : Step(533): len = 17311.5, overlap = 15.5313
PHY-3002 : Step(534): len = 17413.8, overlap = 16.0313
PHY-3002 : Step(535): len = 17342.5, overlap = 19.7813
PHY-3002 : Step(536): len = 17375.2, overlap = 19.7188
PHY-3002 : Step(537): len = 16796.8, overlap = 22.0938
PHY-3002 : Step(538): len = 16821.2, overlap = 22.1875
PHY-3002 : Step(539): len = 16651.7, overlap = 23.2813
PHY-3002 : Step(540): len = 16563.7, overlap = 24.5938
PHY-3002 : Step(541): len = 16010.1, overlap = 26.375
PHY-3002 : Step(542): len = 16001.4, overlap = 26.375
PHY-3002 : Step(543): len = 16022.7, overlap = 26.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.21277e-05
PHY-3002 : Step(544): len = 15949.8, overlap = 23.7813
PHY-3002 : Step(545): len = 15949.8, overlap = 23.7813
PHY-3002 : Step(546): len = 15794.6, overlap = 25.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.42554e-05
PHY-3002 : Step(547): len = 15840.8, overlap = 23.9063
PHY-3002 : Step(548): len = 15840.8, overlap = 23.9063
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1382e-05
PHY-3002 : Step(549): len = 16072.3, overlap = 32.75
PHY-3002 : Step(550): len = 16072.3, overlap = 32.75
PHY-3002 : Step(551): len = 16083.9, overlap = 34.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27641e-05
PHY-3002 : Step(552): len = 16701.8, overlap = 31.6563
PHY-3002 : Step(553): len = 16701.8, overlap = 31.6563
PHY-3002 : Step(554): len = 16636.5, overlap = 27.1875
PHY-3002 : Step(555): len = 16636.5, overlap = 27.1875
PHY-3002 : Step(556): len = 16711.6, overlap = 27.6563
PHY-3002 : Step(557): len = 16711.6, overlap = 27.6563
PHY-3002 : Step(558): len = 16770.5, overlap = 23.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55282e-05
PHY-3002 : Step(559): len = 17439.4, overlap = 17.5313
PHY-3002 : Step(560): len = 17439.4, overlap = 17.5313
PHY-3002 : Step(561): len = 17408.9, overlap = 18.8438
PHY-3002 : Step(562): len = 17408.9, overlap = 18.8438
PHY-3002 : Step(563): len = 17341.2, overlap = 17.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.10563e-05
PHY-3002 : Step(564): len = 17581.3, overlap = 16.125
PHY-3002 : Step(565): len = 17581.3, overlap = 16.125
PHY-3002 : Step(566): len = 17460, overlap = 15.4063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 38.53 peak overflow 3.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23616, over cnt = 17(0%), over = 25, worst = 2
PHY-1002 : len = 23752, over cnt = 7(0%), over = 11, worst = 2
PHY-1002 : len = 23880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029540s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (211.6%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.098267s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (127.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1646, tnet num: 514, tinst num: 390, tnode num: 1856, tedge num: 2496.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.209696s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.330370s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (113.5%)

OPT-1001 : End physical optimization;  0.337148s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (111.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 125 LUT to BLE ...
SYN-4008 : Packed 125 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 28 remaining SEQ's ...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 98 single LUT's are left
SYN-4006 : 26 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 151/363 primitive instances ...
PHY-3001 : End packing;  0.018476s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 295 instances
RUN-1001 : 136 mslices, 104 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 489 nets
RUN-1001 : 360 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 293 instances, 240 slices, 27 macros(157 instances: 136 mslices 21 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17504.8, Over = 17.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.04175e-05
PHY-3002 : Step(567): len = 17370.3, overlap = 17.5
PHY-3002 : Step(568): len = 17364.9, overlap = 17.5
PHY-3002 : Step(569): len = 17364.9, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120835
PHY-3002 : Step(570): len = 17593, overlap = 16.5
PHY-3002 : Step(571): len = 17593, overlap = 16.5
PHY-3002 : Step(572): len = 17530.9, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00024167
PHY-3002 : Step(573): len = 17686.9, overlap = 17
PHY-3002 : Step(574): len = 17712.6, overlap = 17.25
PHY-3002 : Step(575): len = 17784, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043052s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.9%)

PHY-3001 : Trial Legalized: Len = 21303.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(576): len = 19016.7, overlap = 4
PHY-3002 : Step(577): len = 18711.3, overlap = 6
PHY-3002 : Step(578): len = 18547, overlap = 6.75
PHY-3002 : Step(579): len = 18423.7, overlap = 7.5
PHY-3002 : Step(580): len = 18419.2, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00143765
PHY-3002 : Step(581): len = 18441.9, overlap = 7.25
PHY-3002 : Step(582): len = 18455.6, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19751.8, Over = 0
PHY-3001 : End spreading;  0.002676s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19751.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 29712, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 29728, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 29792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028109s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.103595s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (120.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1537, tnet num: 487, tinst num: 293, tnode num: 1692, tedge num: 2357.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.223394s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.355222s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (105.6%)

OPT-1001 : End physical optimization;  0.361080s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (103.9%)

RUN-1003 : finish command "place" in  2.735269s wall, 3.984375s user + 0.921875s system = 4.906250s CPU (179.4%)

RUN-1004 : used memory is 493 MB, reserved memory is 489 MB, peak memory is 853 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      439   out of  19600    2.24%
#reg                       63   out of  19600    0.32%
#le                       465
  #lut only               402   out of    465   86.45%
  #reg only                26   out of    465    5.59%
  #lut&reg                 37   out of    465    7.96%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |465   |282    |157    |63     |4      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 295 instances
RUN-1001 : 136 mslices, 104 lslices, 44 pads, 4 brams, 0 dsps
RUN-1001 : There are total 489 nets
RUN-1001 : 360 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 29712, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 29728, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 29792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027274s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (171.9%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.100739s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (139.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.135935s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 40704, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.514212s wall, 0.671875s user + 0.062500s system = 0.734375s CPU (142.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 40688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 40688
PHY-1001 : End DR Iter 1; 0.005487s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (284.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.819631s wall, 1.828125s user + 0.218750s system = 2.046875s CPU (112.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.023591s wall, 2.093750s user + 0.234375s system = 2.328125s CPU (115.0%)

RUN-1004 : used memory is 531 MB, reserved memory is 533 MB, peak memory is 887 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      439   out of  19600    2.24%
#reg                       63   out of  19600    0.32%
#le                       465
  #lut only               402   out of    465   86.45%
  #reg only                26   out of    465    5.59%
  #lut&reg                 37   out of    465    7.96%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |465   |282    |157    |63     |4      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       316   
    #2         2        27   
    #3         3        27   
    #4         4        11   
    #5        5-10      51   
    #6       11-50      7    
  Average     2.18           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 295
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 489, pip num: 3149
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 662 valid insts, and 11263 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000001110000000000000000" in  1.626496s wall, 8.656250s user + 0.015625s system = 8.671875s CPU (533.2%)

RUN-1004 : used memory is 536 MB, reserved memory is 536 MB, peak memory is 887 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.526671s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (100.3%)

RUN-1004 : used memory is 591 MB, reserved memory is 594 MB, peak memory is 887 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.303747s wall, 0.515625s user + 0.296875s system = 0.812500s CPU (11.1%)

RUN-1004 : used memory is 621 MB, reserved memory is 625 MB, peak memory is 887 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.211488s wall, 2.156250s user + 0.359375s system = 2.515625s CPU (27.3%)

RUN-1004 : used memory is 558 MB, reserved memory is 561 MB, peak memory is 887 MB
GUI-1001 : Download success!
