
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L2C IP-based stride prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000001 cycles: 667219 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9800975 heartbeat IPC: 1.02031 cumulative IPC: 0.985356 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 20574624 heartbeat IPC: 0.928191 cumulative IPC: 0.954419 (Simulation time: 0 hr 1 min 31 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 31148296 heartbeat IPC: 0.945745 cumulative IPC: 0.95141 (Simulation time: 0 hr 2 min 17 sec) 
Finished CPU 0 instructions: 29000001 cycles: 30481078 cumulative IPC: 0.95141 (Simulation time: 0 hr 2 min 17 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.95141 instructions: 29000001 cycles: 30481078
L1D TOTAL     ACCESS:   11555881  HIT:   11403231  MISS:     152650
L1D LOAD      ACCESS:    9223256  HIT:    9156197  MISS:      67059
L1D RFO       ACCESS:    2332625  HIT:    2247034  MISS:      85591
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    7439127  HIT:    7438796  MISS:        331
L1I LOAD      ACCESS:    7439127  HIT:    7438796  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     383054  HIT:     290394  MISS:      92660
L2C LOAD      ACCESS:      67374  HIT:      65599  MISS:       1775
L2C RFO       ACCESS:      85591  HIT:        112  MISS:      85479
L2C PREFETCH  ACCESS:     144373  HIT:     138971  MISS:       5402
L2C WRITEBACK ACCESS:      85716  HIT:      85712  MISS:          4
L2C PREFETCH  REQUESTED:     150493  ISSUED:     150493  USEFUL:       5903  USELESS:        282
LLC TOTAL     ACCESS:     177922  HIT:      71010  MISS:     106912
LLC LOAD      ACCESS:       1755  HIT:        418  MISS:       1337
LLC RFO       ACCESS:      85479  HIT:         11  MISS:      85468
LLC PREFETCH  ACCESS:       5430  HIT:       2177  MISS:       3253
LLC WRITEBACK ACCESS:      85258  HIT:      68404  MISS:      16854
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        100  USELESS:       3614
Major fault: 0 Minor fault: 1068
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      56592  ROW_BUFFER_MISS:      33466
 DBUS_CONGESTED:      73148
 WQ ROW_BUFFER_HIT:      21863  ROW_BUFFER_MISS:      50241  FULL:          0

 AVG_CONGESTED_CYCLE: 13
