Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : my_design
Version: O-2018.06-SP5-5
Date   : Tue May 14 14:27:32 2024
****************************************


   max_delay/setup ('COMBO' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Cout[3]                      2.80           4.49 r        -1.69  (VIOLATED)
   Cout[2]                      2.80           4.47 r        -1.67  (VIOLATED)
   Cout[4]                      2.80           4.39 r        -1.59  (VIOLATED)
   Cout[1]                      2.80           4.10 f        -1.30  (VIOLATED)
   Cout[0]                      2.80           2.83 r        -0.03  (VIOLATED)


   max_delay/setup ('INPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Cout[4]                      2.80           4.35 r        -1.55  (VIOLATED)
   Cout[2]                      2.80           4.33 r        -1.53  (VIOLATED)
   Cout[3]                      2.80           4.31 r        -1.51  (VIOLATED)
   Cout[1]                      2.80           4.11 r        -1.31  (VIOLATED)
   R_2/D                        2.95           4.13 r        -1.18  (VIOLATED)
   R2_reg[4]/D                  2.95           3.89 r        -0.94  (VIOLATED)
   R_0/D                        3.00           3.83 r        -0.83  (VIOLATED)
   R1_reg[3]/D                  3.00           3.80 r        -0.80  (VIOLATED)
   R2_reg[1]/D                  3.00           3.80 r        -0.80  (VIOLATED)
   R2_reg[3]/D                  3.00           3.80 r        -0.80  (VIOLATED)
   R1_reg[1]/D                  3.00           3.75 r        -0.75  (VIOLATED)
   R1_reg[2]/D                  3.00           3.75 r        -0.75  (VIOLATED)
   R1_reg[4]/D                  3.00           3.75 r        -0.75  (VIOLATED)
   R2_reg[2]/D                  3.00           3.75 r        -0.75  (VIOLATED)
   R_1/D                        3.00           3.47 r        -0.47  (VIOLATED)


   max_delay/setup ('OUTPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   out1[4]                      3.35           5.36 r        -2.01  (VIOLATED)
   out1[3]                      3.35           5.30 r        -1.95  (VIOLATED)
   out2[0]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[1]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[2]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[3]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[4]                      1.81           3.73 f        -1.92  (VIOLATED)
   out1[1]                      3.35           5.15 f        -1.80  (VIOLATED)
   out1[2]                      3.35           5.06 r        -1.71  (VIOLATED)
   out3[1]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[3]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[4]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[0]                      3.45           4.84 r        -1.39  (VIOLATED)
   out3[2]                      3.45           4.84 r        -1.39  (VIOLATED)
   out1[0]                      3.35           4.48 f        -1.13  (VIOLATED)


   max_delay/setup ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   R4_reg[2]/D                  3.00           3.43 r        -0.43  (VIOLATED)
   R4_reg[3]/D                  3.00           3.43 r        -0.43  (VIOLATED)
   R4_reg[1]/D                  3.00           3.42 f        -0.42  (VIOLATED)
   R4_reg[4]/D                  3.00           3.42 f        -0.42  (VIOLATED)
   R4_reg[0]/D                  3.00           3.37 r        -0.37  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : my_design
Version: O-2018.06-SP5-5
Date   : Tue May 14 14:27:32 2024
****************************************

Operating Conditions: nom_pvt   Library: class
Wire Load Model Mode: top

  Startpoint: Cin1[1] (input port clocked by vclk)
  Endpoint: Cout[3] (output port clocked by vclk)
  Path Group: COMBO
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  Cin1[1] (in)                             0.14       0.34 f
  U145/Y (IVDAP)                           0.74       1.08 r
  U165/Z (ND2I)                            0.20       1.27 f
  U171/Z (IVI)                             0.24       1.52 r
  U99/Z (ND2I)                             0.19       1.70 f
  U97/Z (ND4P)                             0.80       2.50 r
  U76/Z (AO3P)                             0.50       3.00 f
  U299/Z (ND2I)                            0.37       3.36 r
  U141/Z (B4I)                             0.28       3.64 f
  U172/Z (B4IP)                            0.85       4.49 r
  Cout[3] (out)                            0.00       4.49 r
  data arrival time                                   4.49

  clock vclk (rise edge)                   3.00       3.00
  clock network delay (ideal)              0.00       3.00
  output external delay                   -0.20       2.80
  data required time                                  2.80
  -----------------------------------------------------------
  data required time                                  2.80
  data arrival time                                  -4.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.69


  Startpoint: sel (input port clocked by clk)
  Endpoint: Cout[4] (output port clocked by vclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     0.40       1.40 f
  sel (in)                                 0.21       1.61 f
  U289/Z (IVDAP)                           0.61       2.22 f
  U120/Z (ND2I)                            0.25       2.47 r
  U119/Z (NR2I)                            0.20       2.67 f
  U117/Z (ND2I)                            0.25       2.92 r
  U116/Z (ND2I)                            0.45       3.37 f
  U154/Z (B5IP)                            0.98       4.35 r
  Cout[4] (out)                            0.00       4.35 r
  data arrival time                                   4.35

  clock vclk (rise edge)                   3.00       3.00
  clock network delay (ideal)              0.00       3.00
  output external delay                   -0.20       2.80
  data required time                                  2.80
  -----------------------------------------------------------
  data required time                                  2.80
  data arrival time                                  -4.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


  Startpoint: R1_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1[4] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  R1_reg[2]/CP (FD2)                       0.00       1.00 r
  R1_reg[2]/QN (FD2)                       1.86       2.86 r
  U210/Z (ND2I)                            0.28       3.14 f
  U229/Z (ND2I)                            0.25       3.39 r
  U230/Z (ND2I)                            0.12       3.51 f
  U231/Z (ND2I)                            0.25       3.76 r
  U285/Z (ENI)                             0.74       4.50 f
  U235/Z (B4IP)                            0.85       5.36 r
  out1[4] (out)                            0.00       5.36 r
  data arrival time                                   5.36

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  output external delay                   -0.50       3.35
  data required time                                  3.35
  -----------------------------------------------------------
  data required time                                  3.35
  data arrival time                                  -5.36
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.01


  Startpoint: R1_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R4_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  R1_reg[2]/CP (FD2)                       0.00       1.00 r
  R1_reg[2]/QN (FD2)                       1.80       2.80 f
  U260/Z (ND2I)                            0.25       3.06 r
  U261/Z (ND2I)                            0.12       3.18 f
  U262/Z (ND2I)                            0.25       3.43 r
  R4_reg[2]/D (FD2)                        0.00       3.43 r
  data arrival time                                   3.43

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  R4_reg[2]/CP (FD2)                       0.00       3.85 r
  library setup time                      -0.85       3.00
  data required time                                  3.00
  -----------------------------------------------------------
  data required time                                  3.00
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.43


1
