# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1825 \
    name weights_V21050 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21050 \
    op interface \
    ports { weights_V21050_address0 { O 2 vector } weights_V21050_ce0 { O 1 bit } weights_V21050_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21050'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1826 \
    name weights_V21051 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21051 \
    op interface \
    ports { weights_V21051_address0 { O 2 vector } weights_V21051_ce0 { O 1 bit } weights_V21051_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21051'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1827 \
    name weights_V21052 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21052 \
    op interface \
    ports { weights_V21052_address0 { O 2 vector } weights_V21052_ce0 { O 1 bit } weights_V21052_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21052'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1828 \
    name weights_V21053 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21053 \
    op interface \
    ports { weights_V21053_address0 { O 2 vector } weights_V21053_ce0 { O 1 bit } weights_V21053_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21053'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1829 \
    name weights_V21054 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21054 \
    op interface \
    ports { weights_V21054_address0 { O 2 vector } weights_V21054_ce0 { O 1 bit } weights_V21054_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21054'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1830 \
    name weights_V21155 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21155 \
    op interface \
    ports { weights_V21155_address0 { O 2 vector } weights_V21155_ce0 { O 1 bit } weights_V21155_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21155'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1831 \
    name weights_V21156 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21156 \
    op interface \
    ports { weights_V21156_address0 { O 2 vector } weights_V21156_ce0 { O 1 bit } weights_V21156_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21156'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1832 \
    name weights_V21157 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21157 \
    op interface \
    ports { weights_V21157_address0 { O 2 vector } weights_V21157_ce0 { O 1 bit } weights_V21157_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21157'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1833 \
    name weights_V21158 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21158 \
    op interface \
    ports { weights_V21158_address0 { O 2 vector } weights_V21158_ce0 { O 1 bit } weights_V21158_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21158'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1834 \
    name weights_V21159 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21159 \
    op interface \
    ports { weights_V21159_address0 { O 2 vector } weights_V21159_ce0 { O 1 bit } weights_V21159_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21159'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1835 \
    name weights_V21260 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21260 \
    op interface \
    ports { weights_V21260_address0 { O 2 vector } weights_V21260_ce0 { O 1 bit } weights_V21260_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21260'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1836 \
    name weights_V21261 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21261 \
    op interface \
    ports { weights_V21261_address0 { O 2 vector } weights_V21261_ce0 { O 1 bit } weights_V21261_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21261'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1837 \
    name weights_V21262 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21262 \
    op interface \
    ports { weights_V21262_address0 { O 2 vector } weights_V21262_ce0 { O 1 bit } weights_V21262_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21262'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1838 \
    name weights_V21263 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21263 \
    op interface \
    ports { weights_V21263_address0 { O 2 vector } weights_V21263_ce0 { O 1 bit } weights_V21263_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21263'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1839 \
    name weights_V21264 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21264 \
    op interface \
    ports { weights_V21264_address0 { O 2 vector } weights_V21264_ce0 { O 1 bit } weights_V21264_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21264'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1840 \
    name weights_V21365 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21365 \
    op interface \
    ports { weights_V21365_address0 { O 2 vector } weights_V21365_ce0 { O 1 bit } weights_V21365_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21365'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1841 \
    name weights_V21366 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21366 \
    op interface \
    ports { weights_V21366_address0 { O 2 vector } weights_V21366_ce0 { O 1 bit } weights_V21366_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21366'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1842 \
    name weights_V21367 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21367 \
    op interface \
    ports { weights_V21367_address0 { O 2 vector } weights_V21367_ce0 { O 1 bit } weights_V21367_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21367'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1843 \
    name weights_V21368 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21368 \
    op interface \
    ports { weights_V21368_address0 { O 2 vector } weights_V21368_ce0 { O 1 bit } weights_V21368_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21368'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1844 \
    name weights_V21369 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21369 \
    op interface \
    ports { weights_V21369_address0 { O 2 vector } weights_V21369_ce0 { O 1 bit } weights_V21369_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21369'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1845 \
    name weights_V21470 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21470 \
    op interface \
    ports { weights_V21470_address0 { O 2 vector } weights_V21470_ce0 { O 1 bit } weights_V21470_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21470'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1846 \
    name weights_V21471 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21471 \
    op interface \
    ports { weights_V21471_address0 { O 2 vector } weights_V21471_ce0 { O 1 bit } weights_V21471_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21471'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1847 \
    name weights_V21472 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21472 \
    op interface \
    ports { weights_V21472_address0 { O 2 vector } weights_V21472_ce0 { O 1 bit } weights_V21472_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21472'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1848 \
    name weights_V21473 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21473 \
    op interface \
    ports { weights_V21473_address0 { O 2 vector } weights_V21473_ce0 { O 1 bit } weights_V21473_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21473'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1849 \
    name weights_V21474 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V21474 \
    op interface \
    ports { weights_V21474_address0 { O 2 vector } weights_V21474_ce0 { O 1 bit } weights_V21474_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V21474'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1850 \
    name in_V_V5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V5 \
    op interface \
    ports { in_V_V5_dout { I 16 vector } in_V_V5_empty_n { I 1 bit } in_V_V5_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1851 \
    name in_V_V5140 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V5140 \
    op interface \
    ports { in_V_V5140_dout { I 16 vector } in_V_V5140_empty_n { I 1 bit } in_V_V5140_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1852 \
    name in_V_V5141 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V5141 \
    op interface \
    ports { in_V_V5141_dout { I 16 vector } in_V_V5141_empty_n { I 1 bit } in_V_V5141_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1853 \
    name in_V_V5142 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V5142 \
    op interface \
    ports { in_V_V5142_dout { I 16 vector } in_V_V5142_empty_n { I 1 bit } in_V_V5142_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1854 \
    name in_V_V5143 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V5143 \
    op interface \
    ports { in_V_V5143_dout { I 16 vector } in_V_V5143_empty_n { I 1 bit } in_V_V5143_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1855 \
    name in_V_V528 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V528 \
    op interface \
    ports { in_V_V528_dout { I 16 vector } in_V_V528_empty_n { I 1 bit } in_V_V528_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1856 \
    name in_V_V528144 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V528144 \
    op interface \
    ports { in_V_V528144_dout { I 16 vector } in_V_V528144_empty_n { I 1 bit } in_V_V528144_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1857 \
    name in_V_V528145 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V528145 \
    op interface \
    ports { in_V_V528145_dout { I 16 vector } in_V_V528145_empty_n { I 1 bit } in_V_V528145_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1858 \
    name in_V_V528146 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V528146 \
    op interface \
    ports { in_V_V528146_dout { I 16 vector } in_V_V528146_empty_n { I 1 bit } in_V_V528146_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1859 \
    name in_V_V528147 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V528147 \
    op interface \
    ports { in_V_V528147_dout { I 16 vector } in_V_V528147_empty_n { I 1 bit } in_V_V528147_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1860 \
    name in_V_V529 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V529 \
    op interface \
    ports { in_V_V529_dout { I 16 vector } in_V_V529_empty_n { I 1 bit } in_V_V529_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1861 \
    name in_V_V529148 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V529148 \
    op interface \
    ports { in_V_V529148_dout { I 16 vector } in_V_V529148_empty_n { I 1 bit } in_V_V529148_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1862 \
    name in_V_V529149 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V529149 \
    op interface \
    ports { in_V_V529149_dout { I 16 vector } in_V_V529149_empty_n { I 1 bit } in_V_V529149_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1863 \
    name in_V_V529150 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V529150 \
    op interface \
    ports { in_V_V529150_dout { I 16 vector } in_V_V529150_empty_n { I 1 bit } in_V_V529150_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1864 \
    name in_V_V529151 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V529151 \
    op interface \
    ports { in_V_V529151_dout { I 16 vector } in_V_V529151_empty_n { I 1 bit } in_V_V529151_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1865 \
    name in_V_V530 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V530 \
    op interface \
    ports { in_V_V530_dout { I 16 vector } in_V_V530_empty_n { I 1 bit } in_V_V530_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1866 \
    name in_V_V530152 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V530152 \
    op interface \
    ports { in_V_V530152_dout { I 16 vector } in_V_V530152_empty_n { I 1 bit } in_V_V530152_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1867 \
    name in_V_V530153 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V530153 \
    op interface \
    ports { in_V_V530153_dout { I 16 vector } in_V_V530153_empty_n { I 1 bit } in_V_V530153_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1868 \
    name in_V_V530154 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V530154 \
    op interface \
    ports { in_V_V530154_dout { I 16 vector } in_V_V530154_empty_n { I 1 bit } in_V_V530154_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1869 \
    name in_V_V530155 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V530155 \
    op interface \
    ports { in_V_V530155_dout { I 16 vector } in_V_V530155_empty_n { I 1 bit } in_V_V530155_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1870 \
    name in_V_V531 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V531 \
    op interface \
    ports { in_V_V531_dout { I 16 vector } in_V_V531_empty_n { I 1 bit } in_V_V531_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1871 \
    name in_V_V531156 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V531156 \
    op interface \
    ports { in_V_V531156_dout { I 16 vector } in_V_V531156_empty_n { I 1 bit } in_V_V531156_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1872 \
    name in_V_V531157 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V531157 \
    op interface \
    ports { in_V_V531157_dout { I 16 vector } in_V_V531157_empty_n { I 1 bit } in_V_V531157_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1873 \
    name in_V_V531158 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V531158 \
    op interface \
    ports { in_V_V531158_dout { I 16 vector } in_V_V531158_empty_n { I 1 bit } in_V_V531158_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1874 \
    name in_V_V531159 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V531159 \
    op interface \
    ports { in_V_V531159_dout { I 16 vector } in_V_V531159_empty_n { I 1 bit } in_V_V531159_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1875 \
    name out_V_V8 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V8 \
    op interface \
    ports { out_V_V8_din { O 30 vector } out_V_V8_full_n { I 1 bit } out_V_V8_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


