
module M_271__ex
  let%span s2710 = "../271.rs" 6 12 6 13
  
  use prelude.prelude.Intrinsic
  
  use prelude.prelude.Int32
  
  use prelude.prelude.Int
  
  let rec ex (_1:()) (return'  (ret:()))= (! bb0
    [ bb0 = s0 [ s0 =  [ &a <- [%#s2710] (0 : int32) ] s1 | s1 = bb4 ]  | bb4 = bb5 | bb5 = return' {_0} ]
    ) [ & _0 : () = any_l () | & a : int32 = any_l () ]  [ return' (result:())-> (! return' {result}) ] 
end
module M_271__ex2
  let%span s2710 = "../271.rs" 14 12 14 13
  
  use prelude.prelude.Intrinsic
  
  use prelude.prelude.Int32
  
  use prelude.prelude.Int
  
  let rec ex2 (_1:()) (return'  (ret:()))= (! bb0
    [ bb0 = s0
      [ s0 =  [ &a <- [%#s2710] (0 : int32) ] s1
      | s1 = any [ br0 -> {a = 0} (! bb3) | br1 -> {a = 1} (! bb3) | default -> (! bb1) ]  ]
      
    | bb1 = bb6
    | bb3 = bb4
    | bb4 = bb6
    | bb6 = return' {_0} ]
    ) [ & _0 : () = any_l () | & a : int32 = any_l () ]  [ return' (result:())-> (! return' {result}) ] 
end
module M_271__ex3
  let%span s2710 = "../271.rs" 23 12 23 13
  
  use prelude.prelude.Intrinsic
  
  use prelude.prelude.Int32
  
  use prelude.prelude.Int
  
  let rec ex3 (_1:()) (return'  (ret:()))= (! bb0
    [ bb0 = s0
      [ s0 =  [ &a <- [%#s2710] (0 : int32) ] s1
      | s1 = any [ br0 -> {a = 0} (! bb2) | br1 -> {a = 1} (! bb2) | br2 -> {a = 2} (! bb3) | default -> (! bb1) ]  ]
      
    | bb1 = bb6
    | bb3 = bb5
    | bb5 = bb6
    | bb2 = bb4
    | bb4 = bb6
    | bb6 = return' {_0} ]
    ) [ & _0 : () = any_l () | & a : int32 = any_l () ]  [ return' (result:())-> (! return' {result}) ] 
end
