# Simulation

* \*\*\*\*[**marss-riscv**](https://github.com/bucaps/marss-riscv)**:** Micro-ARchitectural Full System Simulator for RISC-V.
* \*\*\*\*[**riscv-vp**](https://github.com/agra-uni-bremen/riscv-vp)**:** RISC-V Virtual Prototype.
* \*\*\*\*[swerv-ISS](https://github.com/westerndigitalcorporation/swerv-ISS): Western Digitalâ€™s Open Source RISC-V SweRV Instruction Set Simulator.
* \*\*\*\*[Jupiter](https://github.com/andrescv/Jupiter)**:** is an open source and education-oriented RISC-V assembler and runtime simulator. 
* [Venus](https://github.com/ThaumicMekanism/venusbackend): Berkeley's Web-based simulator originally developed by [@kvakil](https://github.com/kvakil) and then updated and improved by [@ThaumicMekanism](https://github.com/ThaumicMekanism). 
* [RARS](https://github.com/TheThirdOne/rars): RISC-V Assembler and Runtime Simulator \(RARS\), based on the originally MARS simulator, but refactored for the RISC-V architecture by [@TheThirdOne](https://github.com/TheThirdOne). 
* [Ripes](https://github.com/mortbopet/Ripes): A graphical 5-stage RISC-V pipeline simulator & assembly editor developed by [@mortbopet](https://github.com/mortbopet). 
* [Spike](https://github.com/riscv/riscv-isa-sim): The original RISC-V ISA simulator that implements a functional model of one or more RISC-V harts. 





