+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 202,430.4 / 487,200 (41.5 %)      ;
; Total Combinational ALUTs           ; 276681                            ;
; Total Registers                     ; 559205                            ;
; Total DSP Blocks                    ; 436 / 4,510 (9.67 %)              ;
; Total Block Memory Bits             ; 24,736,508 / 145,612,800 (17.0 %) ;
; Total RAM Blocks                    ; 1,809 / 7,110 (25.4 %)            ;
; Total MLABs                         ; 583.0                             ;
; AI Suite IP Fmax                    ; 593.82 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 593.75 MHz                        ;
+-------------------------------------+-----------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+-------------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+-------------------------------------------------------------------------------------------------+
; top                                                                                                               ; 278755              ; 430149        ; 436        ; 24737132          ; Total                                                                                           ;
; Total non AI Suite IPs                                                                                            ; 71273 (26%)         ; 154649 (36%)  ; 0 (0%)     ; 4334404 (18%)     ; Total non AI Suite IPs                                                                          ;
; Total AI Suite IPs                                                                                                ; 207482 (74%)        ; 275500 (64%)  ; 436 (100%) ; 20402728 (82%)    ; Total AI Suite IPs                                                                              ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 103733 (50%)        ; 137751 (50%)  ; 218 (50%)  ; 10201364 (50%)    ; dla_top_wrapper_16x16_i5x1_fp16_sb28238_lt_f224_poolk1_actk16_prelu_clamp_sig_softmaxk1_u8_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 103733 (100%)       ; 137751 (100%) ; 218 (100%) ; 10201364 (100%)   ; dla_top                                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 7097 (7%)           ; 5860 (4%)     ; 32 (15%)   ; 393216 (4%)       ; dla_aux_activation_top                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 62 (0%)             ; 326 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 7034 (7%)           ; 5525 (4%)     ; 32 (15%)   ; 393216 (4%)       ; dla_aux_activation_group                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 961 (1%)            ; 1645 (1%)     ; 0 (0%)     ; 176128 (2%)       ; dla_config_network                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 58 (0%)             ; 60 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[13].gen_acl_fifo.dla_acl_fifo_inst          ; 108 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 372 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 66894 (64%)         ; 77822 (56%)   ; 32 (15%)   ; 1427456 (14%)     ; dla_dma                                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 986 (1%)            ; 2053 (1%)     ; 0 (0%)     ; 173568 (2%)       ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 63022 (61%)         ; 69757 (51%)   ; 32 (15%)   ; 655872 (6%)       ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 547 (1%)            ; 2129 (2%)     ; 0 (0%)     ; 217600 (2%)       ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 931 (1%)            ; 1248 (1%)     ; 0 (0%)     ; 33280 (0%)        ; dla_dma_csr                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1327 (1%)           ; 2530 (2%)     ; 0 (0%)     ; 347136 (3%)       ; dla_dma_writer                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 79 (0%)             ; 98 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (0%)      ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5324 (5%)           ; 5873 (4%)     ; 0 (0%)     ; 65536 (1%)        ; dla_interface_profiling_counters                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 65536 (1%)        ; altera_syncram                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 16261 (16%)         ; 31150 (23%)   ; 144 (66%)  ; 7664404 (75%)     ; dla_pe_array_system                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3 (0%)              ; 2 (0%)        ; 0 (0%)     ; 788 (0%)          ; dla_delay                                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 71 (0%)             ; 80 (0%)       ; 0 (0%)     ; 262144 (3%)       ; dla_exit_fifo                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 4882 (5%)           ; 7893 (6%)     ; 0 (0%)     ; 5648384 (55%)     ; dla_input_feeder                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 11104 (11%)         ; 16100 (12%)   ; 144 (66%)  ; 0 (0%)            ; dla_pe_array                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 33 (0%)             ; 6932 (5%)     ; 0 (0%)     ; 1753088 (17%)     ; dla_filter_bias_scale_scratchpad                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 167 (0%)            ; 143 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 2364 (2%)           ; 4860 (4%)     ; 0 (0%)     ; 401408 (4%)       ; dla_aux_pool_top                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 179 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 2358 (2%)           ; 4672 (3%)     ; 0 (0%)     ; 401408 (4%)       ; dla_aux_pool_group                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 867 (1%)            ; 2525 (2%)     ; 10 (5%)    ; 73216 (1%)        ; dla_aux_softmax_top                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 862 (1%)            ; 2465 (2%)     ; 10 (5%)    ; 73216 (1%)        ; dla_aux_softmax_group                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 513 (0%)            ; 782 (1%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 513 (0%)            ; 782 (1%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 28 (0%)             ; 313 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 261 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 261 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 262 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 261 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 2737 (3%)           ; 5311 (4%)     ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                                         ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 103749 (50%)        ; 137749 (50%)  ; 218 (50%)  ; 10201364 (50%)    ; dla_top_wrapper_16x16_i5x1_fp16_sb28238_lt_f224_poolk1_actk16_prelu_clamp_sig_softmaxk1_u8_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 103749 (100%)       ; 137749 (100%) ; 218 (100%) ; 10201364 (100%)   ; dla_top                                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 7098 (7%)           ; 5860 (4%)     ; 32 (15%)   ; 393216 (4%)       ; dla_aux_activation_top                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 62 (0%)             ; 326 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 7035 (7%)           ; 5525 (4%)     ; 32 (15%)   ; 393216 (4%)       ; dla_aux_activation_group                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 961 (1%)            ; 1645 (1%)     ; 0 (0%)     ; 176128 (2%)       ; dla_config_network                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 58 (0%)             ; 60 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[13].gen_acl_fifo.dla_acl_fifo_inst          ; 108 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 372 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 66904 (64%)         ; 77822 (56%)   ; 32 (15%)   ; 1427456 (14%)     ; dla_dma                                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 984 (1%)            ; 2053 (1%)     ; 0 (0%)     ; 173568 (2%)       ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 63033 (61%)         ; 69757 (51%)   ; 32 (15%)   ; 655872 (6%)       ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 547 (1%)            ; 2129 (2%)     ; 0 (0%)     ; 217600 (2%)       ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 931 (1%)            ; 1248 (1%)     ; 0 (0%)     ; 33280 (0%)        ; dla_dma_csr                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1328 (1%)           ; 2530 (2%)     ; 0 (0%)     ; 347136 (3%)       ; dla_dma_writer                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 78 (0%)             ; 98 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (0%)      ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters                                        ; 5335 (5%)           ; 5873 (4%)     ; 0 (0%)     ; 65536 (1%)        ; dla_interface_profiling_counters                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 65536 (1%)        ; altera_syncram                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 16255 (16%)         ; 31148 (23%)   ; 144 (66%)  ; 7664404 (75%)     ; dla_pe_array_system                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 788 (0%)          ; dla_delay                                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 71 (0%)             ; 80 (0%)       ; 0 (0%)     ; 262144 (3%)       ; dla_exit_fifo                                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 4879 (5%)           ; 7893 (6%)     ; 0 (0%)     ; 5648384 (55%)     ; dla_input_feeder                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 11104 (11%)         ; 16100 (12%)   ; 144 (66%)  ; 0 (0%)            ; dla_pe_array                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 33 (0%)             ; 6932 (5%)     ; 0 (0%)     ; 1753088 (17%)     ; dla_filter_bias_scale_scratchpad                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 167 (0%)            ; 143 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 2364 (2%)           ; 4860 (4%)     ; 0 (0%)     ; 401408 (4%)       ; dla_aux_pool_top                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 179 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 2358 (2%)           ; 4672 (3%)     ; 0 (0%)     ; 401408 (4%)       ; dla_aux_pool_group                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 867 (1%)            ; 2525 (2%)     ; 10 (5%)    ; 73216 (1%)        ; dla_aux_softmax_top                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 862 (1%)            ; 2465 (2%)     ; 10 (5%)    ; 73216 (1%)        ; dla_aux_softmax_group                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 513 (0%)            ; 782 (1%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 28 (0%)             ; 313 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 513 (0%)            ; 782 (1%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 28 (0%)             ; 313 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 259 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 261 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 261 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 262 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 261 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (0%)            ; 515 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 2737 (3%)           ; 5311 (4%)     ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+-------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+-------------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks      ; Entity Name                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+-------------------------------------------------------------------------------------------------+
; top                                                                                                               ; 202430.4       ; 276681              ; 559205        ; 436        ; 24736508          ; 583.0        ; 1809       ; Total                                                                                           ;
; Total non AI Suite IPs                                                                                            ; 52578.5 (26%)  ; 72613 (26%)         ; 156589 (28%)  ; 0 (0%)     ; 4333780 (18%)     ; 56.0 (10%)   ; 425 (23%)  ; Total non AI Suite IPs                                                                          ;
; Total AI Suite IPs                                                                                                ; 149851.9 (74%) ; 204068 (74%)        ; 402616 (72%)  ; 436 (100%) ; 20402728 (82%)    ; 527.0 (90%)  ; 1384 (77%) ; Total AI Suite IPs                                                                              ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 75009.0 (50%)  ; 102023 (50%)        ; 201054 (50%)  ; 218 (50%)  ; 10201364 (50%)    ; 269.0 (51%)  ; 692 (50%)  ; dla_top_wrapper_16x16_i5x1_fp16_sb28238_lt_f224_poolk1_actk16_prelu_clamp_sig_softmaxk1_u8_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 75009.0 (100%) ; 102023 (100%)       ; 201054 (100%) ; 218 (100%) ; 10201364 (100%)   ; 269.0 (100%) ; 692 (100%) ; dla_top                                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 4904.0 (7%)    ; 7047 (7%)           ; 8942 (4%)     ; 32 (15%)   ; 393216 (4%)       ; 34.0 (13%)   ; 20 (3%)    ; dla_aux_activation_top                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 112.3 (0%)     ; 72 (0%)             ; 393 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_activation_config_decoder                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 4789.1 (6%)    ; 6974 (7%)           ; 8527 (4%)     ; 32 (15%)   ; 393216 (4%)       ; 34.0 (13%)   ; 20 (3%)    ; dla_aux_activation_group                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.5 (0%)       ; 1 (0%)              ; 22 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.6 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.0 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 2.1 (0%)       ; 1 (0%)              ; 40 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.4 (0%)       ; 1 (0%)              ; 42 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.2 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.4 (0%)       ; 1 (0%)              ; 14 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.5 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.7 (0%)       ; 1 (0%)              ; 12 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.9 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.8 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.8 (0%)       ; 1 (0%)              ; 21 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 773.4 (1%)     ; 970 (1%)            ; 2050 (1%)     ; 0 (0%)     ; 176128 (2%)       ; 0.0 (0%)     ; 13 (2%)    ; dla_config_network                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 35.4 (0%)      ; 57 (0%)             ; 93 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 35.1 (0%)      ; 59 (0%)             ; 91 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 38.3 (0%)      ; 65 (0%)             ; 104 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 34.6 (0%)      ; 57 (0%)             ; 87 (0%)       ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 36.6 (0%)      ; 60 (0%)             ; 91 (0%)       ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 33.8 (0%)      ; 55 (0%)             ; 77 (0%)       ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 36.3 (0%)      ; 59 (0%)             ; 78 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 34.3 (0%)      ; 55 (0%)             ; 80 (0%)       ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 35.4 (0%)      ; 59 (0%)             ; 78 (0%)       ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[13].gen_acl_fifo.dla_acl_fifo_inst          ; 91.3 (0%)      ; 108 (0%)            ; 180 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 87.8 (0%)      ; 104 (0%)            ; 168 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 88.8 (0%)      ; 106 (0%)            ; 196 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 89.8 (0%)      ; 104 (0%)            ; 177 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 197.6 (0%)     ; 67 (0%)             ; 141 (0%)      ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.2 (0%)      ; 41 (0%)             ; 100 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 24.8 (0%)      ; 39 (0%)             ; 73 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network_node                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 26.9 (0%)      ; 41 (0%)             ; 50 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.2 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.0 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 46921.9 (63%)  ; 64598 (63%)         ; 118982 (59%)  ; 32 (15%)   ; 1427456 (14%)     ; 115.0 (43%)  ; 233 (34%)  ; dla_dma                                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 914.9 (1%)     ; 986 (1%)            ; 2485 (1%)     ; 0 (0%)     ; 173568 (2%)       ; 7.0 (3%)     ; 10 (1%)    ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 43050.2 (57%)  ; 60718 (60%)         ; 110403 (55%)  ; 32 (15%)   ; 655872 (6%)       ; 40.0 (15%)   ; 190 (27%)  ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 913.9 (1%)     ; 551 (1%)            ; 1460 (1%)     ; 0 (0%)     ; 217600 (2%)       ; 42.0 (16%)   ; 11 (2%)    ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 740.8 (1%)     ; 937 (1%)            ; 1613 (1%)     ; 0 (0%)     ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)     ; dla_dma_csr                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1223.2 (2%)    ; 1325 (1%)           ; 2864 (1%)     ; 0 (0%)     ; 347136 (3%)       ; 20.0 (7%)    ; 20 (3%)    ; dla_dma_writer                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 76.1 (0%)      ; 79 (0%)             ; 115 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; altdpram                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.1 (0%)      ; 3 (0%)              ; 33 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.5 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 5.0 (0%)       ; 8 (0%)              ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.0 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 3.4 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.9 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3655.1 (5%)    ; 5358 (5%)           ; 9754 (5%)     ; 0 (0%)     ; 65536 (1%)        ; 0.0 (0%)     ; 4 (1%)     ; dla_interface_profiling_counters                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 21 (0%)       ; 0 (0%)     ; 65536 (1%)        ; 0.0 (0%)     ; 4 (1%)     ; altera_syncram                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 13662.1 (18%)  ; 16865 (17%)         ; 44969 (22%)   ; 144 (66%)  ; 7664404 (75%)     ; 75.0 (28%)   ; 394 (57%)  ; dla_pe_array_system                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.9 (0%)       ; 3 (0%)              ; 5 (0%)        ; 0 (0%)     ; 788 (0%)          ; 0.0 (0%)     ; 5 (1%)     ; dla_delay                                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 41.6 (0%)      ; 68 (0%)             ; 197 (0%)      ; 0 (0%)     ; 262144 (3%)       ; 0.0 (0%)     ; 13 (2%)    ; dla_exit_fifo                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 3527.1 (5%)    ; 5038 (5%)           ; 9553 (5%)     ; 0 (0%)     ; 5648384 (55%)     ; 27.0 (10%)   ; 280 (40%)  ; dla_input_feeder                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 9018.1 (12%)   ; 11518 (11%)         ; 28039 (14%)   ; 144 (66%)  ; 0 (0%)            ; 48.0 (18%)   ; 0 (0%)     ; dla_pe_array                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 944.9 (1%)     ; 32 (0%)             ; 6834 (3%)     ; 0 (0%)     ; 1753088 (17%)     ; 0.0 (0%)     ; 96 (14%)   ; dla_filter_bias_scale_scratchpad                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 129.4 (0%)     ; 205 (0%)            ; 341 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 1801.3 (2%)    ; 2400 (2%)           ; 4319 (2%)     ; 0 (0%)     ; 401408 (4%)       ; 24.0 (9%)    ; 21 (3%)    ; dla_aux_pool_top                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 32.3 (0%)      ; 6 (0%)              ; 160 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 1767.8 (2%)    ; 2394 (2%)           ; 4153 (2%)     ; 0 (0%)     ; 401408 (4%)       ; 24.0 (9%)    ; 21 (3%)    ; dla_aux_pool_group                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 719.6 (1%)     ; 807 (1%)            ; 2617 (1%)     ; 10 (5%)    ; 73216 (1%)        ; 8.0 (3%)     ; 7 (1%)     ; dla_aux_softmax_top                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 10.0 (0%)      ; 3 (0%)              ; 53 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_softmax_config_decoder                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 707.2 (1%)     ; 803 (1%)            ; 2550 (1%)     ; 10 (5%)    ; 73216 (1%)        ; 8.0 (3%)     ; 7 (1%)     ; dla_aux_softmax_group                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 255.2 (0%)     ; 514 (1%)            ; 796 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 80.5 (0%)      ; 28 (0%)             ; 394 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 257.8 (0%)     ; 514 (1%)            ; 794 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 82.1 (0%)      ; 28 (0%)             ; 367 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 124.0 (0%)     ; 260 (0%)            ; 518 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 9.2 (0%)       ; 20 (0%)             ; 73 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 126.0 (0%)     ; 260 (0%)            ; 519 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 9.6 (0%)       ; 20 (0%)             ; 55 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 127.0 (0%)     ; 260 (0%)            ; 591 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 128.0 (0%)     ; 259 (0%)            ; 521 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 124.9 (0%)     ; 259 (0%)            ; 584 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 125.8 (0%)     ; 259 (0%)            ; 600 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 260.8 (0%)     ; 261 (0%)            ; 611 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 126.7 (0%)     ; 261 (0%)            ; 545 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 200.7 (0%)     ; 262 (0%)            ; 782 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 184.2 (0%)     ; 261 (0%)            ; 833 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 127.2 (0%)     ; 260 (0%)            ; 590 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 125.9 (0%)     ; 260 (0%)            ; 849 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 1636.2 (2%)    ; 2745 (3%)           ; 6779 (3%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 21.4 (0%)      ; 8 (0%)              ; 104 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                                         ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 74842.9 (50%)  ; 102045 (50%)        ; 201562 (50%)  ; 218 (50%)  ; 10201364 (50%)    ; 258.0 (49%)  ; 692 (50%)  ; dla_top_wrapper_16x16_i5x1_fp16_sb28238_lt_f224_poolk1_actk16_prelu_clamp_sig_softmaxk1_u8_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 74842.9 (100%) ; 102045 (100%)       ; 201562 (100%) ; 218 (100%) ; 10201364 (100%)   ; 258.0 (100%) ; 692 (100%) ; dla_top                                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 4883.5 (7%)    ; 7031 (7%)           ; 9034 (4%)     ; 32 (15%)   ; 393216 (4%)       ; 34.0 (13%)   ; 20 (3%)    ; dla_aux_activation_top                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 112.2 (0%)     ; 72 (0%)             ; 411 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_activation_config_decoder                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 4769.0 (6%)    ; 6958 (7%)           ; 8610 (4%)     ; 32 (15%)   ; 393216 (4%)       ; 34.0 (13%)   ; 20 (3%)    ; dla_aux_activation_group                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.4 (0%)       ; 1 (0%)              ; 13 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.0 (0%)       ; 0 (0%)              ; 5 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 2.1 (0%)       ; 1 (0%)              ; 51 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.9 (0%)       ; 1 (0%)              ; 22 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.7 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.2 (0%)       ; 1 (0%)              ; 19 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.8 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.8 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.7 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 2.0 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.9 (0%)       ; 1 (0%)              ; 18 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 783.8 (1%)     ; 998 (1%)            ; 2294 (1%)     ; 0 (0%)     ; 176128 (2%)       ; 0.0 (0%)     ; 13 (2%)    ; dla_config_network                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 39.0 (0%)      ; 65 (0%)             ; 86 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 39.0 (0%)      ; 67 (0%)             ; 107 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 35.6 (0%)      ; 60 (0%)             ; 91 (0%)       ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 34.9 (0%)      ; 58 (0%)             ; 101 (0%)      ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 35.7 (0%)      ; 60 (0%)             ; 125 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 34.8 (0%)      ; 55 (0%)             ; 96 (0%)       ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 38.3 (0%)      ; 61 (0%)             ; 93 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 34.1 (0%)      ; 55 (0%)             ; 98 (0%)       ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 35.2 (0%)      ; 59 (0%)             ; 80 (0%)       ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[13].gen_acl_fifo.dla_acl_fifo_inst          ; 90.7 (0%)      ; 108 (0%)            ; 225 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 88.9 (0%)      ; 104 (0%)            ; 205 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 93.5 (0%)      ; 114 (0%)            ; 213 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 91.3 (0%)      ; 110 (0%)            ; 208 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 201.0 (0%)     ; 71 (0%)             ; 420 (0%)      ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; dla_acl_dcfifo                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network                                                       ; 36.3 (0%)      ; 42 (0%)             ; 83 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 26.0 (0%)      ; 40 (0%)             ; 46 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_debug_network_node                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 27.4 (0%)      ; 41 (0%)             ; 50 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.5 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.2 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.5 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 46844.3 (63%)  ; 64603 (63%)         ; 118177 (59%)  ; 32 (15%)   ; 1427456 (14%)     ; 115.0 (45%)  ; 233 (34%)  ; dla_dma                                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 922.4 (1%)     ; 986 (1%)            ; 2480 (1%)     ; 0 (0%)     ; 173568 (2%)       ; 7.0 (3%)     ; 10 (1%)    ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 42975.7 (57%)  ; 60724 (60%)         ; 109001 (54%)  ; 32 (15%)   ; 655872 (6%)       ; 40.0 (16%)   ; 190 (27%)  ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 901.5 (1%)     ; 550 (1%)            ; 1525 (1%)     ; 0 (0%)     ; 217600 (2%)       ; 42.0 (16%)   ; 11 (2%)    ; dla_dma_reader                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 737.1 (1%)     ; 937 (1%)            ; 1592 (1%)     ; 0 (0%)     ; 33280 (0%)        ; 4.0 (2%)     ; 2 (0%)     ; dla_dma_csr                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1229.0 (2%)    ; 1325 (1%)           ; 3454 (2%)     ; 0 (0%)     ; 347136 (3%)       ; 20.0 (8%)    ; 20 (3%)    ; dla_dma_writer                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 75.4 (0%)      ; 78 (0%)             ; 73 (0%)       ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (0%)     ; 0 (0%)              ; 256 (0%)      ; 0 (0%)     ; 0 (0%)            ; 13.0 (5%)    ; 0 (0%)     ; altdpram                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.8 (0%)      ; 3 (0%)              ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.8 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 4.6 (0%)       ; 8 (0%)              ; 13 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 3.0 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.7 (0%)       ; 2 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 2.8 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters                                        ; 3651.4 (5%)    ; 5367 (5%)           ; 9972 (5%)     ; 0 (0%)     ; 65536 (1%)        ; 0.0 (0%)     ; 4 (1%)     ; dla_interface_profiling_counters                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 33 (0%)       ; 0 (0%)     ; 65536 (1%)        ; 0.0 (0%)     ; 4 (1%)     ; altera_syncram                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 13624.2 (18%)  ; 16879 (17%)         ; 44950 (22%)   ; 144 (66%)  ; 7664404 (75%)     ; 74.0 (29%)   ; 394 (57%)  ; dla_pe_array_system                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.0 (0%)       ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 788 (0%)          ; 0.0 (0%)     ; 5 (1%)     ; dla_delay                                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 42.7 (0%)      ; 68 (0%)             ; 313 (0%)      ; 0 (0%)     ; 262144 (3%)       ; 0.0 (0%)     ; 13 (2%)    ; dla_exit_fifo                                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 3524.7 (5%)    ; 5040 (5%)           ; 9499 (5%)     ; 0 (0%)     ; 5648384 (55%)     ; 26.0 (10%)   ; 280 (40%)  ; dla_input_feeder                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 8978.7 (12%)   ; 11533 (11%)         ; 28012 (14%)   ; 144 (66%)  ; 0 (0%)            ; 48.0 (19%)   ; 0 (0%)     ; dla_pe_array                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 947.5 (1%)     ; 33 (0%)             ; 6845 (3%)     ; 0 (0%)     ; 1753088 (17%)     ; 0.0 (0%)     ; 96 (14%)   ; dla_filter_bias_scale_scratchpad                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 130.3 (0%)     ; 204 (0%)            ; 281 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 1753.2 (2%)    ; 2393 (2%)           ; 4452 (2%)     ; 0 (0%)     ; 401408 (4%)       ; 14.0 (5%)    ; 21 (3%)    ; dla_aux_pool_top                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 33.6 (0%)      ; 6 (0%)              ; 169 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 1717.9 (2%)    ; 2387 (2%)           ; 4277 (2%)     ; 0 (0%)     ; 401408 (4%)       ; 14.0 (5%)    ; 21 (3%)    ; dla_aux_pool_group                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 713.1 (1%)     ; 789 (1%)            ; 2615 (1%)     ; 10 (5%)    ; 73216 (1%)        ; 8.0 (3%)     ; 7 (1%)     ; dla_aux_softmax_top                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 10.2 (0%)      ; 3 (0%)              ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_softmax_config_decoder                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 700.6 (1%)     ; 785 (1%)            ; 2548 (1%)     ; 10 (5%)    ; 73216 (1%)        ; 8.0 (3%)     ; 7 (1%)     ; dla_aux_softmax_group                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 259.1 (0%)     ; 514 (1%)            ; 797 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 82.4 (0%)      ; 28 (0%)             ; 498 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 258.3 (0%)     ; 514 (1%)            ; 790 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 82.7 (0%)      ; 29 (0%)             ; 387 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 126.7 (0%)     ; 260 (0%)            ; 520 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 9.6 (0%)       ; 20 (0%)             ; 68 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 126.3 (0%)     ; 260 (0%)            ; 517 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.2 (0%)      ; 20 (0%)             ; 41 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 127.2 (0%)     ; 260 (0%)            ; 667 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 126.6 (0%)     ; 259 (0%)            ; 611 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 125.0 (0%)     ; 259 (0%)            ; 643 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 125.2 (0%)     ; 260 (0%)            ; 540 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 261.1 (0%)     ; 261 (0%)            ; 567 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 127.8 (0%)     ; 261 (0%)            ; 532 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 201.2 (0%)     ; 262 (0%)            ; 782 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 185.7 (0%)     ; 261 (0%)            ; 824 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 127.2 (0%)     ; 260 (0%)            ; 653 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 128.6 (0%)     ; 260 (0%)            ; 922 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 1642.2 (2%)    ; 2746 (3%)           ; 7043 (3%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 21.8 (0%)      ; 8 (0%)              ; 111 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+--------------+------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                 ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                     ; Corner Delay Model    ; Note                                             ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 216.78 MHz ; config_clk                                                                     ; Slow vid2 100C Model  ;                                                  ;
; 269.76 MHz ; board_inst|pcie_ed|dut|dut|ast|inst|inst|maib_and_tile|xcvr_hip_native|rx_ch15 ; Slow vid2b 100C Model ;                                                  ;
; 357.14 MHz ; board_inst|ddr4a|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2b 100C Model ;                                                  ;
; 370.64 MHz ; board_inst|ddr4b|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 449.24 MHz ; board_inst|ddr4d|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 458.93 MHz ; board_inst|ddr4c|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2b 100C Model ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                             ; Slow vid2 100C Model  ; limit due to minimum pulse width restriction     ;
; 593.82 MHz ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll_outclk0                    ; Slow vid2 100C Model  ;                                                  ;
; 612.0 MHz  ; DDR4A_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4C_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4B_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4D_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
