# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"interpolator_top_tb_time_impl.v" \
"../../../../../project_1.srcs/sources_1/new/count_div_8.v" \
"../../../../../project_1.srcs/sim_1/new/interpolator_top_tb.v" \

# Do not sort compile order
nosort
