INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:49:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 buffer7/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_data_3_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.407ns (21.326%)  route 5.190ns (78.674%))
  Logic Levels:           11  (CARRY4=4 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1798, unset)         0.508     0.508    buffer7/control/clk
    SLICE_X14Y121        FDRE                                         r  buffer7/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer7/control/fullReg_reg/Q
                         net (fo=75, routed)          1.231     1.993    buffer7/control/fullReg_reg_0
    SLICE_X10Y122        LUT3 (Prop_lut3_I1_O)        0.043     2.036 r  buffer7/control/Memory[1][2]_i_1/O
                         net (fo=11, routed)          0.257     2.292    buffer7/control/dataReg_reg[2]
    SLICE_X12Y122        LUT6 (Prop_lut6_I1_O)        0.043     2.335 r  buffer7/control/outs[4]_i_2/O
                         net (fo=5, routed)           0.105     2.440    buffer7/control/outs[4]_i_2_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I3_O)        0.043     2.483 r  buffer7/control/result0_carry_i_1/O
                         net (fo=1, routed)           0.261     2.744    cmpi0/DI[2]
    SLICE_X12Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     2.940 f  cmpi0/result0_carry/CO[3]
                         net (fo=21, routed)          0.544     3.484    buffer19/fifo/CO[0]
    SLICE_X16Y127        LUT6 (Prop_lut6_I1_O)        0.043     3.527 f  buffer19/fifo/out0_valid_INST_0_i_4/O
                         net (fo=12, routed)          0.362     3.889    fork11/control/generateBlocks[0].regblock/stq_data_0_q_reg[0]
    SLICE_X15Y130        LUT3 (Prop_lut3_I1_O)        0.043     3.932 r  fork11/control/generateBlocks[0].regblock/stq_data_valid_0_q_i_2/O
                         net (fo=34, routed)          0.811     4.743    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_std_dispatcher/buffer24_outs_valid
    SLICE_X18Y144        LUT3 (Prop_lut3_I2_O)        0.048     4.791 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_std_dispatcher/TEMP_9_double_out_01_carry_i_4__0/O
                         net (fo=1, routed)           0.268     5.060    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_std_dispatcher/TEMP_9_double_out_01_carry_i_4__0_n_0
    SLICE_X18Y145        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.365     5.425 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_std_dispatcher/TEMP_9_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     5.425    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_std_dispatcher/TEMP_9_double_out_01_carry_n_0
    SLICE_X18Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.475 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_std_dispatcher/TEMP_9_double_out_01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.475    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_std_dispatcher/TEMP_9_double_out_01_carry__0_n_0
    SLICE_X18Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.627 f  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_std_dispatcher/TEMP_9_double_out_01_carry__1/O[1]
                         net (fo=2, routed)           0.479     6.106    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_std_dispatcher/TEMP_9_double_out_01_carry__1_n_6
    SLICE_X17Y145        LUT5 (Prop_lut5_I3_O)        0.127     6.233 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_std_dispatcher/stq_data_3_q[31]_i_1/O
                         net (fo=32, routed)          0.872     7.105    lsq2/handshake_lsq_lsq2_core/stq_data_wen_3
    SLICE_X5Y126         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_3_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1798, unset)         0.483     8.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X5Y126         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_3_q_reg[12]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X5Y126         FDRE (Setup_fdre_C_CE)      -0.280     7.867    lsq2/handshake_lsq_lsq2_core/stq_data_3_q_reg[12]
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  0.762    




