#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 11 08:27:46 2024
# Process ID: 8469
# Current directory: /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 1996.808 MHz, CPU Physical cores: 8, Host memory: 10173 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_userdma'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0.dcp' for cell 'design_1_i/caravel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_ps_0_0/design_1_caravel_ps_0_0.dcp' for cell 'design_1_i/caravel_ps_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/design_1_output_pin_0_0.dcp' for cell 'design_1_i/output_pin_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_ps_axil_0_0/design_1_ps_axil_0_0.dcp' for cell 'design_1_i/ps_axil_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.dcp' for cell 'design_1_i/rst_ps7_0_10M'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0.dcp' for cell 'design_1_i/spiflash_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_userdma_0_0/design_1_userdma_0_0.dcp' for cell 'design_1_i/userdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.156 ; gain = 0.000 ; free physical = 4903 ; free virtual = 6889
INFO: [Netlist 29-17] Analyzing 3552 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3178.930 ; gain = 74.773 ; free physical = 4319 ; free virtual = 6319
Finished Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 17 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3371.023 ; gain = 0.000 ; free physical = 4361 ; free virtual = 6362
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances

31 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3371.023 ; gain = 266.867 ; free physical = 4361 ; free virtual = 6362
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3371.023 ; gain = 0.000 ; free physical = 4340 ; free virtual = 6341

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18d87be23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3371.023 ; gain = 0.000 ; free physical = 4312 ; free virtual = 6313

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_1 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1__0 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[2]_INST_0_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2 into driver instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_primitive_shifter.gen_srls[0].srl_inst_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2__2 into driver instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ss_rw_addr[10]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ss_rw_addr[10]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ss_rw_addr[13]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ss_rw_addr[13]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ss_rw_addr[15]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ss_rw_addr[15]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ss_rw_addr[9]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ss_rw_addr[9]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/r_la_data[23]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_fifo/mem_reg_i_43__0, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/SRAM1/out1_rsci_idat_62_52[3]_i_5 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/SRAM1/return_add_generic_AC_RND_CONV_false_23_op1_mu_51_1_lpi_3_dfm[50]_i_7, which resulted in an inversion of 101 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_21_smx_9_0_lpi_3_dfm[9]_i_73 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_21_smx_9_0_lpi_3_dfm[9]_i_125, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[11]_i_10 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[11]_i_43, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_out_u_triosy_obj_iswt0_cse_i_12 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var[3]_i_6, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_out_u_triosy_obj_iswt0_cse_i_16 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_n_9_0_sva_8_0[5]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_out_u_triosy_obj_iswt0_cse_i_17 into driver instance design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_n_9_0_sva_8_0[4]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[17]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[17]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[18]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[18]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[19]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[19]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[20]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[20]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[21]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[21]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[22]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[22]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[23]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[23]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[24]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[24]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[25]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[25]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[26]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[26]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[27]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[27]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[28]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[28]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[29]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[29]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[30]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[30]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[31]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/RAM128/RAM128x32/memory_to_writeBack_MEMORY_READ_DATA[31]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/CsrPlugin_mtvec_base[1]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/CsrPlugin_mtvec_base[1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_to_memory_ENV_CTRL[1]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/interface0_bank_bus_dat_r[31]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_reset_storage[1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/interface10_bank_bus_dat_r[31]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[31]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[0]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[10]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[10]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[11]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[11]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[12]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[12]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[13]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[13]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[14]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[14]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[15]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[15]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[8]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[8]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[9]_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[9]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/state_i_1 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_2, which resulted in an inversion of 46 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/count[0]_i_2 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[1]_i_4, which resulted in an inversion of 36 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/caravel_0/inst/caravel_top/soc/core/dbg_uart_count[0]_i_2 into driver instance design_1_i/caravel_0/inst/caravel_top/soc/core/dbg_uart_count[0]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/matched_load_reg_272[0]_i_1 into driver instance design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/flow_control_loop_pipe_sequential_init_U/matched_load_reg_272[0]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/icmp_ln128_reg_500[0]_i_1 into driver instance design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/flow_control_loop_pipe_sequential_init_U/icmp_ln128_reg_500[0]_i_2, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/mem_reg[3][0]_srl4_i_1__0 into driver instance design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2_fu_117/mem_reg[3][0]_srl4_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_data_V_U/tmp_last_V_reg_107[0]_i_1 into driver instance design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_data_V_U/B_V_data_1_state[0]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/icmp_ln25_reg_419[0]_i_1 into driver instance design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129/flow_control_loop_pipe_sequential_init_U/mem_reg[3][0]_srl4_i_3__0, which resulted in an inversion of 32 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/caravel_0/inst/caravel_top/soc/core/multiregimpl2_regs0_reg
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c4edfc83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3436.086 ; gain = 2.000 ; free physical = 4105 ; free virtual = 6106
INFO: [Opt 31-389] Phase Retarget created 177 cells and removed 305 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/caravel_0/inst/caravel_top/soc/core/multiregimpl2_regs0_reg
INFO: [Opt 31-138] Pushed 3 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: 1200eed70

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3436.086 ; gain = 2.000 ; free physical = 4105 ; free virtual = 6106
INFO: [Opt 31-389] Phase Constant propagation created 537 cells and removed 1326 cells
INFO: [Opt 31-1021] In phase Constant propagation, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/caravel_0/inst/caravel_top/soc/core/multiregimpl2_regs0_reg
Phase 3 Sweep | Checksum: 1370042de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3436.086 ; gain = 2.000 ; free physical = 4101 ; free virtual = 6103
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 916 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG_inst to drive 513 load(s) on clock net design_1_i/caravel_0/inst/caravel_top/housekeeping/csclk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst to drive 104 load(s) on clock net design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o_BUFG[13]
INFO: [Opt 31-194] Inserted BUFG design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst to drive 105 load(s) on clock net design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out_BUFG[13]
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/flash_clk_BUFG_inst to drive 74 load(s) on clock net design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/flash_clk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG_inst to drive 36 load(s) on clock net design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG
INFO: [Opt 31-193] Inserted 5 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 11c97e2e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3436.086 ; gain = 2.000 ; free physical = 4100 ; free virtual = 6102
INFO: [Opt 31-662] Phase BUFG optimization created 5 cells of which 5 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11c97e2e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3436.086 ; gain = 2.000 ; free physical = 4100 ; free virtual = 6102
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11c97e2e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3436.086 ; gain = 2.000 ; free physical = 4100 ; free virtual = 6102
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             177  |             305  |                                             27  |
|  Constant propagation         |             537  |            1326  |                                             28  |
|  Sweep                        |               0  |             916  |                                            101  |
|  BUFG optimization            |               5  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             34  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3436.086 ; gain = 0.000 ; free physical = 4108 ; free virtual = 6109
Ending Logic Optimization Task | Checksum: 269f3e89f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3436.086 ; gain = 2.000 ; free physical = 4108 ; free virtual = 6109

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 25 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 4 Total Ports: 50
Ending PowerOpt Patch Enables Task | Checksum: 2234fed3a

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3905.016 ; gain = 0.000 ; free physical = 3999 ; free virtual = 6004
Ending Power Optimization Task | Checksum: 2234fed3a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3905.016 ; gain = 468.930 ; free physical = 4044 ; free virtual = 6049

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2234fed3a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3905.016 ; gain = 0.000 ; free physical = 4044 ; free virtual = 6049

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3905.016 ; gain = 0.000 ; free physical = 4044 ; free virtual = 6049
Ending Netlist Obfuscation Task | Checksum: 21cb96329

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3905.016 ; gain = 0.000 ; free physical = 4044 ; free virtual = 6049
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 13 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3905.016 ; gain = 533.992 ; free physical = 4044 ; free virtual = 6049
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3905.016 ; gain = 0.000 ; free physical = 4005 ; free virtual = 6016
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3934.047 ; gain = 29.031 ; free physical = 3892 ; free virtual = 5913
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3896 ; free virtual = 5918
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1788f9b80

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3896 ; free virtual = 5918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3896 ; free virtual = 5918

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1782494b3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3938 ; free virtual = 5960

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e7cf2bed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3887 ; free virtual = 5911

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e7cf2bed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3887 ; free virtual = 5911
Phase 1 Placer Initialization | Checksum: 1e7cf2bed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3889 ; free virtual = 5912

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c9f4437c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3836 ; free virtual = 5860

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ead4a3ba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3830 ; free virtual = 5854

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ead4a3ba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3830 ; free virtual = 5854

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1432 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 540 nets or LUTs. Breaked 0 LUT, combined 540 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3819 ; free virtual = 5845

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            540  |                   540  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            540  |                   540  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 13a91ac90

Time (s): cpu = 00:01:33 ; elapsed = 00:01:15 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3804 ; free virtual = 5830
Phase 2.4 Global Placement Core | Checksum: 152f26ce5

Time (s): cpu = 00:01:45 ; elapsed = 00:01:20 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3798 ; free virtual = 5825
Phase 2 Global Placement | Checksum: 152f26ce5

Time (s): cpu = 00:01:45 ; elapsed = 00:01:20 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3819 ; free virtual = 5846

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0eb460f

Time (s): cpu = 00:01:50 ; elapsed = 00:01:26 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3809 ; free virtual = 5835

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24d0c73c9

Time (s): cpu = 00:02:00 ; elapsed = 00:01:37 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3793 ; free virtual = 5820

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c755d14d

Time (s): cpu = 00:02:02 ; elapsed = 00:01:38 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3793 ; free virtual = 5820

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 166980358

Time (s): cpu = 00:02:02 ; elapsed = 00:01:38 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3793 ; free virtual = 5820

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ae152373

Time (s): cpu = 00:02:17 ; elapsed = 00:02:04 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3767 ; free virtual = 5794

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 179375661

Time (s): cpu = 00:02:18 ; elapsed = 00:02:05 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3771 ; free virtual = 5798

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 212d021a8

Time (s): cpu = 00:02:18 ; elapsed = 00:02:06 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3771 ; free virtual = 5798
Phase 3 Detail Placement | Checksum: 212d021a8

Time (s): cpu = 00:02:19 ; elapsed = 00:02:06 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3771 ; free virtual = 5798

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20a983969

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=15.642 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20291ea42

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3754 ; free virtual = 5781
INFO: [Place 46-33] Processed net design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ecc1bb1f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5788
Phase 4.1.1.1 BUFG Insertion | Checksum: 20a983969

Time (s): cpu = 00:02:42 ; elapsed = 00:02:21 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5788

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.642. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ebcf4104

Time (s): cpu = 00:02:43 ; elapsed = 00:02:21 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5788

Time (s): cpu = 00:02:43 ; elapsed = 00:02:21 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5788
Phase 4.1 Post Commit Optimization | Checksum: 1ebcf4104

Time (s): cpu = 00:02:43 ; elapsed = 00:02:21 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5787

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ebcf4104

Time (s): cpu = 00:02:43 ; elapsed = 00:02:22 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5787

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|              16x16|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ebcf4104

Time (s): cpu = 00:02:44 ; elapsed = 00:02:22 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5787
Phase 4.3 Placer Reporting | Checksum: 1ebcf4104

Time (s): cpu = 00:02:44 ; elapsed = 00:02:22 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5787

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5787

Time (s): cpu = 00:02:44 ; elapsed = 00:02:22 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5787
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c9411fa6

Time (s): cpu = 00:02:44 ; elapsed = 00:02:22 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3760 ; free virtual = 5787
Ending Placer Task | Checksum: 12609d218

Time (s): cpu = 00:02:44 ; elapsed = 00:02:22 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3761 ; free virtual = 5789
INFO: [Common 17-83] Releasing license: Implementation
160 Infos, 13 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:48 ; elapsed = 00:02:24 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3824 ; free virtual = 5851
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3739 ; free virtual = 5842
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3781 ; free virtual = 5826
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3761 ; free virtual = 5806
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3766 ; free virtual = 5811
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ac3016d0 ConstDB: 0 ShapeSum: 79d9bb48 RouteDB: 0
Post Restoration Checksum: NetGraph: a2229f42 NumContArr: 1dd81f44 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: bffabe86

Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3626 ; free virtual = 5673

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: bffabe86

Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3592 ; free virtual = 5640

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: bffabe86

Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 3934.047 ; gain = 0.000 ; free physical = 3592 ; free virtual = 5640
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a1033eba

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 3953.773 ; gain = 19.727 ; free physical = 3562 ; free virtual = 5610
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.870 | TNS=0.000  | WHS=-1.346 | THS=-646.709|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0198302 %
  Global Horizontal Routing Utilization  = 0.0144523 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 44351
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 44344
  Number of Partially Routed Nets     = 7
  Number of Node Overlaps             = 6

Phase 2 Router Initialization | Checksum: 2275d7c14

Time (s): cpu = 00:01:37 ; elapsed = 00:00:48 . Memory (MB): peak = 3967.773 ; gain = 33.727 ; free physical = 3529 ; free virtual = 5577

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2275d7c14

Time (s): cpu = 00:01:37 ; elapsed = 00:00:48 . Memory (MB): peak = 3967.773 ; gain = 33.727 ; free physical = 3529 ; free virtual = 5577
Phase 3 Initial Routing | Checksum: 1b04ea91a

Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3528 ; free virtual = 5576

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6761
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.144  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ee2099ff

Time (s): cpu = 00:02:20 ; elapsed = 00:01:19 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3523 ; free virtual = 5572

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.144  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17e5ab41c

Time (s): cpu = 00:02:21 ; elapsed = 00:01:20 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3524 ; free virtual = 5574
Phase 4 Rip-up And Reroute | Checksum: 17e5ab41c

Time (s): cpu = 00:02:21 ; elapsed = 00:01:20 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3524 ; free virtual = 5574

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17112dc6f

Time (s): cpu = 00:02:25 ; elapsed = 00:01:23 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3524 ; free virtual = 5574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.144  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17112dc6f

Time (s): cpu = 00:02:25 ; elapsed = 00:01:23 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3526 ; free virtual = 5575

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17112dc6f

Time (s): cpu = 00:02:25 ; elapsed = 00:01:23 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3526 ; free virtual = 5575
Phase 5 Delay and Skew Optimization | Checksum: 17112dc6f

Time (s): cpu = 00:02:25 ; elapsed = 00:01:23 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3526 ; free virtual = 5575

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19fc785e1

Time (s): cpu = 00:02:30 ; elapsed = 00:01:27 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3525 ; free virtual = 5575
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.144  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13d1f38b7

Time (s): cpu = 00:02:31 ; elapsed = 00:01:27 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3525 ; free virtual = 5575
Phase 6 Post Hold Fix | Checksum: 13d1f38b7

Time (s): cpu = 00:02:31 ; elapsed = 00:01:27 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3525 ; free virtual = 5575

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.6688 %
  Global Horizontal Routing Utilization  = 17.3155 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 145aacb3c

Time (s): cpu = 00:02:31 ; elapsed = 00:01:27 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3525 ; free virtual = 5575

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 145aacb3c

Time (s): cpu = 00:02:31 ; elapsed = 00:01:28 . Memory (MB): peak = 3982.977 ; gain = 48.930 ; free physical = 3522 ; free virtual = 5571

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19dec23de

Time (s): cpu = 00:02:35 ; elapsed = 00:01:31 . Memory (MB): peak = 3998.984 ; gain = 64.938 ; free physical = 3521 ; free virtual = 5571

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.144  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19dec23de

Time (s): cpu = 00:02:40 ; elapsed = 00:01:34 . Memory (MB): peak = 3998.984 ; gain = 64.938 ; free physical = 3523 ; free virtual = 5573
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 3998.984 ; gain = 64.938 ; free physical = 3577 ; free virtual = 5627

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 13 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:05 ; elapsed = 00:01:47 . Memory (MB): peak = 3998.984 ; gain = 64.938 ; free physical = 3577 ; free virtual = 5627
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3998.984 ; gain = 0.000 ; free physical = 3491 ; free virtual = 5625
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4006.988 ; gain = 8.004 ; free physical = 3527 ; free virtual = 5598
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 4084.367 ; gain = 77.379 ; free physical = 3485 ; free virtual = 5556
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 4084.367 ; gain = 0.000 ; free physical = 3487 ; free virtual = 5558
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
191 Infos, 14 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 4148.418 ; gain = 64.051 ; free physical = 3436 ; free virtual = 5521
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 08:34:05 2024...
#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 11 08:37:24 2024
# Process ID: 22715
# Current directory: /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 1996.808 MHz, CPU Physical cores: 8, Host memory: 10173 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2907.000 ; gain = 2.969 ; free physical = 4276 ; free virtual = 6382
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2907.023 ; gain = 0.000 ; free physical = 4811 ; free virtual = 6918
INFO: [Netlist 29-17] Analyzing 3533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3115.031 ; gain = 59.008 ; free physical = 4124 ; free virtual = 6231
Restored from archive | CPU: 1.670000 secs | Memory: 57.072029 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3115.031 ; gain = 59.008 ; free physical = 4124 ; free virtual = 6231
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.031 ; gain = 0.000 ; free physical = 4127 ; free virtual = 6235
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3119.031 ; gain = 220.938 ; free physical = 4127 ; free virtual = 6235
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_operator_32_false_acc_7_nl input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_operator_32_false_acc_7_nl/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_operator_32_false_acc_7_nl input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_operator_32_false_acc_7_nl/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_operator_32_false_acc_7_nl input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_operator_32_false_acc_7_nl/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_105 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_105/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_105 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_105/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__0 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__0 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__1 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__1 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__2 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__2 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__3 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__3 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__4 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__4 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__6 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__6 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 input design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_operator_32_false_acc_7_nl output design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_operator_32_false_acc_7_nl/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_105 output design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_105/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__0 output design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__1 output design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__4 output design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_operator_32_false_acc_7_nl multiplier stage design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_operator_32_false_acc_7_nl/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_105 multiplier stage design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_105/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__0 multiplier stage design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__1 multiplier stage design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__4 multiplier stage design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 multiplier stage design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 multiplier stage design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__5 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[17]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[18]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[19]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[20]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[21]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[22]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[23]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[24]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[25]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[26]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[27]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[28]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[29]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[30]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[31]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_104__7 output is connected to registers with an asynchronous reset (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_p_1_sva_reg[32]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1571] connects_D: The FDRE cell design_1_i/caravel_0/inst/caravel_top/soc/core/multiregimpl2_regs0_reg has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (design_1_i/spiflash_0/inst/write_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (design_1_i/spiflash_0/inst/wstart_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[5] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[1]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[2]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[2]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[2]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[2]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[2]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[2]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[2]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/w_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[2]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/w_ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[6] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[2]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[3]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[3]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[3]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[3]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[3]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[3]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[3]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[3]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/w_ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[3]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/w_ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1 has an input control pin design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/ADDRARDADDR[7] (net: design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/ADDRARDADDR[3]) which is driven by a register (design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 68 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps_axil_0/inst/PL_AS/as_aa_tkeep[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_aa_tlast, design_1_i/ps_axil_0/inst/PL_AS/as_aa_tstrb[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_ad_tkeep[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_ad_tstrb[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_ad_tuser[1:0], design_1_i/ps_axil_0/inst/PL_AS/as_la_tready, design_1_i/ps_axil_0/inst/PL_AS/as_up_tkeep[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_up_tstrb[3:0], design_1_i/ps_axil_0/inst/PL_AS/as_up_tupsb[4:0], design_1_i/ps_axil_0/inst/PL_AS/as_up_tuser[1:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 32 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 117 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 3787.219 ; gain = 653.344 ; free physical = 3942 ; free virtual = 6059
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 08:38:14 2024...
