   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f4xx_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.data.APBAHBPrescTable,"aw",%progbits
  20              		.align	2
  23              	APBAHBPrescTable:
  24 0000 00       		.byte	0
  25 0001 00       		.byte	0
  26 0002 00       		.byte	0
  27 0003 00       		.byte	0
  28 0004 01       		.byte	1
  29 0005 02       		.byte	2
  30 0006 03       		.byte	3
  31 0007 04       		.byte	4
  32 0008 01       		.byte	1
  33 0009 02       		.byte	2
  34 000a 03       		.byte	3
  35 000b 04       		.byte	4
  36 000c 06       		.byte	6
  37 000d 07       		.byte	7
  38 000e 08       		.byte	8
  39 000f 09       		.byte	9
  40              		.text
  41              		.align	2
  42              		.global	RCC_DeInit
  43              		.thumb
  44              		.thumb_func
  46              	RCC_DeInit:
  47              	.LFB110:
  48              		.file 1 "../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
   1:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.0.0
   6:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    30-September-2011
   7:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @verbatim
  15:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               
  16:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  17:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  19:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  20:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
  23:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
  30:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
  31:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
  37:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                        
  39:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @endverbatim
  40:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  41:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  42:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  43:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  44:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  45:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  46:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  47:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  48:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  49:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  50:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  51:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  52:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  53:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  54:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  55:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  56:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  57:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  58:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  59:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  60:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  61:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  62:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  63:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  64:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  65:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  66:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  67:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  68:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  69:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  70:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  71:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  72:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  73:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  74:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  75:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  76:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  77:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  78:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  79:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  80:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  81:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  82:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  83:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  84:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  85:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  86:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  87:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  88:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  89:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  90:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  91:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  92:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  93:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
  94:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
  95:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
  96:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  97:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
  98:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
  99:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      the PLL as System clock source.
 149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock source.
 152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      exception vector.   
 171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  49              		.loc 1 197 0
  50              		.cfi_startproc
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 1, uses_anonymous_args = 0
  53              		@ link register save eliminated.
  54 0000 80B4     		push	{r7}
  55              	.LCFI0:
  56              		.cfi_def_cfa_offset 4
  57              		.cfi_offset 7, -4
  58 0002 00AF     		add	r7, sp, #0
  59              	.LCFI1:
  60              		.cfi_def_cfa_register 7
 198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  61              		.loc 1 199 0
  62 0004 4FF46053 		mov	r3, #14336
  63 0008 C4F20203 		movt	r3, 16386
  64 000c 4FF46052 		mov	r2, #14336
  65 0010 C4F20202 		movt	r2, 16386
  66 0014 1268     		ldr	r2, [r2, #0]
  67 0016 42F00102 		orr	r2, r2, #1
  68 001a 1A60     		str	r2, [r3, #0]
 200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  69              		.loc 1 202 0
  70 001c 4FF46053 		mov	r3, #14336
  71 0020 C4F20203 		movt	r3, 16386
  72 0024 4FF00002 		mov	r2, #0
  73 0028 9A60     		str	r2, [r3, #8]
 203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  74              		.loc 1 205 0
  75 002a 4FF46053 		mov	r3, #14336
  76 002e C4F20203 		movt	r3, 16386
  77 0032 4FF46052 		mov	r2, #14336
  78 0036 C4F20202 		movt	r2, 16386
  79 003a 1268     		ldr	r2, [r2, #0]
  80 003c 22F08472 		bic	r2, r2, #17301504
  81 0040 22F48032 		bic	r2, r2, #65536
  82 0044 1A60     		str	r2, [r3, #0]
 206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  83              		.loc 1 208 0
  84 0046 4FF46053 		mov	r3, #14336
  85 004a C4F20203 		movt	r3, 16386
  86 004e 43F21002 		movw	r2, #12304
  87 0052 C2F20042 		movt	r2, 9216
  88 0056 5A60     		str	r2, [r3, #4]
 209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  89              		.loc 1 211 0
  90 0058 4FF46053 		mov	r3, #14336
  91 005c C4F20203 		movt	r3, 16386
  92 0060 4FF46052 		mov	r2, #14336
  93 0064 C4F20202 		movt	r2, 16386
  94 0068 1268     		ldr	r2, [r2, #0]
  95 006a 22F48022 		bic	r2, r2, #262144
  96 006e 1A60     		str	r2, [r3, #0]
 212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  97              		.loc 1 214 0
  98 0070 4FF46053 		mov	r3, #14336
  99 0074 C4F20203 		movt	r3, 16386
 100 0078 4FF00002 		mov	r2, #0
 101 007c DA60     		str	r2, [r3, #12]
 215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 102              		.loc 1 215 0
 103 007e BD46     		mov	sp, r7
 104 0080 80BC     		pop	{r7}
 105 0082 7047     		bx	lr
 106              		.cfi_endproc
 107              	.LFE110:
 109              		.align	2
 110              		.global	RCC_HSEConfig
 111              		.thumb
 112              		.thumb_func
 114              	RCC_HSEConfig:
 115              	.LFB111:
 216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 116              		.loc 1 238 0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 8
 119              		@ frame_needed = 1, uses_anonymous_args = 0
 120              		@ link register save eliminated.
 121 0084 80B4     		push	{r7}
 122              	.LCFI2:
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 7, -4
 125 0086 83B0     		sub	sp, sp, #12
 126              	.LCFI3:
 127              		.cfi_def_cfa_offset 16
 128 0088 00AF     		add	r7, sp, #0
 129              	.LCFI4:
 130              		.cfi_def_cfa_register 7
 131 008a 0346     		mov	r3, r0
 132 008c FB71     		strb	r3, [r7, #7]
 239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 133              		.loc 1 243 0
 134 008e 43F60203 		movw	r3, #14338
 135 0092 C4F20203 		movt	r3, 16386
 136 0096 4FF00002 		mov	r2, #0
 137 009a 1A70     		strb	r2, [r3, #0]
 244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 138              		.loc 1 246 0
 139 009c 43F60203 		movw	r3, #14338
 140 00a0 C4F20203 		movt	r3, 16386
 141 00a4 FA79     		ldrb	r2, [r7, #7]
 142 00a6 1A70     		strb	r2, [r3, #0]
 247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 143              		.loc 1 247 0
 144 00a8 07F10C07 		add	r7, r7, #12
 145 00ac BD46     		mov	sp, r7
 146 00ae 80BC     		pop	{r7}
 147 00b0 7047     		bx	lr
 148              		.cfi_endproc
 149              	.LFE111:
 151 00b2 00BF     		.align	2
 152              		.global	RCC_WaitForHSEStartUp
 153              		.thumb
 154              		.thumb_func
 156              	RCC_WaitForHSEStartUp:
 157              	.LFB112:
 248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 158              		.loc 1 262 0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 8
 161              		@ frame_needed = 1, uses_anonymous_args = 0
 162 00b4 80B5     		push	{r7, lr}
 163              	.LCFI5:
 164              		.cfi_def_cfa_offset 8
 165              		.cfi_offset 14, -4
 166              		.cfi_offset 7, -8
 167 00b6 82B0     		sub	sp, sp, #8
 168              	.LCFI6:
 169              		.cfi_def_cfa_offset 16
 170 00b8 00AF     		add	r7, sp, #0
 171              	.LCFI7:
 172              		.cfi_def_cfa_register 7
 263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 173              		.loc 1 263 0
 174 00ba 4FF00003 		mov	r3, #0
 175 00be 3B60     		str	r3, [r7, #0]
 264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 176              		.loc 1 264 0
 177 00c0 4FF00003 		mov	r3, #0
 178 00c4 FB71     		strb	r3, [r7, #7]
 265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 179              		.loc 1 265 0
 180 00c6 4FF00003 		mov	r3, #0
 181 00ca BB71     		strb	r3, [r7, #6]
 182              	.L5:
 266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 183              		.loc 1 269 0 discriminator 1
 184 00cc 4FF03100 		mov	r0, #49
 185 00d0 FFF7FEFF 		bl	RCC_GetFlagStatus
 186 00d4 0346     		mov	r3, r0
 187 00d6 BB71     		strb	r3, [r7, #6]
 270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 188              		.loc 1 270 0 discriminator 1
 189 00d8 3B68     		ldr	r3, [r7, #0]
 190 00da 03F10103 		add	r3, r3, #1
 191 00de 3B60     		str	r3, [r7, #0]
 271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 192              		.loc 1 271 0 discriminator 1
 193 00e0 3B68     		ldr	r3, [r7, #0]
 194 00e2 B3F5A06F 		cmp	r3, #1280
 195 00e6 02D0     		beq	.L4
 196 00e8 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 197 00ea 002B     		cmp	r3, #0
 198 00ec EED0     		beq	.L5
 199              	.L4:
 272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 200              		.loc 1 273 0
 201 00ee 4FF03100 		mov	r0, #49
 202 00f2 FFF7FEFF 		bl	RCC_GetFlagStatus
 203 00f6 0346     		mov	r3, r0
 204 00f8 002B     		cmp	r3, #0
 205 00fa 03D0     		beq	.L6
 274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 206              		.loc 1 275 0
 207 00fc 4FF00103 		mov	r3, #1
 208 0100 FB71     		strb	r3, [r7, #7]
 209 0102 02E0     		b	.L7
 210              	.L6:
 276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 211              		.loc 1 279 0
 212 0104 4FF00003 		mov	r3, #0
 213 0108 FB71     		strb	r3, [r7, #7]
 214              	.L7:
 280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 215              		.loc 1 281 0
 216 010a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 217              		.loc 1 282 0
 218 010c 1846     		mov	r0, r3
 219 010e 07F10807 		add	r7, r7, #8
 220 0112 BD46     		mov	sp, r7
 221 0114 80BD     		pop	{r7, pc}
 222              		.cfi_endproc
 223              	.LFE112:
 225 0116 00BF     		.align	2
 226              		.global	RCC_AdjustHSICalibrationValue
 227              		.thumb
 228              		.thumb_func
 230              	RCC_AdjustHSICalibrationValue:
 231              	.LFB113:
 283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 232              		.loc 1 293 0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 16
 235              		@ frame_needed = 1, uses_anonymous_args = 0
 236              		@ link register save eliminated.
 237 0118 80B4     		push	{r7}
 238              	.LCFI8:
 239              		.cfi_def_cfa_offset 4
 240              		.cfi_offset 7, -4
 241 011a 85B0     		sub	sp, sp, #20
 242              	.LCFI9:
 243              		.cfi_def_cfa_offset 24
 244 011c 00AF     		add	r7, sp, #0
 245              	.LCFI10:
 246              		.cfi_def_cfa_register 7
 247 011e 0346     		mov	r3, r0
 248 0120 FB71     		strb	r3, [r7, #7]
 294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 249              		.loc 1 294 0
 250 0122 4FF00003 		mov	r3, #0
 251 0126 FB60     		str	r3, [r7, #12]
 295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 252              		.loc 1 298 0
 253 0128 4FF46053 		mov	r3, #14336
 254 012c C4F20203 		movt	r3, 16386
 255 0130 1B68     		ldr	r3, [r3, #0]
 256 0132 FB60     		str	r3, [r7, #12]
 299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 257              		.loc 1 301 0
 258 0134 FB68     		ldr	r3, [r7, #12]
 259 0136 23F0F803 		bic	r3, r3, #248
 260 013a FB60     		str	r3, [r7, #12]
 302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 261              		.loc 1 304 0
 262 013c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 263 013e 4FEAC303 		lsl	r3, r3, #3
 264 0142 FA68     		ldr	r2, [r7, #12]
 265 0144 1343     		orrs	r3, r3, r2
 266 0146 FB60     		str	r3, [r7, #12]
 305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 267              		.loc 1 307 0
 268 0148 4FF46053 		mov	r3, #14336
 269 014c C4F20203 		movt	r3, 16386
 270 0150 FA68     		ldr	r2, [r7, #12]
 271 0152 1A60     		str	r2, [r3, #0]
 308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 272              		.loc 1 308 0
 273 0154 07F11407 		add	r7, r7, #20
 274 0158 BD46     		mov	sp, r7
 275 015a 80BC     		pop	{r7}
 276 015c 7047     		bx	lr
 277              		.cfi_endproc
 278              	.LFE113:
 280 015e 00BF     		.align	2
 281              		.global	RCC_HSICmd
 282              		.thumb
 283              		.thumb_func
 285              	RCC_HSICmd:
 286              	.LFB114:
 309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 287              		.loc 1 329 0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 8
 290              		@ frame_needed = 1, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 292 0160 80B4     		push	{r7}
 293              	.LCFI11:
 294              		.cfi_def_cfa_offset 4
 295              		.cfi_offset 7, -4
 296 0162 83B0     		sub	sp, sp, #12
 297              	.LCFI12:
 298              		.cfi_def_cfa_offset 16
 299 0164 00AF     		add	r7, sp, #0
 300              	.LCFI13:
 301              		.cfi_def_cfa_register 7
 302 0166 0346     		mov	r3, r0
 303 0168 FB71     		strb	r3, [r7, #7]
 330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 304              		.loc 1 333 0
 305 016a 4FF00003 		mov	r3, #0
 306 016e C4F24723 		movt	r3, 16967
 307 0172 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 308 0174 1A60     		str	r2, [r3, #0]
 334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 309              		.loc 1 334 0
 310 0176 07F10C07 		add	r7, r7, #12
 311 017a BD46     		mov	sp, r7
 312 017c 80BC     		pop	{r7}
 313 017e 7047     		bx	lr
 314              		.cfi_endproc
 315              	.LFE114:
 317              		.align	2
 318              		.global	RCC_LSEConfig
 319              		.thumb
 320              		.thumb_func
 322              	RCC_LSEConfig:
 323              	.LFB115:
 335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 324              		.loc 1 354 0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 8
 327              		@ frame_needed = 1, uses_anonymous_args = 0
 328              		@ link register save eliminated.
 329 0180 80B4     		push	{r7}
 330              	.LCFI14:
 331              		.cfi_def_cfa_offset 4
 332              		.cfi_offset 7, -4
 333 0182 83B0     		sub	sp, sp, #12
 334              	.LCFI15:
 335              		.cfi_def_cfa_offset 16
 336 0184 00AF     		add	r7, sp, #0
 337              	.LCFI16:
 338              		.cfi_def_cfa_register 7
 339 0186 0346     		mov	r3, r0
 340 0188 FB71     		strb	r3, [r7, #7]
 355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 341              		.loc 1 360 0
 342 018a 43F67003 		movw	r3, #14448
 343 018e C4F20203 		movt	r3, 16386
 344 0192 4FF00002 		mov	r2, #0
 345 0196 1A70     		strb	r2, [r3, #0]
 361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 346              		.loc 1 363 0
 347 0198 43F67003 		movw	r3, #14448
 348 019c C4F20203 		movt	r3, 16386
 349 01a0 4FF00002 		mov	r2, #0
 350 01a4 1A70     		strb	r2, [r3, #0]
 364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 351              		.loc 1 366 0
 352 01a6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 353 01a8 012B     		cmp	r3, #1
 354 01aa 02D0     		beq	.L12
 355 01ac 042B     		cmp	r3, #4
 356 01ae 08D0     		beq	.L13
 357 01b0 0FE0     		b	.L15
 358              	.L12:
 367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 359              		.loc 1 370 0
 360 01b2 43F67003 		movw	r3, #14448
 361 01b6 C4F20203 		movt	r3, 16386
 362 01ba 4FF00102 		mov	r2, #1
 363 01be 1A70     		strb	r2, [r3, #0]
 371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 364              		.loc 1 371 0
 365 01c0 08E0     		b	.L10
 366              	.L13:
 372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 367              		.loc 1 374 0
 368 01c2 43F67003 		movw	r3, #14448
 369 01c6 C4F20203 		movt	r3, 16386
 370 01ca 4FF00502 		mov	r2, #5
 371 01ce 1A70     		strb	r2, [r3, #0]
 375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 372              		.loc 1 375 0
 373 01d0 00E0     		b	.L10
 374              	.L15:
 376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 375              		.loc 1 377 0
 376 01d2 00BF     		nop
 377              	.L10:
 378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 378              		.loc 1 379 0
 379 01d4 07F10C07 		add	r7, r7, #12
 380 01d8 BD46     		mov	sp, r7
 381 01da 80BC     		pop	{r7}
 382 01dc 7047     		bx	lr
 383              		.cfi_endproc
 384              	.LFE115:
 386 01de 00BF     		.align	2
 387              		.global	RCC_LSICmd
 388              		.thumb
 389              		.thumb_func
 391              	RCC_LSICmd:
 392              	.LFB116:
 380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 393              		.loc 1 394 0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 8
 396              		@ frame_needed = 1, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 398 01e0 80B4     		push	{r7}
 399              	.LCFI17:
 400              		.cfi_def_cfa_offset 4
 401              		.cfi_offset 7, -4
 402 01e2 83B0     		sub	sp, sp, #12
 403              	.LCFI18:
 404              		.cfi_def_cfa_offset 16
 405 01e4 00AF     		add	r7, sp, #0
 406              	.LCFI19:
 407              		.cfi_def_cfa_register 7
 408 01e6 0346     		mov	r3, r0
 409 01e8 FB71     		strb	r3, [r7, #7]
 395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 410              		.loc 1 398 0
 411 01ea 4FF46863 		mov	r3, #3712
 412 01ee C4F24723 		movt	r3, 16967
 413 01f2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 414 01f4 1A60     		str	r2, [r3, #0]
 399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 415              		.loc 1 399 0
 416 01f6 07F10C07 		add	r7, r7, #12
 417 01fa BD46     		mov	sp, r7
 418 01fc 80BC     		pop	{r7}
 419 01fe 7047     		bx	lr
 420              		.cfi_endproc
 421              	.LFE116:
 423              		.align	2
 424              		.global	RCC_PLLConfig
 425              		.thumb
 426              		.thumb_func
 428              	RCC_PLLConfig:
 429              	.LFB117:
 400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 430              		.loc 1 437 0
 431              		.cfi_startproc
 432              		@ args = 4, pretend = 0, frame = 16
 433              		@ frame_needed = 1, uses_anonymous_args = 0
 434              		@ link register save eliminated.
 435 0200 80B4     		push	{r7}
 436              	.LCFI20:
 437              		.cfi_def_cfa_offset 4
 438              		.cfi_offset 7, -4
 439 0202 85B0     		sub	sp, sp, #20
 440              	.LCFI21:
 441              		.cfi_def_cfa_offset 24
 442 0204 00AF     		add	r7, sp, #0
 443              	.LCFI22:
 444              		.cfi_def_cfa_register 7
 445 0206 F860     		str	r0, [r7, #12]
 446 0208 B960     		str	r1, [r7, #8]
 447 020a 7A60     		str	r2, [r7, #4]
 448 020c 3B60     		str	r3, [r7, #0]
 438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 449              		.loc 1 445 0
 450 020e 4FF46053 		mov	r3, #14336
 451 0212 C4F20203 		movt	r3, 16386
 452 0216 7A68     		ldr	r2, [r7, #4]
 453 0218 4FEA8211 		lsl	r1, r2, #6
 454 021c BA68     		ldr	r2, [r7, #8]
 455 021e 1143     		orrs	r1, r1, r2
 456 0220 3A68     		ldr	r2, [r7, #0]
 457 0222 4FEA5202 		lsr	r2, r2, #1
 458 0226 02F1FF32 		add	r2, r2, #-1
 459 022a 4FEA0242 		lsl	r2, r2, #16
 460 022e 1143     		orrs	r1, r1, r2
 461 0230 FA68     		ldr	r2, [r7, #12]
 462 0232 1143     		orrs	r1, r1, r2
 446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 463              		.loc 1 446 0
 464 0234 BA69     		ldr	r2, [r7, #24]
 465 0236 4FEA0262 		lsl	r2, r2, #24
 445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 466              		.loc 1 445 0
 467 023a 0A43     		orrs	r2, r2, r1
 468 023c 5A60     		str	r2, [r3, #4]
 447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 469              		.loc 1 447 0
 470 023e 07F11407 		add	r7, r7, #20
 471 0242 BD46     		mov	sp, r7
 472 0244 80BC     		pop	{r7}
 473 0246 7047     		bx	lr
 474              		.cfi_endproc
 475              	.LFE117:
 477              		.align	2
 478              		.global	RCC_PLLCmd
 479              		.thumb
 480              		.thumb_func
 482              	RCC_PLLCmd:
 483              	.LFB118:
 448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 484              		.loc 1 460 0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 8
 487              		@ frame_needed = 1, uses_anonymous_args = 0
 488              		@ link register save eliminated.
 489 0248 80B4     		push	{r7}
 490              	.LCFI23:
 491              		.cfi_def_cfa_offset 4
 492              		.cfi_offset 7, -4
 493 024a 83B0     		sub	sp, sp, #12
 494              	.LCFI24:
 495              		.cfi_def_cfa_offset 16
 496 024c 00AF     		add	r7, sp, #0
 497              	.LCFI25:
 498              		.cfi_def_cfa_register 7
 499 024e 0346     		mov	r3, r0
 500 0250 FB71     		strb	r3, [r7, #7]
 461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 501              		.loc 1 463 0
 502 0252 4FF06003 		mov	r3, #96
 503 0256 C4F24723 		movt	r3, 16967
 504 025a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 505 025c 1A60     		str	r2, [r3, #0]
 464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 506              		.loc 1 464 0
 507 025e 07F10C07 		add	r7, r7, #12
 508 0262 BD46     		mov	sp, r7
 509 0264 80BC     		pop	{r7}
 510 0266 7047     		bx	lr
 511              		.cfi_endproc
 512              	.LFE118:
 514              		.align	2
 515              		.global	RCC_PLLI2SConfig
 516              		.thumb
 517              		.thumb_func
 519              	RCC_PLLI2SConfig:
 520              	.LFB119:
 465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 521              		.loc 1 486 0
 522              		.cfi_startproc
 523              		@ args = 0, pretend = 0, frame = 8
 524              		@ frame_needed = 1, uses_anonymous_args = 0
 525              		@ link register save eliminated.
 526 0268 80B4     		push	{r7}
 527              	.LCFI26:
 528              		.cfi_def_cfa_offset 4
 529              		.cfi_offset 7, -4
 530 026a 83B0     		sub	sp, sp, #12
 531              	.LCFI27:
 532              		.cfi_def_cfa_offset 16
 533 026c 00AF     		add	r7, sp, #0
 534              	.LCFI28:
 535              		.cfi_def_cfa_register 7
 536 026e 7860     		str	r0, [r7, #4]
 537 0270 3960     		str	r1, [r7, #0]
 487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 538              		.loc 1 491 0
 539 0272 4FF46053 		mov	r3, #14336
 540 0276 C4F20203 		movt	r3, 16386
 541 027a 7A68     		ldr	r2, [r7, #4]
 542 027c 4FEA8211 		lsl	r1, r2, #6
 543 0280 3A68     		ldr	r2, [r7, #0]
 544 0282 4FEA0272 		lsl	r2, r2, #28
 545 0286 0A43     		orrs	r2, r2, r1
 546 0288 C3F88420 		str	r2, [r3, #132]
 492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 547              		.loc 1 492 0
 548 028c 07F10C07 		add	r7, r7, #12
 549 0290 BD46     		mov	sp, r7
 550 0292 80BC     		pop	{r7}
 551 0294 7047     		bx	lr
 552              		.cfi_endproc
 553              	.LFE119:
 555 0296 00BF     		.align	2
 556              		.global	RCC_PLLI2SCmd
 557              		.thumb
 558              		.thumb_func
 560              	RCC_PLLI2SCmd:
 561              	.LFB120:
 493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 562              		.loc 1 501 0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 8
 565              		@ frame_needed = 1, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 567 0298 80B4     		push	{r7}
 568              	.LCFI29:
 569              		.cfi_def_cfa_offset 4
 570              		.cfi_offset 7, -4
 571 029a 83B0     		sub	sp, sp, #12
 572              	.LCFI30:
 573              		.cfi_def_cfa_offset 16
 574 029c 00AF     		add	r7, sp, #0
 575              	.LCFI31:
 576              		.cfi_def_cfa_register 7
 577 029e 0346     		mov	r3, r0
 578 02a0 FB71     		strb	r3, [r7, #7]
 502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 579              		.loc 1 504 0
 580 02a2 4FF06803 		mov	r3, #104
 581 02a6 C4F24723 		movt	r3, 16967
 582 02aa FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 583 02ac 1A60     		str	r2, [r3, #0]
 505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 584              		.loc 1 505 0
 585 02ae 07F10C07 		add	r7, r7, #12
 586 02b2 BD46     		mov	sp, r7
 587 02b4 80BC     		pop	{r7}
 588 02b6 7047     		bx	lr
 589              		.cfi_endproc
 590              	.LFE120:
 592              		.align	2
 593              		.global	RCC_ClockSecuritySystemCmd
 594              		.thumb
 595              		.thumb_func
 597              	RCC_ClockSecuritySystemCmd:
 598              	.LFB121:
 506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 599              		.loc 1 519 0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 8
 602              		@ frame_needed = 1, uses_anonymous_args = 0
 603              		@ link register save eliminated.
 604 02b8 80B4     		push	{r7}
 605              	.LCFI32:
 606              		.cfi_def_cfa_offset 4
 607              		.cfi_offset 7, -4
 608 02ba 83B0     		sub	sp, sp, #12
 609              	.LCFI33:
 610              		.cfi_def_cfa_offset 16
 611 02bc 00AF     		add	r7, sp, #0
 612              	.LCFI34:
 613              		.cfi_def_cfa_register 7
 614 02be 0346     		mov	r3, r0
 615 02c0 FB71     		strb	r3, [r7, #7]
 520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 616              		.loc 1 522 0
 617 02c2 4FF04C03 		mov	r3, #76
 618 02c6 C4F24723 		movt	r3, 16967
 619 02ca FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 620 02cc 1A60     		str	r2, [r3, #0]
 523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 621              		.loc 1 523 0
 622 02ce 07F10C07 		add	r7, r7, #12
 623 02d2 BD46     		mov	sp, r7
 624 02d4 80BC     		pop	{r7}
 625 02d6 7047     		bx	lr
 626              		.cfi_endproc
 627              	.LFE121:
 629              		.align	2
 630              		.global	RCC_MCO1Config
 631              		.thumb
 632              		.thumb_func
 634              	RCC_MCO1Config:
 635              	.LFB122:
 524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 636              		.loc 1 544 0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 16
 639              		@ frame_needed = 1, uses_anonymous_args = 0
 640              		@ link register save eliminated.
 641 02d8 80B4     		push	{r7}
 642              	.LCFI35:
 643              		.cfi_def_cfa_offset 4
 644              		.cfi_offset 7, -4
 645 02da 85B0     		sub	sp, sp, #20
 646              	.LCFI36:
 647              		.cfi_def_cfa_offset 24
 648 02dc 00AF     		add	r7, sp, #0
 649              	.LCFI37:
 650              		.cfi_def_cfa_register 7
 651 02de 7860     		str	r0, [r7, #4]
 652 02e0 3960     		str	r1, [r7, #0]
 545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 653              		.loc 1 545 0
 654 02e2 4FF00003 		mov	r3, #0
 655 02e6 FB60     		str	r3, [r7, #12]
 546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 656              		.loc 1 551 0
 657 02e8 4FF46053 		mov	r3, #14336
 658 02ec C4F20203 		movt	r3, 16386
 659 02f0 9B68     		ldr	r3, [r3, #8]
 660 02f2 FB60     		str	r3, [r7, #12]
 552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 661              		.loc 1 554 0
 662 02f4 FB68     		ldr	r3, [r7, #12]
 663 02f6 23F0EC63 		bic	r3, r3, #123731968
 664 02fa FB60     		str	r3, [r7, #12]
 555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 665              		.loc 1 557 0
 666 02fc 7A68     		ldr	r2, [r7, #4]
 667 02fe 3B68     		ldr	r3, [r7, #0]
 668 0300 1343     		orrs	r3, r3, r2
 669 0302 FA68     		ldr	r2, [r7, #12]
 670 0304 1343     		orrs	r3, r3, r2
 671 0306 FB60     		str	r3, [r7, #12]
 558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 672              		.loc 1 560 0
 673 0308 4FF46053 		mov	r3, #14336
 674 030c C4F20203 		movt	r3, 16386
 675 0310 FA68     		ldr	r2, [r7, #12]
 676 0312 9A60     		str	r2, [r3, #8]
 561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 677              		.loc 1 561 0
 678 0314 07F11407 		add	r7, r7, #20
 679 0318 BD46     		mov	sp, r7
 680 031a 80BC     		pop	{r7}
 681 031c 7047     		bx	lr
 682              		.cfi_endproc
 683              	.LFE122:
 685 031e 00BF     		.align	2
 686              		.global	RCC_MCO2Config
 687              		.thumb
 688              		.thumb_func
 690              	RCC_MCO2Config:
 691              	.LFB123:
 562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 692              		.loc 1 582 0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 16
 695              		@ frame_needed = 1, uses_anonymous_args = 0
 696              		@ link register save eliminated.
 697 0320 80B4     		push	{r7}
 698              	.LCFI38:
 699              		.cfi_def_cfa_offset 4
 700              		.cfi_offset 7, -4
 701 0322 85B0     		sub	sp, sp, #20
 702              	.LCFI39:
 703              		.cfi_def_cfa_offset 24
 704 0324 00AF     		add	r7, sp, #0
 705              	.LCFI40:
 706              		.cfi_def_cfa_register 7
 707 0326 7860     		str	r0, [r7, #4]
 708 0328 3960     		str	r1, [r7, #0]
 583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 709              		.loc 1 583 0
 710 032a 4FF00003 		mov	r3, #0
 711 032e FB60     		str	r3, [r7, #12]
 584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 712              		.loc 1 589 0
 713 0330 4FF46053 		mov	r3, #14336
 714 0334 C4F20203 		movt	r3, 16386
 715 0338 9B68     		ldr	r3, [r3, #8]
 716 033a FB60     		str	r3, [r7, #12]
 590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 717              		.loc 1 592 0
 718 033c FB68     		ldr	r3, [r7, #12]
 719 033e 23F07843 		bic	r3, r3, #-134217728
 720 0342 FB60     		str	r3, [r7, #12]
 593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 721              		.loc 1 595 0
 722 0344 7A68     		ldr	r2, [r7, #4]
 723 0346 3B68     		ldr	r3, [r7, #0]
 724 0348 1343     		orrs	r3, r3, r2
 725 034a FA68     		ldr	r2, [r7, #12]
 726 034c 1343     		orrs	r3, r3, r2
 727 034e FB60     		str	r3, [r7, #12]
 596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 728              		.loc 1 598 0
 729 0350 4FF46053 		mov	r3, #14336
 730 0354 C4F20203 		movt	r3, 16386
 731 0358 FA68     		ldr	r2, [r7, #12]
 732 035a 9A60     		str	r2, [r3, #8]
 599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 733              		.loc 1 599 0
 734 035c 07F11407 		add	r7, r7, #20
 735 0360 BD46     		mov	sp, r7
 736 0362 80BC     		pop	{r7}
 737 0364 7047     		bx	lr
 738              		.cfi_endproc
 739              	.LFE123:
 741 0366 00BF     		.align	2
 742              		.global	RCC_SYSCLKConfig
 743              		.thumb
 744              		.thumb_func
 746              	RCC_SYSCLKConfig:
 747              	.LFB124:
 600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   APB2 busses clocks.
 615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      HSE and PLL.
 618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           functions to configure this clock. 
 631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
 636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      adapted accordingly:
 639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 748              		.loc 1 688 0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 16
 751              		@ frame_needed = 1, uses_anonymous_args = 0
 752              		@ link register save eliminated.
 753 0368 80B4     		push	{r7}
 754              	.LCFI41:
 755              		.cfi_def_cfa_offset 4
 756              		.cfi_offset 7, -4
 757 036a 85B0     		sub	sp, sp, #20
 758              	.LCFI42:
 759              		.cfi_def_cfa_offset 24
 760 036c 00AF     		add	r7, sp, #0
 761              	.LCFI43:
 762              		.cfi_def_cfa_register 7
 763 036e 7860     		str	r0, [r7, #4]
 689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 764              		.loc 1 689 0
 765 0370 4FF00003 		mov	r3, #0
 766 0374 FB60     		str	r3, [r7, #12]
 690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 767              		.loc 1 694 0
 768 0376 4FF46053 		mov	r3, #14336
 769 037a C4F20203 		movt	r3, 16386
 770 037e 9B68     		ldr	r3, [r3, #8]
 771 0380 FB60     		str	r3, [r7, #12]
 695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 772              		.loc 1 697 0
 773 0382 FB68     		ldr	r3, [r7, #12]
 774 0384 23F00303 		bic	r3, r3, #3
 775 0388 FB60     		str	r3, [r7, #12]
 698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 776              		.loc 1 700 0
 777 038a FA68     		ldr	r2, [r7, #12]
 778 038c 7B68     		ldr	r3, [r7, #4]
 779 038e 1343     		orrs	r3, r3, r2
 780 0390 FB60     		str	r3, [r7, #12]
 701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 781              		.loc 1 703 0
 782 0392 4FF46053 		mov	r3, #14336
 783 0396 C4F20203 		movt	r3, 16386
 784 039a FA68     		ldr	r2, [r7, #12]
 785 039c 9A60     		str	r2, [r3, #8]
 704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 786              		.loc 1 704 0
 787 039e 07F11407 		add	r7, r7, #20
 788 03a2 BD46     		mov	sp, r7
 789 03a4 80BC     		pop	{r7}
 790 03a6 7047     		bx	lr
 791              		.cfi_endproc
 792              	.LFE124:
 794              		.align	2
 795              		.global	RCC_GetSYSCLKSource
 796              		.thumb
 797              		.thumb_func
 799              	RCC_GetSYSCLKSource:
 800              	.LFB125:
 705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
 711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 801              		.loc 1 716 0
 802              		.cfi_startproc
 803              		@ args = 0, pretend = 0, frame = 0
 804              		@ frame_needed = 1, uses_anonymous_args = 0
 805              		@ link register save eliminated.
 806 03a8 80B4     		push	{r7}
 807              	.LCFI44:
 808              		.cfi_def_cfa_offset 4
 809              		.cfi_offset 7, -4
 810 03aa 00AF     		add	r7, sp, #0
 811              	.LCFI45:
 812              		.cfi_def_cfa_register 7
 717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 813              		.loc 1 717 0
 814 03ac 4FF46053 		mov	r3, #14336
 815 03b0 C4F20203 		movt	r3, 16386
 816 03b4 9B68     		ldr	r3, [r3, #8]
 817 03b6 DBB2     		uxtb	r3, r3
 818 03b8 03F00C03 		and	r3, r3, #12
 819 03bc DBB2     		uxtb	r3, r3
 718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 820              		.loc 1 718 0
 821 03be 1846     		mov	r0, r3
 822 03c0 BD46     		mov	sp, r7
 823 03c2 80BC     		pop	{r7}
 824 03c4 7047     		bx	lr
 825              		.cfi_endproc
 826              	.LFE125:
 828 03c6 00BF     		.align	2
 829              		.global	RCC_HCLKConfig
 830              		.thumb
 831              		.thumb_func
 833              	RCC_HCLKConfig:
 834              	.LFB126:
 719:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 720:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 721:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 722:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 723:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 724:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 725:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 726:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 727:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 728:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 729:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 730:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 731:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 732:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 733:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 734:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 735:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 736:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 737:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 738:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 739:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 740:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 741:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 835              		.loc 1 741 0
 836              		.cfi_startproc
 837              		@ args = 0, pretend = 0, frame = 16
 838              		@ frame_needed = 1, uses_anonymous_args = 0
 839              		@ link register save eliminated.
 840 03c8 80B4     		push	{r7}
 841              	.LCFI46:
 842              		.cfi_def_cfa_offset 4
 843              		.cfi_offset 7, -4
 844 03ca 85B0     		sub	sp, sp, #20
 845              	.LCFI47:
 846              		.cfi_def_cfa_offset 24
 847 03cc 00AF     		add	r7, sp, #0
 848              	.LCFI48:
 849              		.cfi_def_cfa_register 7
 850 03ce 7860     		str	r0, [r7, #4]
 742:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 851              		.loc 1 742 0
 852 03d0 4FF00003 		mov	r3, #0
 853 03d4 FB60     		str	r3, [r7, #12]
 743:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 744:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 745:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 746:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 747:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 854              		.loc 1 747 0
 855 03d6 4FF46053 		mov	r3, #14336
 856 03da C4F20203 		movt	r3, 16386
 857 03de 9B68     		ldr	r3, [r3, #8]
 858 03e0 FB60     		str	r3, [r7, #12]
 748:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 749:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 750:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 859              		.loc 1 750 0
 860 03e2 FB68     		ldr	r3, [r7, #12]
 861 03e4 23F0F003 		bic	r3, r3, #240
 862 03e8 FB60     		str	r3, [r7, #12]
 751:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 752:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 753:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 863              		.loc 1 753 0
 864 03ea FA68     		ldr	r2, [r7, #12]
 865 03ec 7B68     		ldr	r3, [r7, #4]
 866 03ee 1343     		orrs	r3, r3, r2
 867 03f0 FB60     		str	r3, [r7, #12]
 754:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 755:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 756:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 868              		.loc 1 756 0
 869 03f2 4FF46053 		mov	r3, #14336
 870 03f6 C4F20203 		movt	r3, 16386
 871 03fa FA68     		ldr	r2, [r7, #12]
 872 03fc 9A60     		str	r2, [r3, #8]
 757:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 873              		.loc 1 757 0
 874 03fe 07F11407 		add	r7, r7, #20
 875 0402 BD46     		mov	sp, r7
 876 0404 80BC     		pop	{r7}
 877 0406 7047     		bx	lr
 878              		.cfi_endproc
 879              	.LFE126:
 881              		.align	2
 882              		.global	RCC_PCLK1Config
 883              		.thumb
 884              		.thumb_func
 886              	RCC_PCLK1Config:
 887              	.LFB127:
 758:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 759:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 760:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 761:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 762:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 763:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 764:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 765:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 766:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 767:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
 768:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 769:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 770:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 771:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 772:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 773:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 888              		.loc 1 773 0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 16
 891              		@ frame_needed = 1, uses_anonymous_args = 0
 892              		@ link register save eliminated.
 893 0408 80B4     		push	{r7}
 894              	.LCFI49:
 895              		.cfi_def_cfa_offset 4
 896              		.cfi_offset 7, -4
 897 040a 85B0     		sub	sp, sp, #20
 898              	.LCFI50:
 899              		.cfi_def_cfa_offset 24
 900 040c 00AF     		add	r7, sp, #0
 901              	.LCFI51:
 902              		.cfi_def_cfa_register 7
 903 040e 7860     		str	r0, [r7, #4]
 774:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 904              		.loc 1 774 0
 905 0410 4FF00003 		mov	r3, #0
 906 0414 FB60     		str	r3, [r7, #12]
 775:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 776:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 777:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 778:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 779:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 907              		.loc 1 779 0
 908 0416 4FF46053 		mov	r3, #14336
 909 041a C4F20203 		movt	r3, 16386
 910 041e 9B68     		ldr	r3, [r3, #8]
 911 0420 FB60     		str	r3, [r7, #12]
 780:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 781:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 782:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 912              		.loc 1 782 0
 913 0422 FB68     		ldr	r3, [r7, #12]
 914 0424 23F4E053 		bic	r3, r3, #7168
 915 0428 FB60     		str	r3, [r7, #12]
 783:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 784:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 785:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 916              		.loc 1 785 0
 917 042a FA68     		ldr	r2, [r7, #12]
 918 042c 7B68     		ldr	r3, [r7, #4]
 919 042e 1343     		orrs	r3, r3, r2
 920 0430 FB60     		str	r3, [r7, #12]
 786:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 787:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 788:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 921              		.loc 1 788 0
 922 0432 4FF46053 		mov	r3, #14336
 923 0436 C4F20203 		movt	r3, 16386
 924 043a FA68     		ldr	r2, [r7, #12]
 925 043c 9A60     		str	r2, [r3, #8]
 789:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 926              		.loc 1 789 0
 927 043e 07F11407 		add	r7, r7, #20
 928 0442 BD46     		mov	sp, r7
 929 0444 80BC     		pop	{r7}
 930 0446 7047     		bx	lr
 931              		.cfi_endproc
 932              	.LFE127:
 934              		.align	2
 935              		.global	RCC_PCLK2Config
 936              		.thumb
 937              		.thumb_func
 939              	RCC_PCLK2Config:
 940              	.LFB128:
 790:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 791:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 792:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 793:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 794:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 795:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 796:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 797:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 798:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 799:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 800:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 801:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 802:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 803:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 804:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 941              		.loc 1 804 0
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 16
 944              		@ frame_needed = 1, uses_anonymous_args = 0
 945              		@ link register save eliminated.
 946 0448 80B4     		push	{r7}
 947              	.LCFI52:
 948              		.cfi_def_cfa_offset 4
 949              		.cfi_offset 7, -4
 950 044a 85B0     		sub	sp, sp, #20
 951              	.LCFI53:
 952              		.cfi_def_cfa_offset 24
 953 044c 00AF     		add	r7, sp, #0
 954              	.LCFI54:
 955              		.cfi_def_cfa_register 7
 956 044e 7860     		str	r0, [r7, #4]
 805:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 957              		.loc 1 805 0
 958 0450 4FF00003 		mov	r3, #0
 959 0454 FB60     		str	r3, [r7, #12]
 806:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 807:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 808:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 809:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 810:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 960              		.loc 1 810 0
 961 0456 4FF46053 		mov	r3, #14336
 962 045a C4F20203 		movt	r3, 16386
 963 045e 9B68     		ldr	r3, [r3, #8]
 964 0460 FB60     		str	r3, [r7, #12]
 811:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 812:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 813:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 965              		.loc 1 813 0
 966 0462 FB68     		ldr	r3, [r7, #12]
 967 0464 23F46043 		bic	r3, r3, #57344
 968 0468 FB60     		str	r3, [r7, #12]
 814:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 815:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 816:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 969              		.loc 1 816 0
 970 046a 7B68     		ldr	r3, [r7, #4]
 971 046c 4FEAC303 		lsl	r3, r3, #3
 972 0470 FA68     		ldr	r2, [r7, #12]
 973 0472 1343     		orrs	r3, r3, r2
 974 0474 FB60     		str	r3, [r7, #12]
 817:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 818:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 819:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 975              		.loc 1 819 0
 976 0476 4FF46053 		mov	r3, #14336
 977 047a C4F20203 		movt	r3, 16386
 978 047e FA68     		ldr	r2, [r7, #12]
 979 0480 9A60     		str	r2, [r3, #8]
 820:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 980              		.loc 1 820 0
 981 0482 07F11407 		add	r7, r7, #20
 982 0486 BD46     		mov	sp, r7
 983 0488 80BC     		pop	{r7}
 984 048a 7047     		bx	lr
 985              		.cfi_endproc
 986              	.LFE128:
 988              		.align	2
 989              		.global	RCC_GetClocksFreq
 990              		.thumb
 991              		.thumb_func
 993              	RCC_GetClocksFreq:
 994              	.LFB129:
 821:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 822:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 823:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
 824:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 825:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 826:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 827:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 828:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 829:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 830:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 831:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 832:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 833:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 834:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 835:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 836:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 837:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 838:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 839:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
 840:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
 841:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 842:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 843:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 844:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 845:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 846:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
 847:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 848:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 849:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 850:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 851:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 852:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 853:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 854:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 855:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 856:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 995              		.loc 1 856 0
 996              		.cfi_startproc
 997              		@ args = 0, pretend = 0, frame = 32
 998              		@ frame_needed = 1, uses_anonymous_args = 0
 999              		@ link register save eliminated.
 1000 048c 80B4     		push	{r7}
 1001              	.LCFI55:
 1002              		.cfi_def_cfa_offset 4
 1003              		.cfi_offset 7, -4
 1004 048e 89B0     		sub	sp, sp, #36
 1005              	.LCFI56:
 1006              		.cfi_def_cfa_offset 40
 1007 0490 00AF     		add	r7, sp, #0
 1008              	.LCFI57:
 1009              		.cfi_def_cfa_register 7
 1010 0492 7860     		str	r0, [r7, #4]
 857:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 1011              		.loc 1 857 0
 1012 0494 4FF00003 		mov	r3, #0
 1013 0498 BB61     		str	r3, [r7, #24]
 1014 049a 4FF00003 		mov	r3, #0
 1015 049e 7B61     		str	r3, [r7, #20]
 1016 04a0 4FF00003 		mov	r3, #0
 1017 04a4 FB61     		str	r3, [r7, #28]
 1018 04a6 4FF00203 		mov	r3, #2
 1019 04aa 3B61     		str	r3, [r7, #16]
 1020 04ac 4FF00003 		mov	r3, #0
 1021 04b0 FB60     		str	r3, [r7, #12]
 1022 04b2 4FF00203 		mov	r3, #2
 1023 04b6 BB60     		str	r3, [r7, #8]
 858:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 859:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 860:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 1024              		.loc 1 860 0
 1025 04b8 4FF46053 		mov	r3, #14336
 1026 04bc C4F20203 		movt	r3, 16386
 1027 04c0 9B68     		ldr	r3, [r3, #8]
 1028 04c2 03F00C03 		and	r3, r3, #12
 1029 04c6 BB61     		str	r3, [r7, #24]
 861:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 862:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 1030              		.loc 1 862 0
 1031 04c8 BB69     		ldr	r3, [r7, #24]
 1032 04ca 042B     		cmp	r3, #4
 1033 04cc 0AD0     		beq	.L32
 1034 04ce 082B     		cmp	r3, #8
 1035 04d0 0FD0     		beq	.L33
 1036 04d2 002B     		cmp	r3, #0
 1037 04d4 62D1     		bne	.L37
 1038              	.L31:
 863:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 864:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 865:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1039              		.loc 1 865 0
 1040 04d6 7A68     		ldr	r2, [r7, #4]
 1041 04d8 4FF41053 		mov	r3, #9216
 1042 04dc C0F2F403 		movt	r3, 244
 1043 04e0 1360     		str	r3, [r2, #0]
 866:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1044              		.loc 1 866 0
 1045 04e2 62E0     		b	.L34
 1046              	.L32:
 867:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 868:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 1047              		.loc 1 868 0
 1048 04e4 7A68     		ldr	r2, [r7, #4]
 1049 04e6 4FF49053 		mov	r3, #4608
 1050 04ea C0F27A03 		movt	r3, 122
 1051 04ee 1360     		str	r3, [r2, #0]
 869:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1052              		.loc 1 869 0
 1053 04f0 5BE0     		b	.L34
 1054              	.L33:
 870:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 871:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 872:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 873:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 874:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          */    
 875:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 1055              		.loc 1 875 0
 1056 04f2 4FF46053 		mov	r3, #14336
 1057 04f6 C4F20203 		movt	r3, 16386
 1058 04fa 5B68     		ldr	r3, [r3, #4]
 1059 04fc 03F48003 		and	r3, r3, #4194304
 1060 0500 4FEA9353 		lsr	r3, r3, #22
 1061 0504 FB60     		str	r3, [r7, #12]
 876:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1062              		.loc 1 876 0
 1063 0506 4FF46053 		mov	r3, #14336
 1064 050a C4F20203 		movt	r3, 16386
 1065 050e 5B68     		ldr	r3, [r3, #4]
 1066 0510 03F03F03 		and	r3, r3, #63
 1067 0514 BB60     		str	r3, [r7, #8]
 877:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       
 878:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
 1068              		.loc 1 878 0
 1069 0516 FB68     		ldr	r3, [r7, #12]
 1070 0518 002B     		cmp	r3, #0
 1071 051a 15D0     		beq	.L35
 879:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 880:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 881:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 1072              		.loc 1 881 0
 1073 051c 4FF49053 		mov	r3, #4608
 1074 0520 C0F27A03 		movt	r3, 122
 1075 0524 BA68     		ldr	r2, [r7, #8]
 1076 0526 B3FBF2F2 		udiv	r2, r3, r2
 1077 052a 4FF46053 		mov	r3, #14336
 1078 052e C4F20203 		movt	r3, 16386
 1079 0532 5B68     		ldr	r3, [r3, #4]
 1080 0534 1946     		mov	r1, r3
 1081 0536 47F6C073 		movw	r3, #32704
 1082 053a 0B40     		ands	r3, r3, r1
 1083 053c 4FEA9313 		lsr	r3, r3, #6
 1084 0540 03FB02F3 		mul	r3, r3, r2
 1085 0544 FB61     		str	r3, [r7, #28]
 1086 0546 14E0     		b	.L36
 1087              	.L35:
 882:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 883:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       else
 884:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 885:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 886:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 1088              		.loc 1 886 0
 1089 0548 4FF41053 		mov	r3, #9216
 1090 054c C0F2F403 		movt	r3, 244
 1091 0550 BA68     		ldr	r2, [r7, #8]
 1092 0552 B3FBF2F2 		udiv	r2, r3, r2
 1093 0556 4FF46053 		mov	r3, #14336
 1094 055a C4F20203 		movt	r3, 16386
 1095 055e 5B68     		ldr	r3, [r3, #4]
 1096 0560 1946     		mov	r1, r3
 1097 0562 47F6C073 		movw	r3, #32704
 1098 0566 0B40     		ands	r3, r3, r1
 1099 0568 4FEA9313 		lsr	r3, r3, #6
 1100 056c 03FB02F3 		mul	r3, r3, r2
 1101 0570 FB61     		str	r3, [r7, #28]
 1102              	.L36:
 887:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 888:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 889:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 1103              		.loc 1 889 0
 1104 0572 4FF46053 		mov	r3, #14336
 1105 0576 C4F20203 		movt	r3, 16386
 1106 057a 5B68     		ldr	r3, [r3, #4]
 1107 057c 03F44033 		and	r3, r3, #196608
 1108 0580 4FEA1343 		lsr	r3, r3, #16
 1109 0584 03F10103 		add	r3, r3, #1
 1110 0588 4FEA4303 		lsl	r3, r3, #1
 1111 058c 3B61     		str	r3, [r7, #16]
 890:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1112              		.loc 1 890 0
 1113 058e FA69     		ldr	r2, [r7, #28]
 1114 0590 3B69     		ldr	r3, [r7, #16]
 1115 0592 B2FBF3F2 		udiv	r2, r2, r3
 1116 0596 7B68     		ldr	r3, [r7, #4]
 1117 0598 1A60     		str	r2, [r3, #0]
 891:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1118              		.loc 1 891 0
 1119 059a 06E0     		b	.L34
 1120              	.L37:
 892:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 893:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1121              		.loc 1 893 0
 1122 059c 7A68     		ldr	r2, [r7, #4]
 1123 059e 4FF41053 		mov	r3, #9216
 1124 05a2 C0F2F403 		movt	r3, 244
 1125 05a6 1360     		str	r3, [r2, #0]
 894:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1126              		.loc 1 894 0
 1127 05a8 00BF     		nop
 1128              	.L34:
 895:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 896:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 897:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 898:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 899:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 1129              		.loc 1 899 0
 1130 05aa 4FF46053 		mov	r3, #14336
 1131 05ae C4F20203 		movt	r3, 16386
 1132 05b2 9B68     		ldr	r3, [r3, #8]
 1133 05b4 03F0F003 		and	r3, r3, #240
 1134 05b8 BB61     		str	r3, [r7, #24]
 900:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 1135              		.loc 1 900 0
 1136 05ba BB69     		ldr	r3, [r7, #24]
 1137 05bc 4FEA1313 		lsr	r3, r3, #4
 1138 05c0 BB61     		str	r3, [r7, #24]
 901:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1139              		.loc 1 901 0
 1140 05c2 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 1141 05c6 C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 1142 05ca BA69     		ldr	r2, [r7, #24]
 1143 05cc 9B18     		adds	r3, r3, r2
 1144 05ce 1B78     		ldrb	r3, [r3, #0]
 1145 05d0 DBB2     		uxtb	r3, r3
 1146 05d2 7B61     		str	r3, [r7, #20]
 902:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 903:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1147              		.loc 1 903 0
 1148 05d4 7B68     		ldr	r3, [r7, #4]
 1149 05d6 1A68     		ldr	r2, [r3, #0]
 1150 05d8 7B69     		ldr	r3, [r7, #20]
 1151 05da 22FA03F2 		lsr	r2, r2, r3
 1152 05de 7B68     		ldr	r3, [r7, #4]
 1153 05e0 5A60     		str	r2, [r3, #4]
 904:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 905:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 906:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 1154              		.loc 1 906 0
 1155 05e2 4FF46053 		mov	r3, #14336
 1156 05e6 C4F20203 		movt	r3, 16386
 1157 05ea 9B68     		ldr	r3, [r3, #8]
 1158 05ec 03F4E053 		and	r3, r3, #7168
 1159 05f0 BB61     		str	r3, [r7, #24]
 907:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 1160              		.loc 1 907 0
 1161 05f2 BB69     		ldr	r3, [r7, #24]
 1162 05f4 4FEA9323 		lsr	r3, r3, #10
 1163 05f8 BB61     		str	r3, [r7, #24]
 908:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1164              		.loc 1 908 0
 1165 05fa 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 1166 05fe C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 1167 0602 BA69     		ldr	r2, [r7, #24]
 1168 0604 9B18     		adds	r3, r3, r2
 1169 0606 1B78     		ldrb	r3, [r3, #0]
 1170 0608 DBB2     		uxtb	r3, r3
 1171 060a 7B61     		str	r3, [r7, #20]
 909:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 910:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1172              		.loc 1 910 0
 1173 060c 7B68     		ldr	r3, [r7, #4]
 1174 060e 5A68     		ldr	r2, [r3, #4]
 1175 0610 7B69     		ldr	r3, [r7, #20]
 1176 0612 22FA03F2 		lsr	r2, r2, r3
 1177 0616 7B68     		ldr	r3, [r7, #4]
 1178 0618 9A60     		str	r2, [r3, #8]
 911:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 912:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 913:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 1179              		.loc 1 913 0
 1180 061a 4FF46053 		mov	r3, #14336
 1181 061e C4F20203 		movt	r3, 16386
 1182 0622 9B68     		ldr	r3, [r3, #8]
 1183 0624 03F46043 		and	r3, r3, #57344
 1184 0628 BB61     		str	r3, [r7, #24]
 914:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 1185              		.loc 1 914 0
 1186 062a BB69     		ldr	r3, [r7, #24]
 1187 062c 4FEA5333 		lsr	r3, r3, #13
 1188 0630 BB61     		str	r3, [r7, #24]
 915:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1189              		.loc 1 915 0
 1190 0632 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 1191 0636 C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 1192 063a BA69     		ldr	r2, [r7, #24]
 1193 063c 9B18     		adds	r3, r3, r2
 1194 063e 1B78     		ldrb	r3, [r3, #0]
 1195 0640 DBB2     		uxtb	r3, r3
 1196 0642 7B61     		str	r3, [r7, #20]
 916:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 917:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1197              		.loc 1 917 0
 1198 0644 7B68     		ldr	r3, [r7, #4]
 1199 0646 5A68     		ldr	r2, [r3, #4]
 1200 0648 7B69     		ldr	r3, [r7, #20]
 1201 064a 22FA03F2 		lsr	r2, r2, r3
 1202 064e 7B68     		ldr	r3, [r7, #4]
 1203 0650 DA60     		str	r2, [r3, #12]
 918:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1204              		.loc 1 918 0
 1205 0652 07F12407 		add	r7, r7, #36
 1206 0656 BD46     		mov	sp, r7
 1207 0658 80BC     		pop	{r7}
 1208 065a 7047     		bx	lr
 1209              		.cfi_endproc
 1210              	.LFE129:
 1212              		.align	2
 1213              		.global	RCC_RTCCLKConfig
 1214              		.thumb
 1215              		.thumb_func
 1217              	RCC_RTCCLKConfig:
 1218              	.LFB130:
 919:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 920:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 921:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 922:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 923:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 924:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 925:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 926:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 927:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 928:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 929:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 930:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 931:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 932:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 933:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 934:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 935:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 936:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 937:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 938:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 939:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 940:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 941:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 942:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 943:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 944:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 945:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 946:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 947:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
 948:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 949:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 950:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 951:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 952:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 953:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 954:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 955:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 956:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 957:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 958:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 959:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 960:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 961:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 962:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 963:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 964:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 965:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 966:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 967:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 968:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 969:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 970:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 971:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 972:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 973:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 974:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 975:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 976:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
 977:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 978:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 979:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 980:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 981:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1219              		.loc 1 981 0
 1220              		.cfi_startproc
 1221              		@ args = 0, pretend = 0, frame = 16
 1222              		@ frame_needed = 1, uses_anonymous_args = 0
 1223              		@ link register save eliminated.
 1224 065c 80B4     		push	{r7}
 1225              	.LCFI58:
 1226              		.cfi_def_cfa_offset 4
 1227              		.cfi_offset 7, -4
 1228 065e 85B0     		sub	sp, sp, #20
 1229              	.LCFI59:
 1230              		.cfi_def_cfa_offset 24
 1231 0660 00AF     		add	r7, sp, #0
 1232              	.LCFI60:
 1233              		.cfi_def_cfa_register 7
 1234 0662 7860     		str	r0, [r7, #4]
 982:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1235              		.loc 1 982 0
 1236 0664 4FF00003 		mov	r3, #0
 1237 0668 FB60     		str	r3, [r7, #12]
 983:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 984:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 985:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 986:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 987:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 1238              		.loc 1 987 0
 1239 066a 7B68     		ldr	r3, [r7, #4]
 1240 066c 03F44073 		and	r3, r3, #768
 1241 0670 B3F5407F 		cmp	r3, #768
 1242 0674 17D1     		bne	.L39
 988:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 989:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 1243              		.loc 1 989 0
 1244 0676 4FF46053 		mov	r3, #14336
 1245 067a C4F20203 		movt	r3, 16386
 1246 067e 9B68     		ldr	r3, [r3, #8]
 1247 0680 FB60     		str	r3, [r7, #12]
 990:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 991:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 992:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 1248              		.loc 1 992 0
 1249 0682 FB68     		ldr	r3, [r7, #12]
 1250 0684 23F4F813 		bic	r3, r3, #2031616
 1251 0688 FB60     		str	r3, [r7, #12]
 993:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 994:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
 995:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 1252              		.loc 1 995 0
 1253 068a 7B68     		ldr	r3, [r7, #4]
 1254 068c 23F07043 		bic	r3, r3, #-268435456
 1255 0690 23F44073 		bic	r3, r3, #768
 1256 0694 FA68     		ldr	r2, [r7, #12]
 1257 0696 1343     		orrs	r3, r3, r2
 1258 0698 FB60     		str	r3, [r7, #12]
 996:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 997:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
 998:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 1259              		.loc 1 998 0
 1260 069a 4FF46053 		mov	r3, #14336
 1261 069e C4F20203 		movt	r3, 16386
 1262 06a2 FA68     		ldr	r2, [r7, #12]
 1263 06a4 9A60     		str	r2, [r3, #8]
 1264              	.L39:
 999:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1000:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1001:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1002:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 1265              		.loc 1 1002 0
 1266 06a6 4FF46053 		mov	r3, #14336
 1267 06aa C4F20203 		movt	r3, 16386
 1268 06ae 4FF46052 		mov	r2, #14336
 1269 06b2 C4F20202 		movt	r2, 16386
 1270 06b6 126F     		ldr	r2, [r2, #112]
 1271 06b8 1146     		mov	r1, r2
 1272 06ba 7A68     		ldr	r2, [r7, #4]
 1273 06bc 4FEA0252 		lsl	r2, r2, #20
 1274 06c0 4FEA1252 		lsr	r2, r2, #20
 1275 06c4 0A43     		orrs	r2, r2, r1
 1276 06c6 1A67     		str	r2, [r3, #112]
1003:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1277              		.loc 1 1003 0
 1278 06c8 07F11407 		add	r7, r7, #20
 1279 06cc BD46     		mov	sp, r7
 1280 06ce 80BC     		pop	{r7}
 1281 06d0 7047     		bx	lr
 1282              		.cfi_endproc
 1283              	.LFE130:
 1285 06d2 00BF     		.align	2
 1286              		.global	RCC_RTCCLKCmd
 1287              		.thumb
 1288              		.thumb_func
 1290              	RCC_RTCCLKCmd:
 1291              	.LFB131:
1004:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1005:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1006:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1007:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1008:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1009:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1010:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1011:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1012:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1013:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1292              		.loc 1 1013 0
 1293              		.cfi_startproc
 1294              		@ args = 0, pretend = 0, frame = 8
 1295              		@ frame_needed = 1, uses_anonymous_args = 0
 1296              		@ link register save eliminated.
 1297 06d4 80B4     		push	{r7}
 1298              	.LCFI61:
 1299              		.cfi_def_cfa_offset 4
 1300              		.cfi_offset 7, -4
 1301 06d6 83B0     		sub	sp, sp, #12
 1302              	.LCFI62:
 1303              		.cfi_def_cfa_offset 16
 1304 06d8 00AF     		add	r7, sp, #0
 1305              	.LCFI63:
 1306              		.cfi_def_cfa_register 7
 1307 06da 0346     		mov	r3, r0
 1308 06dc FB71     		strb	r3, [r7, #7]
1014:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1015:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1016:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1017:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1309              		.loc 1 1017 0
 1310 06de 40F63C63 		movw	r3, #3644
 1311 06e2 C4F24723 		movt	r3, 16967
 1312 06e6 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1313 06e8 1A60     		str	r2, [r3, #0]
1018:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1314              		.loc 1 1018 0
 1315 06ea 07F10C07 		add	r7, r7, #12
 1316 06ee BD46     		mov	sp, r7
 1317 06f0 80BC     		pop	{r7}
 1318 06f2 7047     		bx	lr
 1319              		.cfi_endproc
 1320              	.LFE131:
 1322              		.align	2
 1323              		.global	RCC_BackupResetCmd
 1324              		.thumb
 1325              		.thumb_func
 1327              	RCC_BackupResetCmd:
 1328              	.LFB132:
1019:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1020:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1021:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1022:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1023:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1024:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1025:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1026:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1027:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1028:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1029:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1030:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1329              		.loc 1 1030 0
 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 8
 1332              		@ frame_needed = 1, uses_anonymous_args = 0
 1333              		@ link register save eliminated.
 1334 06f4 80B4     		push	{r7}
 1335              	.LCFI64:
 1336              		.cfi_def_cfa_offset 4
 1337              		.cfi_offset 7, -4
 1338 06f6 83B0     		sub	sp, sp, #12
 1339              	.LCFI65:
 1340              		.cfi_def_cfa_offset 16
 1341 06f8 00AF     		add	r7, sp, #0
 1342              	.LCFI66:
 1343              		.cfi_def_cfa_register 7
 1344 06fa 0346     		mov	r3, r0
 1345 06fc FB71     		strb	r3, [r7, #7]
1031:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1032:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1033:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1346              		.loc 1 1033 0
 1347 06fe 4FF46463 		mov	r3, #3648
 1348 0702 C4F24723 		movt	r3, 16967
 1349 0706 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1350 0708 1A60     		str	r2, [r3, #0]
1034:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1351              		.loc 1 1034 0
 1352 070a 07F10C07 		add	r7, r7, #12
 1353 070e BD46     		mov	sp, r7
 1354 0710 80BC     		pop	{r7}
 1355 0712 7047     		bx	lr
 1356              		.cfi_endproc
 1357              	.LFE132:
 1359              		.align	2
 1360              		.global	RCC_I2SCLKConfig
 1361              		.thumb
 1362              		.thumb_func
 1364              	RCC_I2SCLKConfig:
 1365              	.LFB133:
1035:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1036:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1037:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1038:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1039:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1040:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1041:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1042:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1043:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1044:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1045:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1046:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1047:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1366              		.loc 1 1047 0
 1367              		.cfi_startproc
 1368              		@ args = 0, pretend = 0, frame = 8
 1369              		@ frame_needed = 1, uses_anonymous_args = 0
 1370              		@ link register save eliminated.
 1371 0714 80B4     		push	{r7}
 1372              	.LCFI67:
 1373              		.cfi_def_cfa_offset 4
 1374              		.cfi_offset 7, -4
 1375 0716 83B0     		sub	sp, sp, #12
 1376              	.LCFI68:
 1377              		.cfi_def_cfa_offset 16
 1378 0718 00AF     		add	r7, sp, #0
 1379              	.LCFI69:
 1380              		.cfi_def_cfa_register 7
 1381 071a 7860     		str	r0, [r7, #4]
1048:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1049:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1050:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1051:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 1382              		.loc 1 1051 0
 1383 071c 4FF4AE73 		mov	r3, #348
 1384 0720 C4F24723 		movt	r3, 16967
 1385 0724 7A68     		ldr	r2, [r7, #4]
 1386 0726 1A60     		str	r2, [r3, #0]
1052:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1387              		.loc 1 1052 0
 1388 0728 07F10C07 		add	r7, r7, #12
 1389 072c BD46     		mov	sp, r7
 1390 072e 80BC     		pop	{r7}
 1391 0730 7047     		bx	lr
 1392              		.cfi_endproc
 1393              	.LFE133:
 1395 0732 00BF     		.align	2
 1396              		.global	RCC_AHB1PeriphClockCmd
 1397              		.thumb
 1398              		.thumb_func
 1400              	RCC_AHB1PeriphClockCmd:
 1401              	.LFB134:
1053:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1054:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1055:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1056:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1057:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1058:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
1059:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1060:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1061:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1062:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1063:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1064:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1065:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1066:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1067:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1068:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1069:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1070:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1071:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1072:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1073:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1074:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1075:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1076:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1077:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1078:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1079:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1080:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1081:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1082:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1083:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1084:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1085:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1086:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1402              		.loc 1 1086 0
 1403              		.cfi_startproc
 1404              		@ args = 0, pretend = 0, frame = 8
 1405              		@ frame_needed = 1, uses_anonymous_args = 0
 1406              		@ link register save eliminated.
 1407 0734 80B4     		push	{r7}
 1408              	.LCFI70:
 1409              		.cfi_def_cfa_offset 4
 1410              		.cfi_offset 7, -4
 1411 0736 83B0     		sub	sp, sp, #12
 1412              	.LCFI71:
 1413              		.cfi_def_cfa_offset 16
 1414 0738 00AF     		add	r7, sp, #0
 1415              	.LCFI72:
 1416              		.cfi_def_cfa_register 7
 1417 073a 7860     		str	r0, [r7, #4]
 1418 073c 0B46     		mov	r3, r1
 1419 073e FB70     		strb	r3, [r7, #3]
1087:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1088:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
1089:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1090:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1091:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1420              		.loc 1 1091 0
 1421 0740 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1422 0742 002B     		cmp	r3, #0
 1423 0744 0DD0     		beq	.L44
1092:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1093:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 1424              		.loc 1 1093 0
 1425 0746 4FF46053 		mov	r3, #14336
 1426 074a C4F20203 		movt	r3, 16386
 1427 074e 4FF46052 		mov	r2, #14336
 1428 0752 C4F20202 		movt	r2, 16386
 1429 0756 126B     		ldr	r2, [r2, #48]
 1430 0758 1146     		mov	r1, r2
 1431 075a 7A68     		ldr	r2, [r7, #4]
 1432 075c 0A43     		orrs	r2, r2, r1
 1433 075e 1A63     		str	r2, [r3, #48]
 1434 0760 0EE0     		b	.L43
 1435              	.L44:
1094:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1095:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1096:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1097:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 1436              		.loc 1 1097 0
 1437 0762 4FF46053 		mov	r3, #14336
 1438 0766 C4F20203 		movt	r3, 16386
 1439 076a 4FF46052 		mov	r2, #14336
 1440 076e C4F20202 		movt	r2, 16386
 1441 0772 126B     		ldr	r2, [r2, #48]
 1442 0774 1146     		mov	r1, r2
 1443 0776 7A68     		ldr	r2, [r7, #4]
 1444 0778 6FEA0202 		mvn	r2, r2
 1445 077c 0A40     		ands	r2, r2, r1
 1446 077e 1A63     		str	r2, [r3, #48]
 1447              	.L43:
1098:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1099:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1448              		.loc 1 1099 0
 1449 0780 07F10C07 		add	r7, r7, #12
 1450 0784 BD46     		mov	sp, r7
 1451 0786 80BC     		pop	{r7}
 1452 0788 7047     		bx	lr
 1453              		.cfi_endproc
 1454              	.LFE134:
 1456 078a 00BF     		.align	2
 1457              		.global	RCC_AHB2PeriphClockCmd
 1458              		.thumb
 1459              		.thumb_func
 1461              	RCC_AHB2PeriphClockCmd:
 1462              	.LFB135:
1100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1463              		.loc 1 1118 0
 1464              		.cfi_startproc
 1465              		@ args = 0, pretend = 0, frame = 8
 1466              		@ frame_needed = 1, uses_anonymous_args = 0
 1467              		@ link register save eliminated.
 1468 078c 80B4     		push	{r7}
 1469              	.LCFI73:
 1470              		.cfi_def_cfa_offset 4
 1471              		.cfi_offset 7, -4
 1472 078e 83B0     		sub	sp, sp, #12
 1473              	.LCFI74:
 1474              		.cfi_def_cfa_offset 16
 1475 0790 00AF     		add	r7, sp, #0
 1476              	.LCFI75:
 1477              		.cfi_def_cfa_register 7
 1478 0792 7860     		str	r0, [r7, #4]
 1479 0794 0B46     		mov	r3, r1
 1480 0796 FB70     		strb	r3, [r7, #3]
1119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1481              		.loc 1 1123 0
 1482 0798 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1483 079a 002B     		cmp	r3, #0
 1484 079c 0DD0     		beq	.L47
1124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1485              		.loc 1 1125 0
 1486 079e 4FF46053 		mov	r3, #14336
 1487 07a2 C4F20203 		movt	r3, 16386
 1488 07a6 4FF46052 		mov	r2, #14336
 1489 07aa C4F20202 		movt	r2, 16386
 1490 07ae 526B     		ldr	r2, [r2, #52]
 1491 07b0 1146     		mov	r1, r2
 1492 07b2 7A68     		ldr	r2, [r7, #4]
 1493 07b4 0A43     		orrs	r2, r2, r1
 1494 07b6 5A63     		str	r2, [r3, #52]
 1495 07b8 0EE0     		b	.L46
 1496              	.L47:
1126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 1497              		.loc 1 1129 0
 1498 07ba 4FF46053 		mov	r3, #14336
 1499 07be C4F20203 		movt	r3, 16386
 1500 07c2 4FF46052 		mov	r2, #14336
 1501 07c6 C4F20202 		movt	r2, 16386
 1502 07ca 526B     		ldr	r2, [r2, #52]
 1503 07cc 1146     		mov	r1, r2
 1504 07ce 7A68     		ldr	r2, [r7, #4]
 1505 07d0 6FEA0202 		mvn	r2, r2
 1506 07d4 0A40     		ands	r2, r2, r1
 1507 07d6 5A63     		str	r2, [r3, #52]
 1508              	.L46:
1130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1509              		.loc 1 1131 0
 1510 07d8 07F10C07 		add	r7, r7, #12
 1511 07dc BD46     		mov	sp, r7
 1512 07de 80BC     		pop	{r7}
 1513 07e0 7047     		bx	lr
 1514              		.cfi_endproc
 1515              	.LFE135:
 1517 07e2 00BF     		.align	2
 1518              		.global	RCC_AHB3PeriphClockCmd
 1519              		.thumb
 1520              		.thumb_func
 1522              	RCC_AHB3PeriphClockCmd:
 1523              	.LFB136:
1132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1524              		.loc 1 1145 0
 1525              		.cfi_startproc
 1526              		@ args = 0, pretend = 0, frame = 8
 1527              		@ frame_needed = 1, uses_anonymous_args = 0
 1528              		@ link register save eliminated.
 1529 07e4 80B4     		push	{r7}
 1530              	.LCFI76:
 1531              		.cfi_def_cfa_offset 4
 1532              		.cfi_offset 7, -4
 1533 07e6 83B0     		sub	sp, sp, #12
 1534              	.LCFI77:
 1535              		.cfi_def_cfa_offset 16
 1536 07e8 00AF     		add	r7, sp, #0
 1537              	.LCFI78:
 1538              		.cfi_def_cfa_register 7
 1539 07ea 7860     		str	r0, [r7, #4]
 1540 07ec 0B46     		mov	r3, r1
 1541 07ee FB70     		strb	r3, [r7, #3]
1146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
1148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1542              		.loc 1 1150 0
 1543 07f0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1544 07f2 002B     		cmp	r3, #0
 1545 07f4 0DD0     		beq	.L50
1151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1546              		.loc 1 1152 0
 1547 07f6 4FF46053 		mov	r3, #14336
 1548 07fa C4F20203 		movt	r3, 16386
 1549 07fe 4FF46052 		mov	r2, #14336
 1550 0802 C4F20202 		movt	r2, 16386
 1551 0806 926B     		ldr	r2, [r2, #56]
 1552 0808 1146     		mov	r1, r2
 1553 080a 7A68     		ldr	r2, [r7, #4]
 1554 080c 0A43     		orrs	r2, r2, r1
 1555 080e 9A63     		str	r2, [r3, #56]
 1556 0810 0EE0     		b	.L49
 1557              	.L50:
1153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 1558              		.loc 1 1156 0
 1559 0812 4FF46053 		mov	r3, #14336
 1560 0816 C4F20203 		movt	r3, 16386
 1561 081a 4FF46052 		mov	r2, #14336
 1562 081e C4F20202 		movt	r2, 16386
 1563 0822 926B     		ldr	r2, [r2, #56]
 1564 0824 1146     		mov	r1, r2
 1565 0826 7A68     		ldr	r2, [r7, #4]
 1566 0828 6FEA0202 		mvn	r2, r2
 1567 082c 0A40     		ands	r2, r2, r1
 1568 082e 9A63     		str	r2, [r3, #56]
 1569              	.L49:
1157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1570              		.loc 1 1158 0
 1571 0830 07F10C07 		add	r7, r7, #12
 1572 0834 BD46     		mov	sp, r7
 1573 0836 80BC     		pop	{r7}
 1574 0838 7047     		bx	lr
 1575              		.cfi_endproc
 1576              	.LFE136:
 1578 083a 00BF     		.align	2
 1579              		.global	RCC_APB1PeriphClockCmd
 1580              		.thumb
 1581              		.thumb_func
 1583              	RCC_APB1PeriphClockCmd:
 1584              	.LFB137:
1159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1585              		.loc 1 1195 0
 1586              		.cfi_startproc
 1587              		@ args = 0, pretend = 0, frame = 8
 1588              		@ frame_needed = 1, uses_anonymous_args = 0
 1589              		@ link register save eliminated.
 1590 083c 80B4     		push	{r7}
 1591              	.LCFI79:
 1592              		.cfi_def_cfa_offset 4
 1593              		.cfi_offset 7, -4
 1594 083e 83B0     		sub	sp, sp, #12
 1595              	.LCFI80:
 1596              		.cfi_def_cfa_offset 16
 1597 0840 00AF     		add	r7, sp, #0
 1598              	.LCFI81:
 1599              		.cfi_def_cfa_register 7
 1600 0842 7860     		str	r0, [r7, #4]
 1601 0844 0B46     		mov	r3, r1
 1602 0846 FB70     		strb	r3, [r7, #3]
1196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
1198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1603              		.loc 1 1200 0
 1604 0848 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1605 084a 002B     		cmp	r3, #0
 1606 084c 0DD0     		beq	.L53
1201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1607              		.loc 1 1202 0
 1608 084e 4FF46053 		mov	r3, #14336
 1609 0852 C4F20203 		movt	r3, 16386
 1610 0856 4FF46052 		mov	r2, #14336
 1611 085a C4F20202 		movt	r2, 16386
 1612 085e 126C     		ldr	r2, [r2, #64]
 1613 0860 1146     		mov	r1, r2
 1614 0862 7A68     		ldr	r2, [r7, #4]
 1615 0864 0A43     		orrs	r2, r2, r1
 1616 0866 1A64     		str	r2, [r3, #64]
 1617 0868 0EE0     		b	.L52
 1618              	.L53:
1203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1619              		.loc 1 1206 0
 1620 086a 4FF46053 		mov	r3, #14336
 1621 086e C4F20203 		movt	r3, 16386
 1622 0872 4FF46052 		mov	r2, #14336
 1623 0876 C4F20202 		movt	r2, 16386
 1624 087a 126C     		ldr	r2, [r2, #64]
 1625 087c 1146     		mov	r1, r2
 1626 087e 7A68     		ldr	r2, [r7, #4]
 1627 0880 6FEA0202 		mvn	r2, r2
 1628 0884 0A40     		ands	r2, r2, r1
 1629 0886 1A64     		str	r2, [r3, #64]
 1630              	.L52:
1207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1631              		.loc 1 1208 0
 1632 0888 07F10C07 		add	r7, r7, #12
 1633 088c BD46     		mov	sp, r7
 1634 088e 80BC     		pop	{r7}
 1635 0890 7047     		bx	lr
 1636              		.cfi_endproc
 1637              	.LFE137:
 1639 0892 00BF     		.align	2
 1640              		.global	RCC_APB2PeriphClockCmd
 1641              		.thumb
 1642              		.thumb_func
 1644              	RCC_APB2PeriphClockCmd:
 1645              	.LFB138:
1209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
1215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1646              		.loc 1 1235 0
 1647              		.cfi_startproc
 1648              		@ args = 0, pretend = 0, frame = 8
 1649              		@ frame_needed = 1, uses_anonymous_args = 0
 1650              		@ link register save eliminated.
 1651 0894 80B4     		push	{r7}
 1652              	.LCFI82:
 1653              		.cfi_def_cfa_offset 4
 1654              		.cfi_offset 7, -4
 1655 0896 83B0     		sub	sp, sp, #12
 1656              	.LCFI83:
 1657              		.cfi_def_cfa_offset 16
 1658 0898 00AF     		add	r7, sp, #0
 1659              	.LCFI84:
 1660              		.cfi_def_cfa_register 7
 1661 089a 7860     		str	r0, [r7, #4]
 1662 089c 0B46     		mov	r3, r1
 1663 089e FB70     		strb	r3, [r7, #3]
1236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1664              		.loc 1 1240 0
 1665 08a0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1666 08a2 002B     		cmp	r3, #0
 1667 08a4 0DD0     		beq	.L56
1241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1668              		.loc 1 1242 0
 1669 08a6 4FF46053 		mov	r3, #14336
 1670 08aa C4F20203 		movt	r3, 16386
 1671 08ae 4FF46052 		mov	r2, #14336
 1672 08b2 C4F20202 		movt	r2, 16386
 1673 08b6 526C     		ldr	r2, [r2, #68]
 1674 08b8 1146     		mov	r1, r2
 1675 08ba 7A68     		ldr	r2, [r7, #4]
 1676 08bc 0A43     		orrs	r2, r2, r1
 1677 08be 5A64     		str	r2, [r3, #68]
 1678 08c0 0EE0     		b	.L55
 1679              	.L56:
1243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1680              		.loc 1 1246 0
 1681 08c2 4FF46053 		mov	r3, #14336
 1682 08c6 C4F20203 		movt	r3, 16386
 1683 08ca 4FF46052 		mov	r2, #14336
 1684 08ce C4F20202 		movt	r2, 16386
 1685 08d2 526C     		ldr	r2, [r2, #68]
 1686 08d4 1146     		mov	r1, r2
 1687 08d6 7A68     		ldr	r2, [r7, #4]
 1688 08d8 6FEA0202 		mvn	r2, r2
 1689 08dc 0A40     		ands	r2, r2, r1
 1690 08de 5A64     		str	r2, [r3, #68]
 1691              	.L55:
1247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1692              		.loc 1 1248 0
 1693 08e0 07F10C07 		add	r7, r7, #12
 1694 08e4 BD46     		mov	sp, r7
 1695 08e6 80BC     		pop	{r7}
 1696 08e8 7047     		bx	lr
 1697              		.cfi_endproc
 1698              	.LFE138:
 1700 08ea 00BF     		.align	2
 1701              		.global	RCC_AHB1PeriphResetCmd
 1702              		.thumb
 1703              		.thumb_func
 1705              	RCC_AHB1PeriphResetCmd:
 1706              	.LFB139:
1249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                  
1269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1707              		.loc 1 1274 0
 1708              		.cfi_startproc
 1709              		@ args = 0, pretend = 0, frame = 8
 1710              		@ frame_needed = 1, uses_anonymous_args = 0
 1711              		@ link register save eliminated.
 1712 08ec 80B4     		push	{r7}
 1713              	.LCFI85:
 1714              		.cfi_def_cfa_offset 4
 1715              		.cfi_offset 7, -4
 1716 08ee 83B0     		sub	sp, sp, #12
 1717              	.LCFI86:
 1718              		.cfi_def_cfa_offset 16
 1719 08f0 00AF     		add	r7, sp, #0
 1720              	.LCFI87:
 1721              		.cfi_def_cfa_register 7
 1722 08f2 7860     		str	r0, [r7, #4]
 1723 08f4 0B46     		mov	r3, r1
 1724 08f6 FB70     		strb	r3, [r7, #3]
1275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
1277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1725              		.loc 1 1279 0
 1726 08f8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1727 08fa 002B     		cmp	r3, #0
 1728 08fc 0DD0     		beq	.L59
1280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1729              		.loc 1 1281 0
 1730 08fe 4FF46053 		mov	r3, #14336
 1731 0902 C4F20203 		movt	r3, 16386
 1732 0906 4FF46052 		mov	r2, #14336
 1733 090a C4F20202 		movt	r2, 16386
 1734 090e 1269     		ldr	r2, [r2, #16]
 1735 0910 1146     		mov	r1, r2
 1736 0912 7A68     		ldr	r2, [r7, #4]
 1737 0914 0A43     		orrs	r2, r2, r1
 1738 0916 1A61     		str	r2, [r3, #16]
 1739 0918 0EE0     		b	.L58
 1740              	.L59:
1282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1741              		.loc 1 1285 0
 1742 091a 4FF46053 		mov	r3, #14336
 1743 091e C4F20203 		movt	r3, 16386
 1744 0922 4FF46052 		mov	r2, #14336
 1745 0926 C4F20202 		movt	r2, 16386
 1746 092a 1269     		ldr	r2, [r2, #16]
 1747 092c 1146     		mov	r1, r2
 1748 092e 7A68     		ldr	r2, [r7, #4]
 1749 0930 6FEA0202 		mvn	r2, r2
 1750 0934 0A40     		ands	r2, r2, r1
 1751 0936 1A61     		str	r2, [r3, #16]
 1752              	.L58:
1286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1753              		.loc 1 1287 0
 1754 0938 07F10C07 		add	r7, r7, #12
 1755 093c BD46     		mov	sp, r7
 1756 093e 80BC     		pop	{r7}
 1757 0940 7047     		bx	lr
 1758              		.cfi_endproc
 1759              	.LFE139:
 1761 0942 00BF     		.align	2
 1762              		.global	RCC_AHB2PeriphResetCmd
 1763              		.thumb
 1764              		.thumb_func
 1766              	RCC_AHB2PeriphResetCmd:
 1767              	.LFB140:
1288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1768              		.loc 1 1303 0
 1769              		.cfi_startproc
 1770              		@ args = 0, pretend = 0, frame = 8
 1771              		@ frame_needed = 1, uses_anonymous_args = 0
 1772              		@ link register save eliminated.
 1773 0944 80B4     		push	{r7}
 1774              	.LCFI88:
 1775              		.cfi_def_cfa_offset 4
 1776              		.cfi_offset 7, -4
 1777 0946 83B0     		sub	sp, sp, #12
 1778              	.LCFI89:
 1779              		.cfi_def_cfa_offset 16
 1780 0948 00AF     		add	r7, sp, #0
 1781              	.LCFI90:
 1782              		.cfi_def_cfa_register 7
 1783 094a 7860     		str	r0, [r7, #4]
 1784 094c 0B46     		mov	r3, r1
 1785 094e FB70     		strb	r3, [r7, #3]
1304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1786              		.loc 1 1308 0
 1787 0950 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1788 0952 002B     		cmp	r3, #0
 1789 0954 0DD0     		beq	.L62
1309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1790              		.loc 1 1310 0
 1791 0956 4FF46053 		mov	r3, #14336
 1792 095a C4F20203 		movt	r3, 16386
 1793 095e 4FF46052 		mov	r2, #14336
 1794 0962 C4F20202 		movt	r2, 16386
 1795 0966 5269     		ldr	r2, [r2, #20]
 1796 0968 1146     		mov	r1, r2
 1797 096a 7A68     		ldr	r2, [r7, #4]
 1798 096c 0A43     		orrs	r2, r2, r1
 1799 096e 5A61     		str	r2, [r3, #20]
 1800 0970 0EE0     		b	.L61
 1801              	.L62:
1311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1802              		.loc 1 1314 0
 1803 0972 4FF46053 		mov	r3, #14336
 1804 0976 C4F20203 		movt	r3, 16386
 1805 097a 4FF46052 		mov	r2, #14336
 1806 097e C4F20202 		movt	r2, 16386
 1807 0982 5269     		ldr	r2, [r2, #20]
 1808 0984 1146     		mov	r1, r2
 1809 0986 7A68     		ldr	r2, [r7, #4]
 1810 0988 6FEA0202 		mvn	r2, r2
 1811 098c 0A40     		ands	r2, r2, r1
 1812 098e 5A61     		str	r2, [r3, #20]
 1813              	.L61:
1315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1814              		.loc 1 1316 0
 1815 0990 07F10C07 		add	r7, r7, #12
 1816 0994 BD46     		mov	sp, r7
 1817 0996 80BC     		pop	{r7}
 1818 0998 7047     		bx	lr
 1819              		.cfi_endproc
 1820              	.LFE140:
 1822 099a 00BF     		.align	2
 1823              		.global	RCC_AHB3PeriphResetCmd
 1824              		.thumb
 1825              		.thumb_func
 1827              	RCC_AHB3PeriphResetCmd:
 1828              	.LFB141:
1317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1829              		.loc 1 1327 0
 1830              		.cfi_startproc
 1831              		@ args = 0, pretend = 0, frame = 8
 1832              		@ frame_needed = 1, uses_anonymous_args = 0
 1833              		@ link register save eliminated.
 1834 099c 80B4     		push	{r7}
 1835              	.LCFI91:
 1836              		.cfi_def_cfa_offset 4
 1837              		.cfi_offset 7, -4
 1838 099e 83B0     		sub	sp, sp, #12
 1839              	.LCFI92:
 1840              		.cfi_def_cfa_offset 16
 1841 09a0 00AF     		add	r7, sp, #0
 1842              	.LCFI93:
 1843              		.cfi_def_cfa_register 7
 1844 09a2 7860     		str	r0, [r7, #4]
 1845 09a4 0B46     		mov	r3, r1
 1846 09a6 FB70     		strb	r3, [r7, #3]
1328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1847              		.loc 1 1332 0
 1848 09a8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1849 09aa 002B     		cmp	r3, #0
 1850 09ac 0DD0     		beq	.L65
1333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1851              		.loc 1 1334 0
 1852 09ae 4FF46053 		mov	r3, #14336
 1853 09b2 C4F20203 		movt	r3, 16386
 1854 09b6 4FF46052 		mov	r2, #14336
 1855 09ba C4F20202 		movt	r2, 16386
 1856 09be 9269     		ldr	r2, [r2, #24]
 1857 09c0 1146     		mov	r1, r2
 1858 09c2 7A68     		ldr	r2, [r7, #4]
 1859 09c4 0A43     		orrs	r2, r2, r1
 1860 09c6 9A61     		str	r2, [r3, #24]
 1861 09c8 0EE0     		b	.L64
 1862              	.L65:
1335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1863              		.loc 1 1338 0
 1864 09ca 4FF46053 		mov	r3, #14336
 1865 09ce C4F20203 		movt	r3, 16386
 1866 09d2 4FF46052 		mov	r2, #14336
 1867 09d6 C4F20202 		movt	r2, 16386
 1868 09da 9269     		ldr	r2, [r2, #24]
 1869 09dc 1146     		mov	r1, r2
 1870 09de 7A68     		ldr	r2, [r7, #4]
 1871 09e0 6FEA0202 		mvn	r2, r2
 1872 09e4 0A40     		ands	r2, r2, r1
 1873 09e6 9A61     		str	r2, [r3, #24]
 1874              	.L64:
1339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1875              		.loc 1 1340 0
 1876 09e8 07F10C07 		add	r7, r7, #12
 1877 09ec BD46     		mov	sp, r7
 1878 09ee 80BC     		pop	{r7}
 1879 09f0 7047     		bx	lr
 1880              		.cfi_endproc
 1881              	.LFE141:
 1883 09f2 00BF     		.align	2
 1884              		.global	RCC_APB1PeriphResetCmd
 1885              		.thumb
 1886              		.thumb_func
 1888              	RCC_APB1PeriphResetCmd:
 1889              	.LFB142:
1341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1890              		.loc 1 1374 0
 1891              		.cfi_startproc
 1892              		@ args = 0, pretend = 0, frame = 8
 1893              		@ frame_needed = 1, uses_anonymous_args = 0
 1894              		@ link register save eliminated.
 1895 09f4 80B4     		push	{r7}
 1896              	.LCFI94:
 1897              		.cfi_def_cfa_offset 4
 1898              		.cfi_offset 7, -4
 1899 09f6 83B0     		sub	sp, sp, #12
 1900              	.LCFI95:
 1901              		.cfi_def_cfa_offset 16
 1902 09f8 00AF     		add	r7, sp, #0
 1903              	.LCFI96:
 1904              		.cfi_def_cfa_register 7
 1905 09fa 7860     		str	r0, [r7, #4]
 1906 09fc 0B46     		mov	r3, r1
 1907 09fe FB70     		strb	r3, [r7, #3]
1375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1908              		.loc 1 1378 0
 1909 0a00 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1910 0a02 002B     		cmp	r3, #0
 1911 0a04 0DD0     		beq	.L68
1379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1912              		.loc 1 1380 0
 1913 0a06 4FF46053 		mov	r3, #14336
 1914 0a0a C4F20203 		movt	r3, 16386
 1915 0a0e 4FF46052 		mov	r2, #14336
 1916 0a12 C4F20202 		movt	r2, 16386
 1917 0a16 126A     		ldr	r2, [r2, #32]
 1918 0a18 1146     		mov	r1, r2
 1919 0a1a 7A68     		ldr	r2, [r7, #4]
 1920 0a1c 0A43     		orrs	r2, r2, r1
 1921 0a1e 1A62     		str	r2, [r3, #32]
 1922 0a20 0EE0     		b	.L67
 1923              	.L68:
1381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1924              		.loc 1 1384 0
 1925 0a22 4FF46053 		mov	r3, #14336
 1926 0a26 C4F20203 		movt	r3, 16386
 1927 0a2a 4FF46052 		mov	r2, #14336
 1928 0a2e C4F20202 		movt	r2, 16386
 1929 0a32 126A     		ldr	r2, [r2, #32]
 1930 0a34 1146     		mov	r1, r2
 1931 0a36 7A68     		ldr	r2, [r7, #4]
 1932 0a38 6FEA0202 		mvn	r2, r2
 1933 0a3c 0A40     		ands	r2, r2, r1
 1934 0a3e 1A62     		str	r2, [r3, #32]
 1935              	.L67:
1385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1936              		.loc 1 1386 0
 1937 0a40 07F10C07 		add	r7, r7, #12
 1938 0a44 BD46     		mov	sp, r7
 1939 0a46 80BC     		pop	{r7}
 1940 0a48 7047     		bx	lr
 1941              		.cfi_endproc
 1942              	.LFE142:
 1944 0a4a 00BF     		.align	2
 1945              		.global	RCC_APB2PeriphResetCmd
 1946              		.thumb
 1947              		.thumb_func
 1949              	RCC_APB2PeriphResetCmd:
 1950              	.LFB143:
1387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1951              		.loc 1 1410 0
 1952              		.cfi_startproc
 1953              		@ args = 0, pretend = 0, frame = 8
 1954              		@ frame_needed = 1, uses_anonymous_args = 0
 1955              		@ link register save eliminated.
 1956 0a4c 80B4     		push	{r7}
 1957              	.LCFI97:
 1958              		.cfi_def_cfa_offset 4
 1959              		.cfi_offset 7, -4
 1960 0a4e 83B0     		sub	sp, sp, #12
 1961              	.LCFI98:
 1962              		.cfi_def_cfa_offset 16
 1963 0a50 00AF     		add	r7, sp, #0
 1964              	.LCFI99:
 1965              		.cfi_def_cfa_register 7
 1966 0a52 7860     		str	r0, [r7, #4]
 1967 0a54 0B46     		mov	r3, r1
 1968 0a56 FB70     		strb	r3, [r7, #3]
1411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
1413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1969              		.loc 1 1414 0
 1970 0a58 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1971 0a5a 002B     		cmp	r3, #0
 1972 0a5c 0DD0     		beq	.L71
1415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1973              		.loc 1 1416 0
 1974 0a5e 4FF46053 		mov	r3, #14336
 1975 0a62 C4F20203 		movt	r3, 16386
 1976 0a66 4FF46052 		mov	r2, #14336
 1977 0a6a C4F20202 		movt	r2, 16386
 1978 0a6e 526A     		ldr	r2, [r2, #36]
 1979 0a70 1146     		mov	r1, r2
 1980 0a72 7A68     		ldr	r2, [r7, #4]
 1981 0a74 0A43     		orrs	r2, r2, r1
 1982 0a76 5A62     		str	r2, [r3, #36]
 1983 0a78 0EE0     		b	.L70
 1984              	.L71:
1417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1985              		.loc 1 1420 0
 1986 0a7a 4FF46053 		mov	r3, #14336
 1987 0a7e C4F20203 		movt	r3, 16386
 1988 0a82 4FF46052 		mov	r2, #14336
 1989 0a86 C4F20202 		movt	r2, 16386
 1990 0a8a 526A     		ldr	r2, [r2, #36]
 1991 0a8c 1146     		mov	r1, r2
 1992 0a8e 7A68     		ldr	r2, [r7, #4]
 1993 0a90 6FEA0202 		mvn	r2, r2
 1994 0a94 0A40     		ands	r2, r2, r1
 1995 0a96 5A62     		str	r2, [r3, #36]
 1996              	.L70:
1421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1997              		.loc 1 1422 0
 1998 0a98 07F10C07 		add	r7, r7, #12
 1999 0a9c BD46     		mov	sp, r7
 2000 0a9e 80BC     		pop	{r7}
 2001 0aa0 7047     		bx	lr
 2002              		.cfi_endproc
 2003              	.LFE143:
 2005 0aa2 00BF     		.align	2
 2006              		.global	RCC_AHB1PeriphClockLPModeCmd
 2007              		.thumb
 2008              		.thumb_func
 2010              	RCC_AHB1PeriphClockLPModeCmd:
 2011              	.LFB144:
1423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2012              		.loc 1 1456 0
 2013              		.cfi_startproc
 2014              		@ args = 0, pretend = 0, frame = 8
 2015              		@ frame_needed = 1, uses_anonymous_args = 0
 2016              		@ link register save eliminated.
 2017 0aa4 80B4     		push	{r7}
 2018              	.LCFI100:
 2019              		.cfi_def_cfa_offset 4
 2020              		.cfi_offset 7, -4
 2021 0aa6 83B0     		sub	sp, sp, #12
 2022              	.LCFI101:
 2023              		.cfi_def_cfa_offset 16
 2024 0aa8 00AF     		add	r7, sp, #0
 2025              	.LCFI102:
 2026              		.cfi_def_cfa_register 7
 2027 0aaa 7860     		str	r0, [r7, #4]
 2028 0aac 0B46     		mov	r3, r1
 2029 0aae FB70     		strb	r3, [r7, #3]
1457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
1459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2030              		.loc 1 1460 0
 2031 0ab0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2032 0ab2 002B     		cmp	r3, #0
 2033 0ab4 0DD0     		beq	.L74
1461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 2034              		.loc 1 1462 0
 2035 0ab6 4FF46053 		mov	r3, #14336
 2036 0aba C4F20203 		movt	r3, 16386
 2037 0abe 4FF46052 		mov	r2, #14336
 2038 0ac2 C4F20202 		movt	r2, 16386
 2039 0ac6 126D     		ldr	r2, [r2, #80]
 2040 0ac8 1146     		mov	r1, r2
 2041 0aca 7A68     		ldr	r2, [r7, #4]
 2042 0acc 0A43     		orrs	r2, r2, r1
 2043 0ace 1A65     		str	r2, [r3, #80]
 2044 0ad0 0EE0     		b	.L73
 2045              	.L74:
1463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 2046              		.loc 1 1466 0
 2047 0ad2 4FF46053 		mov	r3, #14336
 2048 0ad6 C4F20203 		movt	r3, 16386
 2049 0ada 4FF46052 		mov	r2, #14336
 2050 0ade C4F20202 		movt	r2, 16386
 2051 0ae2 126D     		ldr	r2, [r2, #80]
 2052 0ae4 1146     		mov	r1, r2
 2053 0ae6 7A68     		ldr	r2, [r7, #4]
 2054 0ae8 6FEA0202 		mvn	r2, r2
 2055 0aec 0A40     		ands	r2, r2, r1
 2056 0aee 1A65     		str	r2, [r3, #80]
 2057              	.L73:
1467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2058              		.loc 1 1468 0
 2059 0af0 07F10C07 		add	r7, r7, #12
 2060 0af4 BD46     		mov	sp, r7
 2061 0af6 80BC     		pop	{r7}
 2062 0af8 7047     		bx	lr
 2063              		.cfi_endproc
 2064              	.LFE144:
 2066 0afa 00BF     		.align	2
 2067              		.global	RCC_AHB2PeriphClockLPModeCmd
 2068              		.thumb
 2069              		.thumb_func
 2071              	RCC_AHB2PeriphClockLPModeCmd:
 2072              	.LFB145:
1469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
1474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2073              		.loc 1 1488 0
 2074              		.cfi_startproc
 2075              		@ args = 0, pretend = 0, frame = 8
 2076              		@ frame_needed = 1, uses_anonymous_args = 0
 2077              		@ link register save eliminated.
 2078 0afc 80B4     		push	{r7}
 2079              	.LCFI103:
 2080              		.cfi_def_cfa_offset 4
 2081              		.cfi_offset 7, -4
 2082 0afe 83B0     		sub	sp, sp, #12
 2083              	.LCFI104:
 2084              		.cfi_def_cfa_offset 16
 2085 0b00 00AF     		add	r7, sp, #0
 2086              	.LCFI105:
 2087              		.cfi_def_cfa_register 7
 2088 0b02 7860     		str	r0, [r7, #4]
 2089 0b04 0B46     		mov	r3, r1
 2090 0b06 FB70     		strb	r3, [r7, #3]
1489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2091              		.loc 1 1492 0
 2092 0b08 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2093 0b0a 002B     		cmp	r3, #0
 2094 0b0c 0DD0     		beq	.L77
1493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 2095              		.loc 1 1494 0
 2096 0b0e 4FF46053 		mov	r3, #14336
 2097 0b12 C4F20203 		movt	r3, 16386
 2098 0b16 4FF46052 		mov	r2, #14336
 2099 0b1a C4F20202 		movt	r2, 16386
 2100 0b1e 526D     		ldr	r2, [r2, #84]
 2101 0b20 1146     		mov	r1, r2
 2102 0b22 7A68     		ldr	r2, [r7, #4]
 2103 0b24 0A43     		orrs	r2, r2, r1
 2104 0b26 5A65     		str	r2, [r3, #84]
 2105 0b28 0EE0     		b	.L76
 2106              	.L77:
1495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 2107              		.loc 1 1498 0
 2108 0b2a 4FF46053 		mov	r3, #14336
 2109 0b2e C4F20203 		movt	r3, 16386
 2110 0b32 4FF46052 		mov	r2, #14336
 2111 0b36 C4F20202 		movt	r2, 16386
 2112 0b3a 526D     		ldr	r2, [r2, #84]
 2113 0b3c 1146     		mov	r1, r2
 2114 0b3e 7A68     		ldr	r2, [r7, #4]
 2115 0b40 6FEA0202 		mvn	r2, r2
 2116 0b44 0A40     		ands	r2, r2, r1
 2117 0b46 5A65     		str	r2, [r3, #84]
 2118              	.L76:
1499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2119              		.loc 1 1500 0
 2120 0b48 07F10C07 		add	r7, r7, #12
 2121 0b4c BD46     		mov	sp, r7
 2122 0b4e 80BC     		pop	{r7}
 2123 0b50 7047     		bx	lr
 2124              		.cfi_endproc
 2125              	.LFE145:
 2127 0b52 00BF     		.align	2
 2128              		.global	RCC_AHB3PeriphClockLPModeCmd
 2129              		.thumb
 2130              		.thumb_func
 2132              	RCC_AHB3PeriphClockLPModeCmd:
 2133              	.LFB146:
1501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2134              		.loc 1 1515 0
 2135              		.cfi_startproc
 2136              		@ args = 0, pretend = 0, frame = 8
 2137              		@ frame_needed = 1, uses_anonymous_args = 0
 2138              		@ link register save eliminated.
 2139 0b54 80B4     		push	{r7}
 2140              	.LCFI106:
 2141              		.cfi_def_cfa_offset 4
 2142              		.cfi_offset 7, -4
 2143 0b56 83B0     		sub	sp, sp, #12
 2144              	.LCFI107:
 2145              		.cfi_def_cfa_offset 16
 2146 0b58 00AF     		add	r7, sp, #0
 2147              	.LCFI108:
 2148              		.cfi_def_cfa_register 7
 2149 0b5a 7860     		str	r0, [r7, #4]
 2150 0b5c 0B46     		mov	r3, r1
 2151 0b5e FB70     		strb	r3, [r7, #3]
1516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2152              		.loc 1 1519 0
 2153 0b60 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2154 0b62 002B     		cmp	r3, #0
 2155 0b64 0DD0     		beq	.L80
1520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 2156              		.loc 1 1521 0
 2157 0b66 4FF46053 		mov	r3, #14336
 2158 0b6a C4F20203 		movt	r3, 16386
 2159 0b6e 4FF46052 		mov	r2, #14336
 2160 0b72 C4F20202 		movt	r2, 16386
 2161 0b76 926D     		ldr	r2, [r2, #88]
 2162 0b78 1146     		mov	r1, r2
 2163 0b7a 7A68     		ldr	r2, [r7, #4]
 2164 0b7c 0A43     		orrs	r2, r2, r1
 2165 0b7e 9A65     		str	r2, [r3, #88]
 2166 0b80 0EE0     		b	.L79
 2167              	.L80:
1522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 2168              		.loc 1 1525 0
 2169 0b82 4FF46053 		mov	r3, #14336
 2170 0b86 C4F20203 		movt	r3, 16386
 2171 0b8a 4FF46052 		mov	r2, #14336
 2172 0b8e C4F20202 		movt	r2, 16386
 2173 0b92 926D     		ldr	r2, [r2, #88]
 2174 0b94 1146     		mov	r1, r2
 2175 0b96 7A68     		ldr	r2, [r7, #4]
 2176 0b98 6FEA0202 		mvn	r2, r2
 2177 0b9c 0A40     		ands	r2, r2, r1
 2178 0b9e 9A65     		str	r2, [r3, #88]
 2179              	.L79:
1526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2180              		.loc 1 1527 0
 2181 0ba0 07F10C07 		add	r7, r7, #12
 2182 0ba4 BD46     		mov	sp, r7
 2183 0ba6 80BC     		pop	{r7}
 2184 0ba8 7047     		bx	lr
 2185              		.cfi_endproc
 2186              	.LFE146:
 2188 0baa 00BF     		.align	2
 2189              		.global	RCC_APB1PeriphClockLPModeCmd
 2190              		.thumb
 2191              		.thumb_func
 2193              	RCC_APB1PeriphClockLPModeCmd:
 2194              	.LFB147:
1528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2195              		.loc 1 1565 0
 2196              		.cfi_startproc
 2197              		@ args = 0, pretend = 0, frame = 8
 2198              		@ frame_needed = 1, uses_anonymous_args = 0
 2199              		@ link register save eliminated.
 2200 0bac 80B4     		push	{r7}
 2201              	.LCFI109:
 2202              		.cfi_def_cfa_offset 4
 2203              		.cfi_offset 7, -4
 2204 0bae 83B0     		sub	sp, sp, #12
 2205              	.LCFI110:
 2206              		.cfi_def_cfa_offset 16
 2207 0bb0 00AF     		add	r7, sp, #0
 2208              	.LCFI111:
 2209              		.cfi_def_cfa_register 7
 2210 0bb2 7860     		str	r0, [r7, #4]
 2211 0bb4 0B46     		mov	r3, r1
 2212 0bb6 FB70     		strb	r3, [r7, #3]
1566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2213              		.loc 1 1569 0
 2214 0bb8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2215 0bba 002B     		cmp	r3, #0
 2216 0bbc 0DD0     		beq	.L83
1570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 2217              		.loc 1 1571 0
 2218 0bbe 4FF46053 		mov	r3, #14336
 2219 0bc2 C4F20203 		movt	r3, 16386
 2220 0bc6 4FF46052 		mov	r2, #14336
 2221 0bca C4F20202 		movt	r2, 16386
 2222 0bce 126E     		ldr	r2, [r2, #96]
 2223 0bd0 1146     		mov	r1, r2
 2224 0bd2 7A68     		ldr	r2, [r7, #4]
 2225 0bd4 0A43     		orrs	r2, r2, r1
 2226 0bd6 1A66     		str	r2, [r3, #96]
 2227 0bd8 0EE0     		b	.L82
 2228              	.L83:
1572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 2229              		.loc 1 1575 0
 2230 0bda 4FF46053 		mov	r3, #14336
 2231 0bde C4F20203 		movt	r3, 16386
 2232 0be2 4FF46052 		mov	r2, #14336
 2233 0be6 C4F20202 		movt	r2, 16386
 2234 0bea 126E     		ldr	r2, [r2, #96]
 2235 0bec 1146     		mov	r1, r2
 2236 0bee 7A68     		ldr	r2, [r7, #4]
 2237 0bf0 6FEA0202 		mvn	r2, r2
 2238 0bf4 0A40     		ands	r2, r2, r1
 2239 0bf6 1A66     		str	r2, [r3, #96]
 2240              	.L82:
1576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2241              		.loc 1 1577 0
 2242 0bf8 07F10C07 		add	r7, r7, #12
 2243 0bfc BD46     		mov	sp, r7
 2244 0bfe 80BC     		pop	{r7}
 2245 0c00 7047     		bx	lr
 2246              		.cfi_endproc
 2247              	.LFE147:
 2249 0c02 00BF     		.align	2
 2250              		.global	RCC_APB2PeriphClockLPModeCmd
 2251              		.thumb
 2252              		.thumb_func
 2254              	RCC_APB2PeriphClockLPModeCmd:
 2255              	.LFB148:
1578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2256              		.loc 1 1605 0
 2257              		.cfi_startproc
 2258              		@ args = 0, pretend = 0, frame = 8
 2259              		@ frame_needed = 1, uses_anonymous_args = 0
 2260              		@ link register save eliminated.
 2261 0c04 80B4     		push	{r7}
 2262              	.LCFI112:
 2263              		.cfi_def_cfa_offset 4
 2264              		.cfi_offset 7, -4
 2265 0c06 83B0     		sub	sp, sp, #12
 2266              	.LCFI113:
 2267              		.cfi_def_cfa_offset 16
 2268 0c08 00AF     		add	r7, sp, #0
 2269              	.LCFI114:
 2270              		.cfi_def_cfa_register 7
 2271 0c0a 7860     		str	r0, [r7, #4]
 2272 0c0c 0B46     		mov	r3, r1
 2273 0c0e FB70     		strb	r3, [r7, #3]
1606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2274              		.loc 1 1609 0
 2275 0c10 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2276 0c12 002B     		cmp	r3, #0
 2277 0c14 0DD0     		beq	.L86
1610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 2278              		.loc 1 1611 0
 2279 0c16 4FF46053 		mov	r3, #14336
 2280 0c1a C4F20203 		movt	r3, 16386
 2281 0c1e 4FF46052 		mov	r2, #14336
 2282 0c22 C4F20202 		movt	r2, 16386
 2283 0c26 526E     		ldr	r2, [r2, #100]
 2284 0c28 1146     		mov	r1, r2
 2285 0c2a 7A68     		ldr	r2, [r7, #4]
 2286 0c2c 0A43     		orrs	r2, r2, r1
 2287 0c2e 5A66     		str	r2, [r3, #100]
 2288 0c30 0EE0     		b	.L85
 2289              	.L86:
1612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 2290              		.loc 1 1615 0
 2291 0c32 4FF46053 		mov	r3, #14336
 2292 0c36 C4F20203 		movt	r3, 16386
 2293 0c3a 4FF46052 		mov	r2, #14336
 2294 0c3e C4F20202 		movt	r2, 16386
 2295 0c42 526E     		ldr	r2, [r2, #100]
 2296 0c44 1146     		mov	r1, r2
 2297 0c46 7A68     		ldr	r2, [r7, #4]
 2298 0c48 6FEA0202 		mvn	r2, r2
 2299 0c4c 0A40     		ands	r2, r2, r1
 2300 0c4e 5A66     		str	r2, [r3, #100]
 2301              	.L85:
1616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2302              		.loc 1 1617 0
 2303 0c50 07F10C07 		add	r7, r7, #12
 2304 0c54 BD46     		mov	sp, r7
 2305 0c56 80BC     		pop	{r7}
 2306 0c58 7047     		bx	lr
 2307              		.cfi_endproc
 2308              	.LFE148:
 2310 0c5a 00BF     		.align	2
 2311              		.global	RCC_ITConfig
 2312              		.thumb
 2313              		.thumb_func
 2315              	RCC_ITConfig:
 2316              	.LFB149:
1618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2317              		.loc 1 1650 0
 2318              		.cfi_startproc
 2319              		@ args = 0, pretend = 0, frame = 8
 2320              		@ frame_needed = 1, uses_anonymous_args = 0
 2321              		@ link register save eliminated.
 2322 0c5c 80B4     		push	{r7}
 2323              	.LCFI115:
 2324              		.cfi_def_cfa_offset 4
 2325              		.cfi_offset 7, -4
 2326 0c5e 83B0     		sub	sp, sp, #12
 2327              	.LCFI116:
 2328              		.cfi_def_cfa_offset 16
 2329 0c60 00AF     		add	r7, sp, #0
 2330              	.LCFI117:
 2331              		.cfi_def_cfa_register 7
 2332 0c62 0246     		mov	r2, r0
 2333 0c64 0B46     		mov	r3, r1
 2334 0c66 FA71     		strb	r2, [r7, #7]
 2335 0c68 BB71     		strb	r3, [r7, #6]
1651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
1653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2336              		.loc 1 1654 0
 2337 0c6a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2338 0c6c 002B     		cmp	r3, #0
 2339 0c6e 0ED0     		beq	.L89
1655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 2340              		.loc 1 1657 0
 2341 0c70 43F60D03 		movw	r3, #14349
 2342 0c74 C4F20203 		movt	r3, 16386
 2343 0c78 43F60D02 		movw	r2, #14349
 2344 0c7c C4F20202 		movt	r2, 16386
 2345 0c80 1278     		ldrb	r2, [r2, #0]
 2346 0c82 D1B2     		uxtb	r1, r2
 2347 0c84 FA79     		ldrb	r2, [r7, #7]
 2348 0c86 0A43     		orrs	r2, r2, r1
 2349 0c88 D2B2     		uxtb	r2, r2
 2350 0c8a 1A70     		strb	r2, [r3, #0]
 2351 0c8c 10E0     		b	.L88
 2352              	.L89:
1658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
1662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 2353              		.loc 1 1662 0
 2354 0c8e 43F60D03 		movw	r3, #14349
 2355 0c92 C4F20203 		movt	r3, 16386
 2356 0c96 43F60D02 		movw	r2, #14349
 2357 0c9a C4F20202 		movt	r2, 16386
 2358 0c9e 1278     		ldrb	r2, [r2, #0]
 2359 0ca0 D1B2     		uxtb	r1, r2
 2360 0ca2 FA79     		ldrb	r2, [r7, #7]
 2361 0ca4 6FEA0202 		mvn	r2, r2
 2362 0ca8 D2B2     		uxtb	r2, r2
 2363 0caa 0A40     		ands	r2, r2, r1
 2364 0cac D2B2     		uxtb	r2, r2
 2365 0cae 1A70     		strb	r2, [r3, #0]
 2366              	.L88:
1663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2367              		.loc 1 1664 0
 2368 0cb0 07F10C07 		add	r7, r7, #12
 2369 0cb4 BD46     		mov	sp, r7
 2370 0cb6 80BC     		pop	{r7}
 2371 0cb8 7047     		bx	lr
 2372              		.cfi_endproc
 2373              	.LFE149:
 2375 0cba 00BF     		.align	2
 2376              		.global	RCC_GetFlagStatus
 2377              		.thumb
 2378              		.thumb_func
 2380              	RCC_GetFlagStatus:
 2381              	.LFB150:
1665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2382              		.loc 1 1686 0
 2383              		.cfi_startproc
 2384              		@ args = 0, pretend = 0, frame = 24
 2385              		@ frame_needed = 1, uses_anonymous_args = 0
 2386              		@ link register save eliminated.
 2387 0cbc 80B4     		push	{r7}
 2388              	.LCFI118:
 2389              		.cfi_def_cfa_offset 4
 2390              		.cfi_offset 7, -4
 2391 0cbe 87B0     		sub	sp, sp, #28
 2392              	.LCFI119:
 2393              		.cfi_def_cfa_offset 32
 2394 0cc0 00AF     		add	r7, sp, #0
 2395              	.LCFI120:
 2396              		.cfi_def_cfa_register 7
 2397 0cc2 0346     		mov	r3, r0
 2398 0cc4 FB71     		strb	r3, [r7, #7]
1687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 2399              		.loc 1 1687 0
 2400 0cc6 4FF00003 		mov	r3, #0
 2401 0cca FB60     		str	r3, [r7, #12]
1688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 2402              		.loc 1 1688 0
 2403 0ccc 4FF00003 		mov	r3, #0
 2404 0cd0 7B61     		str	r3, [r7, #20]
1689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 2405              		.loc 1 1689 0
 2406 0cd2 4FF00003 		mov	r3, #0
 2407 0cd6 FB74     		strb	r3, [r7, #19]
1690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 2408              		.loc 1 1695 0
 2409 0cd8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2410 0cda 4FEA5313 		lsr	r3, r3, #5
 2411 0cde DBB2     		uxtb	r3, r3
 2412 0ce0 FB60     		str	r3, [r7, #12]
1696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2413              		.loc 1 1696 0
 2414 0ce2 FB68     		ldr	r3, [r7, #12]
 2415 0ce4 012B     		cmp	r3, #1
 2416 0ce6 06D1     		bne	.L92
1697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 2417              		.loc 1 1698 0
 2418 0ce8 4FF46053 		mov	r3, #14336
 2419 0cec C4F20203 		movt	r3, 16386
 2420 0cf0 1B68     		ldr	r3, [r3, #0]
 2421 0cf2 7B61     		str	r3, [r7, #20]
 2422 0cf4 0FE0     		b	.L93
 2423              	.L92:
1699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2424              		.loc 1 1700 0
 2425 0cf6 FB68     		ldr	r3, [r7, #12]
 2426 0cf8 022B     		cmp	r3, #2
 2427 0cfa 06D1     		bne	.L94
1701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 2428              		.loc 1 1702 0
 2429 0cfc 4FF46053 		mov	r3, #14336
 2430 0d00 C4F20203 		movt	r3, 16386
 2431 0d04 1B6F     		ldr	r3, [r3, #112]
 2432 0d06 7B61     		str	r3, [r7, #20]
 2433 0d08 05E0     		b	.L93
 2434              	.L94:
1703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 2435              		.loc 1 1706 0
 2436 0d0a 4FF46053 		mov	r3, #14336
 2437 0d0e C4F20203 		movt	r3, 16386
 2438 0d12 5B6F     		ldr	r3, [r3, #116]
 2439 0d14 7B61     		str	r3, [r7, #20]
 2440              	.L93:
1707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
1710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 2441              		.loc 1 1710 0
 2442 0d16 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2443 0d18 03F01F03 		and	r3, r3, #31
 2444 0d1c FB60     		str	r3, [r7, #12]
1711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2445              		.loc 1 1711 0
 2446 0d1e FB68     		ldr	r3, [r7, #12]
 2447 0d20 7A69     		ldr	r2, [r7, #20]
 2448 0d22 22FA03F3 		lsr	r3, r2, r3
 2449 0d26 03F00103 		and	r3, r3, #1
 2450 0d2a DBB2     		uxtb	r3, r3
 2451 0d2c 002B     		cmp	r3, #0
 2452 0d2e 03D0     		beq	.L95
1712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2453              		.loc 1 1713 0
 2454 0d30 4FF00103 		mov	r3, #1
 2455 0d34 FB74     		strb	r3, [r7, #19]
 2456 0d36 02E0     		b	.L96
 2457              	.L95:
1714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2458              		.loc 1 1717 0
 2459 0d38 4FF00003 		mov	r3, #0
 2460 0d3c FB74     		strb	r3, [r7, #19]
 2461              	.L96:
1718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1719:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
1720:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
 2462              		.loc 1 1720 0
 2463 0d3e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1721:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2464              		.loc 1 1721 0
 2465 0d40 1846     		mov	r0, r3
 2466 0d42 07F11C07 		add	r7, r7, #28
 2467 0d46 BD46     		mov	sp, r7
 2468 0d48 80BC     		pop	{r7}
 2469 0d4a 7047     		bx	lr
 2470              		.cfi_endproc
 2471              	.LFE150:
 2473              		.align	2
 2474              		.global	RCC_ClearFlag
 2475              		.thumb
 2476              		.thumb_func
 2478              	RCC_ClearFlag:
 2479              	.LFB151:
1722:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1723:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1724:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1725:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1726:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1727:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1728:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1729:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1730:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1731:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2480              		.loc 1 1731 0
 2481              		.cfi_startproc
 2482              		@ args = 0, pretend = 0, frame = 0
 2483              		@ frame_needed = 1, uses_anonymous_args = 0
 2484              		@ link register save eliminated.
 2485 0d4c 80B4     		push	{r7}
 2486              	.LCFI121:
 2487              		.cfi_def_cfa_offset 4
 2488              		.cfi_offset 7, -4
 2489 0d4e 00AF     		add	r7, sp, #0
 2490              	.LCFI122:
 2491              		.cfi_def_cfa_register 7
1732:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1733:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2492              		.loc 1 1733 0
 2493 0d50 4FF46053 		mov	r3, #14336
 2494 0d54 C4F20203 		movt	r3, 16386
 2495 0d58 4FF46052 		mov	r2, #14336
 2496 0d5c C4F20202 		movt	r2, 16386
 2497 0d60 526F     		ldr	r2, [r2, #116]
 2498 0d62 42F08072 		orr	r2, r2, #16777216
 2499 0d66 5A67     		str	r2, [r3, #116]
1734:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2500              		.loc 1 1734 0
 2501 0d68 BD46     		mov	sp, r7
 2502 0d6a 80BC     		pop	{r7}
 2503 0d6c 7047     		bx	lr
 2504              		.cfi_endproc
 2505              	.LFE151:
 2507 0d6e 00BF     		.align	2
 2508              		.global	RCC_GetITStatus
 2509              		.thumb
 2510              		.thumb_func
 2512              	RCC_GetITStatus:
 2513              	.LFB152:
1735:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1736:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1737:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1738:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1739:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1740:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1741:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1742:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1743:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1744:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1745:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1746:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1747:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1748:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1749:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1750:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2514              		.loc 1 1750 0
 2515              		.cfi_startproc
 2516              		@ args = 0, pretend = 0, frame = 16
 2517              		@ frame_needed = 1, uses_anonymous_args = 0
 2518              		@ link register save eliminated.
 2519 0d70 80B4     		push	{r7}
 2520              	.LCFI123:
 2521              		.cfi_def_cfa_offset 4
 2522              		.cfi_offset 7, -4
 2523 0d72 85B0     		sub	sp, sp, #20
 2524              	.LCFI124:
 2525              		.cfi_def_cfa_offset 24
 2526 0d74 00AF     		add	r7, sp, #0
 2527              	.LCFI125:
 2528              		.cfi_def_cfa_register 7
 2529 0d76 0346     		mov	r3, r0
 2530 0d78 FB71     		strb	r3, [r7, #7]
1751:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 2531              		.loc 1 1751 0
 2532 0d7a 4FF00003 		mov	r3, #0
 2533 0d7e FB73     		strb	r3, [r7, #15]
1752:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1753:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1754:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1755:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1756:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1757:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2534              		.loc 1 1757 0
 2535 0d80 4FF46053 		mov	r3, #14336
 2536 0d84 C4F20203 		movt	r3, 16386
 2537 0d88 DB68     		ldr	r3, [r3, #12]
 2538 0d8a 1A46     		mov	r2, r3
 2539 0d8c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2540 0d8e 1340     		ands	r3, r3, r2
 2541 0d90 002B     		cmp	r3, #0
 2542 0d92 03D0     		beq	.L99
1758:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1759:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2543              		.loc 1 1759 0
 2544 0d94 4FF00103 		mov	r3, #1
 2545 0d98 FB73     		strb	r3, [r7, #15]
 2546 0d9a 02E0     		b	.L100
 2547              	.L99:
1760:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1761:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1762:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1763:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2548              		.loc 1 1763 0
 2549 0d9c 4FF00003 		mov	r3, #0
 2550 0da0 FB73     		strb	r3, [r7, #15]
 2551              	.L100:
1764:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1765:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1766:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
 2552              		.loc 1 1766 0
 2553 0da2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1767:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2554              		.loc 1 1767 0
 2555 0da4 1846     		mov	r0, r3
 2556 0da6 07F11407 		add	r7, r7, #20
 2557 0daa BD46     		mov	sp, r7
 2558 0dac 80BC     		pop	{r7}
 2559 0dae 7047     		bx	lr
 2560              		.cfi_endproc
 2561              	.LFE152:
 2563              		.align	2
 2564              		.global	RCC_ClearITPendingBit
 2565              		.thumb
 2566              		.thumb_func
 2568              	RCC_ClearITPendingBit:
 2569              	.LFB153:
1768:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1769:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1770:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1771:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1772:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1773:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1774:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1775:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1776:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1777:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1778:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1779:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1780:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1781:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1782:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1783:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2570              		.loc 1 1783 0
 2571              		.cfi_startproc
 2572              		@ args = 0, pretend = 0, frame = 8
 2573              		@ frame_needed = 1, uses_anonymous_args = 0
 2574              		@ link register save eliminated.
 2575 0db0 80B4     		push	{r7}
 2576              	.LCFI126:
 2577              		.cfi_def_cfa_offset 4
 2578              		.cfi_offset 7, -4
 2579 0db2 83B0     		sub	sp, sp, #12
 2580              	.LCFI127:
 2581              		.cfi_def_cfa_offset 16
 2582 0db4 00AF     		add	r7, sp, #0
 2583              	.LCFI128:
 2584              		.cfi_def_cfa_register 7
 2585 0db6 0346     		mov	r3, r0
 2586 0db8 FB71     		strb	r3, [r7, #7]
1784:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1785:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1786:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1787:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1788:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
1789:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2587              		.loc 1 1789 0
 2588 0dba 43F60E03 		movw	r3, #14350
 2589 0dbe C4F20203 		movt	r3, 16386
 2590 0dc2 FA79     		ldrb	r2, [r7, #7]
 2591 0dc4 1A70     		strb	r2, [r3, #0]
1790:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2592              		.loc 1 1790 0
 2593 0dc6 07F10C07 		add	r7, r7, #12
 2594 0dca BD46     		mov	sp, r7
 2595 0dcc 80BC     		pop	{r7}
 2596 0dce 7047     		bx	lr
 2597              		.cfi_endproc
 2598              	.LFE153:
 2600              	.Letext0:
 2601              		.file 2 "c:\\chibistudio\\tools\\gnu tools arm embedded\\4.6 2012q2\\bin\\../lib/gcc/arm-none-eabi
 2602              		.file 3 "E:\\Desktop\\thundercyer-the-alarm-clock\\CMSIS\\Device\\STM32F4xx\\Include/stm32f4xx.h"
 2603              		.file 4 "E:\\Desktop\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_rcc.h
 2604              		.file 5 "E:\\Desktop\\thundercyer-the-alarm-clock\\CMSIS\\Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:20     .data.APBAHBPrescTable:00000000 $d
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:23     .data.APBAHBPrescTable:00000000 APBAHBPrescTable
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:41     .text:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:46     .text:00000000 RCC_DeInit
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:114    .text:00000084 RCC_HSEConfig
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:156    .text:000000b4 RCC_WaitForHSEStartUp
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:2380   .text:00000cbc RCC_GetFlagStatus
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:230    .text:00000118 RCC_AdjustHSICalibrationValue
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:285    .text:00000160 RCC_HSICmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:322    .text:00000180 RCC_LSEConfig
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:391    .text:000001e0 RCC_LSICmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:428    .text:00000200 RCC_PLLConfig
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:482    .text:00000248 RCC_PLLCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:519    .text:00000268 RCC_PLLI2SConfig
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:560    .text:00000298 RCC_PLLI2SCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:597    .text:000002b8 RCC_ClockSecuritySystemCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:634    .text:000002d8 RCC_MCO1Config
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:690    .text:00000320 RCC_MCO2Config
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:746    .text:00000368 RCC_SYSCLKConfig
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:799    .text:000003a8 RCC_GetSYSCLKSource
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:833    .text:000003c8 RCC_HCLKConfig
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:886    .text:00000408 RCC_PCLK1Config
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:939    .text:00000448 RCC_PCLK2Config
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:993    .text:0000048c RCC_GetClocksFreq
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1217   .text:0000065c RCC_RTCCLKConfig
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1290   .text:000006d4 RCC_RTCCLKCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1327   .text:000006f4 RCC_BackupResetCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1364   .text:00000714 RCC_I2SCLKConfig
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1400   .text:00000734 RCC_AHB1PeriphClockCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1461   .text:0000078c RCC_AHB2PeriphClockCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1522   .text:000007e4 RCC_AHB3PeriphClockCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1583   .text:0000083c RCC_APB1PeriphClockCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1644   .text:00000894 RCC_APB2PeriphClockCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1705   .text:000008ec RCC_AHB1PeriphResetCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1766   .text:00000944 RCC_AHB2PeriphResetCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1827   .text:0000099c RCC_AHB3PeriphResetCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1888   .text:000009f4 RCC_APB1PeriphResetCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:1949   .text:00000a4c RCC_APB2PeriphResetCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:2010   .text:00000aa4 RCC_AHB1PeriphClockLPModeCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:2071   .text:00000afc RCC_AHB2PeriphClockLPModeCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:2132   .text:00000b54 RCC_AHB3PeriphClockLPModeCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:2193   .text:00000bac RCC_APB1PeriphClockLPModeCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:2254   .text:00000c04 RCC_APB2PeriphClockLPModeCmd
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:2315   .text:00000c5c RCC_ITConfig
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:2478   .text:00000d4c RCC_ClearFlag
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:2512   .text:00000d70 RCC_GetITStatus
C:\Users\Alex\AppData\Local\Temp\ccIFeCbr.s:2568   .text:00000db0 RCC_ClearITPendingBit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
