{"vcs1":{"timestamp_begin":1747904733.565654726, "rt":8.76, "ut":8.94, "st":0.56}}
{"vcselab":{"timestamp_begin":1747904742.400132677, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747904742.830208699, "rt":0.41, "ut":0.21, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747904732.956862660}
{"VCS_COMP_START_TIME": 1747904732.956862660}
{"VCS_COMP_END_TIME": 1747904743.374982949}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486588}}
{"vcselab": {"peak_mem": 183888}}
