Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Clock.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Clock"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : Clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Study\POTSP\Clock\Real_timer.vhd" into library work
Parsing entity <Real_timer>.
Parsing architecture <Behavioral> of entity <real_timer>.
Parsing VHDL file "D:\Study\POTSP\Clock\Debounce.vhd" into library work
Parsing entity <Debounce>.
Parsing architecture <logic> of entity <debounce>.
Parsing VHDL file "D:\Study\POTSP\Clock\Converter.vhd" into library work
Parsing entity <Converter>.
Parsing architecture <BEHAVIORAL> of entity <converter>.
Parsing VHDL file "D:\Study\POTSP\Clock\Clk_generator.vhd" into library work
Parsing entity <Clk_generator>.
Parsing architecture <Behavioral> of entity <clk_generator>.
Parsing VHDL file "D:\Study\POTSP\Clock\Anode_display.vhd" into library work
Parsing entity <Anode_display>.
Parsing architecture <BEHAVIORAL> of entity <anode_display>.
Parsing VHDL file "D:\Study\POTSP\Clock\Clock.vhd" into library work
Parsing entity <Clock>.
Parsing architecture <Struct> of entity <clock>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Clock> (architecture <Struct>) from library <work>.

Elaborating entity <Debounce> (architecture <logic>) with generics from library <work>.

Elaborating entity <Clk_generator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Anode_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Converter> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Real_timer> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Clock>.
    Related source file is "D:\Study\POTSP\Clock\Clock.vhd".
    Summary:
	no macro.
Unit <Clock> synthesized.

Synthesizing Unit <Debounce>.
    Related source file is "D:\Study\POTSP\Clock\Debounce.vhd".
        clk_freq = 50000000
        stable_time = 10
    Found 19-bit register for signal <count>.
    Found 1-bit register for signal <result>.
    Found 2-bit register for signal <flipflops>.
    Found 19-bit adder for signal <count[18]_GND_4_o_add_1_OUT> created at line 55.
    Found 19-bit comparator greater for signal <count[18]_PWR_4_o_LessThan_1_o> created at line 54
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Debounce> synthesized.

Synthesizing Unit <Clk_generator>.
    Related source file is "D:\Study\POTSP\Clock\Clk_generator.vhd".
    Found 1-bit register for signal <CLK_display_tmp>.
    Found 32-bit register for signal <counter_time>.
    Found 1-bit register for signal <CLK_time_tmp>.
    Found 32-bit register for signal <counter_display>.
    Found 32-bit adder for signal <counter_display[31]_GND_8_o_add_0_OUT> created at line 60.
    Found 32-bit adder for signal <counter_time[31]_GND_8_o_add_4_OUT> created at line 70.
    Found 32-bit comparator greater for signal <GND_8_o_counter_display[31]_LessThan_2_o> created at line 61
    Found 32-bit comparator greater for signal <GND_8_o_counter_time[31]_LessThan_6_o> created at line 71
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Clk_generator> synthesized.

Synthesizing Unit <Anode_display>.
    Related source file is "D:\Study\POTSP\Clock\Anode_display.vhd".
    Found 3-bit register for signal <COUNTER>.
    Found 3-bit adder for signal <COUNTER[2]_GND_9_o_add_0_OUT> created at line 60.
    Found 8x6-bit Read Only RAM for signal <selected_anode>
    Found 4x1-bit Read Only RAM for signal <period_needed>
    Found 4-bit 7-to-1 multiplexer for signal <selected_value> created at line 68.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Anode_display> synthesized.

Synthesizing Unit <Converter>.
    Related source file is "D:\Study\POTSP\Clock\Converter.vhd".
    Found 8-bit 12-to-1 multiplexer for signal <cathode> created at line 46.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Converter> synthesized.

Synthesizing Unit <Real_timer>.
    Related source file is "D:\Study\POTSP\Clock\Real_timer.vhd".
    Found 4-bit register for signal <h>.
    Found 4-bit register for signal <m1>.
    Found 4-bit register for signal <m>.
    Found 4-bit register for signal <s1>.
    Found 4-bit register for signal <s>.
    Found 4-bit register for signal <h1>.
    Found 4-bit register for signal <r1>.
    Found 4-bit register for signal <r2>.
    Found 1-bit register for signal <mode>.
    Found 1-bit register for signal <r3<3>>.
    Found 1-bit register for signal <r3<2>>.
    Found 1-bit register for signal <r3<1>>.
    Found 1-bit register for signal <r3<0>>.
    Found 1-bit register for signal <r4<3>>.
    Found 1-bit register for signal <r4<2>>.
    Found 1-bit register for signal <r4<1>>.
    Found 1-bit register for signal <r4<0>>.
    Found 1-bit register for signal <r5<3>>.
    Found 1-bit register for signal <r5<2>>.
    Found 1-bit register for signal <r5<1>>.
    Found 1-bit register for signal <r5<0>>.
    Found 1-bit register for signal <r6<3>>.
    Found 1-bit register for signal <r6<2>>.
    Found 1-bit register for signal <r6<1>>.
    Found 1-bit register for signal <r6<0>>.
    Found 4-bit adder for signal <s[3]_GND_11_o_add_0_OUT> created at line 91.
    Found 4-bit adder for signal <s1[3]_GND_11_o_add_2_OUT> created at line 94.
    Found 4-bit adder for signal <m[3]_GND_11_o_add_4_OUT> created at line 96.
    Found 4-bit adder for signal <m1[3]_GND_11_o_add_6_OUT> created at line 100.
    Found 4-bit adder for signal <h[3]_GND_11_o_add_8_OUT> created at line 103.
    Found 4-bit adder for signal <h1[3]_GND_11_o_add_10_OUT> created at line 106.
    Found 4-bit adder for signal <r3[3]_GND_11_o_add_69_OUT> created at line 153.
    Found 4-bit adder for signal <r4[3]_GND_11_o_add_71_OUT> created at line 156.
    Found 4-bit adder for signal <r5[3]_GND_11_o_add_75_OUT> created at line 163.
    Found 4-bit adder for signal <r6[3]_GND_11_o_add_79_OUT> created at line 166.
    Found 4-bit comparator greater for signal <GND_11_o_h1[3]_LessThan_12_o> created at line 107
    Found 4-bit comparator greater for signal <GND_11_o_h[3]_LessThan_13_o> created at line 107
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <Real_timer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 1
 8x6-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 17
 19-bit adder                                          : 4
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 10
# Registers                                            : 42
 1-bit register                                        : 23
 19-bit register                                       : 4
 2-bit register                                        : 4
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 8
# Comparators                                          : 8
 19-bit comparator greater                             : 4
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 25
 4-bit 2-to-1 multiplexer                              : 23
 4-bit 7-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Anode_display>.
The following registers are absorbed into counter <COUNTER>: 1 register on signal <COUNTER>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_selected_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <COUNTER>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <selected_anode> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_period_needed> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(COUNTER<2>,COUNTER<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <period_needed> |          |
    -----------------------------------------------------------------------
Unit <Anode_display> synthesized (advanced).

Synthesizing (advanced) Unit <Clk_generator>.
The following registers are absorbed into counter <counter_time>: 1 register on signal <counter_time>.
The following registers are absorbed into counter <counter_display>: 1 register on signal <counter_display>.
Unit <Clk_generator> synthesized (advanced).

Synthesizing (advanced) Unit <Debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Debounce> synthesized (advanced).

Synthesizing (advanced) Unit <Real_timer>.
The following registers are absorbed into counter <s>: 1 register on signal <s>.
Unit <Real_timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 8x6-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 9
# Counters                                             : 8
 19-bit up counter                                     : 4
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 59
 Flip-Flops                                            : 59
# Comparators                                          : 8
 19-bit comparator greater                             : 4
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 23
 4-bit 2-to-1 multiplexer                              : 22
 4-bit 7-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    r5_3 in unit <Real_timer>
    r6_3 in unit <Real_timer>
    r4_3 in unit <Real_timer>
    r3_3 in unit <Real_timer>
    r6_0 in unit <Real_timer>
    r6_2 in unit <Real_timer>
    r6_1 in unit <Real_timer>
    r5_0 in unit <Real_timer>
    r5_1 in unit <Real_timer>
    r5_2 in unit <Real_timer>
    r4_0 in unit <Real_timer>
    r4_1 in unit <Real_timer>
    r4_2 in unit <Real_timer>
    r3_0 in unit <Real_timer>
    r3_1 in unit <Real_timer>
    r3_2 in unit <Real_timer>


  List of register instances with asynchronous set or reset and opposite initialization value:
    h_1 in unit <Real_timer>
    h_0 in unit <Real_timer>
    h1_1 in unit <Real_timer>
    m_3 in unit <Real_timer>
    m_0 in unit <Real_timer>
    m1_2 in unit <Real_timer>
    m1_0 in unit <Real_timer>
    s1_2 in unit <Real_timer>
    s1_0 in unit <Real_timer>


Optimizing unit <Clock> ...

Optimizing unit <Debounce> ...

Optimizing unit <Real_timer> ...
WARNING:Xst:1293 - FF/Latch <Real_timer/s1_3> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Real_timer/r2_3> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_31> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_30> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_29> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_28> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_27> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_26> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_25> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_24> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_23> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_22> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_21> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_20> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_19> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_18> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_17> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_16> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_display_15> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_31> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_30> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_29> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_28> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_27> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Clk_generator/counter_time_26> has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Clock, actual ratio is 5.
WARNING:Xst:1426 - The value init of the FF/Latch Real_timer/h_1_LD hinder the constant cleaning in the block Clock.
   You should achieve better results by setting this init to 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 206
 Flip-Flops                                            : 206

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Clock.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 552
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 111
#      LUT2                        : 22
#      LUT3                        : 38
#      LUT4                        : 26
#      LUT5                        : 35
#      LUT6                        : 66
#      MUXCY                       : 123
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 117
# FlipFlops/Latches                : 223
#      FD                          : 27
#      FDC                         : 16
#      FDCE                        : 23
#      FDE                         : 16
#      FDP                         : 16
#      FDR                         : 32
#      FDRE                        : 76
#      LD                          : 1
#      LDC                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 4
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             223  out of  11440     1%  
 Number of Slice LUTs:                  309  out of   5720     5%  
    Number used as Logic:               309  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    349
   Number with an unused Flip Flop:     126  out of    349    36%  
   Number with an unused LUT:            40  out of    349    11%  
   Number of fully used LUT-FF pairs:   183  out of    349    52%  
   Number of unique control sets:        70

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    186    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                                   | Clock buffer(FF name)        | Load  |
-------------------------------------------------------------------------------+------------------------------+-------+
CLK                                                                            | BUFGP                        | 131   |
Clk_generator/CLK_display_tmp                                                  | NONE(Anode_display/COUNTER_0)| 4     |
Clk_generator/CLK_time_tmp                                                     | BUFG                         | 71    |
Real_timer/inc_hours_r5[3]_AND_23_o(Real_timer/inc_hours_r5[3]_AND_23_o1:O)    | NONE(*)(Real_timer/r5_3_LDC) | 1     |
Real_timer/GND_11_o_r6[3]_AND_31_o(Real_timer/GND_11_o_r6[3]_AND_31_o1:O)      | NONE(*)(Real_timer/r6_3_LDC) | 1     |
Real_timer/GND_11_o_r4[3]_AND_15_o(Real_timer/GND_11_o_r4[3]_AND_15_o1:O)      | NONE(*)(Real_timer/r4_3_LDC) | 1     |
Real_timer/inc_minutes_r3[3]_AND_7_o(Real_timer/inc_minutes_r3[3]_AND_7_o1:O)  | NONE(*)(Real_timer/r3_3_LDC) | 1     |
DebounceU4/result                                                              | NONE(Real_timer/h_1_LD)      | 1     |
Real_timer/GND_11_o_r6[3]_AND_37_o(Real_timer/GND_11_o_r6[3]_AND_37_o1:O)      | NONE(*)(Real_timer/r6_0_LDC) | 1     |
Real_timer/GND_11_o_r6[3]_AND_33_o(Real_timer/GND_11_o_r6[3]_AND_33_o1:O)      | NONE(*)(Real_timer/r6_2_LDC) | 1     |
Real_timer/GND_11_o_r6[3]_AND_35_o(Real_timer/GND_11_o_r6[3]_AND_35_o1:O)      | NONE(*)(Real_timer/r6_1_LDC) | 1     |
Real_timer/inc_hours_r5[3]_AND_29_o(Real_timer/inc_hours_r5[3]_AND_29_o1:O)    | NONE(*)(Real_timer/r5_0_LDC) | 1     |
Real_timer/inc_hours_r5[3]_AND_27_o(Real_timer/inc_hours_r5[3]_AND_27_o1:O)    | NONE(*)(Real_timer/r5_1_LDC) | 1     |
Real_timer/inc_hours_r5[3]_AND_25_o(Real_timer/inc_hours_r5[3]_AND_25_o1:O)    | NONE(*)(Real_timer/r5_2_LDC) | 1     |
Real_timer/GND_11_o_r4[3]_AND_21_o(Real_timer/GND_11_o_r4[3]_AND_21_o1:O)      | NONE(*)(Real_timer/r4_0_LDC) | 1     |
Real_timer/GND_11_o_r4[3]_AND_19_o(Real_timer/GND_11_o_r4[3]_AND_19_o1:O)      | NONE(*)(Real_timer/r4_1_LDC) | 1     |
Real_timer/GND_11_o_r4[3]_AND_17_o(Real_timer/GND_11_o_r4[3]_AND_17_o1:O)      | NONE(*)(Real_timer/r4_2_LDC) | 1     |
Real_timer/inc_minutes_r3[3]_AND_13_o(Real_timer/inc_minutes_r3[3]_AND_13_o1:O)| NONE(*)(Real_timer/r3_0_LDC) | 1     |
Real_timer/inc_minutes_r3[3]_AND_11_o(Real_timer/inc_minutes_r3[3]_AND_11_o1:O)| NONE(*)(Real_timer/r3_1_LDC) | 1     |
Real_timer/inc_minutes_r3[3]_AND_9_o(Real_timer/inc_minutes_r3[3]_AND_9_o1:O)  | NONE(*)(Real_timer/r3_2_LDC) | 1     |
-------------------------------------------------------------------------------+------------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.846ns (Maximum Frequency: 206.352MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 8.190ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.239ns (frequency: 235.892MHz)
  Total number of paths / destination ports: 3601 / 308
-------------------------------------------------------------------------
Delay:               4.239ns (Levels of Logic = 7)
  Source:            Clk_generator/counter_time_8 (FF)
  Destination:       Clk_generator/CLK_time_tmp (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Clk_generator/counter_time_8 to Clk_generator/CLK_time_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  Clk_generator/counter_time_8 (Clk_generator/counter_time_8)
     LUT5:I0->O            1   0.203   0.000  Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_lut<0> (Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_cy<0> (Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_cy<1> (Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_cy<2> (Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_cy<3> (Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_cy<3>)
     MUXCY:CI->O          27   0.258   1.220  Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_cy<4> (Clk_generator/GND_8_o_counter_time[31]_LessThan_6_o_inv)
     INV:I->O              1   0.206   0.579  Clk_generator/Mcompar_GND_8_o_counter_time[31]_LessThan_6_o_cy<4>_inv1_INV_0 (Clk_generator/GND_8_o_counter_time[31]_LessThan_6_o)
     FD:D                      0.102          Clk_generator/CLK_time_tmp
    ----------------------------------------
    Total                      4.239ns (1.445ns logic, 2.794ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_generator/CLK_display_tmp'
  Clock period: 2.988ns (frequency: 334.666MHz)
  Total number of paths / destination ports: 16 / 7
-------------------------------------------------------------------------
Delay:               2.988ns (Levels of Logic = 1)
  Source:            Anode_display/COUNTER_2 (FF)
  Destination:       Anode_display/COUNTER_0 (FF)
  Source Clock:      Clk_generator/CLK_display_tmp rising
  Destination Clock: Clk_generator/CLK_display_tmp rising

  Data Path: Anode_display/COUNTER_2 to Anode_display/COUNTER_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.447   1.256  Anode_display/COUNTER_2 (Anode_display/COUNTER_2)
     LUT3:I0->O            3   0.205   0.650  Anode_display/COUNTER[2]_PWR_9_o_equal_2_o<2>1 (Anode_display/COUNTER[2]_PWR_9_o_equal_2_o)
     FDR:R                     0.430          Anode_display/COUNTER_0
    ----------------------------------------
    Total                      2.988ns (1.082ns logic, 1.906ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_generator/CLK_time_tmp'
  Clock period: 4.846ns (frequency: 206.352MHz)
  Total number of paths / destination ports: 1267 / 131
-------------------------------------------------------------------------
Delay:               4.846ns (Levels of Logic = 3)
  Source:            Real_timer/r6_1_P_1 (FF)
  Destination:       Real_timer/r6_3_C_3 (FF)
  Source Clock:      Clk_generator/CLK_time_tmp rising
  Destination Clock: Clk_generator/CLK_time_tmp rising

  Data Path: Real_timer/r6_1_P_1 to Real_timer/r6_3_C_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.447   0.879  Real_timer/r6_1_P_1 (Real_timer/r6_1_P_1)
     LUT3:I0->O            7   0.205   1.002  Real_timer/r6_11 (Real_timer/r6_1)
     LUT6:I3->O           10   0.205   0.857  Real_timer/GND_11_o_GND_11_o_equal_78_o<3>1 (Real_timer/GND_11_o_GND_11_o_equal_78_o)
     LUT6:I5->O            2   0.205   0.616  Real_timer/GND_11_o_r6[3]_AND_32_o1 (Real_timer/GND_11_o_r6[3]_AND_32_o)
     FDC:CLR                   0.430          Real_timer/r6_3_C_3
    ----------------------------------------
    Total                      4.846ns (1.492ns logic, 3.354ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r5[3]_AND_23_o'
  Clock period: 3.804ns (frequency: 262.857MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.804ns (Levels of Logic = 2)
  Source:            Real_timer/r5_3_LDC (LATCH)
  Destination:       Real_timer/r5_3_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_23_o falling
  Destination Clock: Real_timer/inc_hours_r5[3]_AND_23_o falling

  Data Path: Real_timer/r5_3_LDC to Real_timer/r5_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r5_3_LDC (Real_timer/r5_3_LDC)
     LUT3:I0->O           16   0.205   1.005  Real_timer/r5_31 (Real_timer/r5_3)
     LUT5:I4->O            2   0.205   0.616  Real_timer/inc_hours_r5[3]_AND_24_o1 (Real_timer/inc_hours_r5[3]_AND_24_o)
     LDC:CLR                   0.430          Real_timer/r5_3_LDC
    ----------------------------------------
    Total                      3.804ns (1.338ns logic, 2.466ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/GND_11_o_r6[3]_AND_31_o'
  Clock period: 4.465ns (frequency: 223.959MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               4.465ns (Levels of Logic = 3)
  Source:            Real_timer/r6_3_LDC (LATCH)
  Destination:       Real_timer/r6_3_LDC (LATCH)
  Source Clock:      Real_timer/GND_11_o_r6[3]_AND_31_o falling
  Destination Clock: Real_timer/GND_11_o_r6[3]_AND_31_o falling

  Data Path: Real_timer/r6_3_LDC to Real_timer/r6_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Real_timer/r6_3_LDC (Real_timer/r6_3_LDC)
     LUT3:I0->O            6   0.205   0.745  Real_timer/r6_31 (Real_timer/r6_3)
     LUT6:I5->O            1   0.205   0.684  Real_timer/GND_11_o_r6[3]_AND_32_o1_SW0 (N17)
     LUT6:I4->O            2   0.203   0.616  Real_timer/GND_11_o_r6[3]_AND_32_o1 (Real_timer/GND_11_o_r6[3]_AND_32_o)
     LDC:CLR                   0.430          Real_timer/r6_3_LDC
    ----------------------------------------
    Total                      4.465ns (1.541ns logic, 2.924ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/GND_11_o_r4[3]_AND_15_o'
  Clock period: 3.704ns (frequency: 269.975MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.704ns (Levels of Logic = 2)
  Source:            Real_timer/r4_3_LDC (LATCH)
  Destination:       Real_timer/r4_3_LDC (LATCH)
  Source Clock:      Real_timer/GND_11_o_r4[3]_AND_15_o falling
  Destination Clock: Real_timer/GND_11_o_r4[3]_AND_15_o falling

  Data Path: Real_timer/r4_3_LDC to Real_timer/r4_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r4_3_LDC (Real_timer/r4_3_LDC)
     LUT3:I0->O            8   0.205   0.907  Real_timer/r4_31 (Real_timer/r4_3)
     LUT5:I3->O            2   0.203   0.616  Real_timer/GND_11_o_r4[3]_AND_16_o1 (Real_timer/GND_11_o_r4[3]_AND_16_o)
     LDC:CLR                   0.430          Real_timer/r4_3_LDC
    ----------------------------------------
    Total                      3.704ns (1.336ns logic, 2.368ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r3[3]_AND_7_o'
  Clock period: 3.636ns (frequency: 275.024MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.636ns (Levels of Logic = 2)
  Source:            Real_timer/r3_3_LDC (LATCH)
  Destination:       Real_timer/r3_3_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_7_o falling
  Destination Clock: Real_timer/inc_minutes_r3[3]_AND_7_o falling

  Data Path: Real_timer/r3_3_LDC to Real_timer/r3_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Real_timer/r3_3_LDC (Real_timer/r3_3_LDC)
     LUT3:I0->O            8   0.205   0.803  Real_timer/r3_31 (Real_timer/r3_3)
     LUT5:I4->O            2   0.205   0.616  Real_timer/inc_minutes_r3[3]_AND_8_o1 (Real_timer/inc_minutes_r3[3]_AND_8_o)
     LDC:CLR                   0.430          Real_timer/r3_3_LDC
    ----------------------------------------
    Total                      3.636ns (1.338ns logic, 2.298ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/GND_11_o_r6[3]_AND_37_o'
  Clock period: 4.730ns (frequency: 211.403MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               4.730ns (Levels of Logic = 3)
  Source:            Real_timer/r6_0_LDC (LATCH)
  Destination:       Real_timer/r6_0_LDC (LATCH)
  Source Clock:      Real_timer/GND_11_o_r6[3]_AND_37_o falling
  Destination Clock: Real_timer/GND_11_o_r6[3]_AND_37_o falling

  Data Path: Real_timer/r6_0_LDC to Real_timer/r6_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Real_timer/r6_0_LDC (Real_timer/r6_0_LDC)
     LUT3:I0->O            8   0.205   0.803  Real_timer/r6_01 (Real_timer/r6_0)
     LUT6:I5->O           10   0.205   0.857  Real_timer/GND_11_o_GND_11_o_equal_78_o<3>1 (Real_timer/GND_11_o_GND_11_o_equal_78_o)
     LUT6:I5->O            2   0.205   0.616  Real_timer/GND_11_o_r6[3]_AND_38_o1 (Real_timer/GND_11_o_r6[3]_AND_38_o)
     LDC:CLR                   0.430          Real_timer/r6_0_LDC
    ----------------------------------------
    Total                      4.730ns (1.543ns logic, 3.187ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/GND_11_o_r6[3]_AND_33_o'
  Clock period: 4.548ns (frequency: 219.867MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               4.548ns (Levels of Logic = 3)
  Source:            Real_timer/r6_2_LDC (LATCH)
  Destination:       Real_timer/r6_2_LDC (LATCH)
  Source Clock:      Real_timer/GND_11_o_r6[3]_AND_33_o falling
  Destination Clock: Real_timer/GND_11_o_r6[3]_AND_33_o falling

  Data Path: Real_timer/r6_2_LDC to Real_timer/r6_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.715  Real_timer/r6_2_LDC (Real_timer/r6_2_LDC)
     LUT3:I2->O            5   0.205   0.819  Real_timer/r6_21 (Real_timer/r6_2)
     LUT6:I4->O           10   0.203   0.857  Real_timer/GND_11_o_GND_11_o_equal_78_o<3>1 (Real_timer/GND_11_o_GND_11_o_equal_78_o)
     LUT6:I5->O            2   0.205   0.616  Real_timer/GND_11_o_r6[3]_AND_34_o1 (Real_timer/GND_11_o_r6[3]_AND_34_o)
     LDC:CLR                   0.430          Real_timer/r6_2_LDC
    ----------------------------------------
    Total                      4.548ns (1.541ns logic, 3.007ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/GND_11_o_r6[3]_AND_35_o'
  Clock period: 4.669ns (frequency: 214.174MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               4.669ns (Levels of Logic = 3)
  Source:            Real_timer/r6_1_LDC (LATCH)
  Destination:       Real_timer/r6_1_LDC (LATCH)
  Source Clock:      Real_timer/GND_11_o_r6[3]_AND_35_o falling
  Destination Clock: Real_timer/GND_11_o_r6[3]_AND_35_o falling

  Data Path: Real_timer/r6_1_LDC to Real_timer/r6_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.651  Real_timer/r6_1_LDC (Real_timer/r6_1_LDC)
     LUT3:I2->O            7   0.205   1.002  Real_timer/r6_11 (Real_timer/r6_1)
     LUT6:I3->O           10   0.205   0.857  Real_timer/GND_11_o_GND_11_o_equal_78_o<3>1 (Real_timer/GND_11_o_GND_11_o_equal_78_o)
     LUT6:I5->O            2   0.205   0.616  Real_timer/GND_11_o_r6[3]_AND_36_o1 (Real_timer/GND_11_o_r6[3]_AND_36_o)
     LDC:CLR                   0.430          Real_timer/r6_1_LDC
    ----------------------------------------
    Total                      4.669ns (1.543ns logic, 3.126ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r5[3]_AND_29_o'
  Clock period: 2.692ns (frequency: 371.437MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.692ns (Levels of Logic = 1)
  Source:            Real_timer/r5_0_LDC (LATCH)
  Destination:       Real_timer/r5_0_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_29_o falling
  Destination Clock: Real_timer/inc_hours_r5[3]_AND_29_o falling

  Data Path: Real_timer/r5_0_LDC to Real_timer/r5_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  Real_timer/r5_0_LDC (Real_timer/r5_0_LDC)
     LUT4:I1->O            2   0.205   0.616  Real_timer/inc_hours_r5[3]_AND_30_o1 (Real_timer/inc_hours_r5[3]_AND_30_o)
     LDC:CLR                   0.430          Real_timer/r5_0_LDC
    ----------------------------------------
    Total                      2.692ns (1.133ns logic, 1.559ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r5[3]_AND_27_o'
  Clock period: 3.804ns (frequency: 262.857MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.804ns (Levels of Logic = 2)
  Source:            Real_timer/r5_1_LDC (LATCH)
  Destination:       Real_timer/r5_1_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_27_o falling
  Destination Clock: Real_timer/inc_hours_r5[3]_AND_27_o falling

  Data Path: Real_timer/r5_1_LDC to Real_timer/r5_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r5_1_LDC (Real_timer/r5_1_LDC)
     LUT3:I0->O           16   0.205   1.005  Real_timer/r5_11 (Real_timer/r5_1)
     LUT5:I4->O            2   0.205   0.616  Real_timer/inc_hours_r5[3]_AND_28_o1 (Real_timer/inc_hours_r5[3]_AND_28_o)
     LDC:CLR                   0.430          Real_timer/r5_1_LDC
    ----------------------------------------
    Total                      3.804ns (1.338ns logic, 2.466ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_hours_r5[3]_AND_25_o'
  Clock period: 3.906ns (frequency: 255.993MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.906ns (Levels of Logic = 2)
  Source:            Real_timer/r5_2_LDC (LATCH)
  Destination:       Real_timer/r5_2_LDC (LATCH)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_25_o falling
  Destination Clock: Real_timer/inc_hours_r5[3]_AND_25_o falling

  Data Path: Real_timer/r5_2_LDC to Real_timer/r5_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r5_2_LDC (Real_timer/r5_2_LDC)
     LUT3:I0->O           16   0.205   1.109  Real_timer/r5_21 (Real_timer/r5_2)
     LUT6:I4->O            2   0.203   0.616  Real_timer/inc_hours_r5[3]_AND_26_o1 (Real_timer/inc_hours_r5[3]_AND_26_o)
     LDC:CLR                   0.430          Real_timer/r5_2_LDC
    ----------------------------------------
    Total                      3.906ns (1.336ns logic, 2.570ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/GND_11_o_r4[3]_AND_21_o'
  Clock period: 3.663ns (frequency: 272.982MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.663ns (Levels of Logic = 2)
  Source:            Real_timer/r4_0_LDC (LATCH)
  Destination:       Real_timer/r4_0_LDC (LATCH)
  Source Clock:      Real_timer/GND_11_o_r4[3]_AND_21_o falling
  Destination Clock: Real_timer/GND_11_o_r4[3]_AND_21_o falling

  Data Path: Real_timer/r4_0_LDC to Real_timer/r4_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Real_timer/r4_0_LDC (Real_timer/r4_0_LDC)
     LUT3:I0->O            9   0.205   0.830  Real_timer/r4_01 (Real_timer/r4_0)
     LUT5:I4->O            2   0.205   0.616  Real_timer/GND_11_o_r4[3]_AND_22_o1 (Real_timer/GND_11_o_r4[3]_AND_22_o)
     LDC:CLR                   0.430          Real_timer/r4_0_LDC
    ----------------------------------------
    Total                      3.663ns (1.338ns logic, 2.325ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/GND_11_o_r4[3]_AND_19_o'
  Clock period: 3.704ns (frequency: 269.975MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.704ns (Levels of Logic = 2)
  Source:            Real_timer/r4_1_LDC (LATCH)
  Destination:       Real_timer/r4_1_LDC (LATCH)
  Source Clock:      Real_timer/GND_11_o_r4[3]_AND_19_o falling
  Destination Clock: Real_timer/GND_11_o_r4[3]_AND_19_o falling

  Data Path: Real_timer/r4_1_LDC to Real_timer/r4_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r4_1_LDC (Real_timer/r4_1_LDC)
     LUT3:I0->O            8   0.205   0.907  Real_timer/r4_11 (Real_timer/r4_1)
     LUT5:I3->O            2   0.203   0.616  Real_timer/GND_11_o_r4[3]_AND_20_o1 (Real_timer/GND_11_o_r4[3]_AND_20_o)
     LDC:CLR                   0.430          Real_timer/r4_1_LDC
    ----------------------------------------
    Total                      3.704ns (1.336ns logic, 2.368ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/GND_11_o_r4[3]_AND_17_o'
  Clock period: 3.704ns (frequency: 269.975MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.704ns (Levels of Logic = 2)
  Source:            Real_timer/r4_2_LDC (LATCH)
  Destination:       Real_timer/r4_2_LDC (LATCH)
  Source Clock:      Real_timer/GND_11_o_r4[3]_AND_17_o falling
  Destination Clock: Real_timer/GND_11_o_r4[3]_AND_17_o falling

  Data Path: Real_timer/r4_2_LDC to Real_timer/r4_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r4_2_LDC (Real_timer/r4_2_LDC)
     LUT3:I0->O            8   0.205   0.907  Real_timer/r4_21 (Real_timer/r4_2)
     LUT5:I3->O            2   0.203   0.616  Real_timer/GND_11_o_r4[3]_AND_18_o1 (Real_timer/GND_11_o_r4[3]_AND_18_o)
     LDC:CLR                   0.430          Real_timer/r4_2_LDC
    ----------------------------------------
    Total                      3.704ns (1.336ns logic, 2.368ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r3[3]_AND_13_o'
  Clock period: 2.692ns (frequency: 371.437MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.692ns (Levels of Logic = 1)
  Source:            Real_timer/r3_0_LDC (LATCH)
  Destination:       Real_timer/r3_0_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_13_o falling
  Destination Clock: Real_timer/inc_minutes_r3[3]_AND_13_o falling

  Data Path: Real_timer/r3_0_LDC to Real_timer/r3_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  Real_timer/r3_0_LDC (Real_timer/r3_0_LDC)
     LUT4:I1->O            2   0.205   0.616  Real_timer/inc_minutes_r3[3]_AND_14_o1 (Real_timer/inc_minutes_r3[3]_AND_14_o)
     LDC:CLR                   0.430          Real_timer/r3_0_LDC
    ----------------------------------------
    Total                      2.692ns (1.133ns logic, 1.559ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r3[3]_AND_11_o'
  Clock period: 3.683ns (frequency: 271.533MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.683ns (Levels of Logic = 2)
  Source:            Real_timer/r3_1_LDC (LATCH)
  Destination:       Real_timer/r3_1_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_11_o falling
  Destination Clock: Real_timer/inc_minutes_r3[3]_AND_11_o falling

  Data Path: Real_timer/r3_1_LDC to Real_timer/r3_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r3_1_LDC (Real_timer/r3_1_LDC)
     LUT3:I0->O           11   0.205   0.883  Real_timer/r3_11 (Real_timer/r3_1)
     LUT5:I4->O            2   0.205   0.616  Real_timer/inc_minutes_r3[3]_AND_12_o1 (Real_timer/inc_minutes_r3[3]_AND_12_o)
     LDC:CLR                   0.430          Real_timer/r3_1_LDC
    ----------------------------------------
    Total                      3.683ns (1.338ns logic, 2.345ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Real_timer/inc_minutes_r3[3]_AND_9_o'
  Clock period: 2.775ns (frequency: 360.386MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 1)
  Source:            Real_timer/r3_2_LDC (LATCH)
  Destination:       Real_timer/r3_2_LDC (LATCH)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_9_o falling
  Destination Clock: Real_timer/inc_minutes_r3[3]_AND_9_o falling

  Data Path: Real_timer/r3_2_LDC to Real_timer/r3_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   1.028  Real_timer/r3_2_LDC (Real_timer/r3_2_LDC)
     LUT6:I1->O            2   0.203   0.616  Real_timer/inc_minutes_r3[3]_AND_10_o1 (Real_timer/inc_minutes_r3[3]_AND_10_o)
     LDC:CLR                   0.430          Real_timer/r3_2_LDC
    ----------------------------------------
    Total                      2.775ns (1.131ns logic, 1.644ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       DebounceU4/flipflops_0 (FF)
  Destination Clock: CLK rising

  Data Path: RST to DebounceU4/flipflops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  RST_IBUF (RST_IBUF)
     FD:D                      0.102          DebounceU4/flipflops_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_generator/CLK_display_tmp'
  Total number of paths / destination ports: 172 / 14
-------------------------------------------------------------------------
Offset:              7.229ns (Levels of Logic = 4)
  Source:            Anode_display/COUNTER_0 (FF)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Clk_generator/CLK_display_tmp rising

  Data Path: Anode_display/COUNTER_0 to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.447   1.392  Anode_display/COUNTER_0 (Anode_display/COUNTER_0)
     LUT6:I0->O            1   0.203   0.580  Anode_display/Mmux_selected_value21 (Anode_display/Mmux_selected_value2)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      7.229ns (3.629ns logic, 3.600ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_generator/CLK_time_tmp'
  Total number of paths / destination ports: 298 / 8
-------------------------------------------------------------------------
Offset:              8.013ns (Levels of Logic = 5)
  Source:            Real_timer/r5_1_C_1 (FF)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Clk_generator/CLK_time_tmp rising

  Data Path: Real_timer/r5_1_C_1 to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  Real_timer/r5_1_C_1 (Real_timer/r5_1_C_1)
     LUT3:I1->O           16   0.203   1.252  Real_timer/r5_11 (Real_timer/r5_1)
     LUT6:I2->O            1   0.203   0.580  Anode_display/Mmux_selected_value21 (Anode_display/Mmux_selected_value2)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      8.013ns (3.832ns logic, 4.181ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r5[3]_AND_23_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.056ns (Levels of Logic = 5)
  Source:            Real_timer/r5_3_LDC (LATCH)
  Destination:       seven_segment_cathode<2> (PAD)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_23_o falling

  Data Path: Real_timer/r5_3_LDC to seven_segment_cathode<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r5_3_LDC (Real_timer/r5_3_LDC)
     LUT3:I0->O           16   0.205   1.109  Real_timer/r5_31 (Real_timer/r5_3)
     LUT5:I3->O            2   0.203   0.617  Anode_display/Mmux_selected_value41 (Anode_display/Mmux_selected_value4)
     LUT6:I5->O            7   0.205   1.021  Anode_display/Mmux_selected_value42 (wire_segment_value<3>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode31 (seven_segment_cathode_2_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_2_OBUF (seven_segment_cathode<2>)
    ----------------------------------------
    Total                      8.056ns (3.885ns logic, 4.171ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r3[3]_AND_7_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.786ns (Levels of Logic = 5)
  Source:            Real_timer/r3_3_LDC (LATCH)
  Destination:       seven_segment_cathode<2> (PAD)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_7_o falling

  Data Path: Real_timer/r3_3_LDC to seven_segment_cathode<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Real_timer/r3_3_LDC (Real_timer/r3_3_LDC)
     LUT3:I0->O            8   0.205   0.803  Real_timer/r3_31 (Real_timer/r3_3)
     LUT5:I4->O            2   0.205   0.617  Anode_display/Mmux_selected_value41 (Anode_display/Mmux_selected_value4)
     LUT6:I5->O            7   0.205   1.021  Anode_display/Mmux_selected_value42 (wire_segment_value<3>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode31 (seven_segment_cathode_2_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_2_OBUF (seven_segment_cathode<2>)
    ----------------------------------------
    Total                      7.786ns (3.887ns logic, 3.899ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r3[3]_AND_11_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.267ns (Levels of Logic = 4)
  Source:            Real_timer/r3_1_LDC (LATCH)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_11_o falling

  Data Path: Real_timer/r3_1_LDC to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r3_1_LDC (Real_timer/r3_1_LDC)
     LUT3:I0->O           11   0.205   1.111  Real_timer/r3_11 (Real_timer/r3_1)
     LUT6:I3->O            8   0.205   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      7.267ns (3.682ns logic, 3.585ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/GND_11_o_r4[3]_AND_19_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.060ns (Levels of Logic = 4)
  Source:            Real_timer/r4_1_LDC (LATCH)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Real_timer/GND_11_o_r4[3]_AND_19_o falling

  Data Path: Real_timer/r4_1_LDC to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r4_1_LDC (Real_timer/r4_1_LDC)
     LUT3:I0->O            8   0.205   0.907  Real_timer/r4_11 (Real_timer/r4_1)
     LUT6:I4->O            8   0.203   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      7.060ns (3.680ns logic, 3.380ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r5[3]_AND_27_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.190ns (Levels of Logic = 5)
  Source:            Real_timer/r5_1_LDC (LATCH)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_27_o falling

  Data Path: Real_timer/r5_1_LDC to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r5_1_LDC (Real_timer/r5_1_LDC)
     LUT3:I0->O           16   0.205   1.252  Real_timer/r5_11 (Real_timer/r5_1)
     LUT6:I2->O            1   0.203   0.580  Anode_display/Mmux_selected_value21 (Anode_display/Mmux_selected_value2)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      8.190ns (3.885ns logic, 4.305ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/GND_11_o_r6[3]_AND_35_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.520ns (Levels of Logic = 5)
  Source:            Real_timer/r6_1_LDC (LATCH)
  Destination:       seven_segment_cathode<7> (PAD)
  Source Clock:      Real_timer/GND_11_o_r6[3]_AND_35_o falling

  Data Path: Real_timer/r6_1_LDC to seven_segment_cathode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.651  Real_timer/r6_1_LDC (Real_timer/r6_1_LDC)
     LUT3:I2->O            7   0.205   0.774  Real_timer/r6_11 (Real_timer/r6_1)
     LUT6:I5->O            1   0.205   0.580  Anode_display/Mmux_selected_value21 (Anode_display/Mmux_selected_value2)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode61 (seven_segment_cathode_5_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_5_OBUF (seven_segment_cathode<5>)
    ----------------------------------------
    Total                      7.520ns (3.887ns logic, 3.633ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r3[3]_AND_9_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.280ns (Levels of Logic = 4)
  Source:            Real_timer/r3_2_LDC (LATCH)
  Destination:       seven_segment_cathode<6> (PAD)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_9_o falling

  Data Path: Real_timer/r3_2_LDC to seven_segment_cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Real_timer/r3_2_LDC (Real_timer/r3_2_LDC)
     LUT3:I0->O            9   0.205   1.058  Real_timer/r3_21 (Real_timer/r3_2)
     LUT6:I3->O            8   0.205   1.050  Anode_display/Mmux_selected_value32 (wire_segment_value<2>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode21 (seven_segment_cathode_1_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_1_OBUF (seven_segment_cathode<1>)
    ----------------------------------------
    Total                      7.280ns (3.682ns logic, 3.598ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/GND_11_o_r4[3]_AND_17_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.060ns (Levels of Logic = 4)
  Source:            Real_timer/r4_2_LDC (LATCH)
  Destination:       seven_segment_cathode<6> (PAD)
  Source Clock:      Real_timer/GND_11_o_r4[3]_AND_17_o falling

  Data Path: Real_timer/r4_2_LDC to seven_segment_cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r4_2_LDC (Real_timer/r4_2_LDC)
     LUT3:I0->O            8   0.205   0.907  Real_timer/r4_21 (Real_timer/r4_2)
     LUT6:I4->O            8   0.203   1.050  Anode_display/Mmux_selected_value32 (wire_segment_value<2>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode21 (seven_segment_cathode_1_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_1_OBUF (seven_segment_cathode<1>)
    ----------------------------------------
    Total                      7.060ns (3.680ns logic, 3.380ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r5[3]_AND_25_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.190ns (Levels of Logic = 5)
  Source:            Real_timer/r5_2_LDC (LATCH)
  Destination:       seven_segment_cathode<6> (PAD)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_25_o falling

  Data Path: Real_timer/r5_2_LDC to seven_segment_cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r5_2_LDC (Real_timer/r5_2_LDC)
     LUT3:I0->O           16   0.205   1.252  Real_timer/r5_21 (Real_timer/r5_2)
     LUT6:I2->O            1   0.203   0.580  Anode_display/Mmux_selected_value31 (Anode_display/Mmux_selected_value3)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value32 (wire_segment_value<2>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode21 (seven_segment_cathode_1_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_1_OBUF (seven_segment_cathode<1>)
    ----------------------------------------
    Total                      8.190ns (3.885ns logic, 4.305ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/GND_11_o_r6[3]_AND_33_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.525ns (Levels of Logic = 5)
  Source:            Real_timer/r6_2_LDC (LATCH)
  Destination:       seven_segment_cathode<6> (PAD)
  Source Clock:      Real_timer/GND_11_o_r6[3]_AND_33_o falling

  Data Path: Real_timer/r6_2_LDC to seven_segment_cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.715  Real_timer/r6_2_LDC (Real_timer/r6_2_LDC)
     LUT3:I2->O            5   0.205   0.715  Real_timer/r6_21 (Real_timer/r6_2)
     LUT6:I5->O            1   0.205   0.580  Anode_display/Mmux_selected_value31 (Anode_display/Mmux_selected_value3)
     LUT6:I5->O            8   0.205   1.050  Anode_display/Mmux_selected_value32 (wire_segment_value<2>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode21 (seven_segment_cathode_1_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_1_OBUF (seven_segment_cathode<1>)
    ----------------------------------------
    Total                      7.525ns (3.887ns logic, 3.638ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/GND_11_o_r4[3]_AND_21_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.367ns (Levels of Logic = 5)
  Source:            Real_timer/r4_0_LDC (LATCH)
  Destination:       seven_segment_cathode<4> (PAD)
  Source Clock:      Real_timer/GND_11_o_r4[3]_AND_21_o falling

  Data Path: Real_timer/r4_0_LDC to seven_segment_cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Real_timer/r4_0_LDC (Real_timer/r4_0_LDC)
     LUT3:I0->O            9   0.205   1.077  Real_timer/r4_01 (Real_timer/r4_0)
     LUT5:I1->O            1   0.203   0.000  Anode_display/Mmux_selected_value13_F (N31)
     MUXF7:I0->O           7   0.131   1.021  Anode_display/Mmux_selected_value13 (wire_segment_value<0>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode51 (seven_segment_cathode_4_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_4_OBUF (seven_segment_cathode<4>)
    ----------------------------------------
    Total                      7.367ns (3.811ns logic, 3.556ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/GND_11_o_r6[3]_AND_37_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.127ns (Levels of Logic = 5)
  Source:            Real_timer/r6_0_LDC (LATCH)
  Destination:       seven_segment_cathode<4> (PAD)
  Source Clock:      Real_timer/GND_11_o_r6[3]_AND_37_o falling

  Data Path: Real_timer/r6_0_LDC to seven_segment_cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Real_timer/r6_0_LDC (Real_timer/r6_0_LDC)
     LUT3:I0->O            8   0.205   0.803  Real_timer/r6_01 (Real_timer/r6_0)
     LUT5:I4->O            1   0.205   0.000  Anode_display/Mmux_selected_value13_F (N31)
     MUXF7:I0->O           7   0.131   1.021  Anode_display/Mmux_selected_value13 (wire_segment_value<0>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode51 (seven_segment_cathode_4_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_4_OBUF (seven_segment_cathode<4>)
    ----------------------------------------
    Total                      7.127ns (3.813ns logic, 3.314ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_minutes_r3[3]_AND_13_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.323ns (Levels of Logic = 5)
  Source:            Real_timer/r3_0_LDC (LATCH)
  Destination:       seven_segment_cathode<4> (PAD)
  Source Clock:      Real_timer/inc_minutes_r3[3]_AND_13_o falling

  Data Path: Real_timer/r3_0_LDC to seven_segment_cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  Real_timer/r3_0_LDC (Real_timer/r3_0_LDC)
     LUT3:I0->O           10   0.205   0.961  Real_timer/r3_01 (Real_timer/r3_0)
     LUT5:I3->O            1   0.203   0.000  Anode_display/Mmux_selected_value13_G (N32)
     MUXF7:I1->O           7   0.140   1.021  Anode_display/Mmux_selected_value13 (wire_segment_value<0>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode51 (seven_segment_cathode_4_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_4_OBUF (seven_segment_cathode<4>)
    ----------------------------------------
    Total                      7.323ns (3.820ns logic, 3.503ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/inc_hours_r5[3]_AND_29_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.346ns (Levels of Logic = 5)
  Source:            Real_timer/r5_0_LDC (LATCH)
  Destination:       seven_segment_cathode<4> (PAD)
  Source Clock:      Real_timer/inc_hours_r5[3]_AND_29_o falling

  Data Path: Real_timer/r5_0_LDC to seven_segment_cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  Real_timer/r5_0_LDC (Real_timer/r5_0_LDC)
     LUT3:I0->O           15   0.205   0.982  Real_timer/r5_01 (Real_timer/r5_0)
     LUT5:I4->O            1   0.205   0.000  Anode_display/Mmux_selected_value13_G (N32)
     MUXF7:I1->O           7   0.140   1.021  Anode_display/Mmux_selected_value13 (wire_segment_value<0>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode51 (seven_segment_cathode_4_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_4_OBUF (seven_segment_cathode<4>)
    ----------------------------------------
    Total                      7.346ns (3.822ns logic, 3.524ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/GND_11_o_r4[3]_AND_15_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.174ns (Levels of Logic = 4)
  Source:            Real_timer/r4_3_LDC (LATCH)
  Destination:       seven_segment_cathode<2> (PAD)
  Source Clock:      Real_timer/GND_11_o_r4[3]_AND_15_o falling

  Data Path: Real_timer/r4_3_LDC to seven_segment_cathode<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  Real_timer/r4_3_LDC (Real_timer/r4_3_LDC)
     LUT3:I0->O            8   0.205   1.050  Real_timer/r4_31 (Real_timer/r4_3)
     LUT6:I2->O            7   0.203   1.021  Anode_display/Mmux_selected_value42 (wire_segment_value<3>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode31 (seven_segment_cathode_2_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_2_OBUF (seven_segment_cathode<2>)
    ----------------------------------------
    Total                      7.174ns (3.680ns logic, 3.494ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Real_timer/GND_11_o_r6[3]_AND_31_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.008ns (Levels of Logic = 4)
  Source:            Real_timer/r6_3_LDC (LATCH)
  Destination:       seven_segment_cathode<2> (PAD)
  Source Clock:      Real_timer/GND_11_o_r6[3]_AND_31_o falling

  Data Path: Real_timer/r6_3_LDC to seven_segment_cathode<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Real_timer/r6_3_LDC (Real_timer/r6_3_LDC)
     LUT3:I0->O            6   0.205   0.849  Real_timer/r6_31 (Real_timer/r6_3)
     LUT6:I4->O            7   0.203   1.021  Anode_display/Mmux_selected_value42 (wire_segment_value<3>)
     LUT4:I0->O            1   0.203   0.579  Converter/Mmux_cathode31 (seven_segment_cathode_2_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_2_OBUF (seven_segment_cathode<2>)
    ----------------------------------------
    Total                      7.008ns (3.680ns logic, 3.328ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.239|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_generator/CLK_display_tmp
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK                          |    1.473|         |         |         |
Clk_generator/CLK_display_tmp|    2.988|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_generator/CLK_time_tmp
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |    3.283|         |         |         |
Clk_generator/CLK_display_tmp        |    3.486|         |         |         |
Clk_generator/CLK_time_tmp           |    4.846|         |         |         |
DebounceU4/result                    |         |    5.127|         |         |
Real_timer/GND_11_o_r4[3]_AND_15_o   |         |    3.944|         |         |
Real_timer/GND_11_o_r4[3]_AND_17_o   |         |    3.944|         |         |
Real_timer/GND_11_o_r4[3]_AND_19_o   |         |    3.847|         |         |
Real_timer/GND_11_o_r4[3]_AND_21_o   |         |    3.908|         |         |
Real_timer/GND_11_o_r6[3]_AND_31_o   |         |    4.693|         |         |
Real_timer/GND_11_o_r6[3]_AND_33_o   |         |    4.548|         |         |
Real_timer/GND_11_o_r6[3]_AND_35_o   |         |    4.669|         |         |
Real_timer/GND_11_o_r6[3]_AND_37_o   |         |    4.935|         |         |
Real_timer/inc_hours_r5[3]_AND_23_o  |         |    4.166|         |         |
Real_timer/inc_hours_r5[3]_AND_25_o  |         |    4.166|         |         |
Real_timer/inc_hours_r5[3]_AND_27_o  |         |    4.146|         |         |
Real_timer/inc_hours_r5[3]_AND_29_o  |         |    4.241|         |         |
Real_timer/inc_minutes_r3[3]_AND_11_o|         |    4.861|         |         |
Real_timer/inc_minutes_r3[3]_AND_13_o|         |    4.704|         |         |
Real_timer/inc_minutes_r3[3]_AND_7_o |         |    3.978|         |         |
Real_timer/inc_minutes_r3[3]_AND_9_o |         |    4.747|         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/GND_11_o_r4[3]_AND_15_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
Clk_generator/CLK_time_tmp           |         |         |    4.684|         |
Real_timer/GND_11_o_r4[3]_AND_15_o   |         |         |    3.704|         |
Real_timer/GND_11_o_r4[3]_AND_17_o   |         |         |    3.944|         |
Real_timer/GND_11_o_r4[3]_AND_19_o   |         |         |    3.847|         |
Real_timer/GND_11_o_r4[3]_AND_21_o   |         |         |    3.891|         |
Real_timer/inc_minutes_r3[3]_AND_11_o|         |         |    4.861|         |
Real_timer/inc_minutes_r3[3]_AND_13_o|         |         |    4.704|         |
Real_timer/inc_minutes_r3[3]_AND_7_o |         |         |    3.712|         |
Real_timer/inc_minutes_r3[3]_AND_9_o |         |         |    4.747|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/GND_11_o_r4[3]_AND_17_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
Clk_generator/CLK_time_tmp           |         |         |    4.684|         |
Real_timer/GND_11_o_r4[3]_AND_15_o   |         |         |    3.944|         |
Real_timer/GND_11_o_r4[3]_AND_17_o   |         |         |    3.704|         |
Real_timer/GND_11_o_r4[3]_AND_19_o   |         |         |    3.847|         |
Real_timer/GND_11_o_r4[3]_AND_21_o   |         |         |    3.891|         |
Real_timer/inc_minutes_r3[3]_AND_11_o|         |         |    4.861|         |
Real_timer/inc_minutes_r3[3]_AND_13_o|         |         |    4.704|         |
Real_timer/inc_minutes_r3[3]_AND_7_o |         |         |    3.712|         |
Real_timer/inc_minutes_r3[3]_AND_9_o |         |         |    4.747|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/GND_11_o_r4[3]_AND_19_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
Clk_generator/CLK_time_tmp           |         |         |    4.684|         |
Real_timer/GND_11_o_r4[3]_AND_15_o   |         |         |    3.944|         |
Real_timer/GND_11_o_r4[3]_AND_17_o   |         |         |    3.847|         |
Real_timer/GND_11_o_r4[3]_AND_19_o   |         |         |    3.704|         |
Real_timer/GND_11_o_r4[3]_AND_21_o   |         |         |    3.891|         |
Real_timer/inc_minutes_r3[3]_AND_11_o|         |         |    4.861|         |
Real_timer/inc_minutes_r3[3]_AND_13_o|         |         |    4.704|         |
Real_timer/inc_minutes_r3[3]_AND_7_o |         |         |    3.712|         |
Real_timer/inc_minutes_r3[3]_AND_9_o |         |         |    4.747|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/GND_11_o_r4[3]_AND_21_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
Clk_generator/CLK_time_tmp           |         |         |    3.801|         |
Real_timer/GND_11_o_r4[3]_AND_21_o   |         |         |    3.663|         |
Real_timer/inc_minutes_r3[3]_AND_11_o|         |         |    3.911|         |
Real_timer/inc_minutes_r3[3]_AND_13_o|         |         |    3.856|         |
Real_timer/inc_minutes_r3[3]_AND_7_o |         |         |    3.978|         |
Real_timer/inc_minutes_r3[3]_AND_9_o |         |         |    3.941|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/GND_11_o_r6[3]_AND_31_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clk_generator/CLK_time_tmp         |         |         |    4.846|         |
Real_timer/GND_11_o_r6[3]_AND_31_o |         |         |    4.465|         |
Real_timer/GND_11_o_r6[3]_AND_33_o |         |         |    4.548|         |
Real_timer/GND_11_o_r6[3]_AND_35_o |         |         |    4.669|         |
Real_timer/GND_11_o_r6[3]_AND_37_o |         |         |    4.783|         |
Real_timer/inc_hours_r5[3]_AND_23_o|         |         |    4.166|         |
Real_timer/inc_hours_r5[3]_AND_25_o|         |         |    4.049|         |
Real_timer/inc_hours_r5[3]_AND_27_o|         |         |    4.146|         |
Real_timer/inc_hours_r5[3]_AND_29_o|         |         |    4.107|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/GND_11_o_r6[3]_AND_33_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clk_generator/CLK_time_tmp         |         |         |    4.846|         |
Real_timer/GND_11_o_r6[3]_AND_31_o |         |         |    3.824|         |
Real_timer/GND_11_o_r6[3]_AND_33_o |         |         |    4.548|         |
Real_timer/GND_11_o_r6[3]_AND_35_o |         |         |    4.669|         |
Real_timer/GND_11_o_r6[3]_AND_37_o |         |         |    4.935|         |
Real_timer/inc_hours_r5[3]_AND_23_o|         |         |    3.906|         |
Real_timer/inc_hours_r5[3]_AND_25_o|         |         |    4.049|         |
Real_timer/inc_hours_r5[3]_AND_27_o|         |         |    4.032|         |
Real_timer/inc_hours_r5[3]_AND_29_o|         |         |    4.241|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/GND_11_o_r6[3]_AND_35_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clk_generator/CLK_time_tmp         |         |         |    4.846|         |
Real_timer/GND_11_o_r6[3]_AND_31_o |         |         |    4.693|         |
Real_timer/GND_11_o_r6[3]_AND_33_o |         |         |    4.548|         |
Real_timer/GND_11_o_r6[3]_AND_35_o |         |         |    4.669|         |
Real_timer/GND_11_o_r6[3]_AND_37_o |         |         |    4.730|         |
Real_timer/inc_hours_r5[3]_AND_23_o|         |         |    4.166|         |
Real_timer/inc_hours_r5[3]_AND_25_o|         |         |    4.049|         |
Real_timer/inc_hours_r5[3]_AND_27_o|         |         |    4.146|         |
Real_timer/inc_hours_r5[3]_AND_29_o|         |         |    4.107|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/GND_11_o_r6[3]_AND_37_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clk_generator/CLK_time_tmp         |         |         |    4.846|         |
Real_timer/GND_11_o_r6[3]_AND_31_o |         |         |    3.824|         |
Real_timer/GND_11_o_r6[3]_AND_33_o |         |         |    4.548|         |
Real_timer/GND_11_o_r6[3]_AND_35_o |         |         |    4.669|         |
Real_timer/GND_11_o_r6[3]_AND_37_o |         |         |    4.730|         |
Real_timer/inc_hours_r5[3]_AND_23_o|         |         |    4.166|         |
Real_timer/inc_hours_r5[3]_AND_25_o|         |         |    4.049|         |
Real_timer/inc_hours_r5[3]_AND_27_o|         |         |    4.146|         |
Real_timer/inc_hours_r5[3]_AND_29_o|         |         |    3.981|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r5[3]_AND_23_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    2.870|         |
Clk_generator/CLK_time_tmp         |         |         |    3.872|         |
Real_timer/inc_hours_r5[3]_AND_23_o|         |         |    3.804|         |
Real_timer/inc_hours_r5[3]_AND_25_o|         |         |    4.032|         |
Real_timer/inc_hours_r5[3]_AND_27_o|         |         |    4.049|         |
Real_timer/inc_hours_r5[3]_AND_29_o|         |         |    3.981|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r5[3]_AND_25_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    2.890|         |
Clk_generator/CLK_time_tmp         |         |         |    4.846|         |
Real_timer/GND_11_o_r6[3]_AND_31_o |         |         |    3.824|         |
Real_timer/GND_11_o_r6[3]_AND_33_o |         |         |    4.548|         |
Real_timer/GND_11_o_r6[3]_AND_35_o |         |         |    4.669|         |
Real_timer/GND_11_o_r6[3]_AND_37_o |         |         |    4.730|         |
Real_timer/inc_hours_r5[3]_AND_23_o|         |         |    4.146|         |
Real_timer/inc_hours_r5[3]_AND_25_o|         |         |    3.906|         |
Real_timer/inc_hours_r5[3]_AND_27_o|         |         |    4.049|         |
Real_timer/inc_hours_r5[3]_AND_29_o|         |         |    4.107|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r5[3]_AND_27_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    2.870|         |
Clk_generator/CLK_time_tmp         |         |         |    3.872|         |
Real_timer/inc_hours_r5[3]_AND_23_o|         |         |    4.032|         |
Real_timer/inc_hours_r5[3]_AND_25_o|         |         |    4.049|         |
Real_timer/inc_hours_r5[3]_AND_27_o|         |         |    3.804|         |
Real_timer/inc_hours_r5[3]_AND_29_o|         |         |    3.981|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_hours_r5[3]_AND_29_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |         |         |    2.773|         |
Clk_generator/CLK_time_tmp         |         |         |    2.515|         |
Real_timer/inc_hours_r5[3]_AND_29_o|         |         |    2.692|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r3[3]_AND_11_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    2.870|         |
Clk_generator/CLK_time_tmp           |         |         |    3.747|         |
Real_timer/inc_minutes_r3[3]_AND_11_o|         |         |    3.683|         |
Real_timer/inc_minutes_r3[3]_AND_13_o|         |         |    3.856|         |
Real_timer/inc_minutes_r3[3]_AND_7_o |         |         |    3.881|         |
Real_timer/inc_minutes_r3[3]_AND_9_o |         |         |    3.924|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r3[3]_AND_13_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    2.773|         |
Clk_generator/CLK_time_tmp           |         |         |    2.515|         |
Real_timer/inc_minutes_r3[3]_AND_13_o|         |         |    2.692|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r3[3]_AND_7_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    2.870|         |
Clk_generator/CLK_time_tmp           |         |         |    3.751|         |
Real_timer/inc_minutes_r3[3]_AND_11_o|         |         |    3.928|         |
Real_timer/inc_minutes_r3[3]_AND_13_o|         |         |    3.856|         |
Real_timer/inc_minutes_r3[3]_AND_7_o |         |         |    3.636|         |
Real_timer/inc_minutes_r3[3]_AND_9_o |         |         |    3.924|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Real_timer/inc_minutes_r3[3]_AND_9_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLK                                  |         |         |    2.890|         |
Clk_generator/CLK_time_tmp           |         |         |    3.608|         |
Real_timer/inc_minutes_r3[3]_AND_11_o|         |         |    3.785|         |
Real_timer/inc_minutes_r3[3]_AND_13_o|         |         |    3.754|         |
Real_timer/inc_minutes_r3[3]_AND_9_o |         |         |    2.775|         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.76 secs
 
--> 

Total memory usage is 4523676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    3 (   0 filtered)

