/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1153-516
+ date
Tue Jul  2 17:55:41 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1719942941
+ CACTUS_STARTTIME=1719942941
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.15.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.15.0
Compile date:      Jul 02 2024 (17:49:16)
Run date:          Jul 02 2024 (17:55:41+0000)
Run host:          fv-az1153-516.j2xen23xrnaetdgy434mngmvif.cx.internal.cloudapp.net (pid=130817)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1153-516
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364592KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=899a284e-c752-7a46-89aa-9a84eb8e7cfa, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1022-azure, OSVersion="#23~22.04.1-Ubuntu SMP Thu May  9 17:59:24 UTC 2024", HostName=fv-az1153-516, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364592KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00124374 sec
      iterations=10000000... time=0.0124056 sec
      iterations=100000000... time=0.123877 sec
      iterations=900000000... time=1.11567 sec
      iterations=900000000... time=0.835235 sec
      result: 6.41852 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196816 sec
      iterations=10000000... time=0.0197071 sec
      iterations=100000000... time=0.197243 sec
      iterations=600000000... time=1.18384 sec
      result: 16.2184 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188046 sec
      iterations=10000000... time=0.0185527 sec
      iterations=100000000... time=0.185633 sec
      iterations=600000000... time=1.11425 sec
      result: 8.61569 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125143 sec
      iterations=10000... time=0.00123529 sec
      iterations=100000... time=0.0123628 sec
      iterations=1000000... time=0.123587 sec
      iterations=9000000... time=1.11279 sec
      result: 1.23643 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000568532 sec
      iterations=10000... time=0.00516959 sec
      iterations=100000... time=0.0522757 sec
      iterations=1000000... time=0.521769 sec
      iterations=2000000... time=1.04601 sec
      result: 5.23003 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.91e-07 sec
      iterations=10... time=3.677e-06 sec
      iterations=100... time=3.0527e-05 sec
      iterations=1000... time=0.00025164 sec
      iterations=10000... time=0.00243355 sec
      iterations=100000... time=0.0242657 sec
      iterations=1000000... time=0.243463 sec
      iterations=5000000... time=1.21821 sec
      result: 100.869 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.534e-06 sec
      iterations=10... time=5.6656e-05 sec
      iterations=100... time=0.000505284 sec
      iterations=1000... time=0.00502723 sec
      iterations=10000... time=0.0501807 sec
      iterations=100000... time=0.502507 sec
      iterations=200000... time=1.00486 sec
      result: 78.2625 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.115e-06 sec
      iterations=10000... time=3.0557e-05 sec
      iterations=100000... time=0.000252822 sec
      iterations=1000000... time=0.00247308 sec
      iterations=10000000... time=0.0247245 sec
      iterations=100000000... time=0.247362 sec
      iterations=400000000... time=0.992269 sec
      iterations=800000000... time=1.98131 sec
      result: 0.309579 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.1581e-05 sec
      iterations=10000... time=9.7272e-05 sec
      iterations=100000... time=0.00145525 sec
      iterations=1000000... time=0.0151597 sec
      iterations=10000000... time=0.152349 sec
      iterations=70000000... time=1.06395 sec
      result: 1.89991 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.71e-07 sec
      iterations=10... time=3.546e-06 sec
      iterations=100... time=3.6859e-05 sec
      iterations=1000... time=0.000284561 sec
      iterations=10000... time=0.00277831 sec
      iterations=100000... time=0.0276599 sec
      iterations=1000000... time=0.276741 sec
      iterations=4000000... time=1.10723 sec
      result: 88.7838 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.174e-06 sec
      iterations=10... time=5.4502e-05 sec
      iterations=100... time=0.000466582 sec
      iterations=1000... time=0.00458021 sec
      iterations=10000... time=0.0457799 sec
      iterations=100000... time=0.45957 sec
      iterations=200000... time=0.915522 sec
      iterations=400000... time=1.83306 sec
      result: 85.8056 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.0088e-05 sec
      iterations=10... time=0.000306422 sec
      iterations=100... time=0.00294193 sec
      iterations=1000... time=0.0294858 sec
      iterations=10000... time=0.300364 sec
      iterations=40000... time=1.20353 sec
      result: 0.0574308 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.00014976 sec
      iterations=10... time=0.00159281 sec
      iterations=100... time=0.016716 sec
      iterations=1000... time=0.166326 sec
      iterations=7000... time=1.13699 sec
      result: 0.150154 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00428554 sec
      iterations=10... time=0.0420991 sec
      iterations=100... time=0.418208 sec
      iterations=300... time=1.25902 sec
      result: 0.371932 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00128067 sec
      iterations=10000000... time=0.0124106 sec
      iterations=100000000... time=0.123875 sec
      iterations=900000000... time=1.11525 sec
      iterations=900000000... time=0.835613 sec
      result: 6.43695 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197601 sec
      iterations=10000000... time=0.0197159 sec
      iterations=100000000... time=0.197261 sec
      iterations=600000000... time=1.1838 sec
      result: 16.219 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186391 sec
      iterations=10000000... time=0.0186567 sec
      iterations=100000000... time=0.187041 sec
      iterations=600000000... time=1.1145 sec
      result: 8.61375 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124302 sec
      iterations=10000... time=0.00123409 sec
      iterations=100000... time=0.0123641 sec
      iterations=1000000... time=0.123643 sec
      iterations=9000000... time=1.11284 sec
      result: 1.23649 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000463556 sec
      iterations=10000... time=0.00452576 sec
      iterations=100000... time=0.0452924 sec
      iterations=1000000... time=0.452738 sec
      iterations=2000000... time=0.900732 sec
      iterations=4000000... time=1.80175 sec
      result: 4.50439 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.51e-07 sec
      iterations=10... time=3.176e-06 sec
      iterations=100... time=3.35975e-05 sec
      iterations=1000... time=0.000293398 sec
      iterations=10000... time=0.00255164 sec
      iterations=100000... time=0.0244326 sec
      iterations=1000000... time=0.244174 sec
      iterations=5000000... time=1.21871 sec
      result: 100.828 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.182e-06 sec
      iterations=10... time=5.79735e-05 sec
      iterations=100... time=0.00052483 sec
      iterations=1000... time=0.00526835 sec
      iterations=10000... time=0.051024 sec
      iterations=100000... time=0.498477 sec
      iterations=200000... time=0.997181 sec
      iterations=400000... time=1.99445 sec
      result: 78.8621 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.2065e-06 sec
      iterations=10000... time=3.13685e-05 sec
      iterations=100000... time=0.000280995 sec
      iterations=1000000... time=0.00250453 sec
      iterations=10000000... time=0.0247216 sec
      iterations=100000000... time=0.24906 sec
      iterations=400000000... time=0.991383 sec
      iterations=800000000... time=1.98171 sec
      result: 0.309642 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.3886e-05 sec
      iterations=10000... time=0.000110927 sec
      iterations=100000... time=0.00116659 sec
      iterations=1000000... time=0.0116562 sec
      iterations=10000000... time=0.116998 sec
      iterations=90000000... time=1.03733 sec
      result: 1.44074 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.355e-07 sec
      iterations=10... time=3.571e-06 sec
      iterations=100... time=3.3517e-05 sec
      iterations=1000... time=0.00030525 sec
      iterations=10000... time=0.00280071 sec
      iterations=100000... time=0.0269087 sec
      iterations=1000000... time=0.268559 sec
      iterations=4000000... time=1.07625 sec
      result: 91.3395 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.987e-06 sec
      iterations=10... time=6.8969e-05 sec
      iterations=100... time=0.000619673 sec
      iterations=1000... time=0.0048978 sec
      iterations=10000... time=0.0466879 sec
      iterations=100000... time=0.454671 sec
      iterations=200000... time=0.904957 sec
      iterations=400000... time=1.81038 sec
      result: 86.8805 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.969e-06 sec
      iterations=10... time=8.4728e-05 sec
      iterations=100... time=0.000833607 sec
      iterations=1000... time=0.00821624 sec
      iterations=10000... time=0.080955 sec
      iterations=100000... time=0.820709 sec
      iterations=200000... time=1.63289 sec
      result: 0.21165 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.9023e-05 sec
      iterations=10... time=0.000403173 sec
      iterations=100... time=0.00407366 sec
      iterations=1000... time=0.0415184 sec
      iterations=10000... time=0.427719 sec
      iterations=30000... time=1.26597 sec
      result: 0.577953 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00090457 sec
      iterations=10... time=0.0104593 sec
      iterations=100... time=0.105642 sec
      iterations=1000... time=1.07479 sec
      result: 1.45229 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Jul  2 17:56:40 UTC 2024
+ echo Done.
Done.
  Elapsed time: 60.0 s
