
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.45

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.50 source latency clk_counter[27]$_DFFE_PN0P_/CLK ^
  -0.49 target latency clk_counter[9]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rx_meta$_DFF_PN1_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net15 (net)
                  0.11    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     3    0.09    0.25    0.25    1.35 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net2 (net)
                  0.25    0.00    1.35 ^ rx_meta$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.35   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.16    0.30    0.26    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.30    0.00    0.26 ^ clkbuf_3_5__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     9    0.08    0.17    0.23    0.49 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_3_5__leaf_clk (net)
                  0.17    0.00    0.49 ^ rx_meta$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.49   clock reconvergence pessimism
                          0.09    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: rx (input port clocked by core_clock)
Endpoint: rx_meta$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rx (in)
                                         rx (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.10    0.56    0.76 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net3 (net)
                  0.10    0.00    0.76 ^ rx_meta$_DFF_PN1_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.16    0.30    0.26    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.30    0.00    0.26 ^ clkbuf_3_5__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     9    0.08    0.17    0.23    0.49 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_3_5__leaf_clk (net)
                  0.17    0.00    0.49 ^ rx_meta$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.49   clock reconvergence pessimism
                         -0.01    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net15 (net)
                  0.11    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     3    0.09    0.25    0.25    1.35 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net2 (net)
                  0.25    0.00    1.35 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    57    0.75    0.29    0.26    1.61 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.29    0.01    1.62 ^ state[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.16    0.30    0.26   10.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.30    0.00   10.26 ^ clkbuf_3_5__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     9    0.08    0.17    0.23   10.49 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_3_5__leaf_clk (net)
                  0.17    0.00   10.49 ^ state[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.49   clock reconvergence pessimism
                          0.09   10.58   library recovery time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  8.96   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.16    0.30    0.26    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.30    0.00    0.26 ^ clkbuf_3_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     9    0.09    0.18    0.24    0.50 ^ clkbuf_3_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_3_4__leaf_clk (net)
                  0.18    0.00    0.50 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.18    0.52    1.02 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.18    0.00    1.02 ^ _364_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.17    0.14    1.16 v _364_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _324_ (net)
                  0.17    0.00    1.16 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.13    0.25    1.41 v _672_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _329_ (net)
                  0.13    0.00    1.41 v _379_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.18    0.15    1.56 ^ _379_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _088_ (net)
                  0.18    0.00    1.56 ^ _380_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     2    0.05    0.26    0.17    1.73 v _380_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _089_ (net)
                  0.26    0.00    1.73 v _403_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     8    0.16    0.93    0.57    2.30 ^ _403_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _109_ (net)
                  0.93    0.00    2.30 ^ _412_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     6    0.12    0.48    0.25    2.55 v _412_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _117_ (net)
                  0.48    0.00    2.55 v _615_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.38    0.33    2.88 ^ _615_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _035_ (net)
                  0.38    0.00    2.88 ^ clk_counter[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.88   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.16    0.30    0.26   10.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.30    0.00   10.26 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     6    0.08    0.16    0.23   10.49 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_3_0__leaf_clk (net)
                  0.16    0.00   10.49 ^ clk_counter[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.49   clock reconvergence pessimism
                         -0.15   10.34   library setup time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net15 (net)
                  0.11    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     3    0.09    0.25    0.25    1.35 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net2 (net)
                  0.25    0.00    1.35 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    57    0.75    0.29    0.26    1.61 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.29    0.01    1.62 ^ state[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.16    0.30    0.26   10.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.30    0.00   10.26 ^ clkbuf_3_5__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     9    0.08    0.17    0.23   10.49 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_3_5__leaf_clk (net)
                  0.17    0.00   10.49 ^ state[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.49   clock reconvergence pessimism
                          0.09   10.58   library recovery time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  8.96   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.16    0.30    0.26    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.30    0.00    0.26 ^ clkbuf_3_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     9    0.09    0.18    0.24    0.50 ^ clkbuf_3_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_3_4__leaf_clk (net)
                  0.18    0.00    0.50 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.18    0.52    1.02 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.18    0.00    1.02 ^ _364_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.17    0.14    1.16 v _364_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _324_ (net)
                  0.17    0.00    1.16 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.13    0.25    1.41 v _672_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _329_ (net)
                  0.13    0.00    1.41 v _379_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.18    0.15    1.56 ^ _379_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _088_ (net)
                  0.18    0.00    1.56 ^ _380_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     2    0.05    0.26    0.17    1.73 v _380_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _089_ (net)
                  0.26    0.00    1.73 v _403_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     8    0.16    0.93    0.57    2.30 ^ _403_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _109_ (net)
                  0.93    0.00    2.30 ^ _412_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     6    0.12    0.48    0.25    2.55 v _412_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _117_ (net)
                  0.48    0.00    2.55 v _615_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.38    0.33    2.88 ^ _615_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _035_ (net)
                  0.38    0.00    2.88 ^ clk_counter[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.88   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.16    0.30    0.26   10.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.30    0.00   10.26 ^ clkbuf_3_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     6    0.08    0.16    0.23   10.49 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_3_0__leaf_clk (net)
                  0.16    0.00   10.49 ^ clk_counter[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.49   clock reconvergence pessimism
                         -0.15   10.34   library setup time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.8730705976486206

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6690

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.20404770970344543

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9146

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.26    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.50 ^ clkbuf_3_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.50 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.52    1.02 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    1.16 v _364_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.25    1.41 v _672_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.15    1.56 ^ _379_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.17    1.73 v _380_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.57    2.30 ^ _403_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
   0.25    2.55 v _412_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
   0.33    2.88 ^ _615_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    2.88 ^ clk_counter[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.88   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.26   10.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23   10.49 ^ clkbuf_3_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00   10.49 ^ clk_counter[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.49   clock reconvergence pessimism
  -0.15   10.34   library setup time
          10.34   data required time
---------------------------------------------------------
          10.34   data required time
          -2.88   data arrival time
---------------------------------------------------------
           7.45   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_meta$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_sync$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.26    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.49 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.49 ^ rx_meta$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.37    0.86 ^ rx_meta$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.00    0.86 ^ rx_sync$_DFF_PN1_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           0.86   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.26    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.49 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.49 ^ rx_sync$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.00    0.49   clock reconvergence pessimism
   0.00    0.49   library hold time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.86   data arrival time
---------------------------------------------------------
           0.38   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.4899

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4900

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.8848

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.4503

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
258.260538

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.64e-03   8.35e-04   3.37e-08   7.47e-03  31.6%
Combinational          5.87e-03   5.31e-03   7.56e-08   1.12e-02  47.2%
Clock                  2.51e-03   2.50e-03   1.14e-08   5.01e-03  21.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.50e-02   8.64e-03   1.21e-07   2.37e-02 100.0%
                          63.5%      36.5%       0.0%
