# Variables: 3886
{FB_CT65550}
{DE600}
{LOGO_SGI_CLUT224}
{CPU_SH3}
{SERIAL_CPM_SCC3}
{IDEDMA_AUTO}
{INPUT_MOUSE}
{FONT_PEARL_8x8}
{ATM_FORE200E_PCA}
{NET_SCH_HTB}
{PCMCIA_VRC4171}
{PARPORT_1284}
{DEBUG_PAGEALLOC}
{FB_INTEL_DEBUG}
{CPU_LITTLE_ENDIAN}
{SENSORS_PC87360}
{USB_OHCI_HCD_PPC_SOC}
{MIPS_JAZZ_SONIC}
{MOUSE_PS2}
{SOUND_SSCAPE}
{MGEODEGX1}
{PARPORT_ARC}
{BAYCOM_SER_FDX}
{BT_BNEP}
{SOUND_MAESTRO}
{NET_SCH_CLK_CPU}
{FB_ATY}
{MEGARAID_NEWGEN}
{IA64_SGI_SN2}
{TEKRAM_DONGLE}
{MIPS_PB1500}
{PROC_KCORE}
{SH_DREAMCAST}
{FEALNX}
{SCTP_HMAC_NONE}
{HISAX_HSTSAPHIR}
{RADIO_SF16FMR2}
{MTD_MAP_BANK_WIDTH_1}
{CRYPTO_DES_Z990}
{ATARI}
{X86_ELAN}
{USB_DUMMY_HCD}
{MAC_SCSI}
{AGP_INTEL}
{MTD_CFI_AMDSTD_RETRY}
{IP_VS_PROTO_UDP}
{SOUND_CMPCI_JOYSTICK}
{USB_EHCI_SPLIT_ISO}
{SENSORS_RTC8564}
{APOLLO_ELPLUS}
{V850E_AS85EP1}
{SOUND_RME96XX}
{SCSI_QLOGIC_1280}
{ISDN_CAPI_CAPIFS}
{PCI_HERMES}
{IP_VS_TAB_BITS}
{MTD_NAND_DISKONCHIP_PROBE_ADVANCED}
{SCSI_AHA1740}
{SECURITY_SELINUX_BOOTPARAM_VALUE}
{ACPI_SLEEP}
{USB_KC2190}
{X86_GX_SUSPMOD}
{AIC7XXX_DEBUG_MASK}
{TCIC}
{DECNET_ROUTE_FWMARK}
{ELMC_II}
{MTD_EBONY}
{NLS_ISO8859_8}
{DRM_TDFX}
{MIPS}
{ATM_ENI_BURST_TX_8W}
{KALLSYMS_ALL}
{BT_HCIUSB_SCO}
{SERIAL_SH_SCI}
{SND_MPU401}
{NFS_FS}
{MAC}
{MTD_CSTM_MIPS_IXX_LEN}
{SYSVIPC}
{PDC_CONSOLE}
{SOUND_SH_DAC_AUDIO_CHANNEL}
{SOUND_HARMONY}
{FONT_8x16}
{V850E2_ANNA}
{IP_NF_TARGET_REDIRECT}
{ARCH_AUTCPU12}
{PCI_DEBUG}
{IBMOL}
{FW_LOADER}
{IBM_EMAC_FGAP}
{DECNET_ROUTER}
{PARIDE_BPCK}
{SERIAL_SUNSU_CONSOLE}
{PARPORT_PC_SUPERIO}
{THERM_WINDTUNNEL}
{SCSI_SATA_QSTOR}
{I2C_PARPORT_LIGHT}
{PRINTER}
{LITELINK_DONGLE}
{KOBJECT_UEVENT}
{X86_HT}
{USB_ZERO_HNPTEST}
{SERIAL_SUNSU}
{QFMT_V1}
{MACSONIC}
{FRAMEBUFFER_CONSOLE}
{HPET_MMAP}
{WANPIPE_X25}
{USB_SERIAL_GENERIC}
{BVME6000_SCSI}
{CRYPTO_TEST}
{CD_NO_IDESCSI}
{SCSI_IBMMCA}
{DVB_B2C2_FLEXCOP_USB}
{MTD_DEBUG}
{CPU_FREQ_GOV_USERSPACE}
{X86_GOOD_APIC}
{BLK_DEV_NS87415}
{PLAT_OPSPUT}
{REISERFS_FS_POSIX_ACL}
{SOUND_FUSION}
{EFI_VARS}
{TOUCHSCREEN_ELO}
{DSCC4_PCI_RST}
{MTD_DOC2001}
{IA64_GENERIC}
{LOCKD_V4}
{NLS}
{IP_VS_WRR}
{SENSORS_DS1337}
{PD6729}
{INFINIBAND}
{CRYPTO_ARC4}
{TOSHIBA_RBTX4938}
{NLS_CODEPAGE_864}
{PXA27x}
{PPP_SYNC_TTY}
{HOTPLUG_PCI_COMPAQ_NVRAM}
{ATM_IDT77252_DEBUG}
{SND_CS4231_LIB}
{NCPFS_NFS_NS}
{BLK_DEV_MPC8xx_IDE}
{SCSI_NCR53C8XX_NO_DISCONNECT}
{MD_LINEAR}
{NET_SCH_NETEM}
{SND_SA11XX_UDA1341}
{LOCALVERSION}
{IP_NF_MATCH_SCTP}
{MODULE_UNLOAD}
{PARIDE_PG}
{CPU_FREQ_GOV_POWERSAVE}
{SOUND_AD1816}
{GAMEPORT_NS558}
{SND_HARMONY}
{SERIAL_ICOM}
{MMAPPER}
{INPUT_UINPUT}
{BLK_DEV_OFFBOARD}
{PCIPCWATCHDOG}
{BSD_DISKLABEL}
{BLK_DEV_GENERIC}
{S2IO_NAPI}
{40x}
{MTD_PCMCIA}
{MIPS_MAGNUM_4000}
{USB_ETH}
{PCCARD}
{RADIO_MAESTRO}
{JOYSTICK_SPACEORB}
{CHR_DEV_OSST}
{VIDEO_SAA7134}
{ARCH_IXP4XX}
{BLK_DEV_IDECD}
{IEEE1394_VIDEO1394}
{CISS_SCSI_TAPE}
{SERIAL_SUNZILOG}
{EISA_VLB_PRIMING}
{FB_RETINAZ3}
{FB_P9100}
{TC}
{HDLC}
{PB1000_CRT}
{LOCK_KERNEL}
{MOUSE_VSXXXAA}
{OPTCD}
{MOUSE_MAPLE}
{W83877F_WDT}
{MSNDPIN_JOYSTICK_IO}
{HISAX_1TR6}
{MTD_GEN_PROBE}
{HISAX_BKM_A4T}
{DS1620}
{FT_FDC_BASE}
{PCMCIA_AXNET}
{INET_ESP}
{SND_EMU10K1X}
{BOOT_IOREMAP}
{I2C_DEBUG_ALGO}
{CRYPTO_CAST6}
{I2C_ALGOPCA}
{SCSI_SATA_SX4}
{REED_SOLOMON_ENC16}
{ADVANTECH_WDT}
{PCMCIA_PCNET}
{SECURITY_SELINUX_AVC_STATS}
{BLK_DEV_HD}
{KEYBOARD_HIL_OLD}
{SND_GUSCLASSIC}
{MTD_CFI_I4}
{ARM}
{PCI}
{LLC}
{DBOX2}
{BT_HCIBTUART}
{ARM_ETHER3}
{I2C_ALI1563}
{ULTRA32}
{NET_EMATCH_U32}
{X25}
{SERIAL_SUNCORE}
{MTD_NAND_SHARPSL}
{OSF4_COMPAT}
{SND_SEQ_DUMMY}
{BT_SCO}
{SOUND_PRIME}
{MAC_FLOPPY}
{USB_SERIAL_IR}
{SCSI_U14_34F}
{IP_NF_MATCH_COMMENT}
{QUOTA}
{LOGO_LINUX_MONO}
{DVB_STV0297}
{VIDEO_CPIA_USB}
{WAN_ROUTER}
{SGI_IOC3_ETH_HW_RX_CSUM}
{SCSI_ISCSI_ATTRS}
{USB_SERIAL_KEYSPAN_USA19QW}
{SOUND_SONICVIBES}
{HISAX_ISURF}
{TR}
{NLS_CODEPAGE_850}
{IP_PNP_DHCP}
{JFS_STATISTICS}
{MTD_ELAN_104NC}
{MAC89x0}
{EISA_PCI_EISA}
{BLK_DEV_SLC90E66}
{MTD_ABSENT}
{SCSI_INITIO}
{R8169_VLAN}
{BLK_DEV_IDE_PMAC_ATA100FIRST}
{AIC7XXX_CMDS_PER_DEVICE}
{HISAX_AVM_A1_PCMCIA}
{SND_FM801_TEA575X}
{MTD_CFI_INTELEXT}
{AGP_HP_ZX1}
{USB_CATC}
{PARIDE_DSTR}
{VIDEO_HEXIUM_GEMINI}
{HISAX_DEBUG}
{MSNDCLAS_INIT_FILE}
{SOUND_YMFPCI}
{USB_PHIDGETSERVO}
{HOTPLUG_PCI_SHPC}
{USB_PWC}
{SKMC}
{BLK_DEV_IDECS}
{MTD_NAND_NANDSIM}
{IP_NF_TARGET_REJECT}
{MTD_FORTUNET}
{NS83820}
{I2C_SIS5595}
{NCP_FS}
{NETTA}
{BLK_DEV_IT8172}
{IP_PNP_RARP}
{LDM_PARTITION}
{DVB_CX22702}
{BEFS_FS}
{PROM_CONSOLE}
{SERIAL_JSM}
{FB_CFB_IMAGEBLIT}
{DASD_FBA}
{ACPI_PCI}
{W1_THERM}
{SERIAL_M32R_SIO_CONSOLE}
{SOUND_GUS16}
{SUNGEM}
{USB_GADGET_OMAP}
{CDROM_PKTCDVD_WCACHE}
{SYNCLINK_CS}
{IB700_WDT}
{IP_VS_LBLC}
{MTD_TS5500}
{SENSORS_GL520SM}
{R3964}
{BLK_DEV_3W_XXXX_RAID}
{ATARI_SCSI}
{ACPI_BUS}
{RADIO_RTRACK}
{HISAX_FRITZPCI}
{DVB_SP887X}
{off}
{MTD_PB1550_USER}
{BLK_DEV_IDE_ICSIDE}
{AIC79XX_REG_PRETTY_PRINT}
{ATM_ENI_BURST_TX_16W}
{RADIO_SF16FMI}
{FT_NR_BUFFERS}
{NETPOLL_RX}
{BVME6000}
{DEBUG_STACK_USAGE}
{IP_NF_MATCH_TTL}
{IP_NF_MATCH_LIMIT}
{I2C_AMD756}
{NET_SCH_PRIO}
{DSCC4}
{SERIAL_PXA}
{SERIO_CT82C710}
{ATM_NICSTAR_USE_IDT77105}
{MTD_ARM_INTEGRATOR}
{SCSI_ECOSCSI}
{SCSI_DC390T}
{CYCLADES_SYNC}
{DONGLE_OLD}
{NLS_CODEPAGE_861}
{SLIP}
{USB_OHCI_LITTLE_ENDIAN}
{PC300_MLPPP}
{ISDN_DRV_ACT2000}
{FB_RIVA_DEBUG}
{IP_NF_MATCH_CONNMARK}
{ATARI_PARTITION}
{IP6_NF_IPTABLES}
{BINFMT_SHARED_FLAT}
{I2C_ALGOITE}
{I82092}
{SND_OPTI92X_CS4231}
{MTD_MAP_BANK_WIDTH_8}
{IP_NF_MATCH_MULTIPORT}
{PARPORT_ATARI}
{MIPS32}
{ATARI_FLOPPY}
{BLK_CPQ_CISS_DA}
{INPUT_MOUSEDEV_SCREEN_X}
{USB_EHCI_ROOT_HUB_TT}
{BRIDGE_EBT_T_NAT}
{AMIGA_PARTITION}
{SCSI_PSI240I}
{JOYSTICK_GF2K}
{RADIO_RTRACK2}
{ATM_FORE200E_USE_TASKLET}
{HISAX_NO_KEYPAD}
{BLK_DEV_RAM}
{CRYPTO_DEV_PADLOCK}
{SUNQE}
{BLK_DEV_RAM_SIZE}
{FTAPE}
{SND_ENS1371}
{ISDN_DRV_AVMB1_AVM_CS}
{MCA}
{83xx}
{X86_VISWS}
{SND_SB16}
{FB_68328}
{X86_MCE_NONFATAL}
{PPP_BSDCOMP}
{FONT_SUN8x16}
{HIGHMEM}
{ISDN_CAPI_CAPIFS_BOOL}
{SCSI_QLA6312}
{LASI_82596}
{MTD_RPXLITE}
{HPET_EMULATE_RTC}
{MTD_LUBBOCK}
{BUG}
{DUMMY}
{RPCSEC_GSS_KRB5}
{X86_CMPXCHG}
{INPUT_SPARCSPKR}
{PARIDE_PT}
{SCSI_FC_ATTRS}
{IP_VS}
{NET_SCH_INGRESS}
{HPET}
{PAS_JOYSTICK}
{IP_NF_TARGET_MASQUERADE}
{SCHED_SMT}
{PARIDE_KBIC}
{SCSI_EATA_TAGGED_QUEUE}
{DEBUG_SPINLOCK_SLEEP}
{BLK_DEV_IDE_SATA}
{SOC_AU1100}
{TANBAC_TB0219}
{AX25_DAMA_SLAVE}
{BINFMT_ELF}
{ATM_HORIZON_DEBUG}
{XFS_EXPORT}
{FB_PMAG_BA}
{IP_NF_TARGET_CLUSTERIP}
{IA64_DIG}
{VIDEO_PMS}
{VIDEO_CX88_DVB}
{QETH}
{MTD_NOR_TOTO}
{CPU_FREQ}
{USB_SERIAL_KEYSPAN_USA28X}
{NETCONSOLE}
{ARCH_H7201}
{VIOCONS}
{X86_UP_APIC}
{GENERIC_HARDIRQS}
{BLK_DEV_SR_VENDOR}
{IP_NF_MATCH_PKTTYPE}
{QETH_VLAN}
{IP6_NF_MATCH_AHESP}
{SCSI_EATA_MAX_TAGS}
{BRIDGE_EBT_MARK}
{CHIP_M32700}
{SYNCLINKMP}
{SND_SSCAPE}
{BLK_DEV_RZ1000}
{FB_TX3912}
{XFS_QUOTA}
{MTD_CSTM_MIPS_IXX_START}
{SENSORS_LM80}
{NINO}
{CDROM_PKTCDVD_BUFFERS}
{DEV_APPLETALK}
{IA64_SGI_SN}
{FB_VESA}
{EXT3_FS}
{DMASOUND_ATARI}
{CRYPTO_AES}
{DMASOUND_PAULA}
{NETIUCV}
{FB_SIS}
{SECURITY_SELINUX_DISABLE}
{ARCH_RPC}
{MTD_SOLUTIONENGINE}
{VIDEO_ZORAN_BUZ}
{STB03xxx}
{WANPIPE_PPP}
{SND_RME9652}
{SOUND_PSS}
{IP_NF_MATCH_STATE}
{OBSOLETE}
{TULIP_NAPI_HW_MITIGATION}
{X86_XADD}
{OSF_PARTITION}
{SCSI_INIA100}
{PACKET_MMAP}
{USB_SERIAL_KLSI}
{I2C_SENSOR}
{MEFFICEON}
{FOOTBRIDGE}
{IBM_OCP}
{SERIO_LIBPS2}
{BLK_DEV_TRIFLEX}
{SHAPER}
{FT_FDC_DMA}
{IP_NF_MANGLE}
{DVB_CINERGYT2_ENABLE_RC_INPUT_DEVICE}
{SOUND_CMPCI_FM}
{I2C_I810}
{USB_GADGET}
{SERIAL_IP22_ZILOG_CONSOLE}
{SCSI_AACRAID}
{NET_RADIO}
{SCSI_T128}
{PARIDE_FIT3}
{EARLY_PRINTK}
{PNPBIOS_PROC_FS}
{DVB_MT352}
{NLS_ISO8859_1}
{SENSORS_W83627HF}
{WANPIPE_FR}
{X86_WP_WORKS_OK}
{DVB_MT312}
{QNX4FS_FS}
{CRYPTO_TWOFISH}
{NET_CLS_ROUTE4}
{USB_HIDINPUT}
{DVB_AV7110_FIRMWARE_FILE}
{ATM_ENI_BURST_RX_4W}
{KEYBOARD_XTKBD}
{VIDEO_BWQCAM}
{USB_RIO500}
{ECONET}
{PPC32}
{ACPI_DEBUG}
{USB_SERIAL_EMPEG}
{NET_SCH_HFSC}
{IP_SCTP}
{DVB_BUDGET_PATCH}
{IP_NF_MATCH_OWNER}
{SCSI_SYM53C8XX_DMA_ADDRESSING_MODE}
{ARCH_S3C2410}
{ISDN_DIVERSION}
{NET_SCH_RED}
{FS_MBCACHE}
{SOUND_SH_DAC_AUDIO}
{ACT200L_DONGLE_OLD}
{MTD_OCTAGON}
{MTD_EDB7312}
{USB_EZUSB}
{INDYDOG}
{APPLE_AIRPORT}
{GACT_PROB}
{FB_ATY_XL_INIT}
{OKTAGON_SCSI}
{MTD_PB1XX_BOOT}
{GAMEPORT_CS461X}
{USB_OTG_WHITELIST}
{PACKET}
{MIPS_ITE8172}
{SKISA}
{SUNBMAC}
{JOYSTICK_IFORCE}
{BLK_DEV_HD_IDE}
{I2C_STUB}
{PCI_GOANY}
{MTDRAM_ERASE_SIZE}
{SND_MTPAV}
{ATM_FORE200E_PCA_DEFAULT_FW}
{IP_VS_WLC}
{ACPI_CONTAINER}
{MTD_CFI_FLAGADM}
{MCDX}
{ACPI_FAN}
{ATM_TCP}
{SCSI_LASI700}
{IP6_NF_MATCH_EUI64}
{A2065}
{CPU_FREQ_STAT_DETAILS}
{RAW_DRIVER}
{DE2104X}
{IP_VS_FTP}
{SYSFS}
{RADIO_RTRACK2_PORT}
{HDLC_FR}
{OLD_BELKIN_DONGLE_OLD}
{LP486E}
{MTD_SHARP}
{C101}
{BLK_DEV_IDEPNP}
{HOTPLUG_PCI_CPCI_ZT5550}
{BLK_DEV_SC1200}
{85xx}
{CDU535}
{SERIO_GSCPS2}
{MTD}
{PMAC_SMU}
{FEC}
{SECURITY_ROOTPLUG}
{ATM_ENI_TUNE_BURST}
{SND_YMFPCI}
{SBNI}
{I2C_IBM_IIC}
{SND_MIXER_OSS}
{HOTPLUG_PCI_SHPC_POLL_EVENT_MODE}
{SECCOMP}
{ATARI_BIONET}
{IP_ROUTE_MULTIPATH}
{USB_EHCI_HCD}
{NET_SCH_SFQ}
{X86_IO_APIC}
{IP_VS_RR}
{DVB_B2C2_FLEXCOP}
{yes}
{MTD_PB1550}
{IP_NF_MATCH_TCPMSS}
{SOUND_VIA82CXXX}
{USB_ZD1201}
{SOUND_TRACEINIT}
{X86_SPEEDSTEP_RELAXED_CAP_CHECK}
{MTD_LASAT}
{NE2K_PCI}
{PPP_DEFLATE}
{PB1500_CRT}
{SOUND_AD1889}
{SERIAL_IP22_ZILOG}
{PARIDE_PARPORT}
{ATM_BR2684_IPFILTER}
{SENSORS_LM85}
{M586TSC}
{ACPI_BOOT}
{USB_VICAM}
{BLK_DEV_IDEDMA_ICS}
{FB_MATROX_G}
{IBM_EMAC}
{USB_STORAGE_SDDR09}
{MTD_AUTCPU12}
{ISDN_CAPI_CAPI20}
{TULIP}
{HP100}
{SOUND_MSS}
{VIDEO_SELECT}
{SEALEVEL_4021}
{MD_RAID5}
{SOFT_WATCHDOG}
{BLK_DEV_IDEDMA}
{SBPCD}
{SCSI_NCR_Q720}
{BLK_DEV_SX8}
{IRCOMM}
{TOUCHSCREEN_MK712}
{SMP}
{R8169}
{JOYSTICK_GUILLEMOT}
{PPP_MULTILINK}
{SC520_CPUFREQ}
{RADIO_TYPHOON_PROC_FS}
{ISDN_DIVAS_DIVACAPI}
{NET_SCHED}
{X86_GENERICARCH}
{IP_NF_ARP_MANGLE}
{ATM_ENI_BURST_RX_16W}
{SCSI_SEAGATE}
{TUNER_3036}
{X86_BSWAP}
{CRYPTO_TEA}
{DVB_CINERGYT2}
{USB_KAWETH}
{E1000}
{VIDEO_SAA5249}
{FB_CLPS711X}
{IBM_ASM}
{ATM_FORE200E_PCA_FW}
{IP6_NF_MATCH_PHYSDEV}
{FB_ASILIANT}
{IPMI_POWEROFF}
{WDT}
{BRIDGE_NETFILTER}
{VT_CONSOLE}
{8xx_WDT}
{IA64_HP_SIM}
{HISAX_SCT_QUADRO}
{MTD_AMD76XROM}
{FB_AMIGA_OCS}
{USB_SERIAL_DIGI_ACCELEPORT}
{CIFS_EXPERIMENTAL}
{FB_TGA}
{MTD_NAND_DISKONCHIP_BBTWRITE}
{HISAX_TELES_CS}
{MTD_NAND_AU1550}
{ADFS_FS_RW}
{BLK_DEV_IDEFLOPPY}
{IP_ROUTE_VERBOSE}
{IP_NF_NAT_TFTP}
{SND_SUN_CS4231}
{TT_DMA_EMUL}
{SERIO_I8042}
{MTD_CFI_STAA}
{ISP16_CDI}
{APM_IGNORE_USER_SUSPEND}
{SND_SEQUENCER_OSS}
{DLCI_MAX}
{AIC7XXX_PROBE_EISA_VL}
{RTC_VR41XX}
{V850E_TEG}
{NLS_ISO8859_15}
{NET_SCH_CLK_JIFFIES}
{SND_VXPOCKET}
{IPV6_PRIVACY}
{COPS}
{SERIAL_MPC52xx_CONSOLE}
{FB_PMAG_AA}
{ATM_CLIP}
{INPUT_TSDEV_SCREEN_Y}
{SOUND_IT8172}
{SERIAL_AU1X00_CONSOLE}
{PCMCIA_HERMES}
{SCSI_GENERIC_NCR53C400}
{NET_ACT_IPT}
{USB_OTG}
{NFS_DIRECTIO}
{I2C_MPC}
{PCIEPORTBUS}
{NLS_ISO8859_5}
{NLS_CODEPAGE_932}
{HOTPLUG_PCI_SGI}
{SND_RME96}
{GFAR_NAPI}
{MAD16_OLDCARD}
{DTLK}
{FB_CYBER}
{ISDN_I4L}
{IP_NF_IPTABLES}
{DIO}
{JFFS2_CMODE_PRIORITY}
{BT_HCIBFUSB}
{FB_FM2}
{FB}
{NCPFS_IOCTL_LOCKING}
{HOTPLUG_PCI}
{ROADRUNNER_LARGE_RINGS}
{KMOD}
{MTD_SBC_GXX}
{EXT3_FS_XATTR}
{BLK_DEV_IDEDISK}
{MIPS_AU1X00_ENET}
{V850E_UART_CONSOLE}
{AU1000_SERIAL_CONSOLE}
{DVB_CX24110}
{DVB_B2C2_FLEXCOP_PCI}
{MACH_OMAP_H2}
{NWFLASH}
{HISAX_SEDLBAUER_CS}
{REDWOOD_6}
{SND_RAWMIDI}
{HD64461}
{ACPI_SYSTEM}
{CRYPTO_ANUBIS}
{IP_VS_PROTO_AH}
{USB_LED}
{SGI_IOC3_ETH}
{SCSI_CPQFCTS}
{JFFS2_ZLIB}
{NE_H8300}
{MICROCODE}
{VIDEO_VINO}
{BLK_DEV_NBD}
{ECONET_AUNUDP}
{TRIX_HAVE_BOOT}
{MK7}
{ARCH_OMAP_OTG}
{MV643XX_ETH}
{MEGARAID_LEGACY}
{NFSD_V3}
{IPDDP}
{AGP_ALI}
{ACPI_VIDEO}
{PM_DEBUG}
{SOC_AU1000}
{BACKLIGHT_CLASS_DEVICE}
{IDE_8xx_DIRECT}
{GENERIC_CALIBRATE_DELAY}
{BACKLIGHT_CORGI}
{DVB_ATMEL_AT76C651}
{MTD_AFS_PARTS}
{DS1302}
{MACHZ_WDT}
{SIS900}
{INFINIBAND_MTHCA_DEBUG}
{SERIAL_M32R_PLDSIO}
{MSNDPIN_CFG}
{USB_IRDA}
{BLK_DEV_IDE_PMAC_BLINK}
{ARCH_OMAP}
{SND_AU8830}
{AU1000_UART}
{MMC_WBSD}
{FB_SAVAGE}
{USB_EGALAX}
{SCTP_DBG_MSG}
{HPFS_FS}
{PCMCIA_PROBE}
{H8300}
{HIPPI}
{MTD_DB1550_USER}
{ACPI_SRAT}
{SUNLANCE}
{AIC7XXX_BUILD_FIRMWARE}
{SCC_DELAY}
{BVME6000_NET}
{FB_CG3}
{JFFS2_FS_NOR_ECC}
{FB_ARMCLCD}
{HID_FF}
{YELLOWFIN}
{SENSORS_SMSC47B397}
{HISAX_AVM_A1}
{DRM_MGA}
{SCSI_IN2000}
{X86_VISWS_APIC}
{BT_BNEP_PROTO_FILTER}
{BLK_DEV_CS5520}
{HISAX_S0BOX}
{SCSI_MESH_RESET_DELAY_MS}
{EP7211_IR}
{PARPORT_PC}
{HAVE_DEC_LOCK}
{PPC_CHRP}
{PPC_PSERIES}
{GAMEPORT_L4}
{SND_CS46XX_NEW_DSP}
{ARCNET_CAP}
{DVB_TTUSB_BUDGET}
{BFS_FS}
{MTD_H720X}
{MAX_RAW_DEVS}
{BMAC}
{MTD_BLOCK2MTD}
{SND_SB8}
{IDEPCI_SHARE_IRQ}
{BT_HCIUART}
{HISAX_NO_SENDCOMPLETE}
{MIDI_VIA82CXXX}
{ALPHA_TSUNAMI}
{LOG_BUF_SHIFT}
{NLS_UTF8}
{SENSORS_ASB100}
{MTD_NAND_SPIA}
{FB_Q40}
{ARCTIC2}
{ARCNET_RAW}
{MTD_EPXA10DB}
{MTD_PHYSMAP_START}
{VT}
{MVME147_NET}
{IRDA_ULTRA}
{MTD_PB1XXX_USER}
{IOSCHED_AS}
{FB_RADEON_I2C}
{MTD_CFI_GEOMETRY}
{SCSI_NCR53C406A}
{MPENTIUMM}
{ADB_CUDA}
{USB_STORAGE_ISD200}
{AC3200}
{USB_OHCI_BIG_ENDIAN}
{8xx}
{SENSORS_SIS5595}
{NFS_V4}
{XFRM_USER}
{FB_PXA}
{ARCNET_1051}
{JFFS2_FS_DEBUG}
{BT_HCIDTL1}
{MTD_IPAQ}
{IP_NF_MATCH_HELPER}
{IP_NF_TARGET_ULOG}
{RADIO_ZOLTRIX_PORT}
{FB_S1D13XXX}
{PLAT_USRV}
{SENSORS_SMSC47M1}
{USB_SERIAL_KEYSPAN_USA49W}
{MSNDPIN_INIT_FILE}
{ISDN_DRV_HISAX}
{CAPI_EICON}
{TMPFS_SECURITY}
{X86_SPEEDSTEP_CENTRINO_TABLE}
{CCWGROUP}
{SCC_TRXECHO}
{TMPFS}
{MV64X60}
{IP_NF_QUEUE}
{BLK_DEV_UB}
{SOUND_TRIX}
{IRNET}
{BLK_DEV_IDE_BAST}
{ABYSS}
{ARM_AMBA}
{NETPOLL}
{USB_STORAGE_USBAT}
{THERM_ADT746X}
{USB_SISUSBVGA}
{DONGLE}
{VIDEO_BT848}
{SMB_NLS_DEFAULT}
{MAGIC_SYSRQ}
{DVB_CINERGYT2_RC_QUERY_INTERVAL}
{PARPORT}
{USB_ARCH_HAS_OHCI}
{ISDN_DRV_AVMB1_B1PCIV4}
{LOGO_PARISC_CLUT224}
{IP6_NF_QUEUE}
{SJCD}
{FT_PROC_FS}
{PARIDE_BPCK6}
{SC6600}
{IDE_MAX_HWIFS}
{HPLAN}
{PCMCIA_XIRCOM}
{NLS_ISO8859_9}
{IP_NF_NAT}
{977_WATCHDOG}
{BLK_DEV_IDE}
{HDLC_CISCO}
{SERIAL_CPM_SMC1}
{USB_SERIAL_IPAQ}
{IP_ROUTE_MULTIPATH_DRR}
{USB_SERIAL_SAFE}
{LOGO_DEC_CLUT224}
{ATARI_SLM}
{NET_WIRELESS}
{INPUT_JOYDEV}
{HOTPLUG_CPU}
{FT_FDC_THR}
{IP_NF_AMANDA}
{IEEE1394_RAWIO}
{KEYBOARD_SUNKBD}
{EFI_RTC}
{ISDN_DRV_PCBIT}
{DIGIEPCA}
{HPLAN_PLUS}
{SND_DEBUG_MEMORY}
{FB_PXA_PARAMETERS}
{IBMMCA_SCSI_ORDER_STANDARD}
{ISDN_DRV_AVMB1_T1PCI}
{X86_INTEL_USERCOPY}
{USB_SERIAL_KEYSPAN_MPR}
{BLK_CPQ_DA}
{NLS_CODEPAGE_865}
{FB_CG6}
{ACPI_BLACKLIST_YEAR}
{SOUND_TRIDENT}
{IPMI_HANDLER}
{FEC_8XX_GENERIC_PHY}
{SCSI_SIM710}
{BLK_DEV_BUDDHA}
{PB1000_TFT}
{HFSPLUS_FS}
{USB_MON}
{SOUND_GUS}
{SND_INTEL8X0}
{MTD_CSTM_MIPS_IXX}
{ZVM_WATCHDOG}
{SCSI_SATA_ULI}
{MTD_DOC2001PLUS}
{PPC_MPC52xx}
{ATM_LANE}
{IP_NF_TARGET_CLASSIFY}
{MSNDPIN_IDE_IRQ}
{PPC_MULTIPLATFORM}
{ATARILANCE}
{SONYPI}
{SHMEM}
{RWSEM_GENERIC_SPINLOCK}
{HAS_TXX9_SERIAL}
{I2C_ISA}
{SOUND_MAUI}
{DASD_DIAG}
{USB_IBMCAM}
{I82365}
{CPU_FREQ_GOV_ONDEMAND}
{BLK_DEV_IDEPCI}
{NET_EMATCH_NBYTE}
{SCSI_EATA_LINKED_COMMANDS}
{SERIO}
{SGIWD93_SCSI}
{BLK_DEV_GAYLE}
{JOYSTICK_TWIDJOY}
{FB_HGA}
{SPECIALIX_RTSCTS}
{SCSI_SYM53C8XX_MAX_TAGS}
{HPET_RTC_IRQ}
{IP_ROUTE_MULTIPATH_WRANDOM}
{REDWOOD_5}
{FB_ATY128}
{I2C_VIA}
{ATM_ENI_BURST_RX_8W}
{BRIDGE_EBT_AMONG}
{MTD_NAND_AUTCPU12}
{RADIO_CADET}
{MTD_ICHXROM}
{GENERIC_IOMAP}
{HW_CONSOLE}
{MTD_NAND_S3C2410_HWECC}
{IPMI_SI}
{I2C_VIAPRO}
{VIDEO_DPC}
{NET_ACT_MIRRED}
{FUSION_CTL}
{IBM_EMAC_RXB}
{SYNCLINK}
{RTC}
{AIRO}
{FB_EPSON1355}
{ARCH_PXA}
{VIDEO_BUF_DVB}
{IEEE1394_CMP}
{SND_ATIIXP_MODEM}
{DMASOUND_Q40}
{BINFMT_SOM}
{SND_VIRMIDI}
{SND_AC97_CODEC}
{TOUCHSCREEN_HP600}
{FS_POSIX_ACL}
{USB_SERIAL_OMNINET}
{M386}
{SND_GUS_SYNTH}
{TUN}
{USB_CDCETHER}
{I2C_ALGOBIT}
{EL16}
{ATM_NICSTAR}
{SLIP_SMART}
{ZISOFS_FS}
{MSNDCLAS_PERM_FILE}
{JOYSTICK_GAMECON}
{MACH_JAZZ}
{SOUND_SGALAXY}
{DEBUG_DRIVER}
{FB_GBE}
{CM206}
{BSD_PROCESS_ACCT_V3}
{VIDEO_W9966}
{X86_PC}
{SERIAL_AMBA_PL011}
{CPU_FREQ_DEFAULT_GOV_PERFORMANCE}
{ARCH_EBSA110}
{HOTPLUG}
{X86_BIGSMP}
{UID16}
{MTD_NAND_VERIFY_WRITE}
{ATARI_ACSI}
{CODA_FS}
{MSNDPIN_IDE_IO1}
{JBD_DEBUG}
{PARIDE_FIT2}
{VLAN_8021Q}
{QUOTACTL}
{DE4X5}
{MTD_PNC2000}
{SCSI_FUTURE_DOMAIN}
{FAT_DEFAULT_IOCHARSET}
{I2C_ALGO_SIBYTE}
{ATM_AMBASSADOR}
{SND_AU1X00}
{IP_NF_TARGET_MARK}
{X86_L1_CACHE_SHIFT}
{USB_OV511}
{INET6_ESP}
{PPC_PREP}
{WAFER_WDT}
{DVB_DIB3000MB}
{PPPOE}
{FB_SIS_315}
{IPX_INTERN}
{NET_CLS_IND}
{I2C}
{PCMCIA_SMC91C92}
{ARCH_SA1100}
{MTD_CEIVA}
{FUSION_MAX_SGE}
{CODA_FS_OLD_API}
{GSCD}
{BACKLIGHT_LCD_SUPPORT}
{USB_SERIAL_XIRCOM}
{MTD_REDBOOT_PARTS_READONLY}
{HISAX_HDLC}
{MTD_NAND_DISKONCHIP_PROBE_HIGH}
{USB_GADGET_DUALSPEED}
{NET_CLS_ACT}
{M68360}
{MCP2120_DONGLE_OLD}
{DVB_TDA8083}
{FT_MACH2}
{MTD_SC520CDP}
{DM9102}
{JFS_DEBUG}
{ROMFS_FS}
{NET_VENDOR_SMC}
{MOUSE_HIL}
{MACMACE}
{AUDITSYSCALL}
{LDM_DEBUG}
{MTD_NAND_DISKONCHIP_PROBE_ADDRESS}
{NEED_NODE_MEMMAP_SIZE}
{WANPIPE_CHDLC}
{BLK_DEV_Q40IDE}
{SND_OPTI92X_AD1848}
{SND_GENERIC_PM}
{FB_LEO}
{FONT_ACORN_8x8}
{INPUT_TSDEV}
{SERIAL_8250_CONSOLE}
{IEEE1394_SBP2}
{SCSI_SATA_SIL}
{MCP2120_DONGLE}
{I2O_CONFIG}
{PCCARD_NONSTATIC}
{USB_SERIAL_EDGEPORT_TI}
{DEBUG_STACKOVERFLOW}
{SCSI_ULTRASTOR}
{SA1100_FIR}
{USB_LCD}
{X86_MSR}
{SYSCTL}
{ZFTAPE}
{ADB_IOP}
{NI65}
{ADB}
{IP6_NF_MATCH_MARK}
{ADB_PMU68K}
{MTD_BLOCK_RO}
{SERIO_SERPORT}
{MTD_CFI_AMDSTD}
{DM_CRYPT}
{INPUT_PCSPKR}
{SND_POWERMAC}
{I2C_MV64XXX}
{SERIAL_21285}
{SERIAL_CPM_SCC4}
{SOUND_YM3812}
{PPCHAMELEONEVB}
{VLSI_FIR}
{SOUND_ICH}
{SOC_AU1500}
{USB_SERIAL_BELKIN}
{HISAX_MIC}
{POSIX_MQUEUE}
{JFFS2_CMODE_NONE}
{IP_PNP_BOOTP}
{EL1}
{BLK_DEV_RAM_COUNT}
{MTD_BEECH}
{RADIO_TYPHOON_PORT}
{IDE}
{IBMTR}
{AZTCD}
{USB_HID}
{SC1200_WDT}
{PROC_FS}
{MTD_OCOTEA}
{CDU31A}
{PC}
{USB_MDC800}
{X86_SMP}
{SERIAL_8250_NR_UARTS}
{USB_MIDI}
{SND_USB_USX2Y}
{ECONET_NATIVE}
{MTD_CHAR}
{NLS_ISO8859_4}
{IRTTY_OLD}
{PSS_BOOT_FILE}
{SMCTR}
{IP6_NF_MANGLE}
{SND_CS4236}
{SERIAL_BAST_SIO}
{SERIAL_CLPS711X_CONSOLE}
{INET_TUNNEL}
{FB_VOODOO1}
{BLK_DEV_MD}
{DVB_DIB3000MC}
{SENSORS_PCF8574}
{TQM8xxL}
{SENSORS_LM75}
{BLK_DEV_IDEDMA_FORCED}
{MCA_LEGACY}
{RADIO_MIROPCM20}
{HP300}
{MTRR}
{SCx200_I2C_SDA}
{VIDEO_SAA7134_DVB}
{MSNDPIN_IRQ}
{HOTPLUG_PCI_PCIE_POLL_EVENT_MODE}
{IBMLANA}
{USB_SERIAL_SAFE_PADDED}
{SENSORS_W83L785TS}
{MOUSE_INPORT}
{SECURITY_SECLVL}
{SERIO_AMBAKMI}
{JFFS2_CMODE_SIZE}
{USB_CYTHERM}
{USB_SERIAL_CYPRESS_M8}
{BINFMT_ELF_FDPIC}
{ACORN_PARTITION}
{SND_ICE1712}
{MWAVE}
{HOTPLUG_PCI_IBM}
{DVB_CINERGYT2_STREAM_BUF_SIZE}
{BT_HCIBT3C}
{IBM_EMAC_SKBRES}
{ARPD}
{IBMMCA_SCSI_DEV_RESET}
{IP_MROUTE}
{MII}
{VIDEO_BTCX}
{CRAMFS}
{BINFMT_EM86}
{HISAX_NICCY}
{HOTPLUG_PCI_PCIE}
{SOUND_BT878}
{SCSI_DECNCR}
{CRYPTO_BLOWFISH}
{PNPBIOS}
{IP_MULTIPLE_TABLES}
{PREVENT_FIRMWARE_BUILD}
{TOSHIBA}
{VXFS_FS}
{X86_64}
{ISA}
{PXA_SHARPSL}
{IRPORT_SIR}
{QFMT_V2}
{FB_3DFX_ACCEL}
{WALNUT}
{ISDN_DRV_SC}
{VIDEO_ZORAN}
{LASAT}
{ATM_LANAI}
{SCSI_OMIT_FLASHPOINT}
{SND_VXP440}
{MSNDPIN_MEM}
{SCSI_SYM53C8XX_IOMAPPED}
{SCSI_QLOGIC_ISP}
{RADIO_TYPHOON_MUTEFREQ}
{NET_CLS_ROUTE}
{IP_NF_MATCH_MARK}
{FB_SA1100}
{CRYPTO_SHA1_Z990}
{FB_MATROX}
{REED_SOLOMON_DEC16}
{X86_CPUFREQ_NFORCE2}
{PMAC_PBOOK}
{TCG_TPM}
{MOUSE_LOGIBM}
{SCSI_MCA_53C9X}
{USB_BANDWIDTH}
{IEEE1394_SBP2_PHYS_DMA}
{DVB_CORE}
{MK8}
{NET_CLS_TCINDEX}
{IEEE1394_ETH1394}
{IP_NF_TFTP}
{CC_ALIGN_JUMPS}
{X86_TRAMPOLINE}
{IP_NF_NAT_IRC}
{MTD_DOCPROBE_ADVANCED}
{SCSI_QLOGIC_FC}
{EUROTECH_WDT}
{SCHEDSTATS}
{IP_NF_MATCH_TOS}
{OBSOLETE_MODPARM}
{SOUND}
{PCMCIA_WAVELAN}
{SCTP_DBG_OBJCNT}
{BT_RFCOMM_TTY}
{IP_NF_TARGET_TOS}
{IPMI_PANIC_EVENT}
{MTD_MAP_BANK_WIDTH_2}
{SCSI_U14_34F_TAGGED_QUEUE}
{VIDEO_M32R_AR_M64278}
{MCRUSOE}
{MAUI_BOOT_FILE}
{SOLARIS_X86_PARTITION}
{DRM_R128}
{RADIO_TRUST_PORT}
{M686}
{ARCH_CAMELOT}
{X86}
{NET_IPGRE}
{I2C_HYDRA}
{FB_PMAGB_B}
{USBPCWATCHDOG}
{MTD_DMV182}
{ATM_IDT77252_USE_SUNI}
{LOGITECH_FF}
{IP_NF_CT_PROTO_SCTP}
{CRYPTO_TGR192}
{ATALK}
{SERIAL_MPC52xx_CONSOLE_BAUD}
{SCC}
{DEBUG_SPINLOCK}
{ATM_ENI_BURST_TX_2W}
{HDLC_X25}
{USB_ARMLINUX}
{SND_DEBUG}
{EISA}
{TEKRAM_DONGLE_OLD}
{X86_ACPI_CPUFREQ_PROC_INTF}
{MTD_DOCPROBE}
{MTD_PB1550_BOOT}
{DRM_I810}
{MTD_IMPA7}
{ARCNET_COM90xx}
{NFTL_RW}
{MTD_XIP}
{SUPERH}
{ARCH_CLPS7500}
{8139TOO_8129}
{I2C_ALGOPCF}
{NET_CLS_BASIC}
{IP6_NF_MATCH_MAC}
{USB_STORAGE_DATAFAB}
{I2C_DEBUG_BUS}
{KPROBES}
{HISAX_NETJET_U}
{SND_SGALAXY}
{BLK_DEV_IDETAPE}
{NLS_KOI8_R}
{ADAPTEC_STARFIRE}
{SBC8560}
{BASE_FULL}
{SCx200_WDT}
{SOUND_ACI_MIXER}
{IP_NF_MATCH_ECN}
{PROFILING}
{STALLION}
{I2C_AMD8111}
{EXT2_FS_SECURITY}
{MV643XX_ETH_2}
{SGI_IP22}
{IUCV}
{MTD_REDBOOT_DIRECTORY_BLOCK}
{I2C_AU1550}
{SND_ES968}
{IA64_HP_ZX1}
{GENERIC_ISA_DMA}
{DMASOUND}
{X86_SPEEDSTEP_SMI}
{INET_AH}
{USB_PXA2XX_SMALL}
{SERIAL_8250_EXTENDED}
{HOTPLUG_PCI_ACPI}
{JFFS2_FS}
{M68VZ328}
{SCx200_I2C}
{NET_SB1250_MAC}
{MD}
{RXRPC}
{SND_VX222}
{COLDFIRE}
{DCSSBLK}
{INPUT_M68K_BEEP}
{FB_IMX}
{ARCH_CEIVA}
{BEFS_DEBUG}
{SCSI_ACARD}
{USB_STORAGE}
{53C700_LE_ON_BE}
{CHR_DEV_SG}
{BT_CMTP}
{ATM_ZATM_DEBUG}
{CAPI_AVM}
{X86_SPEEDSTEP_ICH}
{VIDEO_ZORAN_DC30}
{TMSPCI}
{MTD_DOCECC}
{MTD_MBX860}
{VIDEO_ZORAN_LML33}
{SOUND_KAHLUA}
{BLK_DEV_SL82C105}
{ACORN_PARTITION_EESOX}
{HD64465}
{USB_PRINTER}
{LAPB}
{PCMCIA_NMCLAN}
{USB_SERIAL_KEYSPAN_PDA}
{EQUALIZER}
{IP_VS_SED}
{JFFS_FS}
{PHONE_IXJ}
{HFS_FS}
{SCSI_QLOGICPTI}
{BT_HCIUART_BCSP_TXCRC}
{SND_CS4232}
{WANXL_BUILD_FIRMWARE}
{PM_STD_PARTITION}
{MTD_DILNETPC}
{AGP_AMD64}
{SCSI_SATA_PROMISE}
{WANPIPE_MULTPPP}
{PB1500_TFT}
{USB_SERIAL_TI}
{AMIGA_FLOPPY}
{MTD_NAND_TOTO}
{FT_PROBE_FC10}
{IP_NF_CT_ACCT}
{DLCI}
{HISAX_HFC_PCI}
{SCSI_CUMANA_2}
{PARPORT_MFC3}
{SCSI_GENERIC_NCR5380_MMIO}
{ZLIB_INFLATE}
{MACH_OMAP_H3}
{ISERIES_VETH}
{NET}
{CHR_DEV_ST}
{HISAX_DIEHLDIVA}
{USB_STORAGE_JUMPSHOT}
{SND_VIA82XX_MODEM}
{I2C_S3C2410}
{44x}
{34c}
{AEDSP16_SBPRO}
{HOSTESS_SV11}
{ROADRUNNER}
{SLIP_COMPRESSED}
{SCSI_NSP32}
{MV64360}
{WDT_501}
{BAYCOM_PAR}
{INITRAMFS_ROOT_UID}
{BLK_DEV_FALCON_IDE}
{X86_PPRO_FENCE}
{M5282}
{JOYSTICK_INTERACT}
{MTD_NAND_S3C2410_DEBUG}
{OLD_BELKIN_DONGLE}
{MWINCHIP2}
{MTD_PMC551_DEBUG}
{IPMI_PANIC_STRING}
{PARIDE}
{X86_MCE_P4THERMAL}
{HPLANCE}
{ULTRIX_PARTITION}
{RADIO_RTRACK_PORT}
{VIDEO_OVCAMCHIP}
{FB_AMIGA}
{NET_ISA}
{SERIAL_AMBA_PL010_CONSOLE}
{HUGETLB_PAGE}
{NVRAM}
{CRYPTO_SHA512}
{IT8172_SCR0}
{QNX4FS_RW}
{3C359}
{NTFS_FS}
{INPUT_MOUSEDEV}
{PCMCIA_SYM53C500}
{I2C_I801}
{NETFILTER_DEBUG}
{SOUND_AU1000}
{MINIX_SUBPARTITION}
{LNE390}
{AMIGA_PCMCIA}
{USB_GOKU}
{IP_NF_TARGET_LOG}
{AGP_I460}
{SND_OPL3SA2}
{MSND_FIFOSIZE}
{USB_OHCI_HCD_PCI}
{ACPI_HOTPLUG_MEMORY}
{ARCH_P720T}
{NET_EMATCH_STACK}
{FB_STI}
{DVB_VES1820}
{USB_STORAGE_DPCM}
{IP_NF_TARGET_ECN}
{SECURITY_SELINUX}
{HISAX_SEDLBAUER}
{FB_CFB_COPYAREA}
{IPV6}
{IP_ROUTE_MULTIPATH_RR}
{SCSI_NCR53C8XX_MAX_TAGS}
{JOYSTICK_IFORCE_232}
{PARIDE_PF}
{TLAN}
{ATARI_SCSI_TOSHIBA_DELAY}
{FB_TILEBLITTING}
{SH_HP600}
{KEYBOARD_ATKBD}
{ARCH_CDB89712}
{MTD_PMC551_BUGFIX}
{USB_AX8817X}
{SERIO_RAW}
{CRYPTO_SERPENT}
{JOYSTICK_ANALOG}
{USB_ATI_REMOTE}
{BT_HCIBLUECARD}
{PCMCIA_QLOGIC}
{GVP11_SCSI}
{SCSI_DPT_I2O}
{DECLANCE}
{SERIAL_MPSC_CONSOLE}
{CS89x0}
{M68EZ328}
{PCMCIA_3C574}
{X86_MCE}
{IT8712}
{SOUND_VMIDI}
{INIT_ENV_ARG_LIMIT}
{SND_CMIPCI}
{AT1700}
{MTD_CFI}
{SCSI_SATA}
{ARCH_S390_31}
{BT_HCIUSB}
{VISWS}
{SCSI_EATA}
{HIGHPTE}
{LOGO}
{FB_SAVAGE_I2C}
{FB_FFB}
{SUN3X}
{MMU}
{I2C_DEBUG_CHIP}
{MTD_JEDECPROBE}
{BRIDGE_EBT_REDIRECT}
{SCSI_CONSTANTS}
{PARIDE_EPAT}
{HISAX_NI1}
{SCSI_ACORNSCSI_TAGGED_QUEUE}
{OAKNET}
{REISERFS_FS}
{SOUND_PAS}
{SCSI_QLA22XX}
{KEYBOARD_LKKBD}
{NLS_CODEPAGE_862}
{S390}
{ISDN_DRV_AVMB1_T1ISA}
{SCSI_SATA_VIA}
{MTD_CFI_AMDSTD_RETRY_MAX}
{SUN3}
{EWRK3}
{NFS_V3}
{SIBYTE_SB1xxx_SOC}
{ADB_MACIISI}
{SOUND_YMFPCI_LEGACY}
{SND_PCM}
{PPC_PMAC}
{SUNDANCE_MMIO}
{PARPORT_GSC}
{I8XX_TCO}
{DEBUG_FS}
{HYSDN_CAPI}
{SIGMATEL_FIR}
{PCMCIA_ATMEL}
{PLX_HERMES}
{PMAC_APM_EMU}
{FT_STD_FDC}
{VIA_RHINE_MMIO}
{MTD_CFI_NOSWAP}
{MTD_IXP4XX}
{MTD_REDBOOT_PARTS_UNALLOCATED}
{REISERFS_FS_SECURITY}
{USB_KBTAB}
{FB_RADEON_OLD}
{NET_DIVERT}
{ARIADNE}
{BLK_DEV_ALI15X3}
{CRYPTO_CRC32C}
{SMB_FS}
{I2C_ALI15X3}
{HISAX_16_3}
{21285_WATCHDOG}
{NSC_FIR}
{SERIAL_CLPS711X}
{SERIAL_CPM_CONSOLE}
{SND_DT019X}
{53C700_IO_MAPPED}
{BLK_DEV_COW_COMMON}
{SCSI_NCR_D700}
{STALDRV}
{KEYBOARD_MAPLE}
{SCSI_AIC79XX}
{TCG_ATMEL}
{BRIDGE_EBT_ARP}
{IP_NF_MATCH_HASHLIMIT}
{VIDEO_STRADIS}
{MMC_ARMMMCI}
{ZFT_COMPRESSOR}
{MTD_TQM8XXL}
{ACTISYS_DONGLE_OLD}
{V850E_MA1}
{VORTEX}
{VIDEO_SAA7146}
{HANGCHECK_TIMER}
{CYZ_INTR}
{XIP_KERNEL}
{EISA_NAMES}
{HAVE_MEMORY_PRESENT}
{BINFMT_ZFLAT}
{SERIAL_CPM}
{APPLICOM}
{CPU_FREQ_DEBUG}
{BLK_DEV_AEC62XX}
{SCSI_OAK1}
{DVB_NXT6000}
{VIDEO_CPIA}
{SND_AD1816A}
{CPU_VR41XX}
{MPENTIUMII}
{PXA25x}
{ACPI_AC}
{X86_POWERNOW_K8_ACPI}
{BLK_DEV_SD}
{SCSI_GENERIC_NCR5380}
{XFS_POSIX_ACL}
{GAMEPORT_EMU10K1}
{NTFS_RW}
{SCSI_SATA_NV}
{MTD_CDB89712}
{TANBAC_TB0229}
{NFSD_V4}
{ACPI_EC}
{ARCNET_COM20020}
{HISAX_HFC_SX}
{X86_TSC}
{IPMI_DEVICE_INTERFACE}
{SCSI_FD_MCS}
{FB_CONTROL}
{HP_SDC}
{FB_RADEON_DEBUG}
{FB_PM2}
{SERIO_SA1111}
{HISAX_IX1MICROR2}
{MVME147}
{MTD_DOC2000}
{SBC82xx}
{SND_OPL3_LIB}
{ARCH_BAST}
{KEYS_DEBUG_PROC_KEYS}
{JBD}
{MTD_BLKMTD}
{FT_NORMAL_DEBUG}
{IP_NF_MATCH_CONNTRACK}
{PARIDE_ON26}
{I2C_PARPORT}
{BLK_DEV_CMD640}
{CLEAN_COMPILE}
{PCMCIA_3C589}
{BLK_DEV_HPT366}
{SERIAL_IMX_CONSOLE}
{MTD_PARTITIONS}
{QETH_PERF_STATS}
{BLK_DEV_INITRD}
{IP_NF_TARGET_TCPMSS}
{STOP_MACHINE}
{ISDN_DIVAS_MAINT}
{THRUSTMASTER_FF}
{X86_POPAD_OK}
{ARCNET_COM20020_CS}
{BRIDGE_EBT_ARPREPLY}
{HAPPYMEAL}
{IP_VS_DEBUG}
{BRIDGE_EBT_ULOG}
{SND_TIMER}
{BLK_DEV_OPTI621}
{USB_SL811_HCD}
{HISAX_HFCS}
{ALPHA_GENERIC}
{XFS_FS}
{NLS_CODEPAGE_949}
{BACKLIGHT_DEVICE}
{DM_ZERO}
{SERIAL_M32R_SIO}
{HOTPLUG_PCI_COMPAQ}
{MTD_CONCAT}
{MIPS_DB1550}
{SERIO_PARKBD}
{M586MMX}
{MTD_CFI_I8}
{DECNET_NF_GRABULATOR}
{HAMACHI}
{IEEE1394_VERBOSEDEBUG}
{NLS_CODEPAGE_437}
{SCSI_EATA_PIO}
{NTFS_DEBUG}
{SERIAL_8250_DETECT_IRQ}
{NLS_CODEPAGE_866}
{IP_VS_NQ}
{SCSI_AHA1542}
{RPCSEC_GSS_SPKM3}
{INET_IPCOMP}
{ARCH_FOOTBRIDGE}
{I2C_PROSAVAGE}
{PCMCIA_SA1100}
{ARCH_IXP2000}
{HOTPLUG_PCI_SHPC_PHPRM_LEGACY}
{I2C_SIBYTE}
{ACPI_HOTPLUG_CPU}
{SND_HDA_INTEL}
{NUMA}
{BLK_DEV_ALI14XX}
{NE2000}
{M32R_PCC}
{AX25}
{M68KNOMMU}
{NET_CLS_FW}
{BRIDGE}
{PARIDE_FRIQ}
{FT_ALT_FDC}
{UDF_NLS}
{MSNDPIN_IDE_IO0}
{ARCH_EDB7312}
{ISDN}
{CIFS}
{FB_I810}
{MK6}
{MEGARAID_MM}
{ARM_ETHER00}
{RIO}
{SCSI_IBMVSCSI}
{CARDBUS}
{PCMCIA_VRC4173}
{ARCH_EBSA285}
{IBM_PARTITION}
{IOSCHED_NOOP}
{IP_TCPDIAG}
{MTD_SCB2_FLASH}
{ATA_OVER_ETH}
{NET_EMATCH}
{AMD8111_ETH}
{COMPUTONE}
{ACPI_CUSTOM_DSDT}
{MAC_SERIAL}
{USB_SERIAL_KEYSPAN_USA49WLC}
{CPU_FREQ_DEFAULT_GOV_USERSPACE}
{E100}
{IXP4XX_WATCHDOG}
{UDF_FS}
{IP_NF_FTP}
{IPAQ_HANDHELD}
{IP_NF_CONNTRACK_MARK}
{SCSI_GDTH}
{CRYPTO_AES_586}
{IP_NF_CONNTRACK}
{PARPORT_NOT_PC}
{SERIAL_68360_SMC}
{ARM26}
{X86_ALIGNMENT_16}
{DE620}
{SUN3_82586}
{FT_FDC_IRQ}
{ISTALLION}
{EXPERIMENTAL}
{BLK_DEV_CRYPTOLOOP}
{HISAX_16_0}
{MTD_PB1XXX_BOOT}
{ADAPTEC_STARFIRE_NAPI}
{DRM_SIS}
{ATM_FORE200E_SBA_FW}
{ISDN_CAPI_CAPIDRV}
{KEYBOARD_HIL}
{2BUFF_MODE}
{USB_WACOM}
{USB_DEVICEFS}
{BINFMT_AOUT}
{USERMODE}
{MODULES}
{LEGACY_PTY_COUNT}
{USB_SERIAL_KEYSPAN_USA19W}
{MTD_NAND_TX4938NDFMC}
{SOUND_ALI5455}
{MTD_ARCTIC}
{X86_FIND_SMP_CONFIG}
{ARCNET_COM20020_ISA}
{4KSTACKS}
{IP_NF_RAW}
{FB_SGIVW}
{SCSI_LPFC}
{ACPI_HOTPLUG_IO}
{ISAPNP}
{BAYCOM_SER_HDX}
{MACE}
{ARLAN}
{IP_NF_TARGET_NOTRACK}
{FEC_8XX}
{SOUND_OPL3SA2}
{ELAN_CPUFREQ}
{IP_PIMSM_V1}
{SERIAL_21285_CONSOLE}
{MSNDPIN_DIGITAL}
{USB_POWERMATE}
{X86_PM_TIMER}
{MTD_NAND_TX4925NDFMC}
{VIDEO_BUF}
{MMC}
{PCMCIA_SA1111}
{JOYSTICK_TMDC}
{NLS_CODEPAGE_852}
{MV643XX_ETH_0}
{WD80x3}
{30c}
{EEPRO100}
{FB_S3TRIO}
{IKCONFIG_PROC}
{MTD_CFI_UTIL}
{MODVERSIONS}
{FB_PCI}
{IT8172_CIR}
{FT_FDC_MAX_RATE}
{WINBOND_FIR}
{FB_CG14}
{HIGHMEM4G}
{SENSORS_IT87}
{NLS_CODEPAGE_855}
{MOUSE_RISCPC}
{SC6600_CDROMBASE}
{LOCKD}
{GSC}
{I2C_ITE}
{DEVFS_FS}
{NLS_ISO8859_3}
{TOSHIBA_RBTX4925}
{ATM_IA_DEBUG}
{JOYSTICK_TURBOGRAFX}
{TULIP_NAPI}
{MTD_VMAX}
{BLK_DEV_UMEM}
{USB_SERIAL_WHITEHEAT}
{ATMEL}
{STI_CONSOLE}
{SCSI_NCR53C7xx_FAST}
{ATM_NICSTAR_USE_SUNI}
{SC6600_JOY}
{LLC2}
{MTD_MS02NV}
{REED_SOLOMON_ENC8}
{ACPI_TOSHIBA}
{HISAX_ENTERNOW_PCI}
{ATM_ENI}
{FB_MACMODES}
{NET_SCH_GRED}
{USB_STORAGE_FREECOM}
{MMC_DEBUG}
{ARCNET_1201}
{INITRAMFS_SOURCE}
{HW_RANDOM}
{SA1111}
{SOUND_WAVEARTIST}
{KEYBOARD_ATKBD_RDI_KEYCODES}
{DVB_B2C2_FLEXCOP_DEBUG}
{IP_VS_PROTO_ESP}
{PPP_FILTER}
{ELPLUS}
{FORCEDETH}
{SUNDANCE}
{IBMVETH}
{PM}
{HVCS}
{PCI_MMCONFIG}
{BLK_DEV_AMD74XX}
{SOUND_EMU10K1}
{SND_TRIDENT}
{JOYSTICK_WARRIOR}
{HYSDN}
{VIA_FIR}
{MTDRAM_ABS_POS}
{PHONE}
{MOXA_SMARTIO}
{SND_HWDEP}
{MIPS_AU1000}
{3C515}
{NET_PCMCIA}
{HADES}
{INFINIBAND_IPOIB_DEBUG_DATA}
{UFS_FS}
{IP6_NF_MATCH_FRAG}
{MAPLE}
{PARIDE_EPIA}
{AGP_SWORKS}
{SGI_NEWPORT_CONSOLE}
{PARIDE_COMM}
{SND_ALS100}
{DUMMY_CONSOLE_COLUMNS}
{DVB_SP8870}
{SYSV_FS}
{SND_AU8820}
{SCSI_QLA2XXX}
{MTD_NAND_IDS}
{SCSI_AMIGA7XX}
{USB_LH7A40X}
{IP_NF_MATCH_MAC}
{SND_HDSP}
{PCMCIA_NINJA_SCSI}
{SC520_WDT}
{DEBUG_SLAB}
{PPC_ISERIES}
{FB_AMIGA_AGA}
{DVB_CINERGYT2_QUERY_INTERVAL}
{EFS_FS}
{INPUT_KEYBOARD}
{SERIAL_SA1100}
{HDLC_RAW_ETH}
{ARM_ETHER1}
{SERIAL_8250_MANY_PORTS}
{MTDRAM_TOTAL_SIZE}
{EXT3_FS_SECURITY}
{CPU_FREQ_GOV_CONSERVATIVE}
{PCNET32}
{HDLC_RAW}
{SCSI_MESH_SYNC_RATE}
{ACPI}
{REGPARM}
{CRYPTO_MD5}
{TIPAR}
{ISDN_DRV_AVMB1_C4}
{CRYPTO_SHA256}
{DEBUG_KERNEL}
{CPU5_WDT}
{SENSORS_DS1621}
{ALPHA}
{SCx200}
{SENSORS_LM87}
{APM_RTC_IS_GMT}
{RADIO_TERRATEC_PORT}
{VIDEO_ZORAN_LML33R10}
{ATM_FORE200E_SBA}
{CCW}
{TOSHIBA_RBTX4925_MPLEX_NAND}
{X86_ACPI_CPUFREQ}
{MTD_NETtel}
{VIDEO_TUNER}
{IP_VS_DH}
{MAC_EMUMOUSEBTN}
{SENSORS_LM78}
{SERIAL_SUNZILOG_CONSOLE}
{SND_CMI8330}
{MTD_SCx200_DOCFLASH}
{ISDN_DIVAS_USERIDI}
{NET_CLS_U32}
{SOUND_CMPCI_MIDI}
{I2C_IXP2000}
{NR_CPUS}
{PPPOATM}
{SIBYTE_SWARM}
{GIANFAR}
{APM_REAL_MODE_POWER_OFF}
{IEEE1394_EXTRA_CONFIG_ROMS}
{MTD_OBSOLETE_CHIPS}
{SERIAL_VR41XX_CONSOLE}
{AIC79XX_BUILD_FIRMWARE}
{I2C_ALI1535}
{NET_PKTGEN}
{DEVFS_DEBUG}
{DSCC4_PCISYNC}
{DVB_DIBUSB_MISDESIGNED_DEVICES}
{SENSORS_MAX1619}
{SERIAL_S3C2410_CONSOLE}
{CLAW}
{SND_ALI5451}
{FB_HGA_ACCEL}
{ARCH_IQ80310}
{USB_ZERO}
{SERIAL_SUNSAB_CONSOLE}
{IP_NF_NAT_AMANDA}
{VIDEO_PLANB}
{AUDIT}
{SENSORS_W83781D}
{SOUND_MPU401}
{X86_BIOS_REBOOT}
{KALLSYMS}
{SCSI_PCI2000}
{JFFS2_RTIME}
{ROSE}
{MODULE_SRCVERSION_ALL}
{HISAX_ELSA}
{FMV18X}
{BRIDGE_EBT_BROUTE}
{V850E_UART}
{USB_PL2301}
{APRICOT}
{ISDN_DRV_ICN}
{SOUND_SB}
{V850E_UARTB}
{SERIAL_AMBA_PL010}
{X86_POWERNOW_K8}
{E1000_NAPI}
{SNI_RM200_PCI}
{NCPFS_SMALLDOS}
{SECURITY}
{NFSD}
{MTD_MPC1211}
{RIO_OLDPCI}
{SND_RME32}
{BT_RFCOMM}
{X86_LONGHAUL}
{ISDN_DRV_LOOP}
{MCYRIXIII}
{MTD_UCLINUX}
{EBONY}
{FB_OF}
{IP_NF_TARGET_CONNMARK}
{CRYPTO_SHA1}
{SERIAL_CORE}
{PROTEON}
{BINFMT_MISC}
{BASE_SMALL}
{USB_OHCI_HCD}
{VIA_RHINE}
{MSNDCLAS_HAVE_BOOT}
{DM_MULTIPATH_EMC}
{X86_VOYAGER}
{ISDN_DRV_AVMB1_B1PCMCIA}
{MTD_OCELOT}
{SCSI_LOGGING}
{SCSI_SATA_VITESSE}
{JOYSTICK_STINGER}
{MTD_DOCPROBE_HIGH}
{USB_BELKIN}
{SCSI_ATA_PIIX}
{CRC32}
{DASD_ECKD}
{SUNRPC_GSS}
{EPIC100}
{PPC_PMAC64}
{SOUND_HAL2}
{SCTP_HMAC_MD5}
{HISAX_AMD7930}
{KEYBOARD_LOCOMO}
{SND}
{HOTPLUG_PCI_RPA_DLPAR}
{VRC4171}
{DVB_BUDGET_CI}
{SERIAL_LH7A40X}
{USB_DYNAMIC_MINORS}
{REED_SOLOMON_DEC8}
{NET_CLS_RSVP}
{INITRAMFS_ROOT_GID}
{ADB_PMU}
{SGI_TIOCX}
{SGI_MBCS}
{USB_SERIAL_CONSOLE}
{IP_TCPDIAG_IPV6}
{PCMCIA}
{4xx}
{MACE_AAUI_PORT}
{FEC_8XX_DM9161_PHY}
{BLK_DEV_SIS5513}
{EPOLL}
{IP_ROUTE_MULTIPATH_RANDOM}
{MTD_NAND_H1900}
{SCSI_QLA2322}
{DVB_TDA1004X}
{SND_PCM_OSS}
{MTD_CFI_I1}
{DVB_BUDGET_AV}
{HISAX_TELESPCI}
{MTD_SUN_UFLASH}
{PARTITION_ADVANCED}
{FB_IMSTT}
{IP_NF_MATCH_LENGTH}
{MWINCHIP3D}
{SBNI_MULTILINE}
{PCMCIA_AHA152X}
{SECURITY_CAPABILITIES}
{M5272}
{AGP_NVIDIA}
{SYN_COOKIES}
{TOUCHSCREEN_BITSY}
{PARPORT_AMIGA}
{MOMENCO_OCELOT}
{USB_ZAURUS}
{DDB5477}
{XFS_SECURITY}
{IRLAN}
{SCSI_SATA_AHCI}
{CRIS}
{X86_LONGRUN}
{BLK_DEV_HPT34X}
{FB_MODE_HELPERS}
{CIFS_STATS}
{IRDA_CACHE_LAST_LSAP}
{RISCOM8}
{ARM_AM79C961A}
{LOGO_MAC_CLUT224}
{USB_LEGOTOWER}
{BLK_DEV_TRM290}
{SERIAL_CPM_SMC2}
{CPU_FREQ_GOV_PERFORMANCE}
{BRIDGE_EBT_LIMIT}
{SND_ES1968}
{PCMCIA_XIRC2PS}
{AUTOFS_FS}
{HISAX_AVM_A1_CS}
{I2C_NFORCE2}
{SGI_IOC3_ETH_HW_TX_CSUM}
{FDDI}
{WATCHDOG_NOWAYOUT}
{NET_ETHERNET}
{60XX_WDT}
{USB_SN9C102}
{BROKEN}
{NET_SCH_CLK_GETTIMEOFDAY}
{X86_POWERNOW_K7_ACPI}
{DASD}
{BLK_DEV_CMD640_ENHANCED}
{ACTISYS_DONGLE}
{SENSORS_EEPROM}
{FB_MATROX_I2C}
{S3C2410_WATCHDOG}
{INPUT_EVDEV}
{SCSI_SPI_ATTRS}
{IBM_EMAC4}
{IOSCHED_CFQ}
{X86_MPPARSE}
{IPMI_WATCHDOG}
{LOGO_SUPERH_MONO}
{FB_PM3}
{MOXA_INTELLIO}
{JOYSTICK_SPACEBALL}
{PCMCIA_DEBUG}
{JFFS_FS_VERBOSE}
{FB_HP300}
{MIPS_PB1550}
{SND_MAESTRO3}
{VIDEO_MXB}
{DUMMY_CONSOLE}
{SND_OPL4_LIB}
{VIDEO_MEYE}
{JOYSTICK_JOYDUMP}
{BLK_DEV_QD65XX}
{USB_SPEEDTOUCH}
{MTD_AMDSTD}
{AGP_EFFICEON}
{WATCHDOG_CP1XXX}
{USB_SERIAL_KEYSPAN_USA28XB}
{SH_SOLUTION_ENGINE}
{BLK_DEV_ATIIXP}
{MTD_CFI_ADV_OPTIONS}
{AGP_ALPHA_CORE}
{FB_W100}
{MTD_PHYSMAP}
{SERIAL_PMACZILOG_CONSOLE}
{REED_SOLOMON}
{SND_CA0106}
{SND_OPTI93X}
{ISP1301_OMAP}
{INPUT_MISC}
{REISERFS_CHECK}
{FT_FULL_DEBUG}
{ZORRO8390}
{USB_IDMOUSE}
{BLK_DEV_UBD}
{SENSORS_LM83}
{TOSHIBA_RBTX4938_MPLEX_NAND}
{MINIX_FS}
{USB_HIDDEV}
{BT_HIDP}
{SND_AD1848_LIB}
{SCSI_NCR53C8XX_DEFAULT_TAGS}
{DEBUG_HIGHMEM}
{MTD_CFI_INTELSTD}
{ADFS_FS}
{HVC_CONSOLE}
{DRM}
{MTD_SLRAM}
{FB_MATROX_MILLENIUM}
{IDEDISK_MULTI_MODE}
{ES7000_CLUSTERED_APIC}
{DVB_DIBUSB}
{X86_SPEEDSTEP_CENTRINO}
{ACENIC}
{SOUND_NM256}
{X86_REBOOTFIXUPS}
{SCSI_SYM53C416}
{SERIAL_VR41XX}
{TULIP_MWI}
{MVME147_SCSI}
{NET_SCH_TBF}
{PARIDE_ON20}
{JOYSTICK_A3D}
{FB_BW2}
{ELMC}
{RADIO_ZOLTRIX}
{GIRBIL_DONGLE}
{SCSI_PROC_FS}
{PRINTK}
{TIGON3}
{FARSYNC}
{SND_GUSEXTREME}
{BT_BNEP_MC_FILTER}
{DEBUG_INFO}
{NWBUTTON_REBOOT}
{USB_KONICAWC}
{M586}
{8139TOO}
{RADIO_TYPHOON}
{SND_AD1848}
{SERIAL_SA1100_CONSOLE}
{SUN3X_ESP}
{PLIP}
{IP_NF_IRC}
{BLK_DEV_CMD64X}
{NI52}
{SND_ICE1724}
{YAM}
{MTD_MTDRAM}
{SMC9194}
{NLS_ISO8859_13}
{AGP_UNINORTH}
{IP_ROUTE_FWMARK}
{USB_W9968CF}
{PCMCIA_AU1X00}
{DM_MIRROR}
{ALPHA_MARVEL}
{FB_VALKYRIE}
{SGI_O2MACE_ETH}
{USB_MTOUCH}
{ATM_FORE200E_MAYBE}
{SERIAL_UART00_CONSOLE}
{DMASOUND_PMAC}
{JFFS2_FS_NAND}
{GART_IOMMU}
{TCG_NSC}
{SYNCLINK_SYNCPPP}
{SKFP}
{I2O_PROC}
{PCMCIA_WL3501}
{CRYPTO}
{SH_ADC}
{SOUND_ES1370}
{COPS_DAYNA}
{SOUND_VRC5477}
{MVIAC3_2}
{AEDSP16_MSS}
{SERIAL_SGI_L1_CONSOLE}
{AEDSP16_MPU401}
{IP6_NF_FILTER}
{NETDEVICES}
{ACQUIRE_WDT}
{N_HDLC}
{SENSORS_VIA686A}
{APM_DISPLAY_BLANK}
{PARIDE_KTTI}
{ISDN_PPP_VJ}
{FB_MATROX_MAVEN}
{BRIDGE_EBT_PKTTYPE}
{SCSI_IPR_TRACE}
{ARCH_S390X}
{E2100}
{NCPFS_NLS}
{IP_VS_SH}
{X86_UP_IOAPIC}
{IEEE1394_AMDTP}
{SCSI_IPS}
{BLK_DEV_FD}
{SOUND_MSNDPIN}
{SCSI_DECSII}
{ARCH_LUBBOCK}
{ARCH_IXDP2X01}
{PCI_LEGACY_PROC}
{WATCHDOG_RIO}
{EXT3_FS_POSIX_ACL}
{SCx200_GPIO}
{HISAX_HFCUSB}
{I2C_AMD756_S4882}
{JOYSTICK_GRIP}
{MTD_SHARP_SL}
{IA64_HP_ZX1_SWIOTLB}
{ACPI_THERMAL}
{UML}
{MDA_CONSOLE}
{SCSI_NCR53C8XX_PROFILE}
{ATM_IA}
{PPP}
{SCSI_ADVANSYS}
{IP6_NF_MATCH_OPTS}
{SND_EMU10K1}
{AFFS_FS}
{SCSI_CUMANA_1}
{NE3210}
{SCx200_I2C_SCL}
{SERIAL_8250_MULTIPORT}
{SND_CS46XX}
{DMV182}
{IEEE1394_PCILYNX}
{ULTRAMCA}
{X86_USE_3DNOW}
{AFS_FS}
{DVB_B2C2_SKYSTAR}
{NLS_CODEPAGE_775}
{MVME16x}
{ATM_FORE200E}
{USB_SERIAL_EDGEPORT}
{SND_SB16_CSP}
{FT_NO_TRACE_AT_ALL}
{BLK_DEV_DAC960}
{USB_ARCH_HAS_HCD}
{HISAX_NO_LLC}
{PLAT_MAPPI2}
{DVB_AV7110_OSD}
{VIDEO_DEV}
{SOUND_AEDSP16}
{IXGB_NAPI}
{PARPORT_SUNBPP}
{D0000}
{VGA_CONSOLE}
{DEBUG_KOBJECT}
{ACENIC_OMIT_TIGON_I}
{SOUND_GUSMAX}
{ISDN_PPP_BSDCOMP}
{SCSI_POWERTECSCSI}
{MA600_DONGLE}
{64BIT}
{CYBERSTORM_SCSI}
{DM_SNAPSHOT}
{VIDEO_IR}
{FB_NEOMAGIC}
{FB_GEODE}
{SERIO_RPCKBD}
{PARPORT_SERIAL}
{SERIAL_PMACZILOG}
{ACPI_CUSTOM_DSDT_FILE}
{NETPOLL_TRAP}
{SK98LIN}
{JFS_SECURITY}
{HD64465_PCMCIA}
{MTD_DB1550_BOOT}
{AIRO_CS}
{MTD_BAST_MAXSIZE}
{BLK_DEV_4DRIVES}
{MACH_VR1000}
{CYCLADES}
{BRIDGE_EBT_802_3}
{X86_LOCAL_APIC}
{X86_F00F_BUG}
{PHONE_IXJ_PCMCIA}
{SCSI_AHA152X}
{SENSORS_PCF8591}
{USB_SERIAL_CYBERJACK}
{HISAX_W6692}
{BRIDGE_EBT_T_FILTER}
{RADIO_MAXIRADIO}
{XFS_RT}
{MIDI_EMU10K1}
{BLZ1230_SCSI}
{WAN}
{PDC202XX_BURST}
{FB_VIRGE}
{SCSI_3W_9XXX}
{BLK_DEV_SGIIOC4}
{USB_STV680}
{SCSI_EESOXSCSI}
{SND_VIA82XX}
{FB_G364}
{SERIAL_PXA_CONSOLE}
{AIC79XX_ENABLE_RD_STRM}
{ULTRA}
{INET6_TUNNEL}
{ARCH_EP7211}
{SENSORS_ADM1031}
{FB_SOFT_CURSOR}
{X86_SUMMIT_NUMA}
{JOYSTICK_MAGELLAN}
{USB_FILE_STORAGE_TEST}
{SX}
{I2C_ALGO8XX}
{NLS_CODEPAGE_869}
{BLK_DEV_IDEDMA_PCI}
{USB_SERIAL_KEYSPAN_USA19}
{MTD_CFI_LE_BYTE_SWAP}
{ISO9660_FS}
{8139CP}
{SECURITY_SELINUX_BOOTPARAM}
{ARCH_SHARK}
{SOUND_TVMIXER}
{MTD_IQ80310}
{BLK_DEV_IDEDOUBLER}
{SND_CS4231}
{CRYPTO_CAST5}
{SOUND_MAD16}
{X86_SPEEDSTEP_LIB}
{NET_TULIP}
{GEN_RTC_X}
{MTD_WRSBC8260}
{IPDDP_ENCAP}
{AIC79XX_DEBUG_ENABLE}
{ARCH_NETWINDER}
{LAPBETHER}
{PPC_OF}
{USB_NET1080}
{SERIAL_AMBA_PL011_CONSOLE}
{NET_IPIP}
{TMPFS_XATTR}
{EFI_PARTITION}
{I2C_VOODOO3}
{LANMEDIA}
{DEBUG_BUGVERBOSE}
{FTL}
{EFI}
{IPDDP_DECAP}
{VIDEO_TVEEPROM}
{IP_VS_PROTO_TCP}
{SERIAL_SUNSAB}
{MCA_PROC_FS}
{AIC7XXX_RESET_DELAY_MS}
{ISDN_DRV_AVMB1_B1PCI}
{20f}
{NLS_CODEPAGE_1250}
{USB_SL811_CS}
{FASTLANE_SCSI}
{CIFS_XATTR}
{BT_HCIBCM203X}
{MSNDPIN_IO}
{USB_NET2280}
{MTD_L440GX}
{CPUSETS}
{IP_ADVANCED_ROUTER}
{SMC91X}
{PARIDE_ATEN}
{MTD_CFI_I2}
{MTD_NAND_DISKONCHIP}
{L3}
{DEVPTS_FS_XATTR}
{MTD_COMPLEX_MAPPINGS}
{NCPFS_PACKET_SIGNING}
{USB_DEBUG}
{USB_GADGET_GOKU}
{USB_STORAGE_DEBUG}
{MOUSE_PC110PAD}
{EEXPRESS}
{R8169_NAPI}
{ARCNET_RIM_I}
{SERIAL_8250_ACORN}
{SCSI_U14_34F_MAX_TAGS}
{DVB_NXT2002}
{USB_EMI62}
{USB_SERIAL_VISOR}
{FB_AU1100}
{FB_CIRRUS}
{NATSEMI}
{GAMEPORT}
{LCD_DEVICE}
{BLK_DEV_IDE_RAPIDE}
{HISAX_ASUSCOM}
{MSDOS_PARTITION}
{HPET_TIMER}
{IT8172_SCR1}
{FB_ACORN}
{SPARC32}
{FB_ATY_GX}
{NET_CLS}
{MIPS_GT96100}
{SCSI_SATA_SIS}
{FB_NVIDIA_I2C}
{PSS_HAVE_BOOT}
{ACORN_PARTITION_CUMANA}
{DVB_VES1X93}
{FB_ATY_CT}
{ARCNET_COM20020_PCI}
{APM_ALLOW_INTS}
{BT_HCIBPA10X}
{DRM_I915}
{ESPSERIAL}
{PDC202XX_FORCE}
{USB_TEST}
{SOUND_OSS}
{SERIAL_S3C2410}
{USB_SERIAL_OPTION}
{PSS_MIXER}
{DVB_OR51132}
{WINBOND_840}
{HYDRA}
{DVB_L64781}
{MTD_CMDLINE_PARTS}
{MIPS_GT96100ETH}
{ZLIB_DEFLATE}
{DVB_STV0299}
{FB_SAVAGE_ACCEL}
{DL2K}
{ARCNET}
{PARIDE_EPATC8}
{BINFMT_FLAT}
{SMB_NLS_REMOTE}
{SK_G16}
{MWINCHIPC6}
{A2091_SCSI}
{SCSI_SATA_SVW}
{PMAC_BACKLIGHT}
{MOMENCO_OCELOT_3}
{MYRI_SBUS}
{SWAP}
{SLIP_MODE_SLIP6}
{VIDEO_CQCAM}
{6xx}
{ATM_ENI_DEBUG}
{AGP_ATI}
{SERIAL_68360}
{SND_DEBUG_DETECT}
{SND_ES18XX}
{DECNET}
{NLS_ISO8859_7}
{NET_ESTIMATOR}
{SND_AU8810}
{ISDN_DIVAS_BRIPCI}
{SERIAL_8250_ACPI}
{IXGB}
{VFAT_FS}
{IKCONFIG}
{HISAX_MAX_CARDS}
{TRIX_BOOT_FILE}
{ARCH_ARC}
{SPARC64}
{PARIDE_FRPW}
{NET_SB1000}
{MBX}
{IBM_EMAC_ERRMSG}
{FB_PLATINUM}
{DVB_CX22700}
{SND_SONICVIBES}
{SCSI_DMX3191D}
{NET_EMATCH_CMP}
{PCMCIA_FMVJ18X}
{IDE_ARM}
{MTD_WALNUT}
{BRIDGE_NF_EBTABLES}
{ATM_HE}
{I2C_IOP3XX}
{NI5010}
{SERIAL_LH7A40X_CONSOLE}
{MKISS}
{ISDN_MPP}
{REDWOOD_4}
{OCOTEA}
{DM_MULTIPATH}
{VIDEO_CPIA_PP}
{MSNDPIN_PERM_FILE}
{LITELINK_DONGLE_OLD}
{USB_SERIAL_MCT_U232}
{BLK_DEV_IDESCSI}
{SCSI_AIC7XXX_OLD}
{NET_POCKET}
{NLS_CODEPAGE_863}
{HISAX_ST5481}
{SCSI_DC395x}
{BT_L2CAP}
{STNIC}
{MTD_MAP_BANK_WIDTH_32}
{UNIXWARE_DISKLABEL}
{FB_SIS_300}
{NLS_DEFAULT}
{SND_CS4281}
{HIGHMEM64G}
{SUN3_SCSI}
{SCx200_ACB}
{NET_CLS_POLICE}
{ACPI_NUMA}
{LAN_SAA9730}
{GIRBIL_DONGLE_OLD}
{N2}
{GAMEPORT_VORTEX}
{SCSI_IMM}
{X86_PAE}
{OMAP_TOTO}
{INFINIBAND_MTHCA}
{I2C_CHARDEV}
{I2C_SAVAGE4}
{MOUSE_SERIAL}
{ZORRO}
{I2C_ELEKTOR}
{IDE_CHIPSETS}
{NLS_CODEPAGE_737}
{MAC_PARTITION}
{SCSI_ACORNSCSI_3}
{DVB_AV7110}
{SND_INTERWAVE}
{JOLIET}
{HPUX}
{SND_INTEL8X0M}
{SOUND_AD1980}
{NOHIGHMEM}
{SUNRPC}
{USB_G_SERIAL}
{CIFS_POSIX}
{ARCH_ACORN}
{SOUND_CMPCI}
{GEN_RTC}
{PNP_DEBUG}
{USB_FILE_STORAGE}
{NCPFS_EXTRAS}
{IRDA_FAST_RR}
{FUTEX}
{PCMCIA_FDOMAIN}
{FONT_MINI_4x6}
{SENSORS_M41T00}
{MTD_NAND_RTC_FROM4}
{DEVPTS_FS_SECURITY}
{SCSI_7000FASST}
{CC_ALIGN_LOOPS}
{CRYPTO_DES}
{BRIDGE_EBT_VLAN}
{SERIAL_CPM_SCC1}
{IEEE1394}
{NFTL}
{USB_USS720}
{ACPI_PROCESSOR}
{MAUI_HAVE_BOOT}
{LBD}
{RADIO_AZTECH_PORT}
{SCSI}
{SEEQ8005}
{SND_RTCTIMER}
{MTD_BAST}
{IP_NF_MATCH_RECENT}
{SOUND_CS4281}
{SCSI_PAS16}
{SCTP_HMAC_SHA1}
{PARISC}
{MTD_LART}
{SCSI_QLA21XX}
{IP_NF_MATCH_AH_ESP}
{ATM_ENI_BURST_TX_4W}
{TOSHIBA_JMR3927}
{PARPORT_PC_FIFO}
{FB_GEODE_GX1}
{ALPHA_TITAN}
{SOC_AU1X00}
{PLAT_M32700UT}
{ISDN_AUDIO}
{NET_PCI}
{USB_ATM}
{IP6_NF_MATCH_HL}
{ACSI_MULTI_LUN}
{IP6_NF_TARGET_MARK}
{AMIGA}
{MD_RAID1}
{MTD_DC21285}
{ARM_ETHERH}
{SENSORS_GL518SM}
{HISAX_ELSA_CS}
{NET_IPGRE_BROADCAST}
{APUS}
{BRIDGE_EBT_SNAT}
{SGISEEQ}
{USB_OMAP}
{JOYSTICK_IFORCE_USB}
{USB_EMI26}
{JOYSTICK_ADI}
{USB_GADGET_PXA2XX}
{ZFT_DFLT_BLK_SZ}
{CYBERSTORMII_SCSI}
{SND_NM256}
{SENSORS_ADM1026}
{IP_PNP}
{JOYSTICK_SIDEWINDER}
{SERIAL_68328}
{FB_MATROX_MYSTIQUE}
{JFFS2_RUBIN}
{NLS_CODEPAGE_936}
{WDT_501_PCI}
{FRAME_POINTER}
{CRYPTO_DEV_PADLOCK_AES}
{SA1100_FORTUNET}
{INFTL}
{KEYBOARD_CORGI}
{SERIAL_TXX9}
{MTD_PMC551}
{IEEE1394_DV1394}
{M32R_CFC}
{JOYSTICK_DB9}
{SCSI_SYM53C8XX_DEFAULT_TAGS}
{HP_SDC_RTC}
{RADIO_TERRATEC}
{EXT2_FS_XATTR}
{MVME16x_SCSI}
{HISAX_FRITZ_PCIPNP}
{SCSI_DTC3280}
{NET_ACT_POLICE}
{B44}
{X25_ASY}
{SA1100_BITSY}
{IP_NF_NAT_NEEDED}
{USB_BLUETOOTH_TTY}
{BLK_DEV_DM}
{MPENTIUM4}
{SCSI_SYM53C8XX_2}
{IDE_8xx_PCCARD}
{PCI200SYN}
{MTD_DILNETPC_BOOTSIZE}
{COSA}
{IP_NF_NAT_FTP}
{X86_POWERNOW_K6}
{LCS}
{MTD_TSUNAMI}
{BEECH}
{NLS_ASCII}
{HISAX_NETJET}
{SERIAL_TXX9_STDSERIAL}
{M32R}
{SERIAL_DZ}
{FB_MATROX_MULTIHEAD}
{EXPORTFS}
{HAVE_ARCH_BOOTMEM_NODE}
{MTD_RAM}
{DVB_CINERGYT2_TUNING}
{HUGETLBFS}
{SND_MIXART}
{JFFS2_COMPRESSION_OPTIONS}
{IP_NF_TARGET_SAME}
{SERIAL_8250_CS}
{CLS_U32_MARK}
{NLS_CODEPAGE_874}
{FB_KYRO}
{IBMLS}
{IP_NF_MATCH_PHYSDEV}
{PPC}
{PPDEV}
{ACPI_SLEEP_PROC_FS}
{USB_MOUSE}
{SERIAL_TXX9_CONSOLE}
{SOUND_AU1550_AC97}
{IPV6_TUNNEL}
{ACORN_PARTITION_POWERTEC}
{USB_SUSPEND}
{AIC79XX_CMDS_PER_DEVICE}
{ESI_DONGLE}
{USB_SERIAL_AIRPRIME}
{SOUND_BCM_CS4297A}
{W1_SMEM}
{IP_NF_NAT_SNMP_BASIC}
{SENSORS_LM90}
{BLK_DEV_PS2}
{AGP_VIA}
{BLK_DEV_SIIMAGE}
{MTD_NAND_EDB7312}
{IP_NF_ARPFILTER}
{PCI_GOMMCONFIG}
{WAVELAN}
{BUS_I2C}
{IP6_NF_MATCH_MULTIPORT}
{I2C_ALGO_SGI}
{NET_SCH_DSMARK}
{PARPORT_PC_PCMCIA}
{MVME16x_NET}
{IP6_NF_MATCH_OWNER}
{FONTS}
{VIDEO_SAA5246A}
{USB}
{MMC_BLOCK}
{FB_VIRTUAL}
{AMD8111E_NAPI}
{MTD_DOCPROBE_ADDRESS}
{M486}
{MSNDCLAS_IRQ}
{BLK_DEV_HT6560B}
{ACORN_PARTITION_ADFS}
{SOUND_DMAP}
{TOUCHSCREEN_MTOUCH}
{X86_INVLPG}
{GSC_LASI}
{INFINIBAND_IPOIB}
{FAT_FS}
{ISDN_DRV_AVMB1_VERBOSE_REASON}
{CRYPTO_DEFLATE}
{OLIVETTI_M700}
{SOUND_VIDC}
{CPU_FREQ_TABLE}
{ETH16I}
{I2C_SIS96X}
{PREEMPT}
{ARCH_S390}
{BPQETHER}
{FONT_8x8}
{CRYPTO_KHAZAD}
{I2C_PCA_ISA}
{FB_TRIDENT}
{NET_ACT_GACT}
{X86_NUMAQ}
{INET6_IPCOMP}
{FB_AMIGA_ECS}
{MOUSE_AMIGA}
{ISDN_DIVAS_PRIPCI}
{HISAX_HFC4S8S}
{BLK_DEV_XD}
{USB_GADGET_DUMMY_HCD}
{FB_SUN3}
{FB_INTEL}
{BLK_DEV_CY82C693}
{ATARI_PAMSNET}
{BLK_DEV_XPRAM}
{HISAX_TELEINT}
{SND_BT87X_OVERCLOCK}
{A2232}
{SGI_IP32}
{IP_NF_ARPTABLES}
{BLK_DEV_SVWKS}
{FB_RADEON}
{8139TOO_PIO}
{TYPHOON}
{MTD_CSTM_MIPS_IXX_BUSWIDTH}
{IP_NF_MATCH_REALM}
{HOTPLUG_PCI_RPA}
{SND_WAVEFRONT}
{DVB_OR51211}
{Q40}
{ACPI_BATTERY}
{VIDEO_ZORAN_DC10}
{MOUSE_ATIXL}
{AGP_SIS}
{VIDEO_SAA7146_VV}
{UFS_FS_WRITE}
{TOUCHSCREEN_GUNZE}
{M68K}
{MMC_PXA}
{LOGO_LINUX_VGA16}
{FB_TCX}
{IEEE1394_OHCI1394}
{DVB_TTUSB_DEC}
{SND_PDAUDIOCF}
{SCSI_SUNESP}
{SND_FM801}
{MIPS_PB1100}
{SND_OSSEMUL}
{EFI_PCDP}
{SA1100_LART}
{ES3210}
{NETROM}
{VIDEO_CX88}
{LOGO_LINUX_CLUT224}
{SCSI_MAC_ESP}
{GENERIC_IRQ_PROBE}
{SECURITY_SELINUX_CHECKREQPROT_VALUE}
{SGI_DS1286}
{USB_SE401}
{IP6_NF_MATCH_LENGTH}
{INPUT_TOUCHSCREEN}
{MTD_SA1100}
{ISDN_CAPI}
{DEBUG_IOREMAP}
{SND_VX_LIB}
{INPUT_EVBUG}
{USB_PHIDGETKIT}
{MA600_DONGLE_OLD}
{PC300}
{SGI_IP27_RTC}
{BLK_DEV_LOOP}
{SND_BT87X}
{CLS_U32_PERF}
{USB_STORAGE_SDDR55}
{SOUND_VWSND}
{STANDALONE}
{EDD}
{SENSORS_FSCPOS}
{USB_SERIAL_KOBIL_SCT}
{PARIDE_PD}
{ROCKETPORT}
{BSD_PROCESS_ACCT}
{MOMENCO_JAGUAR_ATX}
{DNOTIFY}
{SND_KORG1212}
{USB_SERIAL_PL2303}
{ACORN_PARTITION_RISCIX}
{RADIO_MIROPCM20_RDS}
{USB_ALI_M5632}
{DVB}
{BT}
{NCPFS_STRONG}
{BLK_DEV_PIIX}
{68360_ENET}
{BRIDGE_EBT_IP}
{USB_SERIAL_KEYSPAN_USA28XA}
{SOUND_CS4232}
{INPUT}
{IP_NF_FILTER}
{DASD_PROFILE}
{ATM_AMBASSADOR_DEBUG}
{USB_AUDIO}
{LOGO_SUPERH_CLUT224}
{IP6_NF_MATCH_RT}
{SERIAL_NONSTANDARD}
{ACT200L_DONGLE}
{BRIDGE_EBT_LOG}
{BNX2}
{W1_DS9490_BRIDGE}
{IRQBALANCE}
{MIPS_IVR}
{AU1000_FIR}
{USB_GADGETFS}
{BLK_DEV_SR}
{DLCI_COUNT}
{ATM_IDT77252_RCV_ALL}
{MSNDCLAS_MEM}
{MD_MULTIPATH}
{X86_USE_PPRO_CHECKSUM}
{ATARI_SCSI_RESET_BOOT}
{FB_PM2_FIFO_DISCONNECT}
{SOUND_MAESTRO3}
{ALIM7101_WDT}
{BLK_DEV_UBD_SYNC}
{M68328}
{EEXPRESS_PRO}
{DVB_TDA10021}
{NLS_CODEPAGE_950}
{PCI_BIOS}
{NET_EMATCH_META}
{ADB_MACII}
{TMS380TR}
{SCSI_NCR53C8XX_SYNC}
{PCMCIA_PXA2XX}
{SND_USB_AUDIO}
{SH_MPC1211}
{I2C_KEYWEST}
{ARCH_H7202}
{W1_MATROX}
{DUMMY_CONSOLE_ROWS}
{DVB_DIBCOM_DEBUG}
{IP_NF_TARGET_NETMAP}
{REISERFS_PROC_INFO}
{NET_VENDOR_RACAL}
{I2C_SIS630}
{DRM_RADEON}
{SERIO_PCIPS2}
{USB_SERIAL_KEYSPAN}
{UNIX}
{BLK_DEV_MAC_IDE}
{X86_CYCLONE_TIMER}
{EISA_VIRTUAL_ROOT}
{IP_VS_LBLCR}
{IDE_TASK_IOCTL}
{CTC}
{SENSORS_LM63}
{FB_I810_GTF}
{SCSI_IZIP_EPP16}
{MTD_NAND}
{SENSORS_ADM1021}
{NLS_CODEPAGE_860}
{SERIAL_UART00}
{PNPACPI}
{SND_ALS4000}
{MTD_NAND_S3C2410}
{JAZZ_ESP}
{JFFS_PROC_FS}
{S2IO}
{ALIM1535_WDT}
{ARCH_IMX}
{IP6_NF_MATCH_IPV6HEADER}
{SND_ENS1370}
{FAT_DEFAULT_CODEPAGE}
{NET_SCH_CBQ}
{DVB_CINERGYT2_STREAM_URB_COUNT}
{LP_CONSOLE}
{INPUT_MOUSEDEV_SCREEN_Y}
{INPUT_JOYSTICK}
{EL3}
{FT_ALPHA_CLOCK}
{JOYSTICK_AMIGA}
{WDTPCI}
{SOUND_OPL3SA1}
{CC_OPTIMIZE_FOR_SIZE}
{MSNDPIN_HAVE_BOOT}
{CC_ALIGN_LABELS}
{MTD_DOCPROBE_55AA}
{SENSORS_LM92}
{IPX}
{MTD_CFI_BE_BYTE_SWAP}
{MTD_PCI}
{JFS_POSIX_ACL}
{CRYPTO_MD4}
{IDEDMA_PCI_AUTO}
{PARIDE_PCD}
{X86_ES7000}
{IEEE1394_OUI_DB}
{ARCH_LH7A40X}
{NET_VENDOR_3COM}
{MV643XX_ETH_1}
{NET_KEY}
{SCSI_PCI2220I}
{IP_NF_MATCH_IPRANGE}
{USB_AN2720}
{NLS_ISO8859_2}
{PB1000_NTSC}
{SUN3LANCE}
{SERIAL_MPSC}
{X86_SPEEDSTEP_CENTRINO_ACPI}
{MIXCOMWD}
{REISERFS_FS_XATTR}
{SHARP_LOCOMO}
{PCI_DIRECT}
{DGRS}
{ROOT_NFS}
{COBALT_LCD}
{MSNDCLAS_IO}
{APM_CPU_IDLE}
{MTD_IXP2000}
{DRM_I830}
{SPECIALIX}
{MTD_MAP_BANK_WIDTH_16}
{SENSORS_LM77}
{GENERIC_NVRAM}
{CPU_FREQ_STAT}
{SENSORS_FSCHER}
{MTD_PB1XXX}
{NCPFS_OS2_NS}
{RADIO_GEMTEK}
{MIPS_PB1000}
{NET_POLL_CONTROLLER}
{USB_ACM}
{IP_NF_TARGET_DSCP}
{SECURITY_SELINUX_DEVELOP}
{BAYCOM_EPP}
{CRYPTO_NULL}
{ARCH_CLPS711X}
{NET_ACT_SIMP}
{20c}
{INFINIBAND_IPOIB_DEBUG}
{PCI_GODIRECT}
{DISCONTIGMEM}
{USB_RTL8150}
{NLS_CODEPAGE_1251}
{PREEMPT_BKL}
{CC_ALIGN_FUNCTIONS}
{SOUND_FORTE}
{IA64}
{ATM_HORIZON}
{BROKEN_ON_SMP}
{SDLA}
{COPS_TANGENT}
{USB_SERIAL}
{AGP_AMD}
{IOSCHED_DEADLINE}
{AGP_SGI_TIOCA}
{BLK_DEV_IDEDMA_PMAC}
{AIC7XXX_REG_PRETTY_PRINT}
{MIPS_COBALT}
{QTRONIX_KEYBOARD}
{MMTIMER}
{THERM_PM72}
{APNE}
{ATM_ZATM}
{SND_SERIAL_U16550}
{SERIAL_MUX}
{MSNDPIN_NONPNP}
{FONT_6x11}
{RADIO_GEMTEK_PORT}
{DASD_CMB}
{DVB_AV7110_FIRMWARE}
{FB_NVIDIA}
{VIDEO_HEXIUM_ORION}
{CRYPTO_MICHAEL_MIC}
{ARCH_IOP3XX}
{JOYSTICK_GRIP_MP}
{USB_SERIAL_KEYSPAN_USA28}
{NE2_MCA}
{USB_SERIAL_FTDI_SIO}
{I2O_SCSI}
{SERIO_MACEPS2}
{I2C_IXP4XX}
{ATM_CLIP_NO_ICMP}
{CRC_CCITT}
{FB_E1356}
{PRINTK_TIME}
{SERIAL_8250_SHARE_IRQ}
{ZFCP}
{S3C2410_RTC}
{IP_NF_MATCH_DSCP}
{ISDN_DIVAS}
{FB_PVR2}
{USB_GADGET_NET2280}
{6PACK}
{ARCNET_COM90xxIO}
{CDROM_PKTCDVD}
{ESI_DONGLE_OLD}
{OPROFILE}
{SERIAL_8250_RSA}
{DEFXX}
{USB_XPAD}
{SERIAL_8250}
{MD_FAULTY}
{DMASCC}
{FB_3DFX}
{VIDEO_M32R_AR}
{SERIAL_CPM_SCC2}
{ATP}
{BRIDGE_EBT_MARK_T}
{INET}
{SERIAL_MPC52xx}
{PCMCIA_XIRTULIP}
{MTD_MAP_BANK_WIDTH_4}
{ISDN_X25}
{PCI_GOBIOS}
{X86_CPUID}
{SECURITY_NETWORK}
{HID_PID}
{LANCE}
{SOUND_ES1371}
{USB_AIPTEK}
{SERIAL_CORE_CONSOLE}
{WDC_ALI15X3}
{NET_QOS}
{AIC79XX_DEBUG_MASK}
{ATM_IDT77252}
{A3000_SCSI}
{ATM_FIRESTREAM}
{TOSHIBA_FIR}
{UNIX98_PTYS}
{ATM_HE_USE_SUNI}
{ACORN_PARTITION_ICS}
{RADIO_GEMTEK_PCI}
{NETFILTER}
{ARCH_LH7A404}
{FB_RIVA}
{W1_DS9490}
{SGI_PARTITION}
{8139TOO_TUNE_TWISTER}
{SCSI_U14_34F_LINKED_COMMANDS}
{MD_RAID0}
{FB_CYBER2000}
{TMD_HERMES}
{8139_OLD_RX_RESET}
{SA1100_WATCHDOG}
{USB_KBD}
{M32R_CFC_NUM}
{INPUT_ADBHID}
{X86_POWERNOW_K7}
{AGP}
{CYCLOMX_X25}
{SMC_IRCC_FIR}
{FUSION_LAN}
{IPPP_FILTER}
{SOUND_AWE32_SYNTH}
{LTPC}
{FB_MAXINE}
{EXT2_FS_POSIX_ACL}
{NETPHONE}
{SND_SBAWE}
{MSDOS_FS}
{DEBUG_PREEMPT}
{DRM_GAMMA}
{ADB_MACIO}
{BLK_DEV_UMC8672}
{PPP_ASYNC}
{ISDN_CAPI_MIDDLEWARE}
{INPUT_MOUSEDEV_PSAUX}
{SOUND_ESSSOLO1}
{HIL_MLC}
{SERIAL_AU1X00}
{AUTOFS4_FS}
{SBUS}
{MTD_SBC8240}
{VENDOR_SANGOMA}
{IP6_NF_MATCH_LIMIT}
{EXT2_FS}
{BONDING}
{ISDN_PPP}
{TC35815}
{MAC8390}
{UML_X86}
{AIC7XXX_DEBUG_ENABLE}
{X86_SUMMIT}
{MPENTIUMIII}
{V850E_ME2}
{W1}
{STRIP}
{RADIO_AZTECH}
{SCSI_QLA2300}
{BT_HCIVHCI}
{SND_ES1688}
{HPT34X_AUTODMA}
{MTD_ROM}
{IP_PIMSM_V2}
{KALLSYMS_EXTRA_PASS}
{BRIDGE_EBT_STP}
{SENSORS_ADM1025}
{PCMCIA_RAYCS}
{IP_VS_LC}
{ACPI_BUTTON}
{MTD_PHYSMAP_BANKWIDTH}
{DVB_BUDGET}
{KEYBOARD_AMIGA}
{SCSI_QLOGIC_FAS}
{HISAX_SPORTSTER}
{SCSI_AIC7XXX}
{KEYBOARD_ATKBD_HP_KEYCODES}
{NET_SCH_ATM}
{NLS_ISO8859_14}
{I2C_PIIX4}
{RAMFS}
{USB_SERIAL_GARMIN}
{SGI_SNSC}
{SCSI_ARXESCSI}
{FB_HIT}
{IDE_EXT_DIRECT}
{PCWATCHDOG}
{PRISM54}
{SCSI_QLOGIC_1280_1040}
{IRTTY_SIR}
{BRIDGE_EBT_DNAT}
{USB_SERIAL_CP2101}
{VIDEO_ZR36120}
{USB_UHCI_HCD}
{SCSI_QLOGIC_FC_FIRMWARE}
{MD_RAID10}
{NLS_ISO8859_6}
{ISDN_DRV_AVMB1_B1ISA}
{IBM_EMAC_TXB}
{SND_AZT2320}
{LIBCRC32C}
{EL2}
{MACH_DECSTATION}
{FB_CFB_FILLRECT}
{APM_DO_ENABLE}
{SND_ATIIXP}
{BT_HCIUART_H4}
{BLK_DEV_DTC2278}
{BLK_DEV_SWIM_IOP}
{FB_ATY_GENERIC_LCD}
{EMBEDDED}
{WANXL}
{USB_GADGET_LH7A40X}
{QDIO}
{MTD_DBOX2}
{ISDN_TTY_FAX}
{FB_RIVA_I2C}
{MTD_NETSC520}
{FT_NO_TRACE}
{ATM_ENI_BURST_RX_2W}
{SCSI_BUSLOGIC}
{HOTPLUG_PCI_ACPI_IBM}
{AMIGA_Z2RAM}
{I2C_DEBUG_CORE}
{SOFTWARE_SUSPEND}
{APOLLO}
{USB_PEGASUS}
{PCI_MSI}
{ATM_FORE200E_SBA_DEFAULT_FW}
{SCSI_DEBUG}
{JFS_FS}
{FB_GBE_MEM}
{FUSION}
{MATH_EMULATION}
{ALI_FIR}
{FONT_SUN12x22}
{MSNDPIN_MPU_IRQ}
{USB_ETH_RNDIS}
{KEYBOARD_NEWTON}
{SND_GUSMAX}
{IXP2000_WATCHDOG}
{FB_MAC}
{MSNDPIN_MPU_IO}
{GAMEPORT_FM801}
{USB_AUERSWALD}
{HERMES}
{USB_SERIAL_KEYSPAN_USA19QI}
{KEYS}
{ATM_FORE200E_TX_RETRY}
{MTD_REDBOOT_PARTS}
{IDEDMA_ICS_AUTO}
{MODULE_FORCE_UNLOAD}
{WAN_ROUTER_DRIVERS}
{HAMRADIO}
{IP_ROUTE_MULTIPATH_CACHED}
{X86_OOSTORE}
{MEMORY_HOTPLUG}
{HOTPLUG_PCI_FAKE}
{LOGO_SUN_CLUT224}
{SCSI_IPR}
{USB_GADGET_DEBUG_FILES}
{INET6_AH}
{PCI_ATMEL}
{DVB_BT8XX}
{USB_SERIAL_KEYSPAN_USA18X}
{USB_DSBR}
{USB_GENESYS}
{XFRM}
{FB_TRIDENT_ACCEL}
{SND_AZT3328}
{MTD_JEDEC}
{NLS_CODEPAGE_857}
{BLZ2060_SCSI}
{HISAX_EURO}
{ANSLCD}
{USB_MICROTEK}
{NFSD_TCP}
{RPXLITE}
{IRDA}
{SCSI_IZIP_SLOW_CTR}
{SOUND_UART6850}
{SCSI_ACORNSCSI_SYNC}
{FRV}
{SOUND_ADLIB}
{SCSI_MESH}
{RWSEM_XCHGADD_ALGORITHM}
{SCSI_ZALON}
{SND_DUMMY}
{ATM_FORE200E_DEBUG}
{YENTA}
{SCSI_PPA}
{DEVFS_MOUNT}
{SERIAL_SH_SCI_CONSOLE}
{ISA_DMA_API}
{IRDA_DEBUG}
{I2O_BLOCK}
{HOTPLUG_PCI_CPCI_GENERIC}
{RADIO_TRUST}
{DVB_TDA80XX}
{SH_WDT}
{USB_EPSON2888}
{IDEDMA_IVB}
{RPXCLASSIC}
{LCD_CLASS_DEVICE}
{MTD_PHYSMAP_LEN}
{IDE_GENERIC}
{I8K}
{PCMCIA_IBMTR}
{SND_SEQUENCER}
{MTD_DEBUG_VERBOSE}
{SERIAL_MUX_CONSOLE}
{INPUT_TSDEV_SCREEN_X}
{MTD_PHRAM}
{VIA_VELOCITY}
{FB_APOLLO}
{VIDEO_VIDEOBUF}
{FB_ATARI}
{USB_USBNET}
{LEGACY_PTYS}
{X86_GENERIC}
{CPM2}
{SERIAL_68328_RTS_CTS}
{IDEDMA_ONLYDISK}
{JOYSTICK_COBRA}
{DE_AOC}
{SERIO_Q40KBD}
{CRYPTO_WP512}
{IP6_NF_TARGET_LOG}
{BLK_DEV_HD_ONLY}
{ISI}
{MTD_DB1550}
{MTD_BLOCK}
{NET_SCH_TEQL}
{ATM}
{FB_VGA16}
{FB_IGA}
{ZISOFS}
{NET_CLS_RSVP6}
{BLK_DEV_PDC202XX_NEW}
{ACPI_POWER}
{TINY_SHMEM}
{SMSGIUCV}
{ACPI_IBM}
{MEGARAID_MAILBOX}
{IP_NF_MATCH_ADDRTYPE}
{AIC79XX_RESET_DELAY_MS}
{I2C_RPXLITE}
{USB_SERIAL_IPW}
{ACPI_INTERPRETER}
{SCSI_MULTI_LUN}
{USB_SERIAL_HP4X}
{FOOTBRIDGE_HOST}
{TULIP_MMIO}
{SOUND_MSNDCLAS}
{SERIAL_COLDFIRE}
{ATM_MPOA}
{BT_HCIUART_BCSP}
{SND_VERBOSE_PRINTK}
{HISAX_GAZEL}
{ATM_BR2684}
{APM}
{SND_ES1938}
{MD_RAID6}
{PNP}
{SND_MPU401_UART}
{PCI_NAMES}
{CRYPTO_HMAC}
{NET_ACT_PEDIT}
{SCSI_IPR_DUMP}
{NWBUTTON}
{QETH_IPV6}
{IP_MULTICAST}
{HOTPLUG_PCI_CPCI}
{BLK_DEV_IDE_PMAC}
{X86_P4_CLOCKMOD}
{SOUND_WAVEFRONT}
{USB_DABUSB}
{BLK_DEV_PDC202XX_OLD}
{SGI_IP27}
{MOMENCO_OCELOT_C}
{HDLC_PPP}
{SERIAL_IMX}
{SOC_AU1550}
{I2O}
{ARCH_A5K}
{MTD_NAND_PPCHAMELEONEVB}
{SERIAL_68360_SCC}
{BLK_DEV_VIA82CXXX}
{SND_INTERWAVE_STB}
{SCSI_MAC53C94}
{LOGO_SUPERH_VGA16}
{MADGEMC}
{IP6_NF_RAW}
{W83627HF_WDT}
{BLK_DEV_CS5530}
{TOUCHSCREEN_CORGI}
{MTD_REDWOOD}
{NET_FC}
{PPC64}
{SUN_PARTITION}
{PCMCIA_NETWAVE}
{WATCHDOG}
{SC6600_CDROM}
{SND_SUN_AMD7930}
{IEEE1394_CONFIG_ROM_IP1394}
{NLS_KOI8_U}
{USB_PXA2XX}
{FB_SBUS}
{ZNET}
{DEPCA}
{SERIAL_DZ_CONSOLE}
{ACPI_ASUS}
{x1}
{x2}
{x3}
{x4}
{x5}
{x6}
{x7}
{x8}
{x9}
{x10}
{x11}
{x12}
{x13}
{x14}
{x15}
{x16}
{x17}
{x18}
{x19}
{x20}
{x21}
{x22}
{x23}
{x24}
{x25}
{x26}
{x27}
{x28}
{x29}
{x30}
{x31}
{x32}
{x33}
{x34}
{x35}
{x36}
{x37}
{x38}
{x39}
{x40}
{x41}
{x42}
{x43}
{x44}
{x45}
{x46}
{x47}
{x48}
{x49}
{x50}
{x51}
{x52}
{x53}
{x54}
{x55}
{x56}
{x57}
{x58}
{x59}
{x60}
{x61}
{x62}
{x63}
{x64}
{x65}
{x66}
{x67}
{x68}
{x69}
{x70}
{x71}
{x72}
{x73}
{x74}
{x75}
{x76}
{x77}
{x78}
{x79}
{x80}
{x81}
{x82}
{x83}
{x84}
{x85}
{x86}
{x87}
{x88}
{x89}
{x90}
{x91}
{x92}
{x93}
{x94}
{x95}
{x96}
{x97}
{x98}
{x99}
{x100}
{x101}
{x102}
{x103}
{x104}
{x105}
{x106}
{x107}
{x108}
{x109}
{x110}
{x111}
{x112}
{x113}
{x114}
{x115}
{x116}
{x117}
{x118}
{x119}
{x120}
{x121}
{x122}
{x123}
{x124}
{x125}
{x126}
{x127}
{x128}
{x129}
{x130}
{x131}
{x132}
{x133}
{x134}
{x135}
{x136}
{x137}
{x138}
{x139}
{x140}
{x141}
{x142}
{x143}
{x144}
{x145}
{x146}
{x147}
{x148}
{x149}
{x150}
{x151}
{x152}
{x153}
{x154}
{x155}
{x156}
{x157}
{x158}
{x159}
{x160}
{x161}
{x162}
{x163}
{x164}
{x165}
{x166}
{x167}
{x168}
{x169}
{x170}
{x171}
{x172}
{x173}
{x174}
{x175}
{x176}
{x177}
{x178}
{x179}
{x180}
{x181}
{x182}
{x183}
{x184}
{x185}
{x186}
{x187}
{x188}
{x189}
{x190}
{x191}
{x192}
{x193}
{x194}
{x195}
{x196}
{x197}
{x198}
{x199}
{x200}
{x201}
{x202}
{x203}
{x204}
{x205}
{x206}
{x207}
{x208}
{x209}
{x210}
{x211}
{x212}
{x213}
{x214}
{x215}
{x216}
{x217}
{x218}
{x219}
{x220}
{x221}
{x222}
{x223}
{x224}
{x225}
{x226}
{x227}
{x228}
{x229}
{x230}
{x231}
{x232}
{x233}
{x234}
{x235}
{x236}
{x237}
{x238}
{x239}
{x240}
{x241}
{x242}
{x243}
{x244}
{x245}
{x246}
{x247}
{x248}
{x249}
{x250}
{x251}
{x252}
{x253}
{x254}
{x255}
{x256}
{x257}
{x258}
{x259}
{x260}
{x261}
{x262}
{x263}
{x264}
{x265}
{x266}
{x267}
{x268}
{x269}
{x270}
{x271}
{x272}
{x273}
{x274}
{x275}
{x276}
{x277}
{x278}
{x279}
{x280}
{x281}
{x282}
{x283}
{x284}
{x285}
{x286}
{x287}
{x288}
{x289}
{x290}
{x291}
{x292}
{x293}
{x294}
{x295}
{x296}
{x297}
{x298}
{x299}
{x300}
{x301}
{x302}
{x303}
{x304}
{x305}
{x306}
{x307}
{x308}
{x309}
{x310}
{x311}
{x312}
{x313}
{x314}
{x315}
{x316}
{x317}
{x318}
{x319}
{x320}
{x321}
{x322}
{x323}
{x324}
{x325}
{x326}
{x327}
{x328}
{x329}
{x330}
{x331}
{x332}
{x333}
{x334}
{x335}
{x336}
{x337}
{x338}
{x339}
{x340}
{x341}
{x342}
{x343}
{x344}
{x345}
{x346}
{x347}
{x348}
{x349}
{x350}
{x351}
{x352}
{x353}
{x354}
{x355}
{x356}
{x357}
{x358}
{x359}
{x360}
{x361}
{x362}
{x363}
{x364}
{x365}
{x366}
{x367}
{x368}
{x369}
{x370}
{x371}
{x372}
{x373}
{x374}
{x375}
{x376}
{x377}
{x378}
{x379}
{x380}
{x381}
{x382}
{x383}
{x384}
{x385}
{x386}
{x387}
{x388}
{x389}
{x390}
{x391}
{x392}
{x393}
{x394}
{x395}
{x396}
{x397}
{x398}
{x399}
{x400}
{x401}
{x402}
{x403}
{x404}
{x405}
{x406}
{x407}
{x408}
{x409}
{x410}
{x411}
{x412}
{x413}
{x414}
{x415}
{x416}
{x417}
{x418}
{x419}
{x420}
{x421}
{x422}
{x423}
{x424}
{x425}
{x426}
{x427}
{x428}
{x429}
{x430}
{x431}
{x432}
{x433}
{x434}
{x435}
{x436}
{x437}
{x438}
{x439}
{x440}
{x441}
{x442}
{x443}
{x444}
{x445}
{x446}
{x447}
{x448}
{x449}
{x450}
{x451}
{x452}
{x453}
{x454}
{x455}
{x456}
{x457}
{x458}
{x459}
{x460}
{x461}
{x462}
{x463}
{x464}
{x465}
{x466}
{x467}
{x468}
{x469}
{x470}
{x471}
{x472}
{x473}
{x474}
{x475}
{x476}
{x477}
{x478}
{x479}
{x480}
{x481}
{x482}
{x483}
{x484}
{x485}
{x486}
{x487}
{x488}
{x489}
{x490}
{x491}
{x492}
{x493}
{x494}
{x495}
{x496}
{x497}
{x498}
{x499}
{x500}
{x501}
{x502}
{x503}
{x504}
{x505}
{x506}
{x507}
{x508}
{x509}
{x510}

# BDDs: 4243

# BEGIN BDD 1 (T 0 1)
BDD tree for {WATCHDOG} && {FOOTBRIDGE} || (!(false) || ({21285_WATCHDOG})) && (!({21285_WATCHDOG}) || (false)) && true || (!({SECURITY_SELINUX}) || ({AUDIT})) && (!({AUDIT}) || ({SECURITY_SELINUX})) && true || (!(false) || ({AUTOFS4_FS})) && (!({AUTOFS4_FS}) || (false)) && true || (!(false) || ({AUTOFS_FS})) && (!({AUTOFS_FS}) || (false)) && true || (!(false) || ({BINFMT_MISC})) && (!({BINFMT_MISC}) || (false)) && true || (!(false) || ({BLK_DEV_LOOP})) && (!({BLK_DEV_LOOP}) || (false)) && true || (!(false) || ({BLK_DEV_RAM})) && (!({BLK_DEV_RAM}) || (false)) && true || (!(false) || ({BSD_PROCESS_ACCT})) && (!({BSD_PROCESS_ACCT}) || (false)) && true || (!(false) || ({CRAMFS})) && (!({CRAMFS}) || (false)) && true || (!({x14} || {x15} || {x16} || {x17} || {x18} || {x19} || {x20} || {x21} || {x22} || {x23} || {x24} || {x25} || {x26} || {x27} || {x28} || {x29} || {x30} || {x31} || {x32} || {x33} || {x34} || {x35} || {x36} || {x37} || {x38} || {x39} || {x40} || {x41} || {x42} || {x43} || {x44} || {x45} || {x46} || {x47} || {x48} || {x49} || {x50} || {x51} || {x52} || {x53} || {x54} || {x55} || {x56} || {x57} || {x58} || {x59} || {x60} || {x61} || {x62} || {x63} || {x64} || {x65} || {x66} || {x67} || {x68} || {x69} || {x70} || {x71} || {x72} || {x73} || {x74} || {x75} || {x76} || {x77} || {x78} || {x79} || {x80} || {x81} || {x82} || {x83} || {x84} || {x85} || {x86} || {x87} || {x88} || {x89} || {x90} || {x91} || {x92} || {x93} || {x94} || {x95} || {x96} || {x97} || {x98}) || ({CRC32})) && (!({CRC32}) || ({x14} || {x15} || {x16} || {x17} || {x18} || {x19} || {x20} || {x21} || {x22} || {x23} || {x24} || {x25} || {x26} || {x27} || {x28} || {x29} || {x30} || {x31} || {x32} || {x33} || {x34} || {x35} || {x36} || {x37} || {x38} || {x39} || {x40} || {x41} || {x42} || {x43} || {x44} || {x45} || {x46} || {x47} || {x48} || {x49} || {x50} || {x51} || {x52} || {x53} || {x54} || {x55} || {x56} || {x57} || {x58} || {x59} || {x60} || {x61} || {x62} || {x63} || {x64} || {x65} || {x66} || {x67} || {x68} || {x69} || {x70} || {x71} || {x72} || {x73} || {x74} || {x75} || {x76} || {x77} || {x78} || {x79} || {x80} || {x81} || {x82} || {x83} || {x84} || {x85} || {x86} || {x87} || {x88} || {x89} || {x90} || {x91} || {x92} || {x93} || {x94} || {x95} || {x96} || {x97} || {x98}))
Variables: 3886. 
Variable ordering: 353, 455, 1172, 1434, 1530, 1924, 1963, 1978, 2050, 2803, 2814, 3104, 3365, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1530	{21285_WATCHDOG}	1	0
3	3365	{WATCHDOG}	0	1
4	1530	{21285_WATCHDOG}	1	3
5	455	{FOOTBRIDGE}	2	4
# END BDD 1 (T 0 1)

# BEGIN BDD 2 (T 0 2)
BDD tree for {NETDEVICES} && {UML} && {S2IO} || (!(false) || ({2BUFF_MODE})) && (!({2BUFF_MODE}) || (false))
Variables: 3886. 
Variable ordering: 1720, 2196, 2228, 2900
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2900	{S2IO}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	1720	{2BUFF_MODE}	1	4
# END BDD 2 (T 0 2)

# BEGIN BDD 3 (T 0 3)
BDD tree for {UML} && {NETDEVICES} && {TR} && {PCI} || (!(false) || ({3C359})) && (!({3C359}) || (false))
Variables: 3886. 
Variable ordering: 210, 239, 1411, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1411	{3C359}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1411	{3C359}	1	4
6	239	{TR}	2	5
7	210	{PCI}	2	6
# END BDD 3 (T 0 3)

# BEGIN BDD 4 (T 0 4)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {ISA} || {EISA} && {ISA_DMA_API} || (!(false) || ({3C515})) && (!({3C515}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1262, 1829, 2196, 2228, 2931, 3257
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1829	{3C515}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2931	{NET_VENDOR_3COM}	0	3
5	2228	{UML}	0	4
6	2196	{NETDEVICES}	0	5
7	1829	{3C515}	1	6
8	1262	{EISA}	2	7
9	1185	{ISA}	8	7
# END BDD 4 (T 0 4)

# BEGIN BDD 5 (T 0 5)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({4KSTACKS})) && (!({4KSTACKS}) || (false))
Variables: 3886. 
Variable ordering: 1733, 1875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1875	{DEBUG_KERNEL}	0	1
3	1733	{4KSTACKS}	1	2
# END BDD 5 (T 0 5)

# BEGIN BDD 6 (T 0 6)
BDD tree for (!({SCSI} && {SCSI_SIM710}) || ({53C700_IO_MAPPED})) && (!({53C700_IO_MAPPED}) || ({SCSI} && {SCSI_SIM710}))
Variables: 3886. 
Variable ordering: 910, 1535, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1535	{53C700_IO_MAPPED}	1	0
3	2567	{SCSI}	1	0
4	2567	{SCSI}	0	1
5	1535	{53C700_IO_MAPPED}	3	4
6	910	{SCSI_SIM710}	2	5
# END BDD 6 (T 0 6)

# BEGIN BDD 7 (T 0 7)
BDD tree for (!({SCSI} && {SCSI_LASI700}) || ({53C700_LE_ON_BE})) && (!({53C700_LE_ON_BE}) || ({SCSI} && {SCSI_LASI700}))
Variables: 3886. 
Variable ordering: 531, 1324, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1324	{53C700_LE_ON_BE}	1	0
3	2567	{SCSI}	1	0
4	2567	{SCSI}	0	1
5	1324	{53C700_LE_ON_BE}	3	4
6	531	{SCSI_LASI700}	2	5
# END BDD 7 (T 0 7)

# BEGIN BDD 8 (T 0 8)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({60XX_WDT})) && (!({60XX_WDT}) || (false))
Variables: 3886. 
Variable ordering: 1244, 2057, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2057	{60XX_WDT}	1	0
3	3365	{WATCHDOG}	0	1
4	2057	{60XX_WDT}	1	3
5	1244	{X86}	2	4
# END BDD 8 (T 0 8)

# BEGIN BDD 9 (T 0 9)
BDD tree for {NETDEVICES} && {UML} && {M68360} || (!(false) || ({68360_ENET})) && (!({68360_ENET}) || (false))
Variables: 3886. 
Variable ordering: 1046, 2196, 2228, 2826
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2826	{68360_ENET}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1046	{M68360}	2	4
# END BDD 9 (T 0 9)

# BEGIN BDD 10 (T 0 10)
BDD tree for {HAMRADIO} && {NET} && {AX25} && {BROKEN_ON_SMP} || (!(false) || ({6PACK})) && (!({6PACK}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1662, 2982, 3026, 3217
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3026	{6PACK}	1	0
3	3217	{HAMRADIO}	0	1
4	3026	{6PACK}	1	3
5	2982	{BROKEN_ON_SMP}	2	4
6	1662	{AX25}	2	5
7	1371	{NET}	2	6
# END BDD 10 (T 0 10)

# BEGIN BDD 11 (T 0 11)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} && {EXPERIMENTAL} || (!(false) || ({8139CP})) && (!({8139CP}) || (false))
Variables: 3886. 
Variable ordering: 210, 1711, 2196, 2228, 2330, 2587
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2330	{8139CP}	1	0
3	2587	{NET_PCI}	0	1
4	2330	{8139CP}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	210	{PCI}	2	7
# END BDD 11 (T 0 11)

# BEGIN BDD 12 (T 0 12)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({8139TOO})) && (!({8139TOO}) || (false))
Variables: 3886. 
Variable ordering: 210, 2153, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2153	{8139TOO}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2153	{8139TOO}	1	5
7	210	{PCI}	2	6
# END BDD 12 (T 0 12)

# BEGIN BDD 13 (T 0 13)
BDD tree for {NETDEVICES} && {UML} && {8139TOO} || (!(false) || ({8139TOO_8129})) && (!({8139TOO_8129}) || (false))
Variables: 3886. 
Variable ordering: 1274, 2153, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2153	{8139TOO}	0	3
5	1274	{8139TOO_8129}	1	4
# END BDD 13 (T 0 13)

# BEGIN BDD 14 (T 0 14)
BDD tree for {NETDEVICES} && {UML} && {8139TOO} || (!({NETDEVICES} && {UML} && {8139TOO}) || ({8139TOO_PIO})) && (!({8139TOO_PIO}) || ({NETDEVICES} && {UML} && {8139TOO}))
Variables: 3886. 
Variable ordering: 2153, 2196, 2228, 2755
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2755	{8139TOO_PIO}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2153	{8139TOO}	2	4
# END BDD 14 (T 0 14)

# BEGIN BDD 15 (T 0 15)
BDD tree for {NETDEVICES} && {UML} && {8139TOO} || (!(false) || ({8139TOO_TUNE_TWISTER})) && (!({8139TOO_TUNE_TWISTER}) || (false))
Variables: 3886. 
Variable ordering: 2153, 2196, 2228, 3071
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3071	{8139TOO_TUNE_TWISTER}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2153	{8139TOO}	2	4
# END BDD 15 (T 0 15)

# BEGIN BDD 16 (T 0 16)
BDD tree for {NETDEVICES} && {UML} && {8139TOO} || (!(false) || ({8139_OLD_RX_RESET})) && (!({8139_OLD_RX_RESET}) || (false))
Variables: 3886. 
Variable ordering: 2153, 2196, 2228, 3076
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3076	{8139_OLD_RX_RESET}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2153	{8139TOO}	2	4
# END BDD 16 (T 0 16)

# BEGIN BDD 17 (T 0 17)
BDD tree for {WATCHDOG} && {8xx} || (!(false) || ({8xx_WDT})) && (!({8xx_WDT}) || (false))
Variables: 3886. 
Variable ordering: 635, 822, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	822	{8xx}	0	2
4	635	{8xx_WDT}	1	3
# END BDD 17 (T 0 17)

# BEGIN BDD 18 (T 0 18)
BDD tree for {WATCHDOG} && {FOOTBRIDGE} && {ARCH_NETWINDER} || (!(false) || ({977_WATCHDOG})) && (!({977_WATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 455, 877, 2345, 3365
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	877	{977_WATCHDOG}	1	0
3	3365	{WATCHDOG}	0	1
4	2345	{ARCH_NETWINDER}	0	3
5	877	{977_WATCHDOG}	1	4
6	455	{FOOTBRIDGE}	2	5
# END BDD 18 (T 0 18)

# BEGIN BDD 19 (T 0 19)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ZORRO} || (!(false) || ({A2065})) && (!({A2065}) || (false))
Variables: 3886. 
Variable ordering: 533, 2056, 2196, 2228, 2526
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2526	{ZORRO}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	533	{A2065}	1	5
# END BDD 19 (T 0 19)

# BEGIN BDD 20 (T 0 20)
BDD tree for {ZORRO} && {SCSI} || (!(false) || ({A2091_SCSI})) && (!({A2091_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 2444, 2526, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2526	{ZORRO}	0	2
4	2444	{A2091_SCSI}	1	3
# END BDD 20 (T 0 20)

# BEGIN BDD 21 (T 0 21)
BDD tree for {EXPERIMENTAL} && {ZORRO} && {BROKEN_ON_SMP} || (!(false) || ({A2232})) && (!({A2232}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2526, 2750, 2982
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2750	{A2232}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	2750	{A2232}	1	3
5	2526	{ZORRO}	2	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 21 (T 0 21)

# BEGIN BDD 22 (T 0 22)
BDD tree for {AMIGA} && {SCSI} || (!(false) || ({A3000_SCSI})) && (!({A3000_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 2567, 2592, 3059
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3059	{A3000_SCSI}	1	0
3	2592	{AMIGA}	2	1
4	2567	{SCSI}	2	3
# END BDD 22 (T 0 22)

# BEGIN BDD 23 (T 0 23)
BDD tree for {UML} && {NETDEVICES} && {TR} && {TMS380TR} && {PCI} || (!(false) || ({ABYSS})) && (!({ABYSS}) || (false))
Variables: 3886. 
Variable ordering: 210, 239, 852, 2196, 2228, 2864
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	852	{ABYSS}	1	0
3	2864	{TMS380TR}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	852	{ABYSS}	1	5
7	239	{TR}	2	6
8	210	{PCI}	2	7
# END BDD 23 (T 0 23)

# BEGIN BDD 24 (T 0 24)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {ISA} || {EISA} && {EXPERIMENTAL} || (!(false) || ({AC3200})) && (!({AC3200}) || (false))
Variables: 3886. 
Variable ordering: 820, 1185, 1262, 1711, 2196, 2228, 2587
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2587	{NET_PCI}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1262	{EISA}	0	5
7	1185	{ISA}	6	5
8	820	{AC3200}	1	7
# END BDD 24 (T 0 24)

# BEGIN BDD 25 (T 0 25)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({ACENIC})) && (!({ACENIC}) || (false))
Variables: 3886. 
Variable ordering: 210, 2129, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2129	{ACENIC}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2129	{ACENIC}	1	4
6	210	{PCI}	2	5
# END BDD 25 (T 0 25)

# BEGIN BDD 26 (T 0 26)
BDD tree for {NETDEVICES} && {UML} && {ACENIC} || (!(false) || ({ACENIC_OMIT_TIGON_I})) && (!({ACENIC_OMIT_TIGON_I}) || (false))
Variables: 3886. 
Variable ordering: 2129, 2196, 2228, 2266
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2266	{ACENIC_OMIT_TIGON_I}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2129	{ACENIC}	2	4
# END BDD 26 (T 0 26)

# BEGIN BDD 27 (T 0 27)
BDD tree for {PARTITION_ADVANCED} || (!({ARCH_ACORN}) || ({ACORN_PARTITION})) && (!({ACORN_PARTITION}) || ({ARCH_ACORN}))
Variables: 3886. 
Variable ordering: 1160, 2016, 2542
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2542	{ARCH_ACORN}	1	0
3	2016	{PARTITION_ADVANCED}	2	1
4	2542	{ARCH_ACORN}	0	1
5	2016	{PARTITION_ADVANCED}	4	1
6	1160	{ACORN_PARTITION}	3	5
# END BDD 27 (T 0 27)

# BEGIN BDD 28 (T 0 28)
BDD tree for {PARTITION_ADVANCED} && {ACORN_PARTITION} || (!({ARCH_ACORN}) || ({ACORN_PARTITION_ADFS})) && (!({ACORN_PARTITION_ADFS}) || ({ARCH_ACORN}))
Variables: 3886. 
Variable ordering: 1160, 2016, 2542, 2713
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2713	{ACORN_PARTITION_ADFS}	1	0
3	2713	{ACORN_PARTITION_ADFS}	0	1
4	2542	{ARCH_ACORN}	2	3
5	2016	{PARTITION_ADVANCED}	4	1
6	1160	{ACORN_PARTITION}	4	5
# END BDD 28 (T 0 28)

# BEGIN BDD 29 (T 0 29)
BDD tree for {PARTITION_ADVANCED} && {ACORN_PARTITION} || (!({ARCH_ACORN}) || ({ACORN_PARTITION_CUMANA})) && (!({ACORN_PARTITION_CUMANA}) || ({ARCH_ACORN}))
Variables: 3886. 
Variable ordering: 1160, 2016, 2414, 2542
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2542	{ARCH_ACORN}	1	0
3	2542	{ARCH_ACORN}	0	1
4	2414	{ACORN_PARTITION_CUMANA}	2	3
5	2016	{PARTITION_ADVANCED}	4	1
6	1160	{ACORN_PARTITION}	4	5
# END BDD 29 (T 0 29)

# BEGIN BDD 30 (T 0 30)
BDD tree for {PARTITION_ADVANCED} && {ACORN_PARTITION} || (!({ARCH_ACORN}) || ({ACORN_PARTITION_EESOX})) && (!({ACORN_PARTITION_EESOX}) || ({ARCH_ACORN}))
Variables: 3886. 
Variable ordering: 1160, 1337, 2016, 2542
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2542	{ARCH_ACORN}	1	0
3	2542	{ARCH_ACORN}	0	1
4	1337	{ACORN_PARTITION_EESOX}	2	3
5	2016	{PARTITION_ADVANCED}	2	1
6	2016	{PARTITION_ADVANCED}	3	1
7	1337	{ACORN_PARTITION_EESOX}	5	6
8	1160	{ACORN_PARTITION}	4	7
# END BDD 30 (T 0 30)

# BEGIN BDD 31 (T 0 31)
BDD tree for {PARTITION_ADVANCED} && {ACORN_PARTITION} || (!({ARCH_ACORN}) || ({ACORN_PARTITION_ICS})) && (!({ACORN_PARTITION_ICS}) || ({ARCH_ACORN}))
Variables: 3886. 
Variable ordering: 1160, 2016, 2542, 3064
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3064	{ACORN_PARTITION_ICS}	1	0
3	3064	{ACORN_PARTITION_ICS}	0	1
4	2542	{ARCH_ACORN}	2	3
5	2016	{PARTITION_ADVANCED}	4	1
6	1160	{ACORN_PARTITION}	4	5
# END BDD 31 (T 0 31)

# BEGIN BDD 32 (T 0 32)
BDD tree for {PARTITION_ADVANCED} && {ACORN_PARTITION} || (!({ARCH_ACORN}) || ({ACORN_PARTITION_POWERTEC})) && (!({ACORN_PARTITION_POWERTEC}) || ({ARCH_ACORN}))
Variables: 3886. 
Variable ordering: 1160, 2016, 2542, 2680
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2680	{ACORN_PARTITION_POWERTEC}	1	0
3	2680	{ACORN_PARTITION_POWERTEC}	0	1
4	2542	{ARCH_ACORN}	2	3
5	2016	{PARTITION_ADVANCED}	4	1
6	1160	{ACORN_PARTITION}	4	5
# END BDD 32 (T 0 32)

# BEGIN BDD 33 (T 0 33)
BDD tree for {PARTITION_ADVANCED} && {ACORN_PARTITION} || (!({ARCH_ACORN}) || ({ACORN_PARTITION_RISCIX})) && (!({ACORN_PARTITION_RISCIX}) || ({ARCH_ACORN}))
Variables: 3886. 
Variable ordering: 1160, 2016, 2542, 2819
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2819	{ACORN_PARTITION_RISCIX}	1	0
3	2819	{ACORN_PARTITION_RISCIX}	0	1
4	2542	{ARCH_ACORN}	2	3
5	2016	{PARTITION_ADVANCED}	4	1
6	1160	{ACORN_PARTITION}	4	5
# END BDD 33 (T 0 33)

# BEGIN BDD 34 (T 0 34)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86}) || ({ACPI})) && (!({ACPI}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86}))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1869, 1969, 2980
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1869	{ACPI}	1	0
3	2980	{IA64}	0	1
4	1969	{X86_VOYAGER}	0	3
5	1869	{ACPI}	1	4
6	1969	{X86_VOYAGER}	0	1
7	1869	{ACPI}	1	6
8	1244	{X86}	5	7
9	636	{IA64_HP_SIM}	2	8
10	362	{X86_VISWS}	2	9
# END BDD 34 (T 0 34)

# BEGIN BDD 35 (T 0 35)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}) || ({ACPI_AC})) && (!({ACPI_AC}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1569, 1869, 1969, 2980, 3312
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1569	{ACPI_AC}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	1969	{X86_VOYAGER}	0	3
5	1869	{ACPI}	0	4
6	1569	{ACPI_AC}	1	5
7	1244	{X86}	2	6
8	636	{IA64_HP_SIM}	2	7
9	362	{X86_VISWS}	2	8
# END BDD 35 (T 0 35)

# BEGIN BDD 36 (T 0 36)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}) || ({ACPI_ASUS})) && (!({ACPI_ASUS}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1869, 1969, 2980, 3312, 3375
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3375	{ACPI_ASUS}	1	0
3	3312	{ACPI_INTERPRETER}	2	1
4	1969	{X86_VOYAGER}	2	3
5	1869	{ACPI}	2	4
6	1244	{X86}	2	5
7	636	{IA64_HP_SIM}	2	6
8	362	{X86_VISWS}	2	7
# END BDD 36 (T 0 36)

# BEGIN BDD 37 (T 0 37)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}) || ({ACPI_BATTERY})) && (!({ACPI_BATTERY}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1869, 1969, 2763, 2980, 3312
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2763	{ACPI_BATTERY}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2763	{ACPI_BATTERY}	1	3
5	1969	{X86_VOYAGER}	2	4
6	1869	{ACPI}	2	5
7	1244	{X86}	2	6
8	636	{IA64_HP_SIM}	2	7
9	362	{X86_VISWS}	2	8
# END BDD 37 (T 0 37)

# BEGIN BDD 38 (T 0 38)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER}) || ({ACPI_BLACKLIST_YEAR})) && (!({ACPI_BLACKLIST_YEAR}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER}))
Variables: 3886. 
Variable ordering: 362, 636, 906, 1244, 1869, 1969, 2980, 3312
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	906	{ACPI_BLACKLIST_YEAR}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	0	3
5	1969	{X86_VOYAGER}	0	4
6	1869	{ACPI}	0	5
7	1969	{X86_VOYAGER}	0	3
8	1869	{ACPI}	0	7
9	1244	{X86}	6	8
10	906	{ACPI_BLACKLIST_YEAR}	1	9
11	636	{IA64_HP_SIM}	2	10
12	362	{X86_VISWS}	2	11
# END BDD 38 (T 0 38)

# BEGIN BDD 39 (T 0 39)
BDD tree for (!({PCI_MMCONFIG} && {PCI} && {ACPI} && {PCI_GOMMCONFIG} || {PCI_GOANY} || {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI}) || ({ACPI_BOOT})) && (!({ACPI_BOOT}) || ({PCI_MMCONFIG} && {PCI} && {ACPI} && {PCI_GOMMCONFIG} || {PCI_GOANY} || {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI}))
Variables: 3886. 
Variable ordering: 210, 362, 521, 586, 636, 1244, 1817, 1869, 1969, 2694, 2980
Vertices: 63
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	586	{ACPI_BOOT}	1	0
3	2980	{IA64}	1	0
4	1969	{X86_VOYAGER}	1	3
5	1869	{ACPI}	1	4
6	1969	{X86_VOYAGER}	1	0
7	1869	{ACPI}	1	6
8	1244	{X86}	5	7
9	636	{IA64_HP_SIM}	1	8
10	2980	{IA64}	0	1
11	1969	{X86_VOYAGER}	0	10
12	1869	{ACPI}	0	11
13	1969	{X86_VOYAGER}	0	1
14	1869	{ACPI}	0	13
15	1244	{X86}	12	14
17	586	{ACPI_BOOT}	9	16
16	636	{IA64_HP_SIM}	0	15
19	2694	{PCI_GOMMCONFIG}	1	0
18	362	{X86_VISWS}	2	17
21	1817	{PCI_MMCONFIG}	1	20
20	1869	{ACPI}	1	19
23	1869	{ACPI}	0	22
22	2694	{PCI_GOMMCONFIG}	0	1
25	586	{ACPI_BOOT}	21	24
24	1817	{PCI_MMCONFIG}	0	23
27	1817	{PCI_MMCONFIG}	1	26
26	1869	{ACPI}	1	0
29	1817	{PCI_MMCONFIG}	0	28
28	1869	{ACPI}	0	1
31	521	{PCI_GOANY}	25	30
30	586	{ACPI_BOOT}	27	29
34	1869	{ACPI}	1	33
35	1817	{PCI_MMCONFIG}	5	34
32	2694	{PCI_GOMMCONFIG}	3	0
33	1969	{X86_VOYAGER}	19	32
38	1817	{PCI_MMCONFIG}	7	37
39	1244	{X86}	35	38
36	1969	{X86_VOYAGER}	19	0
37	1869	{ACPI}	1	36
42	1969	{X86_VOYAGER}	22	41
43	1869	{ACPI}	0	42
40	636	{IA64_HP_SIM}	21	39
41	2694	{PCI_GOMMCONFIG}	10	1
46	1869	{ACPI}	0	45
47	1817	{PCI_MMCONFIG}	14	46
44	1817	{PCI_MMCONFIG}	12	43
45	1969	{X86_VOYAGER}	22	1
51	1817	{PCI_MMCONFIG}	5	26
50	586	{ACPI_BOOT}	40	49
49	636	{IA64_HP_SIM}	24	48
48	1244	{X86}	44	47
55	1817	{PCI_MMCONFIG}	12	28
54	636	{IA64_HP_SIM}	27	53
53	1244	{X86}	51	52
52	1817	{PCI_MMCONFIG}	7	26
59	586	{ACPI_BOOT}	54	58
58	636	{IA64_HP_SIM}	29	57
57	1244	{X86}	55	56
56	1817	{PCI_MMCONFIG}	14	28
62	210	{PCI}	18	61
61	362	{X86_VISWS}	31	60
60	521	{PCI_GOANY}	50	59
# END BDD 39 (T 0 39)

# BEGIN BDD 40 (T 0 40)
BDD tree for (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}) || ({ACPI_BUS})) && (!({ACPI_BUS}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}))
Variables: 3886. 
Variable ordering: 298, 362, 429, 636, 1244, 1869, 1969, 2980, 3312
Vertices: 23
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3312	{ACPI_INTERPRETER}	1	0
3	2980	{IA64}	1	2
4	1969	{X86_VOYAGER}	1	3
5	1869	{ACPI}	1	4
6	1969	{X86_VOYAGER}	1	2
7	1869	{ACPI}	1	6
8	1244	{X86}	5	7
9	636	{IA64_HP_SIM}	1	8
10	429	{IA64_SGI_SN}	1	9
11	362	{X86_VISWS}	1	10
12	3312	{ACPI_INTERPRETER}	0	1
13	2980	{IA64}	0	12
14	1969	{X86_VOYAGER}	0	13
15	1869	{ACPI}	0	14
17	1869	{ACPI}	0	16
16	1969	{X86_VOYAGER}	0	12
19	636	{IA64_HP_SIM}	0	18
18	1244	{X86}	15	17
21	362	{X86_VISWS}	0	20
20	429	{IA64_SGI_SN}	0	19
22	298	{ACPI_BUS}	11	21
# END BDD 40 (T 0 40)

# BEGIN BDD 41 (T 0 41)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}) || ({ACPI_BUTTON})) && (!({ACPI_BUTTON}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}))
Variables: 3886. 
Variable ordering: 362, 429, 636, 1244, 1869, 1969, 2980, 3133, 3312
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3133	{ACPI_BUTTON}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	3133	{ACPI_BUTTON}	1	3
5	2980	{IA64}	2	4
6	1969	{X86_VOYAGER}	2	5
7	1869	{ACPI}	2	6
8	1969	{X86_VOYAGER}	2	4
9	1869	{ACPI}	2	8
10	1244	{X86}	7	9
11	636	{IA64_HP_SIM}	2	10
12	429	{IA64_SGI_SN}	2	11
13	362	{X86_VISWS}	2	12
# END BDD 41 (T 0 41)

# BEGIN BDD 42 (T 0 42)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {EXPERIMENTAL} || (!({ACPI_HOTPLUG_CPU} && {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {ACPI_PROCESSOR} && {HOTPLUG_CPU} && {EXPERIMENTAL} && {IA64_SGI_SN} || {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {EXPERIMENTAL} && {ACPI_HOTPLUG_MEMORY} || {ACPI_HOTPLUG_CPU} || {ACPI_HOTPLUG_IO}) || ({ACPI_CONTAINER})) && (!({ACPI_CONTAINER}) || ({ACPI_HOTPLUG_CPU} && {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {ACPI_PROCESSOR} && {HOTPLUG_CPU} && {EXPERIMENTAL} && {IA64_SGI_SN} || {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {EXPERIMENTAL} && {ACPI_HOTPLUG_MEMORY} || {ACPI_HOTPLUG_CPU} || {ACPI_HOTPLUG_IO}))
Variables: 3886. 
Variable ordering: 362, 429, 526, 636, 888, 1244, 1427, 1656, 1711, 1737, 1869, 1969, 2563, 2980, 3312
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	526	{ACPI_CONTAINER}	1	0
3	2980	{IA64}	0	1
4	1969	{X86_VOYAGER}	0	3
5	1869	{ACPI}	0	4
6	1711	{EXPERIMENTAL}	0	5
7	1969	{X86_VOYAGER}	0	1
8	1869	{ACPI}	0	7
9	1711	{EXPERIMENTAL}	0	8
10	1244	{X86}	6	9
11	636	{IA64_HP_SIM}	0	10
12	526	{ACPI_CONTAINER}	1	11
13	362	{X86_VISWS}	2	12
# END BDD 42 (T 0 42)

# BEGIN BDD 43 (T 0 43)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {STANDALONE} || (!(false) || ({ACPI_CUSTOM_DSDT})) && (!({ACPI_CUSTOM_DSDT}) || (false))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1690, 1869, 1969, 2808, 2980, 3312
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1690	{ACPI_CUSTOM_DSDT}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	0	3
5	2808	{STANDALONE}	0	4
6	1969	{X86_VOYAGER}	0	5
7	1869	{ACPI}	0	6
8	1690	{ACPI_CUSTOM_DSDT}	1	7
9	2808	{STANDALONE}	0	3
10	1969	{X86_VOYAGER}	0	9
11	1869	{ACPI}	0	10
12	1690	{ACPI_CUSTOM_DSDT}	1	11
13	1244	{X86}	8	12
14	636	{IA64_HP_SIM}	2	13
15	362	{X86_VISWS}	2	14
# END BDD 43 (T 0 43)

# BEGIN BDD 44 (T 0 44)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {ACPI_CUSTOM_DSDT} || (!(false) || ({ACPI_CUSTOM_DSDT_FILE})) && (!({ACPI_CUSTOM_DSDT_FILE}) || (false))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1690, 1869, 1969, 2280, 2980, 3312
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2280	{ACPI_CUSTOM_DSDT_FILE}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	0	3
5	2280	{ACPI_CUSTOM_DSDT_FILE}	1	4
6	1969	{X86_VOYAGER}	2	5
7	1869	{ACPI}	2	6
8	1690	{ACPI_CUSTOM_DSDT}	2	7
9	2280	{ACPI_CUSTOM_DSDT_FILE}	1	3
10	1969	{X86_VOYAGER}	2	9
11	1869	{ACPI}	2	10
12	1690	{ACPI_CUSTOM_DSDT}	2	11
13	1244	{X86}	8	12
14	636	{IA64_HP_SIM}	2	13
15	362	{X86_VISWS}	2	14
# END BDD 44 (T 0 44)

# BEGIN BDD 45 (T 0 45)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN} || (!(false) || ({ACPI_DEBUG})) && (!({ACPI_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 362, 429, 490, 636, 1244, 1869, 1969, 2980, 3312
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	490	{ACPI_DEBUG}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	0	3
5	1969	{X86_VOYAGER}	0	4
6	1869	{ACPI}	0	5
7	1969	{X86_VOYAGER}	0	3
8	1869	{ACPI}	0	7
9	1244	{X86}	6	8
10	636	{IA64_HP_SIM}	0	9
11	490	{ACPI_DEBUG}	1	10
12	429	{IA64_SGI_SN}	2	11
13	362	{X86_VISWS}	2	12
# END BDD 45 (T 0 45)

# BEGIN BDD 46 (T 0 46)
BDD tree for (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}) || ({ACPI_EC})) && (!({ACPI_EC}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1580, 1869, 1969, 2980, 3312
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1580	{ACPI_EC}	1	0
3	3312	{ACPI_INTERPRETER}	1	0
4	1969	{X86_VOYAGER}	1	3
5	1869	{ACPI}	1	4
6	3312	{ACPI_INTERPRETER}	0	1
7	1969	{X86_VOYAGER}	0	6
8	1869	{ACPI}	0	7
9	1580	{ACPI_EC}	5	8
10	1244	{X86}	2	9
11	636	{IA64_HP_SIM}	2	10
12	362	{X86_VISWS}	2	11
# END BDD 46 (T 0 46)

# BEGIN BDD 47 (T 0 47)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}) || ({ACPI_FAN})) && (!({ACPI_FAN}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}))
Variables: 3886. 
Variable ordering: 362, 429, 529, 636, 1244, 1869, 1969, 2980, 3312
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	529	{ACPI_FAN}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	0	3
5	1969	{X86_VOYAGER}	0	4
6	1869	{ACPI}	0	5
7	1969	{X86_VOYAGER}	0	3
8	1869	{ACPI}	0	7
9	1244	{X86}	6	8
10	636	{IA64_HP_SIM}	0	9
11	529	{ACPI_FAN}	1	10
12	429	{IA64_SGI_SN}	2	11
13	362	{X86_VISWS}	2	12
# END BDD 47 (T 0 47)

# BEGIN BDD 48 (T 0 48)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {ACPI_PROCESSOR} && {HOTPLUG_CPU} && {EXPERIMENTAL} && {IA64_SGI_SN} || (!(false) || ({ACPI_HOTPLUG_CPU})) && (!({ACPI_HOTPLUG_CPU}) || (false))
Variables: 3886. 
Variable ordering: 362, 429, 636, 888, 1244, 1656, 1711, 1869, 1969, 2563, 2980, 3312
Vertices: 20
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1656	{ACPI_HOTPLUG_CPU}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	0	3
5	2563	{ACPI_PROCESSOR}	0	4
6	1969	{X86_VOYAGER}	0	5
7	1869	{ACPI}	0	6
8	1711	{EXPERIMENTAL}	0	7
9	1656	{ACPI_HOTPLUG_CPU}	1	8
10	2563	{ACPI_PROCESSOR}	0	3
11	1969	{X86_VOYAGER}	0	10
12	1869	{ACPI}	0	11
13	1711	{EXPERIMENTAL}	0	12
14	1656	{ACPI_HOTPLUG_CPU}	1	13
15	1244	{X86}	9	14
17	636	{IA64_HP_SIM}	2	16
16	888	{HOTPLUG_CPU}	2	15
19	362	{X86_VISWS}	2	18
18	429	{IA64_SGI_SN}	2	17
# END BDD 48 (T 0 48)

# BEGIN BDD 49 (T 0 49)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {MEMORY_HOTPLUG} || (!(false) || ({ACPI_HOTPLUG_MEMORY})) && (!({ACPI_HOTPLUG_MEMORY}) || (false))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1427, 1869, 1969, 2980, 3220
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1427	{ACPI_HOTPLUG_MEMORY}	1	0
3	3220	{MEMORY_HOTPLUG}	0	1
4	2980	{IA64}	0	3
5	1969	{X86_VOYAGER}	0	4
6	1869	{ACPI}	0	5
7	1427	{ACPI_HOTPLUG_MEMORY}	1	6
8	1969	{X86_VOYAGER}	0	3
9	1869	{ACPI}	0	8
10	1427	{ACPI_HOTPLUG_MEMORY}	1	9
11	1244	{X86}	7	10
12	636	{IA64_HP_SIM}	2	11
13	362	{X86_VISWS}	2	12
# END BDD 49 (T 0 49)

# BEGIN BDD 50 (T 0 50)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}) || ({ACPI_IBM})) && (!({ACPI_IBM}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1869, 1969, 2980, 3306, 3312
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3306	{ACPI_IBM}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	3306	{ACPI_IBM}	1	3
5	1969	{X86_VOYAGER}	2	4
6	1869	{ACPI}	2	5
7	1244	{X86}	2	6
8	636	{IA64_HP_SIM}	2	7
9	362	{X86_VISWS}	2	8
# END BDD 50 (T 0 50)

# BEGIN BDD 51 (T 0 51)
BDD tree for (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {IA64_SGI_SN}) || ({ACPI_INTERPRETER})) && (!({ACPI_INTERPRETER}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {IA64_SGI_SN}))
Variables: 3886. 
Variable ordering: 362, 429, 636, 1244, 1869, 1969, 2980, 3312
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3312	{ACPI_INTERPRETER}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	2	3
5	1969	{X86_VOYAGER}	2	4
6	1869	{ACPI}	2	5
7	1969	{X86_VOYAGER}	2	3
8	1869	{ACPI}	2	7
9	1244	{X86}	6	8
10	636	{IA64_HP_SIM}	2	9
11	429	{IA64_SGI_SN}	2	10
12	362	{X86_VISWS}	2	11
# END BDD 51 (T 0 51)

# BEGIN BDD 52 (T 0 52)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {NUMA} && {IA64} || {X86_64} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {NUMA} && {IA64} || {X86_64} && {IA64_GENERIC} || {IA64_SGI_SN2}) || ({ACPI_NUMA})) && (!({ACPI_NUMA}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {NUMA} && {IA64} || {X86_64} && {IA64_GENERIC} || {IA64_SGI_SN2}))
Variables: 3886. 
Variable ordering: 28, 125, 362, 636, 1184, 1244, 1658, 1869, 1969, 2514, 2980, 3312
Vertices: 17
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2514	{ACPI_NUMA}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	0	3
5	2514	{ACPI_NUMA}	1	4
6	1969	{X86_VOYAGER}	2	5
7	1869	{ACPI}	2	6
8	1658	{NUMA}	2	7
9	2514	{ACPI_NUMA}	1	3
10	1969	{X86_VOYAGER}	2	9
11	1869	{ACPI}	2	10
12	1658	{NUMA}	2	11
13	1244	{X86}	8	12
14	1184	{X86_64}	8	13
15	636	{IA64_HP_SIM}	2	14
16	362	{X86_VISWS}	2	15
# END BDD 52 (T 0 52)

# BEGIN BDD 53 (T 0 53)
BDD tree for (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN} && {PCI}) || ({ACPI_PCI})) && (!({ACPI_PCI}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 283, 362, 429, 636, 1244, 1869, 1969, 2980, 3312
Vertices: 25
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	283	{ACPI_PCI}	1	0
3	3312	{ACPI_INTERPRETER}	1	0
4	2980	{IA64}	1	3
5	1969	{X86_VOYAGER}	1	4
6	1869	{ACPI}	1	5
7	1969	{X86_VOYAGER}	1	3
8	1869	{ACPI}	1	7
9	1244	{X86}	6	8
10	636	{IA64_HP_SIM}	1	9
11	429	{IA64_SGI_SN}	1	10
12	362	{X86_VISWS}	1	11
13	3312	{ACPI_INTERPRETER}	0	1
14	2980	{IA64}	0	13
15	1969	{X86_VOYAGER}	0	14
17	1969	{X86_VOYAGER}	0	13
16	1869	{ACPI}	0	15
19	1244	{X86}	16	18
18	1869	{ACPI}	0	17
21	429	{IA64_SGI_SN}	0	20
20	636	{IA64_HP_SIM}	0	19
23	283	{ACPI_PCI}	12	22
22	362	{X86_VISWS}	0	21
24	210	{PCI}	2	23
# END BDD 53 (T 0 53)

# BEGIN BDD 54 (T 0 54)
BDD tree for (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}) || ({ACPI_POWER})) && (!({ACPI_POWER}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}))
Variables: 3886. 
Variable ordering: 362, 429, 636, 1244, 1869, 1969, 2980, 3303, 3312
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3303	{ACPI_POWER}	1	0
3	3312	{ACPI_INTERPRETER}	1	0
4	3312	{ACPI_INTERPRETER}	0	1
5	3303	{ACPI_POWER}	3	4
6	2980	{IA64}	2	5
7	1969	{X86_VOYAGER}	2	6
8	1869	{ACPI}	2	7
9	1969	{X86_VOYAGER}	2	5
10	1869	{ACPI}	2	9
11	1244	{X86}	8	10
12	636	{IA64_HP_SIM}	2	11
13	429	{IA64_SGI_SN}	2	12
14	362	{X86_VISWS}	2	13
# END BDD 54 (T 0 54)

# BEGIN BDD 55 (T 0 55)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}) || ({ACPI_PROCESSOR})) && (!({ACPI_PROCESSOR}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}))
Variables: 3886. 
Variable ordering: 362, 429, 636, 1244, 1869, 1969, 2563, 2980, 3312
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2563	{ACPI_PROCESSOR}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	0	3
5	2563	{ACPI_PROCESSOR}	1	4
6	1969	{X86_VOYAGER}	2	5
7	1869	{ACPI}	2	6
8	2563	{ACPI_PROCESSOR}	1	3
9	1969	{X86_VOYAGER}	2	8
10	1869	{ACPI}	2	9
11	1244	{X86}	7	10
12	636	{IA64_HP_SIM}	2	11
13	429	{IA64_SGI_SN}	2	12
14	362	{X86_VISWS}	2	13
# END BDD 55 (T 0 55)

# BEGIN BDD 56 (T 0 56)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86} && {EXPERIMENTAL} && {PM} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86} && {EXPERIMENTAL} && {PM}) || ({ACPI_SLEEP})) && (!({ACPI_SLEEP}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86} && {EXPERIMENTAL} && {PM}))
Variables: 3886. 
Variable ordering: 59, 362, 636, 1244, 1711, 1815, 1869, 1969, 2980, 3312
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3312	{ACPI_INTERPRETER}	0	1
3	1969	{X86_VOYAGER}	0	2
4	1869	{ACPI}	0	3
5	1815	{PM}	0	4
6	1711	{EXPERIMENTAL}	0	5
7	1244	{X86}	0	6
8	636	{IA64_HP_SIM}	0	7
9	362	{X86_VISWS}	0	8
10	59	{ACPI_SLEEP}	1	9
# END BDD 56 (T 0 56)

# BEGIN BDD 57 (T 0 57)
BDD tree for (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {ACPI_SLEEP} && {PROC_FS}) || ({ACPI_SLEEP_PROC_FS})) && (!({ACPI_SLEEP_PROC_FS}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {ACPI_SLEEP} && {PROC_FS}))
Variables: 3886. 
Variable ordering: 59, 362, 636, 1115, 1244, 1869, 1969, 2675, 2980, 3312
Vertices: 18
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2675	{ACPI_SLEEP_PROC_FS}	1	0
3	3312	{ACPI_INTERPRETER}	1	0
4	2980	{IA64}	1	3
5	3312	{ACPI_INTERPRETER}	0	1
6	2980	{IA64}	0	5
7	2675	{ACPI_SLEEP_PROC_FS}	4	6
8	1969	{X86_VOYAGER}	2	7
9	1869	{ACPI}	2	8
10	2675	{ACPI_SLEEP_PROC_FS}	3	5
11	1969	{X86_VOYAGER}	2	10
12	1869	{ACPI}	2	11
13	1244	{X86}	9	12
14	1115	{PROC_FS}	2	13
15	636	{IA64_HP_SIM}	2	14
17	59	{ACPI_SLEEP}	2	16
16	362	{X86_VISWS}	2	15
# END BDD 57 (T 0 57)

# BEGIN BDD 58 (T 0 58)
BDD tree for (!({NUMA} && {X86_SUMMIT} || {X86_GENERICARCH}) || ({ACPI_SRAT})) && (!({ACPI_SRAT}) || ({NUMA} && {X86_SUMMIT} || {X86_GENERICARCH}))
Variables: 3886. 
Variable ordering: 615, 761, 1658, 3116
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	1	0
3	1658	{NUMA}	1	2
4	3116	{X86_SUMMIT}	0	1
5	1658	{NUMA}	0	4
6	761	{ACPI_SRAT}	3	5
7	1658	{NUMA}	1	0
8	1658	{NUMA}	0	1
9	761	{ACPI_SRAT}	7	8
10	615	{X86_GENERICARCH}	6	9
# END BDD 58 (T 0 58)

# BEGIN BDD 59 (T 0 59)
BDD tree for (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}) || ({ACPI_SYSTEM})) && (!({ACPI_SYSTEM}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {IA64_SGI_SN}))
Variables: 3886. 
Variable ordering: 362, 429, 636, 712, 1244, 1869, 1969, 2980, 3312
Vertices: 21
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	712	{ACPI_SYSTEM}	1	0
3	3312	{ACPI_INTERPRETER}	1	0
4	2980	{IA64}	1	3
5	1969	{X86_VOYAGER}	1	4
6	1869	{ACPI}	1	5
7	1969	{X86_VOYAGER}	1	3
8	1869	{ACPI}	1	7
9	1244	{X86}	6	8
10	3312	{ACPI_INTERPRETER}	0	1
11	2980	{IA64}	0	10
12	1969	{X86_VOYAGER}	0	11
13	1869	{ACPI}	0	12
14	1969	{X86_VOYAGER}	0	10
15	1869	{ACPI}	0	14
17	712	{ACPI_SYSTEM}	9	16
16	1244	{X86}	13	15
19	429	{IA64_SGI_SN}	2	18
18	636	{IA64_HP_SIM}	2	17
20	362	{X86_VISWS}	2	19
# END BDD 59 (T 0 59)

# BEGIN BDD 60 (T 0 60)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {ACPI_PROCESSOR} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {ACPI_PROCESSOR}) || ({ACPI_THERMAL})) && (!({ACPI_THERMAL}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {ACPI_PROCESSOR}))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1869, 1969, 2227, 2563, 2980, 3312
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2227	{ACPI_THERMAL}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	0	3
5	2563	{ACPI_PROCESSOR}	0	4
6	2227	{ACPI_THERMAL}	1	5
7	1969	{X86_VOYAGER}	2	6
8	1869	{ACPI}	2	7
9	2563	{ACPI_PROCESSOR}	0	3
10	2227	{ACPI_THERMAL}	1	9
11	1969	{X86_VOYAGER}	2	10
12	1869	{ACPI}	2	11
13	1244	{X86}	8	12
14	636	{IA64_HP_SIM}	2	13
15	362	{X86_VISWS}	2	14
# END BDD 60 (T 0 60)

# BEGIN BDD 61 (T 0 61)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}) || ({ACPI_TOSHIBA})) && (!({ACPI_TOSHIBA}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {X86}))
Variables: 3886. 
Variable ordering: 362, 636, 1244, 1795, 1869, 1969, 2980, 3312
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1795	{ACPI_TOSHIBA}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	1969	{X86_VOYAGER}	0	3
5	1869	{ACPI}	0	4
6	1795	{ACPI_TOSHIBA}	1	5
7	1244	{X86}	2	6
8	636	{IA64_HP_SIM}	2	7
9	362	{X86_VISWS}	2	8
# END BDD 61 (T 0 61)

# BEGIN BDD 62 (T 0 62)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {EXPERIMENTAL} && {IA64_SGI_SN} || (!({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {EXPERIMENTAL} && {IA64_SGI_SN}) || ({ACPI_VIDEO})) && (!({ACPI_VIDEO}) || ({X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {ACPI_INTERPRETER} && {EXPERIMENTAL} && {IA64_SGI_SN}))
Variables: 3886. 
Variable ordering: 362, 429, 636, 732, 1244, 1711, 1869, 1969, 2980, 3312
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	732	{ACPI_VIDEO}	1	0
3	3312	{ACPI_INTERPRETER}	0	1
4	2980	{IA64}	0	3
5	1969	{X86_VOYAGER}	0	4
6	1869	{ACPI}	0	5
7	1711	{EXPERIMENTAL}	0	6
8	1969	{X86_VOYAGER}	0	3
9	1869	{ACPI}	0	8
10	1711	{EXPERIMENTAL}	0	9
11	1244	{X86}	7	10
12	732	{ACPI_VIDEO}	1	11
13	636	{IA64_HP_SIM}	2	12
14	429	{IA64_SGI_SN}	2	13
15	362	{X86_VISWS}	2	14
# END BDD 62 (T 0 62)

# BEGIN BDD 63 (T 0 63)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({ACQUIRE_WDT})) && (!({ACQUIRE_WDT}) || (false))
Variables: 3886. 
Variable ordering: 1244, 2197, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2197	{ACQUIRE_WDT}	1	0
3	3365	{WATCHDOG}	0	1
4	2197	{ACQUIRE_WDT}	1	3
5	1244	{X86}	2	4
# END BDD 63 (T 0 63)

# BEGIN BDD 64 (T 0 64)
BDD tree for {ATARI_ACSI} || (!(false) || ({ACSI_MULTI_LUN})) && (!({ACSI_MULTI_LUN}) || (false))
Variables: 3886. 
Variable ordering: 1007, 2590
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2590	{ACSI_MULTI_LUN}	1	0
3	1007	{ATARI_ACSI}	2	1
# END BDD 64 (T 0 64)

# BEGIN BDD 65 (T 0 65)
BDD tree for {DONGLE} && {IRDA} && {EXPERIMENTAL} || (!(false) || ({ACT200L_DONGLE})) && (!({ACT200L_DONGLE}) || (false))
Variables: 3886. 
Variable ordering: 858, 1711, 2838, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2838	{ACT200L_DONGLE}	1	0
3	3242	{IRDA}	0	1
4	2838	{ACT200L_DONGLE}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	858	{DONGLE}	2	5
# END BDD 65 (T 0 65)

# BEGIN BDD 66 (T 0 66)
BDD tree for {DONGLE_OLD} && {EXPERIMENTAL} && {IRDA} || (!(false) || ({ACT200L_DONGLE_OLD})) && (!({ACT200L_DONGLE_OLD}) || (false))
Variables: 3886. 
Variable ordering: 324, 502, 1711, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	502	{ACT200L_DONGLE_OLD}	1	0
3	3242	{IRDA}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	502	{ACT200L_DONGLE_OLD}	1	4
6	324	{DONGLE_OLD}	2	5
# END BDD 66 (T 0 66)

# BEGIN BDD 67 (T 0 67)
BDD tree for {DONGLE} && {IRDA} || (!(false) || ({ACTISYS_DONGLE})) && (!({ACTISYS_DONGLE}) || (false))
Variables: 3886. 
Variable ordering: 858, 2064, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2064	{ACTISYS_DONGLE}	1	0
3	3242	{IRDA}	0	1
4	2064	{ACTISYS_DONGLE}	1	3
5	858	{DONGLE}	2	4
# END BDD 67 (T 0 67)

# BEGIN BDD 68 (T 0 68)
BDD tree for {DONGLE_OLD} && {IRDA} || (!(false) || ({ACTISYS_DONGLE_OLD})) && (!({ACTISYS_DONGLE_OLD}) || (false))
Variables: 3886. 
Variable ordering: 324, 1548, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1548	{ACTISYS_DONGLE_OLD}	1	0
3	3242	{IRDA}	0	1
4	1548	{ACTISYS_DONGLE_OLD}	1	3
5	324	{DONGLE_OLD}	2	4
# END BDD 68 (T 0 68)

# BEGIN BDD 69 (T 0 69)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({ADAPTEC_STARFIRE})) && (!({ADAPTEC_STARFIRE}) || (false))
Variables: 3886. 
Variable ordering: 210, 1285, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1285	{ADAPTEC_STARFIRE}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1285	{ADAPTEC_STARFIRE}	1	5
7	210	{PCI}	2	6
# END BDD 69 (T 0 69)

# BEGIN BDD 70 (T 0 70)
BDD tree for {NETDEVICES} && {UML} && {ADAPTEC_STARFIRE} && {EXPERIMENTAL} || (!(false) || ({ADAPTEC_STARFIRE_NAPI})) && (!({ADAPTEC_STARFIRE_NAPI}) || (false))
Variables: 3886. 
Variable ordering: 1285, 1711, 1715, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1715	{ADAPTEC_STARFIRE_NAPI}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1715	{ADAPTEC_STARFIRE_NAPI}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1285	{ADAPTEC_STARFIRE}	2	6
# END BDD 70 (T 0 70)

# BEGIN BDD 71 (T 0 71)
BDD tree for {PPC} || {MAC} && {MAC} || {PPC_PMAC} || (!(false) || ({ADB})) && (!({ADB}) || (false))
Variables: 3886. 
Variable ordering: 76, 1084, 1505, 2673
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2673	{PPC}	0	1
3	1505	{PPC_PMAC}	0	2
4	1084	{ADB}	1	3
5	76	{MAC}	4	1
# END BDD 71 (T 0 71)

# BEGIN BDD 72 (T 0 72)
BDD tree for {PPC} || {MAC} && {ADB} || {PPC_PMAC} && {PPC_PMAC64} || (!(false) || ({ADB_CUDA})) && (!({ADB_CUDA}) || (false))
Variables: 3886. 
Variable ordering: 76, 818, 1084, 1505, 1982, 2673
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2673	{PPC}	0	1
3	1982	{PPC_PMAC64}	0	2
4	1505	{PPC_PMAC}	0	3
5	1084	{ADB}	4	3
6	818	{ADB_CUDA}	1	5
7	1982	{PPC_PMAC64}	0	1
8	1505	{PPC_PMAC}	0	7
9	1084	{ADB}	8	7
10	818	{ADB_CUDA}	1	9
11	76	{MAC}	6	10
# END BDD 72 (T 0 72)

# BEGIN BDD 73 (T 0 73)
BDD tree for {PPC} || {MAC} && {ADB} && {MAC} || (!(false) || ({ADB_IOP})) && (!({ADB_IOP}) || (false))
Variables: 3886. 
Variable ordering: 76, 1082, 1084, 2673
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1082	{ADB_IOP}	1	0
3	1084	{ADB}	0	1
4	1082	{ADB_IOP}	1	3
5	76	{MAC}	2	4
# END BDD 73 (T 0 73)

# BEGIN BDD 74 (T 0 74)
BDD tree for {PPC} || {MAC} && {ADB} && {MAC} || (!(false) || ({ADB_MACII})) && (!({ADB_MACII}) || (false))
Variables: 3886. 
Variable ordering: 76, 1084, 2673, 2863
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2863	{ADB_MACII}	1	0
3	1084	{ADB}	2	1
4	76	{MAC}	2	3
# END BDD 74 (T 0 74)

# BEGIN BDD 75 (T 0 75)
BDD tree for {PPC} || {MAC} && {ADB} && {MAC} || (!(false) || ({ADB_MACIISI})) && (!({ADB_MACIISI}) || (false))
Variables: 3886. 
Variable ordering: 76, 1084, 1502, 2673
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1502	{ADB_MACIISI}	1	0
3	1084	{ADB}	2	1
4	76	{MAC}	2	3
# END BDD 75 (T 0 75)

# BEGIN BDD 76 (T 0 76)
BDD tree for {PPC} || {MAC} && {ADB} && {PPC_CHRP} && {PPC_PMAC64} || (!(false) || ({ADB_MACIO})) && (!({ADB_MACIO}) || (false))
Variables: 3886. 
Variable ordering: 76, 783, 1084, 1982, 2673, 3096
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3096	{ADB_MACIO}	1	0
3	2673	{PPC}	2	1
4	1982	{PPC_PMAC64}	2	3
5	1084	{ADB}	2	4
6	783	{PPC_CHRP}	2	5
7	1982	{PPC_PMAC64}	2	1
8	1084	{ADB}	2	7
9	783	{PPC_CHRP}	2	8
10	76	{MAC}	6	9
# END BDD 76 (T 0 76)

# BEGIN BDD 77 (T 0 77)
BDD tree for {PPC} || {MAC} && {PPC_PMAC} || (!(false) || ({ADB_PMU})) && (!({ADB_PMU}) || (false))
Variables: 3886. 
Variable ordering: 76, 1505, 1996, 2673
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1996	{ADB_PMU}	1	0
3	2673	{PPC}	0	1
4	1996	{ADB_PMU}	1	3
5	1505	{PPC_PMAC}	2	4
6	1505	{PPC_PMAC}	2	1
7	76	{MAC}	5	6
# END BDD 77 (T 0 77)

# BEGIN BDD 78 (T 0 78)
BDD tree for {PPC} || {MAC} && {ADB} && {MAC} || (!(false) || ({ADB_PMU68K})) && (!({ADB_PMU68K}) || (false))
Variables: 3886. 
Variable ordering: 76, 1084, 1086, 2673
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1086	{ADB_PMU68K}	1	0
3	1084	{ADB}	2	1
4	76	{MAC}	2	3
# END BDD 78 (T 0 78)

# BEGIN BDD 79 (T 0 79)
BDD tree for {EXPERIMENTAL} || (!(false) || ({ADFS_FS})) && (!({ADFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2120
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2120	{ADFS_FS}	1	0
3	1711	{EXPERIMENTAL}	2	1
# END BDD 79 (T 0 79)

# BEGIN BDD 80 (T 0 80)
BDD tree for {ADFS_FS} || (!(false) || ({ADFS_FS_RW})) && (!({ADFS_FS_RW}) || (false))
Variables: 3886. 
Variable ordering: 646, 2120
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2120	{ADFS_FS}	0	1
3	646	{ADFS_FS_RW}	1	2
# END BDD 80 (T 0 80)

# BEGIN BDD 81 (T 0 81)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({ADVANTECH_WDT})) && (!({ADVANTECH_WDT}) || (false))
Variables: 3886. 
Variable ordering: 202, 1244, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	1244	{X86}	0	2
4	202	{ADVANTECH_WDT}	1	3
# END BDD 81 (T 0 81)

# BEGIN BDD 82 (T 0 82)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_AEDSP16} && {SOUND_MPU401} || (!(false) || ({AEDSP16_MPU401})) && (!({AEDSP16_MPU401}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1926, 2059, 2194, 2260, 2407, 2470, 2770
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2194	{AEDSP16_MPU401}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2260	{SOUND_AEDSP16}	0	5
7	2194	{AEDSP16_MPU401}	1	6
8	2260	{SOUND_AEDSP16}	0	3
9	2194	{AEDSP16_MPU401}	1	8
10	2059	{BROKEN}	7	9
11	1926	{SOUND_MPU401}	2	10
12	1228	{SOUND}	2	11
# END BDD 82 (T 0 82)

# BEGIN BDD 83 (T 0 83)
BDD tree for true && {SOUND_MSS} && {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_AEDSP16} || (!(false) || ({AEDSP16_MSS})) && (!({AEDSP16_MSS}) || (false))
Variables: 3886. 
Variable ordering: 596, 1228, 2059, 2192, 2260, 2407, 2470, 2770
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2192	{AEDSP16_MSS}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2260	{SOUND_AEDSP16}	0	5
7	2192	{AEDSP16_MSS}	1	6
8	2260	{SOUND_AEDSP16}	0	3
9	2192	{AEDSP16_MSS}	1	8
10	2059	{BROKEN}	7	9
11	1228	{SOUND}	2	10
12	596	{SOUND_MSS}	2	11
# END BDD 83 (T 0 83)

# BEGIN BDD 84 (T 0 84)
BDD tree for true && {SOUND_SB} && {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_AEDSP16} || (!(false) || ({AEDSP16_SBPRO})) && (!({AEDSP16_SBPRO}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1379, 1940, 2059, 2260, 2407, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1379	{AEDSP16_SBPRO}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2260	{SOUND_AEDSP16}	0	5
7	2260	{SOUND_AEDSP16}	0	3
8	2059	{BROKEN}	6	7
9	1940	{SOUND_SB}	0	8
10	1379	{AEDSP16_SBPRO}	1	9
11	1228	{SOUND}	2	10
# END BDD 84 (T 0 84)

# BEGIN BDD 85 (T 0 85)
BDD tree for {EXPERIMENTAL} || (!(false) || ({AFFS_FS})) && (!({AFFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2236
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2236	{AFFS_FS}	1	0
3	1711	{EXPERIMENTAL}	2	1
# END BDD 85 (T 0 85)

# BEGIN BDD 86 (T 0 86)
BDD tree for {NET} && {INET} && {EXPERIMENTAL} || (!(false) || ({AFS_FS})) && (!({AFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1711, 2246, 3042
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2246	{AFS_FS}	1	0
3	3042	{INET}	0	1
4	2246	{AFS_FS}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	1371	{NET}	2	5
# END BDD 86 (T 0 86)

# BEGIN BDD 87 (T 0 87)
BDD tree for {ALPHA} || {IA64} || {PPC} || {X86} && {GART_IOMMU} || (!({FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64} || {FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64} || {ALPHA} || {IA64} || {PPC} || {X86} && {GART_IOMMU}) || ({AGP})) && (!({AGP}) || ({FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64} || {FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64} || {ALPHA} || {IA64} || {PPC} || {X86} && {GART_IOMMU}))
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1673, 1711, 1878, 2180, 2673, 2744, 2980, 3082
Vertices: 20
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3082	{AGP}	1	0
3	2980	{IA64}	2	1
4	2673	{PPC}	3	1
5	2180	{GART_IOMMU}	2	4
6	2180	{GART_IOMMU}	2	1
7	1878	{ALPHA}	5	6
8	1244	{X86}	7	6
9	3082	{AGP}	0	1
10	2744	{FB_INTEL}	2	9
11	2180	{GART_IOMMU}	10	1
12	1711	{EXPERIMENTAL}	6	11
13	2180	{GART_IOMMU}	9	1
14	1711	{EXPERIMENTAL}	6	13
15	1673	{FB_I810}	12	14
17	1184	{X86_64}	8	16
16	1244	{X86}	7	15
19	210	{PCI}	8	18
18	693	{FB}	8	17
# END BDD 87 (T 0 87)

# BEGIN BDD 88 (T 0 88)
BDD tree for {AGP} && {X86} && {X86_64} || (!(false) || ({AGP_ALI})) && (!({AGP_ALI}) || (false))
Variables: 3886. 
Variable ordering: 731, 1184, 1244, 3082
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3082	{AGP}	0	1
3	1244	{X86}	0	2
4	1184	{X86_64}	0	3
5	731	{AGP_ALI}	1	4
# END BDD 88 (T 0 88)

# BEGIN BDD 89 (T 0 89)
BDD tree for {AGP} && {ALPHA_GENERIC} || {ALPHA_TITAN} || {ALPHA_MARVEL} || (!({AGP} && {ALPHA_GENERIC} || {ALPHA_TITAN} || {ALPHA_MARVEL} && {AGP}) || ({AGP_ALPHA_CORE})) && (!({AGP_ALPHA_CORE}) || ({AGP} && {ALPHA_GENERIC} || {ALPHA_TITAN} || {ALPHA_MARVEL} && {AGP}))
Variables: 3886. 
Variable ordering: 1626, 2097, 2172, 2583, 3082
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3082	{AGP}	0	1
3	2583	{ALPHA_TITAN}	0	2
4	2172	{ALPHA_MARVEL}	3	2
5	2097	{AGP_ALPHA_CORE}	1	4
6	2097	{AGP_ALPHA_CORE}	1	2
7	1626	{ALPHA_GENERIC}	5	6
# END BDD 89 (T 0 89)

# BEGIN BDD 90 (T 0 90)
BDD tree for {AGP} && {X86} && {X86_64} || (!(false) || ({AGP_AMD})) && (!({AGP_AMD}) || (false))
Variables: 3886. 
Variable ordering: 1184, 1244, 2986, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2986	{AGP_AMD}	1	0
3	3082	{AGP}	0	1
4	2986	{AGP_AMD}	1	3
5	1244	{X86}	2	4
6	1184	{X86_64}	2	5
# END BDD 90 (T 0 90)

# BEGIN BDD 91 (T 0 91)
BDD tree for {AGP} && {X86} && {GART_IOMMU} || (!({AGP} && {X86} && {GART_IOMMU}) || ({AGP_AMD64})) && (!({AGP_AMD64}) || ({AGP} && {X86} && {GART_IOMMU}))
Variables: 3886. 
Variable ordering: 1244, 1354, 2180, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1354	{AGP_AMD64}	1	0
3	3082	{AGP}	0	1
4	2180	{GART_IOMMU}	0	3
5	1354	{AGP_AMD64}	1	4
6	1244	{X86}	2	5
# END BDD 91 (T 0 91)

# BEGIN BDD 92 (T 0 92)
BDD tree for {AGP} && {X86} && {X86_64} || (!(false) || ({AGP_ATI})) && (!({AGP_ATI}) || (false))
Variables: 3886. 
Variable ordering: 1184, 1244, 2454, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2454	{AGP_ATI}	1	0
3	3082	{AGP}	0	1
4	2454	{AGP_ATI}	1	3
5	1244	{X86}	2	4
6	1184	{X86_64}	2	5
# END BDD 92 (T 0 92)

# BEGIN BDD 93 (T 0 93)
BDD tree for {AGP} && {X86} && {X86_64} || (!(false) || ({AGP_EFFICEON})) && (!({AGP_EFFICEON}) || (false))
Variables: 3886. 
Variable ordering: 1184, 1244, 2091, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2091	{AGP_EFFICEON}	1	0
3	3082	{AGP}	0	1
4	2091	{AGP_EFFICEON}	1	3
5	1244	{X86}	2	4
6	1184	{X86_64}	2	5
# END BDD 93 (T 0 93)

# BEGIN BDD 94 (T 0 94)
BDD tree for {AGP} && {IA64_HP_ZX1} || {IA64_HP_ZX1_SWIOTLB} || {IA64_GENERIC} || (!(false) || ({AGP_HP_ZX1})) && (!({AGP_HP_ZX1}) || (false))
Variables: 3886. 
Variable ordering: 125, 255, 1301, 2226, 3082
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3082	{AGP}	0	1
3	2226	{IA64_HP_ZX1_SWIOTLB}	0	2
4	1301	{IA64_HP_ZX1}	3	2
5	255	{AGP_HP_ZX1}	1	4
6	255	{AGP_HP_ZX1}	1	2
7	125	{IA64_GENERIC}	5	6
# END BDD 94 (T 0 94)

# BEGIN BDD 95 (T 0 95)
BDD tree for {AGP} && {IA64_DIG} || {IA64_GENERIC} || (!(false) || ({AGP_I460})) && (!({AGP_I460}) || (false))
Variables: 3886. 
Variable ordering: 125, 400, 1423, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1423	{AGP_I460}	1	0
3	3082	{AGP}	0	1
4	1423	{AGP_I460}	1	3
5	400	{IA64_DIG}	2	4
6	125	{IA64_GENERIC}	5	4
# END BDD 95 (T 0 95)

# BEGIN BDD 96 (T 0 96)
BDD tree for {AGP} && {X86} || (!({FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64} || {FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64}) || ({AGP_INTEL})) && (!({AGP_INTEL}) || ({FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64} || {FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64}))
Variables: 3886. 
Variable ordering: 43, 210, 693, 1184, 1244, 1673, 1711, 2744, 3082
Vertices: 21
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3082	{AGP}	0	1
3	2744	{FB_INTEL}	1	2
4	1711	{EXPERIMENTAL}	1	3
5	1711	{EXPERIMENTAL}	1	2
6	1673	{FB_I810}	4	5
7	1244	{X86}	1	6
8	1184	{X86_64}	1	7
9	693	{FB}	1	8
10	210	{PCI}	1	9
11	1244	{X86}	0	2
12	2744	{FB_INTEL}	2	1
13	1711	{EXPERIMENTAL}	2	12
14	1711	{EXPERIMENTAL}	2	1
15	1673	{FB_I810}	13	14
17	1184	{X86_64}	11	16
16	1244	{X86}	0	15
19	210	{PCI}	11	18
18	693	{FB}	11	17
20	43	{AGP_INTEL}	10	19
# END BDD 96 (T 0 96)

# BEGIN BDD 97 (T 0 97)
BDD tree for {AGP} && {X86} && {X86_64} || (!(false) || ({AGP_NVIDIA})) && (!({AGP_NVIDIA}) || (false))
Variables: 3886. 
Variable ordering: 1184, 1244, 2024, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2024	{AGP_NVIDIA}	1	0
3	3082	{AGP}	0	1
4	2024	{AGP_NVIDIA}	1	3
5	1244	{X86}	2	4
6	1184	{X86_64}	2	5
# END BDD 97 (T 0 97)

# BEGIN BDD 98 (T 0 98)
BDD tree for {AGP} && {IA64_SGI_SN2} || {IA64_GENERIC} || (!(false) || ({AGP_SGI_TIOCA})) && (!({AGP_SGI_TIOCA}) || (false))
Variables: 3886. 
Variable ordering: 28, 125, 2988, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2988	{AGP_SGI_TIOCA}	1	0
3	3082	{AGP}	0	1
4	2988	{AGP_SGI_TIOCA}	1	3
5	125	{IA64_GENERIC}	2	4
6	28	{IA64_SGI_SN2}	5	4
# END BDD 98 (T 0 98)

# BEGIN BDD 99 (T 0 99)
BDD tree for {AGP} && {X86} && {X86_64} || (!(false) || ({AGP_SIS})) && (!({AGP_SIS}) || (false))
Variables: 3886. 
Variable ordering: 1184, 1244, 2766, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2766	{AGP_SIS}	1	0
3	3082	{AGP}	0	1
4	2766	{AGP_SIS}	1	3
5	1244	{X86}	2	4
6	1184	{X86_64}	2	5
# END BDD 99 (T 0 99)

# BEGIN BDD 100 (T 0 100)
BDD tree for {AGP} && {X86} && {X86_64} || (!(false) || ({AGP_SWORKS})) && (!({AGP_SWORKS}) || (false))
Variables: 3886. 
Variable ordering: 1184, 1244, 1837, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1837	{AGP_SWORKS}	1	0
3	3082	{AGP}	0	1
4	1837	{AGP_SWORKS}	1	3
5	1244	{X86}	2	4
6	1184	{X86_64}	2	5
# END BDD 100 (T 0 100)

# BEGIN BDD 101 (T 0 101)
BDD tree for {AGP} && {PPC_PMAC} || (!(false) || ({AGP_UNINORTH})) && (!({AGP_UNINORTH}) || (false))
Variables: 3886. 
Variable ordering: 1505, 2167, 3082
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2167	{AGP_UNINORTH}	1	0
3	3082	{AGP}	0	1
4	2167	{AGP_UNINORTH}	1	3
5	1505	{PPC_PMAC}	2	4
# END BDD 101 (T 0 101)

# BEGIN BDD 102 (T 0 102)
BDD tree for {AGP} && {X86} && {X86_64} || (!(false) || ({AGP_VIA})) && (!({AGP_VIA}) || (false))
Variables: 3886. 
Variable ordering: 1184, 1244, 2690, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2690	{AGP_VIA}	1	0
3	3082	{AGP}	0	1
4	2690	{AGP_VIA}	1	3
5	1244	{X86}	2	4
6	1184	{X86_64}	2	5
# END BDD 102 (T 0 102)

# BEGIN BDD 103 (T 0 103)
BDD tree for {SCSI} && {SCSI_AIC79XX} && {PREVENT_FIRMWARE_BUILD} || (!(false) || ({AIC79XX_BUILD_FIRMWARE})) && (!({AIC79XX_BUILD_FIRMWARE}) || (false))
Variables: 3886. 
Variable ordering: 1181, 1540, 1908, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1908	{AIC79XX_BUILD_FIRMWARE}	1	0
3	2567	{SCSI}	0	1
4	1908	{AIC79XX_BUILD_FIRMWARE}	1	3
5	1540	{SCSI_AIC79XX}	2	4
6	1181	{PREVENT_FIRMWARE_BUILD}	2	5
# END BDD 103 (T 0 103)

# BEGIN BDD 104 (T 0 104)
BDD tree for {SCSI} && {SCSI_AIC79XX} || (!({SCSI} && {SCSI_AIC79XX}) || ({AIC79XX_CMDS_PER_DEVICE})) && (!({AIC79XX_CMDS_PER_DEVICE}) || ({SCSI} && {SCSI_AIC79XX}))
Variables: 3886. 
Variable ordering: 1540, 2567, 2682
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2682	{AIC79XX_CMDS_PER_DEVICE}	1	0
3	2567	{SCSI}	2	1
4	1540	{SCSI_AIC79XX}	2	3
# END BDD 104 (T 0 104)

# BEGIN BDD 105 (T 0 105)
BDD tree for {SCSI} && {SCSI_AIC79XX} || (!({SCSI} && {SCSI_AIC79XX}) || ({AIC79XX_DEBUG_ENABLE})) && (!({AIC79XX_DEBUG_ENABLE}) || ({SCSI} && {SCSI_AIC79XX}))
Variables: 3886. 
Variable ordering: 1540, 2344, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2344	{AIC79XX_DEBUG_ENABLE}	1	0
3	2567	{SCSI}	0	1
4	2344	{AIC79XX_DEBUG_ENABLE}	1	3
5	1540	{SCSI_AIC79XX}	2	4
# END BDD 105 (T 0 105)

# BEGIN BDD 106 (T 0 106)
BDD tree for {SCSI} && {SCSI_AIC79XX} || (!({SCSI} && {SCSI_AIC79XX}) || ({AIC79XX_DEBUG_MASK})) && (!({AIC79XX_DEBUG_MASK}) || ({SCSI} && {SCSI_AIC79XX}))
Variables: 3886. 
Variable ordering: 1540, 2567, 3057
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3057	{AIC79XX_DEBUG_MASK}	1	0
3	2567	{SCSI}	2	1
4	1540	{SCSI_AIC79XX}	2	3
# END BDD 106 (T 0 106)

# BEGIN BDD 107 (T 0 107)
BDD tree for {SCSI} && {SCSI_AIC79XX} || (!(false) || ({AIC79XX_ENABLE_RD_STRM})) && (!({AIC79XX_ENABLE_RD_STRM}) || (false))
Variables: 3886. 
Variable ordering: 1540, 2314, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2314	{AIC79XX_ENABLE_RD_STRM}	1	0
3	2567	{SCSI}	0	1
4	2314	{AIC79XX_ENABLE_RD_STRM}	1	3
5	1540	{SCSI_AIC79XX}	2	4
# END BDD 107 (T 0 107)

# BEGIN BDD 108 (T 0 108)
BDD tree for {SCSI} && {SCSI_AIC79XX} || (!({SCSI} && {SCSI_AIC79XX}) || ({AIC79XX_REG_PRETTY_PRINT})) && (!({AIC79XX_REG_PRETTY_PRINT}) || ({SCSI} && {SCSI_AIC79XX}))
Variables: 3886. 
Variable ordering: 305, 1540, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1540	{SCSI_AIC79XX}	0	2
4	305	{AIC79XX_REG_PRETTY_PRINT}	1	3
# END BDD 108 (T 0 108)

# BEGIN BDD 109 (T 0 109)
BDD tree for {SCSI} && {SCSI_AIC79XX} || (!({SCSI} && {SCSI_AIC79XX}) || ({AIC79XX_RESET_DELAY_MS})) && (!({AIC79XX_RESET_DELAY_MS}) || ({SCSI} && {SCSI_AIC79XX}))
Variables: 3886. 
Variable ordering: 1540, 2567, 3309
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3309	{AIC79XX_RESET_DELAY_MS}	1	0
3	2567	{SCSI}	2	1
4	1540	{SCSI_AIC79XX}	2	3
# END BDD 109 (T 0 109)

# BEGIN BDD 110 (T 0 110)
BDD tree for {SCSI} && {SCSI_AIC7XXX} && {PREVENT_FIRMWARE_BUILD} || (!(false) || ({AIC7XXX_BUILD_FIRMWARE})) && (!({AIC7XXX_BUILD_FIRMWARE}) || (false))
Variables: 3886. 
Variable ordering: 763, 1181, 2567, 3139
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3139	{SCSI_AIC7XXX}	0	1
3	2567	{SCSI}	0	2
4	1181	{PREVENT_FIRMWARE_BUILD}	0	3
5	763	{AIC7XXX_BUILD_FIRMWARE}	1	4
# END BDD 110 (T 0 110)

# BEGIN BDD 111 (T 0 111)
BDD tree for {SCSI} && {SCSI_AIC7XXX} || (!({SCSI} && {SCSI_AIC7XXX}) || ({AIC7XXX_CMDS_PER_DEVICE})) && (!({AIC7XXX_CMDS_PER_DEVICE}) || ({SCSI} && {SCSI_AIC7XXX}))
Variables: 3886. 
Variable ordering: 251, 2567, 3139
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3139	{SCSI_AIC7XXX}	0	1
3	2567	{SCSI}	0	2
4	251	{AIC7XXX_CMDS_PER_DEVICE}	1	3
# END BDD 111 (T 0 111)

# BEGIN BDD 112 (T 0 112)
BDD tree for {SCSI} && {SCSI_AIC7XXX} || (!({SCSI} && {SCSI_AIC7XXX}) || ({AIC7XXX_DEBUG_ENABLE})) && (!({AIC7XXX_DEBUG_ENABLE}) || ({SCSI} && {SCSI_AIC7XXX}))
Variables: 3886. 
Variable ordering: 2567, 3115, 3139
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3115	{AIC7XXX_DEBUG_ENABLE}	1	0
3	3139	{SCSI_AIC7XXX}	0	1
4	3115	{AIC7XXX_DEBUG_ENABLE}	1	3
5	2567	{SCSI}	2	4
# END BDD 112 (T 0 112)

# BEGIN BDD 113 (T 0 113)
BDD tree for {SCSI} && {SCSI_AIC7XXX} || (!({SCSI} && {SCSI_AIC7XXX}) || ({AIC7XXX_DEBUG_MASK})) && (!({AIC7XXX_DEBUG_MASK}) || ({SCSI} && {SCSI_AIC7XXX}))
Variables: 3886. 
Variable ordering: 62, 2567, 3139
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3139	{SCSI_AIC7XXX}	0	1
3	2567	{SCSI}	0	2
4	62	{AIC7XXX_DEBUG_MASK}	1	3
# END BDD 113 (T 0 113)

# BEGIN BDD 114 (T 0 114)
BDD tree for {SCSI} && {SCSI_AIC7XXX} && {EISA} || (!(false) || ({AIC7XXX_PROBE_EISA_VL})) && (!({AIC7XXX_PROBE_EISA_VL}) || (false))
Variables: 3886. 
Variable ordering: 658, 1262, 2567, 3139
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3139	{SCSI_AIC7XXX}	0	1
3	2567	{SCSI}	0	2
4	1262	{EISA}	0	3
5	658	{AIC7XXX_PROBE_EISA_VL}	1	4
# END BDD 114 (T 0 114)

# BEGIN BDD 115 (T 0 115)
BDD tree for {SCSI} && {SCSI_AIC7XXX} || (!({SCSI} && {SCSI_AIC7XXX}) || ({AIC7XXX_REG_PRETTY_PRINT})) && (!({AIC7XXX_REG_PRETTY_PRINT}) || ({SCSI} && {SCSI_AIC7XXX}))
Variables: 3886. 
Variable ordering: 2567, 2990, 3139
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2990	{AIC7XXX_REG_PRETTY_PRINT}	1	0
3	3139	{SCSI_AIC7XXX}	0	1
4	2990	{AIC7XXX_REG_PRETTY_PRINT}	1	3
5	2567	{SCSI}	2	4
# END BDD 115 (T 0 115)

# BEGIN BDD 116 (T 0 116)
BDD tree for {SCSI} && {SCSI_AIC7XXX} || (!({SCSI} && {SCSI_AIC7XXX}) || ({AIC7XXX_RESET_DELAY_MS})) && (!({AIC7XXX_RESET_DELAY_MS}) || ({SCSI} && {SCSI_AIC7XXX}))
Variables: 3886. 
Variable ordering: 2363, 2567, 3139
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3139	{SCSI_AIC7XXX}	0	1
3	2567	{SCSI}	0	2
4	2363	{AIC7XXX_RESET_DELAY_MS}	1	3
# END BDD 116 (T 0 116)

# BEGIN BDD 117 (T 0 117)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {ISA} && {PCI} || {BROKEN} || (!(false) || ({AIRO})) && (!({AIRO}) || (false))
Variables: 3886. 
Variable ordering: 210, 468, 968, 1185, 2059, 2196, 2228
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	968	{AIRO}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2059	{BROKEN}	0	4
6	1185	{ISA}	0	5
7	968	{AIRO}	1	6
8	468	{NET_RADIO}	2	7
9	1185	{ISA}	0	4
10	968	{AIRO}	1	9
11	468	{NET_RADIO}	2	10
12	210	{PCI}	8	11
# END BDD 117 (T 0 117)

# BEGIN BDD 118 (T 0 118)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {PCMCIA} || (!(false) || ({AIRO_CS})) && (!({AIRO_CS}) || (false))
Variables: 3886. 
Variable ordering: 468, 2001, 2196, 2228, 2286
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2286	{AIRO_CS}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2001	{PCMCIA}	2	4
6	468	{NET_RADIO}	2	5
# END BDD 118 (T 0 118)

# BEGIN BDD 119 (T 0 119)
BDD tree for {WATCHDOG} && {X86} && {PCI} || (!(false) || ({ALIM1535_WDT})) && (!({ALIM1535_WDT}) || (false))
Variables: 3886. 
Variable ordering: 210, 1244, 2901, 3365
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2901	{ALIM1535_WDT}	1	0
3	3365	{WATCHDOG}	0	1
4	2901	{ALIM1535_WDT}	1	3
5	1244	{X86}	2	4
6	210	{PCI}	2	5
# END BDD 119 (T 0 119)

# BEGIN BDD 120 (T 0 120)
BDD tree for {WATCHDOG} && {X86} && {PCI} || (!(false) || ({ALIM7101_WDT})) && (!({ALIM7101_WDT}) || (false))
Variables: 3886. 
Variable ordering: 210, 1244, 2855, 3365
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2855	{ALIM7101_WDT}	1	0
3	3365	{WATCHDOG}	0	1
4	2855	{ALIM7101_WDT}	1	3
5	1244	{X86}	2	4
6	210	{PCI}	2	5
# END BDD 120 (T 0 120)

# BEGIN BDD 121 (T 0 121)
BDD tree for {EXPERIMENTAL} && {IRDA} && {ISA_DMA_API} || (!(false) || ({ALI_FIR})) && (!({ALI_FIR}) || (false))
Variables: 3886. 
Variable ordering: 1711, 3198, 3242, 3257
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3198	{ALI_FIR}	1	0
3	3257	{ISA_DMA_API}	0	1
4	3242	{IRDA}	0	3
5	3198	{ALI_FIR}	1	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 121 (T 0 121)

# BEGIN BDD 122 (T 0 122)
BDD tree for {NETDEVICES} && {UML} && {AMD8111_ETH} || (!(false) || ({AMD8111E_NAPI})) && (!({AMD8111E_NAPI}) || (false))
Variables: 3886. 
Variable ordering: 1688, 2196, 2228, 2708
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2708	{AMD8111E_NAPI}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1688	{AMD8111_ETH}	2	4
# END BDD 122 (T 0 122)

# BEGIN BDD 123 (T 0 123)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({AMD8111_ETH})) && (!({AMD8111_ETH}) || (false))
Variables: 3886. 
Variable ordering: 210, 1688, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1688	{AMD8111_ETH}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1688	{AMD8111_ETH}	1	5
7	210	{PCI}	2	6
# END BDD 123 (T 0 123)

# BEGIN BDD 124 (T 0 124)
BDD tree for {AMIGA} || (!(false) || ({AMIGA_FLOPPY})) && (!({AMIGA_FLOPPY}) || (false))
Variables: 3886. 
Variable ordering: 1359, 2592
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2592	{AMIGA}	0	1
3	1359	{AMIGA_FLOPPY}	1	2
# END BDD 124 (T 0 124)

# BEGIN BDD 125 (T 0 125)
BDD tree for {PARTITION_ADVANCED} || (!(false) || ({AMIGA_PARTITION})) && (!({AMIGA_PARTITION}) || ({AMIGA} || {AFFS_FS}))
Variables: 3886. 
Variable ordering: 347, 2016, 2236, 2592
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2592	{AMIGA}	0	1
3	2236	{AFFS_FS}	2	1
4	2016	{PARTITION_ADVANCED}	3	1
5	347	{AMIGA_PARTITION}	1	4
# END BDD 125 (T 0 125)

# BEGIN BDD 126 (T 0 126)
BDD tree for {ZORRO} || (!(false) || ({AMIGA_Z2RAM})) && (!({AMIGA_Z2RAM}) || (false))
Variables: 3886. 
Variable ordering: 2526, 3186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3186	{AMIGA_Z2RAM}	1	0
3	2526	{ZORRO}	2	1
# END BDD 126 (T 0 126)

# BEGIN BDD 127 (T 0 127)
BDD tree for {PPC} || {MAC} && {ADB_CUDA} && {PPC_PMAC} || (!(false) || ({ANSLCD})) && (!({ANSLCD}) || (false))
Variables: 3886. 
Variable ordering: 76, 818, 1505, 2673, 3238
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3238	{ANSLCD}	1	0
3	2673	{PPC}	2	1
4	1505	{PPC_PMAC}	2	3
5	818	{ADB_CUDA}	2	4
6	1505	{PPC_PMAC}	2	1
7	818	{ADB_CUDA}	2	6
8	76	{MAC}	5	7
# END BDD 127 (T 0 127)

# BEGIN BDD 128 (T 0 128)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {PM} || (!(false) || ({APM})) && (!({APM}) || (false))
Variables: 3886. 
Variable ordering: 362, 1815, 1969, 3324
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3324	{APM}	1	0
3	1969	{X86_VOYAGER}	2	1
4	1815	{PM}	2	3
5	362	{X86_VISWS}	2	4
# END BDD 128 (T 0 128)

# BEGIN BDD 129 (T 0 129)
BDD tree for {X86_VOYAGER} && {PM} && {X86_VISWS} && {APM} || (!(false) || ({APM_ALLOW_INTS})) && (!({APM_ALLOW_INTS}) || (false))
Variables: 3886. 
Variable ordering: 362, 1815, 1969, 2418, 3324
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2418	{APM_ALLOW_INTS}	1	0
3	3324	{APM}	0	1
4	2418	{APM_ALLOW_INTS}	1	3
5	1969	{X86_VOYAGER}	2	4
6	1815	{PM}	2	5
7	362	{X86_VISWS}	2	6
# END BDD 129 (T 0 129)

# BEGIN BDD 130 (T 0 130)
BDD tree for {X86_VOYAGER} && {PM} && {X86_VISWS} && {APM} || (!(false) || ({APM_CPU_IDLE})) && (!({APM_CPU_IDLE}) || (false))
Variables: 3886. 
Variable ordering: 362, 1815, 1969, 2950, 3324
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2950	{APM_CPU_IDLE}	1	0
3	3324	{APM}	0	1
4	2950	{APM_CPU_IDLE}	1	3
5	1969	{X86_VOYAGER}	2	4
6	1815	{PM}	2	5
7	362	{X86_VISWS}	2	6
# END BDD 130 (T 0 130)

# BEGIN BDD 131 (T 0 131)
BDD tree for {X86_VOYAGER} && {PM} && {X86_VISWS} && {APM} || (!(false) || ({APM_DISPLAY_BLANK})) && (!({APM_DISPLAY_BLANK}) || (false))
Variables: 3886. 
Variable ordering: 362, 1815, 1969, 2200, 3324
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2200	{APM_DISPLAY_BLANK}	1	0
3	3324	{APM}	0	1
4	2200	{APM_DISPLAY_BLANK}	1	3
5	1969	{X86_VOYAGER}	2	4
6	1815	{PM}	2	5
7	362	{X86_VISWS}	2	6
# END BDD 131 (T 0 131)

# BEGIN BDD 132 (T 0 132)
BDD tree for {X86_VOYAGER} && {PM} && {X86_VISWS} && {APM} || (!(false) || ({APM_DO_ENABLE})) && (!({APM_DO_ENABLE}) || (false))
Variables: 3886. 
Variable ordering: 362, 1815, 1969, 3168, 3324
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3168	{APM_DO_ENABLE}	1	0
3	3324	{APM}	0	1
4	3168	{APM_DO_ENABLE}	1	3
5	1969	{X86_VOYAGER}	2	4
6	1815	{PM}	2	5
7	362	{X86_VISWS}	2	6
# END BDD 132 (T 0 132)

# BEGIN BDD 133 (T 0 133)
BDD tree for {X86_VOYAGER} && {PM} && {X86_VISWS} && {APM} || (!(false) || ({APM_IGNORE_USER_SUSPEND})) && (!({APM_IGNORE_USER_SUSPEND}) || (false))
Variables: 3886. 
Variable ordering: 362, 655, 1815, 1969, 3324
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	655	{APM_IGNORE_USER_SUSPEND}	1	0
3	3324	{APM}	0	1
4	1969	{X86_VOYAGER}	0	3
5	1815	{PM}	0	4
6	655	{APM_IGNORE_USER_SUSPEND}	1	5
7	362	{X86_VISWS}	2	6
# END BDD 133 (T 0 133)

# BEGIN BDD 134 (T 0 134)
BDD tree for {X86_VOYAGER} && {PM} && {X86_VISWS} && {APM} || (!(false) || ({APM_REAL_MODE_POWER_OFF})) && (!({APM_REAL_MODE_POWER_OFF}) || (false))
Variables: 3886. 
Variable ordering: 362, 1815, 1904, 1969, 3324
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1904	{APM_REAL_MODE_POWER_OFF}	1	0
3	3324	{APM}	0	1
4	1969	{X86_VOYAGER}	0	3
5	1904	{APM_REAL_MODE_POWER_OFF}	1	4
6	1815	{PM}	2	5
7	362	{X86_VISWS}	2	6
# END BDD 134 (T 0 134)

# BEGIN BDD 135 (T 0 135)
BDD tree for {X86_VOYAGER} && {PM} && {X86_VISWS} && {APM} || (!(false) || ({APM_RTC_IS_GMT})) && (!({APM_RTC_IS_GMT}) || (false))
Variables: 3886. 
Variable ordering: 362, 1815, 1881, 1969, 3324
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1881	{APM_RTC_IS_GMT}	1	0
3	3324	{APM}	0	1
4	1969	{X86_VOYAGER}	0	3
5	1881	{APM_RTC_IS_GMT}	1	4
6	1815	{PM}	2	5
7	362	{X86_VISWS}	2	6
# END BDD 135 (T 0 135)

# BEGIN BDD 136 (T 0 136)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {AMIGA_PCMCIA} || (!(false) || ({APNE})) && (!({APNE}) || (false))
Variables: 3886. 
Variable ordering: 1420, 2056, 2196, 2228, 2995
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2995	{APNE}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1420	{AMIGA_PCMCIA}	2	5
# END BDD 136 (T 0 136)

# BEGIN BDD 137 (T 0 137)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {APOLLO} || (!(false) || ({APOLLO_ELPLUS})) && (!({APOLLO_ELPLUS}) || (false))
Variables: 3886. 
Variable ordering: 49, 2056, 2196, 2228, 3189
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3189	{APOLLO}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	49	{APOLLO_ELPLUS}	1	5
# END BDD 137 (T 0 137)

# BEGIN BDD 138 (T 0 138)
BDD tree for {UML} && {NETDEVICES} && {PPC_PMAC} && {HERMES} || (!(false) || ({APPLE_AIRPORT})) && (!({APPLE_AIRPORT}) || (false))
Variables: 3886. 
Variable ordering: 507, 1505, 2196, 2228, 3209
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3209	{HERMES}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	1505	{PPC_PMAC}	0	4
6	507	{APPLE_AIRPORT}	1	5
# END BDD 138 (T 0 138)

# BEGIN BDD 139 (T 0 139)
BDD tree for {PCI} || (!(false) || ({APPLICOM})) && (!({APPLICOM}) || (false))
Variables: 3886. 
Variable ordering: 210, 1559
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1559	{APPLICOM}	1	0
3	210	{PCI}	2	1
# END BDD 139 (T 0 139)

# BEGIN BDD 140 (T 0 140)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {ISA} || (!(false) || ({APRICOT})) && (!({APRICOT}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1938, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1938	{APRICOT}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1938	{APRICOT}	1	5
7	1185	{ISA}	2	6
# END BDD 140 (T 0 140)

# BEGIN BDD 141 (T 0 141)
BDD tree for {NETDEVICES} && {ISA} || {PCI} || (!(false) || ({ARCNET})) && (!({ARCNET}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 2196, 2438
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2438	{ARCNET}	1	0
3	2196	{NETDEVICES}	2	1
4	1185	{ISA}	2	3
5	210	{PCI}	4	3
# END BDD 141 (T 0 141)

# BEGIN BDD 142 (T 0 142)
BDD tree for {NETDEVICES} && {ISA} || {PCI} && {ARCNET} || (!(false) || ({ARCNET_1051})) && (!({ARCNET_1051}) || (false))
Variables: 3886. 
Variable ordering: 210, 827, 1185, 2196, 2438
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2438	{ARCNET}	0	1
3	2196	{NETDEVICES}	0	2
4	1185	{ISA}	0	3
5	827	{ARCNET_1051}	1	4
6	827	{ARCNET_1051}	1	3
7	210	{PCI}	5	6
# END BDD 142 (T 0 142)

# BEGIN BDD 143 (T 0 143)
BDD tree for {NETDEVICES} && {ISA} || {PCI} && {ARCNET} || (!(false) || ({ARCNET_1201})) && (!({ARCNET_1201}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1802, 2196, 2438
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1802	{ARCNET_1201}	1	0
3	2438	{ARCNET}	0	1
4	2196	{NETDEVICES}	0	3
5	1802	{ARCNET_1201}	1	4
6	1185	{ISA}	2	5
7	210	{PCI}	6	5
# END BDD 143 (T 0 143)

# BEGIN BDD 144 (T 0 144)
BDD tree for {NETDEVICES} && {ISA} || {PCI} && {ARCNET} || (!(false) || ({ARCNET_CAP})) && (!({ARCNET_CAP}) || (false))
Variables: 3886. 
Variable ordering: 210, 787, 1185, 2196, 2438
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2438	{ARCNET}	0	1
3	2196	{NETDEVICES}	0	2
4	1185	{ISA}	0	3
5	787	{ARCNET_CAP}	1	4
6	787	{ARCNET_CAP}	1	3
7	210	{PCI}	5	6
# END BDD 144 (T 0 144)

# BEGIN BDD 145 (T 0 145)
BDD tree for {NETDEVICES} && {ISA} || {PCI} && {ARCNET} || (!(false) || ({ARCNET_COM20020})) && (!({ARCNET_COM20020}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1581, 2196, 2438
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1581	{ARCNET_COM20020}	1	0
3	2438	{ARCNET}	0	1
4	2196	{NETDEVICES}	0	3
5	1581	{ARCNET_COM20020}	1	4
6	1185	{ISA}	2	5
7	210	{PCI}	6	5
# END BDD 145 (T 0 145)

# BEGIN BDD 146 (T 0 146)
BDD tree for {UML} && {NETDEVICES} && {NET_PCMCIA} && {ARCNET_COM20020} && {PCMCIA} || (!(false) || ({ARCNET_COM20020_CS})) && (!({ARCNET_COM20020_CS}) || (false))
Variables: 3886. 
Variable ordering: 1581, 1617, 1830, 2001, 2196, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1617	{ARCNET_COM20020_CS}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2001	{PCMCIA}	0	4
6	1830	{NET_PCMCIA}	0	5
7	1617	{ARCNET_COM20020_CS}	1	6
8	1581	{ARCNET_COM20020}	2	7
# END BDD 146 (T 0 146)

# BEGIN BDD 147 (T 0 147)
BDD tree for {NETDEVICES} && {ISA} || {PCI} && {ARCNET_COM20020} && {ISA} || (!(false) || ({ARCNET_COM20020_ISA})) && (!({ARCNET_COM20020_ISA}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1581, 1732, 2196
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1732	{ARCNET_COM20020_ISA}	1	0
3	2196	{NETDEVICES}	0	1
4	1732	{ARCNET_COM20020_ISA}	1	3
5	1581	{ARCNET_COM20020}	2	4
6	1185	{ISA}	2	5
# END BDD 147 (T 0 147)

# BEGIN BDD 148 (T 0 148)
BDD tree for {NETDEVICES} && {ISA} || {PCI} && {ARCNET_COM20020} && {PCI} || (!(false) || ({ARCNET_COM20020_PCI})) && (!({ARCNET_COM20020_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1581, 2196, 2417
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2417	{ARCNET_COM20020_PCI}	1	0
3	2196	{NETDEVICES}	2	1
4	1581	{ARCNET_COM20020}	2	3
5	210	{PCI}	2	4
# END BDD 148 (T 0 148)

# BEGIN BDD 149 (T 0 149)
BDD tree for {NETDEVICES} && {ISA} || {PCI} && {ARCNET} || (!(false) || ({ARCNET_COM90xx})) && (!({ARCNET_COM90xx}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1269, 2196, 2438
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1269	{ARCNET_COM90xx}	1	0
3	2438	{ARCNET}	0	1
4	2196	{NETDEVICES}	0	3
5	1269	{ARCNET_COM90xx}	1	4
6	1185	{ISA}	2	5
7	210	{PCI}	6	5
# END BDD 149 (T 0 149)

# BEGIN BDD 150 (T 0 150)
BDD tree for {NETDEVICES} && {ISA} || {PCI} && {ARCNET} || (!(false) || ({ARCNET_COM90xxIO})) && (!({ARCNET_COM90xxIO}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 2196, 2438, 3027
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3027	{ARCNET_COM90xxIO}	1	0
3	2438	{ARCNET}	2	1
4	2196	{NETDEVICES}	2	3
5	1185	{ISA}	2	4
6	210	{PCI}	5	4
# END BDD 150 (T 0 150)

# BEGIN BDD 151 (T 0 151)
BDD tree for {NETDEVICES} && {ISA} || {PCI} && {ARCNET} || (!(false) || ({ARCNET_RAW})) && (!({ARCNET_RAW}) || (false))
Variables: 3886. 
Variable ordering: 210, 806, 1185, 2196, 2438
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2438	{ARCNET}	0	1
3	2196	{NETDEVICES}	0	2
4	1185	{ISA}	0	3
5	806	{ARCNET_RAW}	1	4
6	806	{ARCNET_RAW}	1	3
7	210	{PCI}	5	6
# END BDD 151 (T 0 151)

# BEGIN BDD 152 (T 0 152)
BDD tree for {NETDEVICES} && {ISA} || {PCI} && {ARCNET} || (!(false) || ({ARCNET_RIM_I})) && (!({ARCNET_RIM_I}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 2196, 2390, 2438
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2390	{ARCNET_RIM_I}	1	0
3	2438	{ARCNET}	0	1
4	2390	{ARCNET_RIM_I}	1	3
5	2196	{NETDEVICES}	2	4
6	1185	{ISA}	2	5
7	210	{PCI}	6	5
# END BDD 152 (T 0 152)

# BEGIN BDD 153 (T 0 153)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ZORRO} || (!(false) || ({ARIADNE})) && (!({ARIADNE}) || (false))
Variables: 3886. 
Variable ordering: 1524, 2056, 2196, 2228, 2526
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2526	{ZORRO}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1524	{ARIADNE}	1	5
# END BDD 153 (T 0 153)

# BEGIN BDD 154 (T 0 154)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {ISA} && {64BIT} || (!(false) || ({ARLAN})) && (!({ARLAN}) || (false))
Variables: 3886. 
Variable ordering: 468, 1185, 1741, 2196, 2228, 2271
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1741	{ARLAN}	1	0
3	2271	{64BIT}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1741	{ARLAN}	1	5
7	1185	{ISA}	2	6
8	468	{NET_RADIO}	2	7
# END BDD 154 (T 0 154)

# BEGIN BDD 155 (T 0 155)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} && {ARCH_EBSA110} || (!(false) || ({ARM_AM79C961A})) && (!({ARM_AM79C961A}) || (false))
Variables: 3886. 
Variable ordering: 209, 1002, 2041, 2056, 2196, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2041	{ARM_AM79C961A}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	2041	{ARM_AM79C961A}	1	5
7	1002	{ARCH_EBSA110}	2	6
8	209	{ARM}	2	7
# END BDD 155 (T 0 155)

# BEGIN BDD 156 (T 0 156)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} && {ARCH_CAMELOT} || (!(false) || ({ARM_ETHER00})) && (!({ARM_ETHER00}) || (false))
Variables: 3886. 
Variable ordering: 209, 1243, 1676, 2056, 2196, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1676	{ARM_ETHER00}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1676	{ARM_ETHER00}	1	5
7	1243	{ARCH_CAMELOT}	2	6
8	209	{ARM}	2	7
# END BDD 156 (T 0 156)

# BEGIN BDD 157 (T 0 157)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} && {ARCH_ACORN} || (!(false) || ({ARM_ETHER1})) && (!({ARM_ETHER1}) || (false))
Variables: 3886. 
Variable ordering: 209, 1861, 2056, 2196, 2228, 2542
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1861	{ARM_ETHER1}	1	0
3	2542	{ARCH_ACORN}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2056	{NET_ETHERNET}	0	5
7	1861	{ARM_ETHER1}	1	6
8	209	{ARM}	2	7
# END BDD 157 (T 0 157)

# BEGIN BDD 158 (T 0 158)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} && {ARCH_ACORN} || (!(false) || ({ARM_ETHER3})) && (!({ARM_ETHER3}) || (false))
Variables: 3886. 
Variable ordering: 209, 214, 2056, 2196, 2228, 2542
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	214	{ARM_ETHER3}	1	0
3	2542	{ARCH_ACORN}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2056	{NET_ETHERNET}	0	5
7	214	{ARM_ETHER3}	1	6
8	209	{ARM}	2	7
# END BDD 158 (T 0 158)

# BEGIN BDD 159 (T 0 159)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} && {ARCH_ACORN} || (!(false) || ({ARM_ETHERH})) && (!({ARM_ETHERH}) || (false))
Variables: 3886. 
Variable ordering: 209, 2056, 2196, 2228, 2542, 2595
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2595	{ARM_ETHERH}	1	0
3	2542	{ARCH_ACORN}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	209	{ARM}	2	6
# END BDD 159 (T 0 159)

# BEGIN BDD 160 (T 0 160)
BDD tree for {NET} && {INET} && {EXPERIMENTAL} || (!(false) || ({ARPD})) && (!({ARPD}) || (false))
Variables: 3886. 
Variable ordering: 1167, 1371, 1711, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1371	{NET}	0	3
5	1167	{ARPD}	1	4
# END BDD 160 (T 0 160)

# BEGIN BDD 161 (T 0 161)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || {MCA_LEGACY} && {EXPERIMENTAL} || (!(false) || ({AT1700})) && (!({AT1700}) || (false))
Variables: 3886. 
Variable ordering: 1142, 1185, 1468, 1711, 2056, 2196, 2228
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1468	{AT1700}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1711	{EXPERIMENTAL}	0	5
7	1468	{AT1700}	1	6
8	1185	{ISA}	2	7
9	1142	{MCA_LEGACY}	8	7
# END BDD 161 (T 0 161)

# BEGIN BDD 162 (T 0 162)
BDD tree for {NET} || (!(false) || ({ATALK})) && (!({ATALK}) || (false))
Variables: 3886. 
Variable ordering: 1254, 1371
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	1254	{ATALK}	1	2
# END BDD 162 (T 0 162)

# BEGIN BDD 163 (T 0 163)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ATARI} || (!(false) || ({ATARILANCE})) && (!({ATARILANCE}) || (false))
Variables: 3886. 
Variable ordering: 39, 926, 2056, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	926	{ATARILANCE}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	926	{ATARILANCE}	1	5
7	39	{ATARI}	2	6
# END BDD 163 (T 0 163)

# BEGIN BDD 164 (T 0 164)
BDD tree for {ATARI} && {BROKEN} || (!(false) || ({ATARI_ACSI})) && (!({ATARI_ACSI}) || (false))
Variables: 3886. 
Variable ordering: 39, 1007, 2059
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1007	{ATARI_ACSI}	1	0
3	2059	{BROKEN}	0	1
4	1007	{ATARI_ACSI}	1	3
5	39	{ATARI}	2	4
# END BDD 164 (T 0 164)

# BEGIN BDD 165 (T 0 165)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ATARI} && {ATARI_ACSI} && {BROKEN} || (!(false) || ({ATARI_BIONET})) && (!({ATARI_BIONET}) || (false))
Variables: 3886. 
Variable ordering: 39, 562, 1007, 2056, 2059, 2196, 2228
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	562	{ATARI_BIONET}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2059	{BROKEN}	0	4
6	2056	{NET_ETHERNET}	0	5
7	1007	{ATARI_ACSI}	0	6
8	562	{ATARI_BIONET}	1	7
9	39	{ATARI}	2	8
# END BDD 165 (T 0 165)

# BEGIN BDD 166 (T 0 166)
BDD tree for {ATARI} || (!(false) || ({ATARI_FLOPPY})) && (!({ATARI_FLOPPY}) || (false))
Variables: 3886. 
Variable ordering: 39, 342
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	342	{ATARI_FLOPPY}	1	0
3	39	{ATARI}	2	1
# END BDD 166 (T 0 166)

# BEGIN BDD 167 (T 0 167)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ATARI} && {ATARI_ACSI} && {BROKEN} || (!(false) || ({ATARI_PAMSNET})) && (!({ATARI_PAMSNET}) || (false))
Variables: 3886. 
Variable ordering: 39, 1007, 2056, 2059, 2196, 2228, 2746
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2746	{ATARI_PAMSNET}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2059	{BROKEN}	2	4
6	2056	{NET_ETHERNET}	2	5
7	1007	{ATARI_ACSI}	2	6
8	39	{ATARI}	2	7
# END BDD 167 (T 0 167)

# BEGIN BDD 168 (T 0 168)
BDD tree for {PARTITION_ADVANCED} || (!({ATARI}) || ({ATARI_PARTITION})) && (!({ATARI_PARTITION}) || ({ATARI}))
Variables: 3886. 
Variable ordering: 39, 332, 2016
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2016	{PARTITION_ADVANCED}	0	1
3	332	{ATARI_PARTITION}	1	2
4	332	{ATARI_PARTITION}	2	1
5	39	{ATARI}	3	4
# END BDD 168 (T 0 168)

# BEGIN BDD 169 (T 0 169)
BDD tree for {ATARI} && {SCSI} && {BROKEN} || (!(false) || ({ATARI_SCSI})) && (!({ATARI_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 39, 297, 2059, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	297	{ATARI_SCSI}	1	0
3	2567	{SCSI}	0	1
4	2059	{BROKEN}	0	3
5	297	{ATARI_SCSI}	1	4
6	39	{ATARI}	2	5
# END BDD 169 (T 0 169)

# BEGIN BDD 170 (T 0 170)
BDD tree for {SCSI} && {ATARI_SCSI} || (!(false) || ({ATARI_SCSI_RESET_BOOT})) && (!({ATARI_SCSI_RESET_BOOT}) || (false))
Variables: 3886. 
Variable ordering: 297, 2567, 2852
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2852	{ATARI_SCSI_RESET_BOOT}	1	0
3	2567	{SCSI}	2	1
4	297	{ATARI_SCSI}	2	3
# END BDD 170 (T 0 170)

# BEGIN BDD 171 (T 0 171)
BDD tree for {SCSI} && {ATARI_SCSI} || (!(false) || ({ATARI_SCSI_TOSHIBA_DELAY})) && (!({ATARI_SCSI_TOSHIBA_DELAY}) || (false))
Variables: 3886. 
Variable ordering: 297, 1443, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1443	{ATARI_SCSI_TOSHIBA_DELAY}	1	0
3	2567	{SCSI}	0	1
4	1443	{ATARI_SCSI_TOSHIBA_DELAY}	1	3
5	297	{ATARI_SCSI}	2	4
# END BDD 171 (T 0 171)

# BEGIN BDD 172 (T 0 172)
BDD tree for {ATARI} && {ATARI_ACSI} || (!(false) || ({ATARI_SLM})) && (!({ATARI_SLM}) || (false))
Variables: 3886. 
Variable ordering: 39, 885, 1007
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	885	{ATARI_SLM}	1	0
3	1007	{ATARI_ACSI}	0	1
4	885	{ATARI_SLM}	1	3
5	39	{ATARI}	2	4
# END BDD 172 (T 0 172)

# BEGIN BDD 173 (T 0 173)
BDD tree for {NET} || (!(false) || ({ATA_OVER_ETH})) && (!({ATA_OVER_ETH}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1686
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1686	{ATA_OVER_ETH}	1	0
3	1371	{NET}	2	1
# END BDD 173 (T 0 173)

# BEGIN BDD 174 (T 0 174)
BDD tree for {NET} && {EXPERIMENTAL} || (!(false) || ({ATM})) && (!({ATM}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1711, 3297
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1371	{NET}	2	3
# END BDD 174 (T 0 174)

# BEGIN BDD 175 (T 0 175)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {EXPERIMENTAL} || (!(false) || ({ATMEL})) && (!({ATMEL}) || (false))
Variables: 3886. 
Variable ordering: 468, 1711, 1787, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1787	{ATMEL}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1787	{ATMEL}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	468	{NET_RADIO}	2	6
# END BDD 175 (T 0 175)

# BEGIN BDD 176 (T 0 176)
BDD tree for {NETDEVICES} && {PCI} && {ATM} || (!(false) || ({ATM_AMBASSADOR})) && (!({ATM_AMBASSADOR}) || (false))
Variables: 3886. 
Variable ordering: 210, 1019, 2196, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1019	{ATM_AMBASSADOR}	1	0
3	3297	{ATM}	0	1
4	2196	{NETDEVICES}	0	3
5	1019	{ATM_AMBASSADOR}	1	4
6	210	{PCI}	2	5
# END BDD 176 (T 0 176)

# BEGIN BDD 177 (T 0 177)
BDD tree for {NETDEVICES} && {ATM} && {ATM_AMBASSADOR} || (!(false) || ({ATM_AMBASSADOR_DEBUG})) && (!({ATM_AMBASSADOR_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1019, 2196, 2833, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2833	{ATM_AMBASSADOR_DEBUG}	1	0
3	3297	{ATM}	0	1
4	2833	{ATM_AMBASSADOR_DEBUG}	1	3
5	2196	{NETDEVICES}	2	4
6	1019	{ATM_AMBASSADOR}	2	5
# END BDD 177 (T 0 177)

# BEGIN BDD 178 (T 0 178)
BDD tree for {NET} && {ATM} && {INET} || (!(false) || ({ATM_BR2684})) && (!({ATM_BR2684}) || (false))
Variables: 3886. 
Variable ordering: 1371, 3042, 3297, 3323
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3323	{ATM_BR2684}	1	0
3	3297	{ATM}	2	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
# END BDD 178 (T 0 178)

# BEGIN BDD 179 (T 0 179)
BDD tree for {NET} && {ATM_BR2684} || (!(false) || ({ATM_BR2684_IPFILTER})) && (!({ATM_BR2684_IPFILTER}) || (false))
Variables: 3886. 
Variable ordering: 583, 1371, 3323
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3323	{ATM_BR2684}	0	1
3	1371	{NET}	0	2
4	583	{ATM_BR2684_IPFILTER}	1	3
# END BDD 179 (T 0 179)

# BEGIN BDD 180 (T 0 180)
BDD tree for {NET} && {ATM} && {INET} || (!(false) || ({ATM_CLIP})) && (!({ATM_CLIP}) || (false))
Variables: 3886. 
Variable ordering: 668, 1371, 3042, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	668	{ATM_CLIP}	1	4
# END BDD 180 (T 0 180)

# BEGIN BDD 181 (T 0 181)
BDD tree for {NET} && {ATM_CLIP} || (!(false) || ({ATM_CLIP_NO_ICMP})) && (!({ATM_CLIP_NO_ICMP}) || (false))
Variables: 3886. 
Variable ordering: 668, 1371, 3015
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3015	{ATM_CLIP_NO_ICMP}	1	0
3	1371	{NET}	2	1
4	668	{ATM_CLIP}	2	3
# END BDD 181 (T 0 181)

# BEGIN BDD 182 (T 0 182)
BDD tree for {NETDEVICES} && {PCI} && {ATM} || (!(false) || ({ATM_ENI})) && (!({ATM_ENI}) || (false))
Variables: 3886. 
Variable ordering: 210, 1797, 2196, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1797	{ATM_ENI}	1	0
3	3297	{ATM}	0	1
4	2196	{NETDEVICES}	0	3
5	1797	{ATM_ENI}	1	4
6	210	{PCI}	2	5
# END BDD 182 (T 0 182)

# BEGIN BDD 183 (T 0 183)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ENI_TUNE_BURST} || (!(false) || ({ATM_ENI_BURST_RX_16W})) && (!({ATM_ENI_BURST_RX_16W}) || (false))
Variables: 3886. 
Variable ordering: 555, 617, 2196, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	617	{ATM_ENI_BURST_RX_16W}	1	0
3	3297	{ATM}	0	1
4	2196	{NETDEVICES}	0	3
5	617	{ATM_ENI_BURST_RX_16W}	1	4
6	555	{ATM_ENI_TUNE_BURST}	2	5
# END BDD 183 (T 0 183)

# BEGIN BDD 184 (T 0 184)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ENI_TUNE_BURST} || (!(false) || ({ATM_ENI_BURST_RX_2W})) && (!({ATM_ENI_BURST_RX_2W}) || (false))
Variables: 3886. 
Variable ordering: 555, 2196, 3183, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3183	{ATM_ENI_BURST_RX_2W}	1	0
3	3297	{ATM}	0	1
4	3183	{ATM_ENI_BURST_RX_2W}	1	3
5	2196	{NETDEVICES}	2	4
6	555	{ATM_ENI_TUNE_BURST}	2	5
# END BDD 184 (T 0 184)

# BEGIN BDD 185 (T 0 185)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ENI_TUNE_BURST} || (!(false) || ({ATM_ENI_BURST_RX_4W})) && (!({ATM_ENI_BURST_RX_4W}) || (false))
Variables: 3886. 
Variable ordering: 484, 555, 2196, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2196	{NETDEVICES}	0	2
4	555	{ATM_ENI_TUNE_BURST}	0	3
5	484	{ATM_ENI_BURST_RX_4W}	1	4
# END BDD 185 (T 0 185)

# BEGIN BDD 186 (T 0 186)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ENI_TUNE_BURST} || (!(false) || ({ATM_ENI_BURST_RX_8W})) && (!({ATM_ENI_BURST_RX_8W}) || (false))
Variables: 3886. 
Variable ordering: 555, 952, 2196, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	952	{ATM_ENI_BURST_RX_8W}	1	0
3	3297	{ATM}	0	1
4	2196	{NETDEVICES}	0	3
5	952	{ATM_ENI_BURST_RX_8W}	1	4
6	555	{ATM_ENI_TUNE_BURST}	2	5
# END BDD 186 (T 0 186)

# BEGIN BDD 187 (T 0 187)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ENI_TUNE_BURST} || (!(false) || ({ATM_ENI_BURST_TX_16W})) && (!({ATM_ENI_BURST_TX_16W}) || (false))
Variables: 3886. 
Variable ordering: 306, 555, 2196, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2196	{NETDEVICES}	0	2
4	555	{ATM_ENI_TUNE_BURST}	0	3
5	306	{ATM_ENI_BURST_TX_16W}	1	4
# END BDD 187 (T 0 187)

# BEGIN BDD 188 (T 0 188)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ENI_TUNE_BURST} || (!(false) || ({ATM_ENI_BURST_TX_2W})) && (!({ATM_ENI_BURST_TX_2W}) || (false))
Variables: 3886. 
Variable ordering: 555, 1258, 2196, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1258	{ATM_ENI_BURST_TX_2W}	1	0
3	3297	{ATM}	0	1
4	2196	{NETDEVICES}	0	3
5	1258	{ATM_ENI_BURST_TX_2W}	1	4
6	555	{ATM_ENI_TUNE_BURST}	2	5
# END BDD 188 (T 0 188)

# BEGIN BDD 189 (T 0 189)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ENI_TUNE_BURST} || (!(false) || ({ATM_ENI_BURST_TX_4W})) && (!({ATM_ENI_BURST_TX_4W}) || (false))
Variables: 3886. 
Variable ordering: 555, 2196, 2579, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2579	{ATM_ENI_BURST_TX_4W}	1	0
3	3297	{ATM}	0	1
4	2579	{ATM_ENI_BURST_TX_4W}	1	3
5	2196	{NETDEVICES}	2	4
6	555	{ATM_ENI_TUNE_BURST}	2	5
# END BDD 189 (T 0 189)

# BEGIN BDD 190 (T 0 190)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ENI_TUNE_BURST} || (!(false) || ({ATM_ENI_BURST_TX_8W})) && (!({ATM_ENI_BURST_TX_8W}) || (false))
Variables: 3886. 
Variable ordering: 70, 555, 2196, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2196	{NETDEVICES}	0	2
4	555	{ATM_ENI_TUNE_BURST}	0	3
5	70	{ATM_ENI_BURST_TX_8W}	1	4
# END BDD 190 (T 0 190)

# BEGIN BDD 191 (T 0 191)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ENI} || (!(false) || ({ATM_ENI_DEBUG})) && (!({ATM_ENI_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1797, 2196, 2453, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2453	{ATM_ENI_DEBUG}	1	0
3	3297	{ATM}	0	1
4	2453	{ATM_ENI_DEBUG}	1	3
5	2196	{NETDEVICES}	2	4
6	1797	{ATM_ENI}	2	5
# END BDD 191 (T 0 191)

# BEGIN BDD 192 (T 0 192)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ENI} || (!(false) || ({ATM_ENI_TUNE_BURST})) && (!({ATM_ENI_TUNE_BURST}) || (false))
Variables: 3886. 
Variable ordering: 555, 1797, 2196, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2196	{NETDEVICES}	0	2
4	1797	{ATM_ENI}	0	3
5	555	{ATM_ENI_TUNE_BURST}	1	4
# END BDD 192 (T 0 192)

# BEGIN BDD 193 (T 0 193)
BDD tree for {NETDEVICES} && {PCI} && {ATM} || (!(false) || ({ATM_FIRESTREAM})) && (!({ATM_FIRESTREAM}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 3060, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3060	{ATM_FIRESTREAM}	1	0
3	3297	{ATM}	0	1
4	3060	{ATM_FIRESTREAM}	1	3
5	2196	{NETDEVICES}	2	4
6	210	{PCI}	2	5
# END BDD 193 (T 0 193)

# BEGIN BDD 194 (T 0 194)
BDD tree for (!(false) || ({ATM_FORE200E})) && (!({ATM_FORE200E}) || ({NETDEVICES} && {ATM} && {PCI} || {SBUS} && {ATM_FORE200E_PCA} || {ATM_FORE200E_SBA} && true || {NETDEVICES} && {ATM} && {PCI} || {SBUS} && {ATM_FORE200E_PCA} || {ATM_FORE200E_SBA} && true && {NETDEVICES} && {ATM} && {PCI} || {SBUS} && {ATM_FORE200E_PCA} || {ATM_FORE200E_SBA} && {ATM_FORE200E_MAYBE}))
Variables: 3886. 
Variable ordering: 8, 210, 1884, 2176, 2196, 2250, 3105, 3297
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2250	{ATM_FORE200E}	1	0
3	3297	{ATM}	0	1
4	3105	{SBUS}	0	3
5	2250	{ATM_FORE200E}	1	4
6	2196	{NETDEVICES}	2	5
7	1884	{ATM_FORE200E_SBA}	2	6
8	2250	{ATM_FORE200E}	1	3
9	2196	{NETDEVICES}	2	8
10	1884	{ATM_FORE200E_SBA}	2	9
11	210	{PCI}	7	10
12	210	{PCI}	6	9
13	8	{ATM_FORE200E_PCA}	11	12
# END BDD 194 (T 0 194)

# BEGIN BDD 195 (T 0 195)
BDD tree for {NETDEVICES} && {ATM} && {PCI} || {SBUS} && {ATM_FORE200E_PCA} || {ATM_FORE200E_SBA} || (!({NETDEVICES} && {ATM} && {PCI} || {SBUS} && {ATM_FORE200E_PCA} || {ATM_FORE200E_SBA}) || ({ATM_FORE200E_DEBUG})) && (!({ATM_FORE200E_DEBUG}) || ({NETDEVICES} && {ATM} && {PCI} || {SBUS} && {ATM_FORE200E_PCA} || {ATM_FORE200E_SBA}))
Variables: 3886. 
Variable ordering: 8, 210, 1884, 2196, 3105, 3252, 3297
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3252	{ATM_FORE200E_DEBUG}	1	0
3	3297	{ATM}	0	1
4	3252	{ATM_FORE200E_DEBUG}	1	3
5	3105	{SBUS}	2	4
6	2196	{NETDEVICES}	2	5
7	1884	{ATM_FORE200E_SBA}	2	6
8	2196	{NETDEVICES}	2	4
9	1884	{ATM_FORE200E_SBA}	2	8
10	210	{PCI}	7	9
11	210	{PCI}	6	8
12	8	{ATM_FORE200E_PCA}	10	11
# END BDD 195 (T 0 195)

# BEGIN BDD 196 (T 0 196)
BDD tree for {NETDEVICES} && {PCI} || {SBUS} && {ATM} || (!(false) || ({ATM_FORE200E_MAYBE})) && (!({ATM_FORE200E_MAYBE}) || (false))
Variables: 3886. 
Variable ordering: 210, 2176, 2196, 3105, 3297
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	3105	{SBUS}	0	2
4	2196	{NETDEVICES}	0	3
5	2176	{ATM_FORE200E_MAYBE}	1	4
6	2196	{NETDEVICES}	0	2
7	2176	{ATM_FORE200E_MAYBE}	1	6
8	210	{PCI}	5	7
# END BDD 196 (T 0 196)

# BEGIN BDD 197 (T 0 197)
BDD tree for {NETDEVICES} && {ATM} && {ATM_FORE200E_MAYBE} && {PCI} || (!(false) || ({ATM_FORE200E_PCA})) && (!({ATM_FORE200E_PCA}) || (false))
Variables: 3886. 
Variable ordering: 8, 210, 2176, 2196, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2196	{NETDEVICES}	0	2
4	2176	{ATM_FORE200E_MAYBE}	0	3
5	210	{PCI}	0	4
6	8	{ATM_FORE200E_PCA}	1	5
# END BDD 197 (T 0 197)

# BEGIN BDD 198 (T 0 198)
BDD tree for {NETDEVICES} && {ATM} && {ATM_FORE200E_PCA} || (!(false) || ({ATM_FORE200E_PCA_DEFAULT_FW})) && (!({ATM_FORE200E_PCA_DEFAULT_FW}) || (false))
Variables: 3886. 
Variable ordering: 8, 524, 2196, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	524	{ATM_FORE200E_PCA_DEFAULT_FW}	1	0
3	3297	{ATM}	0	1
4	2196	{NETDEVICES}	0	3
5	524	{ATM_FORE200E_PCA_DEFAULT_FW}	1	4
6	8	{ATM_FORE200E_PCA}	2	5
# END BDD 198 (T 0 198)

# BEGIN BDD 199 (T 0 199)
BDD tree for {NETDEVICES} && {ATM} && {ATM_FORE200E_PCA} && {ATM_FORE200E_PCA_DEFAULT_FW} || (!(false) || ({ATM_FORE200E_PCA_FW})) && (!({ATM_FORE200E_PCA_FW}) || (false))
Variables: 3886. 
Variable ordering: 8, 524, 628, 2196, 3297
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	628	{ATM_FORE200E_PCA_FW}	1	0
3	3297	{ATM}	0	1
4	2196	{NETDEVICES}	0	3
5	628	{ATM_FORE200E_PCA_FW}	1	4
6	524	{ATM_FORE200E_PCA_DEFAULT_FW}	2	5
7	8	{ATM_FORE200E_PCA}	2	6
# END BDD 199 (T 0 199)

# BEGIN BDD 200 (T 0 200)
BDD tree for {NETDEVICES} && {ATM} && {ATM_FORE200E_MAYBE} && {SBUS} || (!(false) || ({ATM_FORE200E_SBA})) && (!({ATM_FORE200E_SBA}) || (false))
Variables: 3886. 
Variable ordering: 1884, 2176, 2196, 3105, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	3105	{SBUS}	0	2
4	2196	{NETDEVICES}	0	3
5	2176	{ATM_FORE200E_MAYBE}	0	4
6	1884	{ATM_FORE200E_SBA}	1	5
# END BDD 200 (T 0 200)

# BEGIN BDD 201 (T 0 201)
BDD tree for {NETDEVICES} && {ATM} && {ATM_FORE200E_SBA} || (!(false) || ({ATM_FORE200E_SBA_DEFAULT_FW})) && (!({ATM_FORE200E_SBA_DEFAULT_FW}) || (false))
Variables: 3886. 
Variable ordering: 1884, 2196, 3192, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3192	{ATM_FORE200E_SBA_DEFAULT_FW}	1	0
3	3297	{ATM}	0	1
4	3192	{ATM_FORE200E_SBA_DEFAULT_FW}	1	3
5	2196	{NETDEVICES}	2	4
6	1884	{ATM_FORE200E_SBA}	2	5
# END BDD 201 (T 0 201)

# BEGIN BDD 202 (T 0 202)
BDD tree for {NETDEVICES} && {ATM} && {ATM_FORE200E_SBA} && {ATM_FORE200E_SBA_DEFAULT_FW} || (!(false) || ({ATM_FORE200E_SBA_FW})) && (!({ATM_FORE200E_SBA_FW}) || (false))
Variables: 3886. 
Variable ordering: 1717, 1884, 2196, 3192, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	3192	{ATM_FORE200E_SBA_DEFAULT_FW}	0	2
4	2196	{NETDEVICES}	0	3
5	1884	{ATM_FORE200E_SBA}	0	4
6	1717	{ATM_FORE200E_SBA_FW}	1	5
# END BDD 202 (T 0 202)

# BEGIN BDD 203 (T 0 203)
BDD tree for {NETDEVICES} && {ATM} && {PCI} || {SBUS} && {ATM_FORE200E_PCA} || {ATM_FORE200E_SBA} || (!({NETDEVICES} && {ATM} && {PCI} || {SBUS} && {ATM_FORE200E_PCA} || {ATM_FORE200E_SBA}) || ({ATM_FORE200E_TX_RETRY})) && (!({ATM_FORE200E_TX_RETRY}) || ({NETDEVICES} && {ATM} && {PCI} || {SBUS} && {ATM_FORE200E_PCA} || {ATM_FORE200E_SBA}))
Variables: 3886. 
Variable ordering: 8, 210, 1884, 2196, 3105, 3212, 3297
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3212	{ATM_FORE200E_TX_RETRY}	1	0
3	3297	{ATM}	0	1
4	3212	{ATM_FORE200E_TX_RETRY}	1	3
5	3105	{SBUS}	2	4
6	2196	{NETDEVICES}	2	5
7	1884	{ATM_FORE200E_SBA}	2	6
8	2196	{NETDEVICES}	2	4
9	1884	{ATM_FORE200E_SBA}	2	8
10	210	{PCI}	7	9
11	210	{PCI}	6	8
12	8	{ATM_FORE200E_PCA}	10	11
# END BDD 203 (T 0 203)

# BEGIN BDD 204 (T 0 204)
BDD tree for {NETDEVICES} && {ATM} && {PCI} || {SBUS} && {ATM_FORE200E_PCA} || {ATM_FORE200E_SBA} || (!(false) || ({ATM_FORE200E_USE_TASKLET})) && (!({ATM_FORE200E_USE_TASKLET}) || (false))
Variables: 3886. 
Variable ordering: 8, 210, 351, 1884, 2196, 3105, 3297
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	3105	{SBUS}	0	2
4	2196	{NETDEVICES}	0	3
5	1884	{ATM_FORE200E_SBA}	0	4
6	351	{ATM_FORE200E_USE_TASKLET}	1	5
7	2196	{NETDEVICES}	0	2
8	1884	{ATM_FORE200E_SBA}	0	7
9	351	{ATM_FORE200E_USE_TASKLET}	1	8
10	210	{PCI}	6	9
11	351	{ATM_FORE200E_USE_TASKLET}	1	4
12	351	{ATM_FORE200E_USE_TASKLET}	1	7
13	210	{PCI}	11	12
14	8	{ATM_FORE200E_PCA}	10	13
# END BDD 204 (T 0 204)

# BEGIN BDD 205 (T 0 205)
BDD tree for {NETDEVICES} && {PCI} && {ATM} || (!(false) || ({ATM_HE})) && (!({ATM_HE}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2484, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2484	{ATM_HE}	1	0
3	3297	{ATM}	0	1
4	2484	{ATM_HE}	1	3
5	2196	{NETDEVICES}	2	4
6	210	{PCI}	2	5
# END BDD 205 (T 0 205)

# BEGIN BDD 206 (T 0 206)
BDD tree for {NETDEVICES} && {ATM} && {ATM_HE} || (!(false) || ({ATM_HE_USE_SUNI})) && (!({ATM_HE_USE_SUNI}) || (false))
Variables: 3886. 
Variable ordering: 2196, 2484, 3063, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3063	{ATM_HE_USE_SUNI}	1	0
3	3297	{ATM}	0	1
4	3063	{ATM_HE_USE_SUNI}	1	3
5	2484	{ATM_HE}	2	4
6	2196	{NETDEVICES}	2	5
# END BDD 206 (T 0 206)

# BEGIN BDD 207 (T 0 207)
BDD tree for {NETDEVICES} && {PCI} && {ATM} || (!(false) || ({ATM_HORIZON})) && (!({ATM_HORIZON}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2981, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2981	{ATM_HORIZON}	1	0
3	3297	{ATM}	0	1
4	2981	{ATM_HORIZON}	1	3
5	2196	{NETDEVICES}	2	4
6	210	{PCI}	2	5
# END BDD 207 (T 0 207)

# BEGIN BDD 208 (T 0 208)
BDD tree for {NETDEVICES} && {ATM} && {ATM_HORIZON} || (!(false) || ({ATM_HORIZON_DEBUG})) && (!({ATM_HORIZON_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 396, 2196, 2981, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2981	{ATM_HORIZON}	0	2
4	2196	{NETDEVICES}	0	3
5	396	{ATM_HORIZON_DEBUG}	1	4
# END BDD 208 (T 0 208)

# BEGIN BDD 209 (T 0 209)
BDD tree for {NETDEVICES} && {PCI} && {ATM} && {64BIT} || (!(false) || ({ATM_IA})) && (!({ATM_IA}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2231, 2271, 3297
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2231	{ATM_IA}	1	0
3	3297	{ATM}	0	1
4	2271	{64BIT}	0	3
5	2231	{ATM_IA}	1	4
6	2196	{NETDEVICES}	2	5
7	210	{PCI}	2	6
# END BDD 209 (T 0 209)

# BEGIN BDD 210 (T 0 210)
BDD tree for {NETDEVICES} && {ATM} && {ATM_IA} || (!(false) || ({ATM_IA_DEBUG})) && (!({ATM_IA_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1781, 2196, 2231, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2231	{ATM_IA}	0	2
4	2196	{NETDEVICES}	0	3
5	1781	{ATM_IA_DEBUG}	1	4
# END BDD 210 (T 0 210)

# BEGIN BDD 211 (T 0 211)
BDD tree for {NETDEVICES} && {PCI} && {ATM} || (!(false) || ({ATM_IDT77252})) && (!({ATM_IDT77252}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 3058, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3058	{ATM_IDT77252}	1	0
3	3297	{ATM}	0	1
4	3058	{ATM_IDT77252}	1	3
5	2196	{NETDEVICES}	2	4
6	210	{PCI}	2	5
# END BDD 211 (T 0 211)

# BEGIN BDD 212 (T 0 212)
BDD tree for {NETDEVICES} && {ATM} && {ATM_IDT77252} || (!(false) || ({ATM_IDT77252_DEBUG})) && (!({ATM_IDT77252_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 138, 2196, 3058, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	3058	{ATM_IDT77252}	0	2
4	2196	{NETDEVICES}	0	3
5	138	{ATM_IDT77252_DEBUG}	1	4
# END BDD 212 (T 0 212)

# BEGIN BDD 213 (T 0 213)
BDD tree for {NETDEVICES} && {ATM} && {ATM_IDT77252} || (!(false) || ({ATM_IDT77252_RCV_ALL})) && (!({ATM_IDT77252_RCV_ALL}) || (false))
Variables: 3886. 
Variable ordering: 2196, 2848, 3058, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2848	{ATM_IDT77252_RCV_ALL}	1	0
3	3297	{ATM}	0	1
4	3058	{ATM_IDT77252}	0	3
5	2848	{ATM_IDT77252_RCV_ALL}	1	4
6	2196	{NETDEVICES}	2	5
# END BDD 213 (T 0 213)

# BEGIN BDD 214 (T 0 214)
BDD tree for (!({NETDEVICES} && {ATM} && {ATM_IDT77252}) || ({ATM_IDT77252_USE_SUNI})) && (!({ATM_IDT77252_USE_SUNI}) || ({NETDEVICES} && {ATM} && {ATM_IDT77252}))
Variables: 3886. 
Variable ordering: 1250, 2196, 3058, 3297
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	1	0
3	3058	{ATM_IDT77252}	1	2
4	2196	{NETDEVICES}	1	3
5	3297	{ATM}	0	1
6	3058	{ATM_IDT77252}	0	5
7	2196	{NETDEVICES}	0	6
8	1250	{ATM_IDT77252_USE_SUNI}	4	7
# END BDD 214 (T 0 214)

# BEGIN BDD 215 (T 0 215)
BDD tree for {NETDEVICES} && {PCI} && {ATM} || (!(false) || ({ATM_LANAI})) && (!({ATM_LANAI}) || (false))
Variables: 3886. 
Variable ordering: 210, 1194, 2196, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1194	{ATM_LANAI}	1	0
3	3297	{ATM}	0	1
4	2196	{NETDEVICES}	0	3
5	1194	{ATM_LANAI}	1	4
6	210	{PCI}	2	5
# END BDD 215 (T 0 215)

# BEGIN BDD 216 (T 0 216)
BDD tree for {NET} && {ATM} || (!(false) || ({ATM_LANE})) && (!({ATM_LANE}) || (false))
Variables: 3886. 
Variable ordering: 922, 1371, 3297
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	1371	{NET}	0	2
4	922	{ATM_LANE}	1	3
# END BDD 216 (T 0 216)

# BEGIN BDD 217 (T 0 217)
BDD tree for {NET} && {ATM} && {INET} && {ATM_LANE} || (!(false) || ({ATM_MPOA})) && (!({ATM_MPOA}) || (false))
Variables: 3886. 
Variable ordering: 922, 1371, 3042, 3297, 3319
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3319	{ATM_MPOA}	1	0
3	3297	{ATM}	2	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	922	{ATM_LANE}	2	5
# END BDD 217 (T 0 217)

# BEGIN BDD 218 (T 0 218)
BDD tree for {NETDEVICES} && {PCI} && {ATM} && {64BIT} || (!(false) || ({ATM_NICSTAR})) && (!({ATM_NICSTAR}) || (false))
Variables: 3886. 
Variable ordering: 210, 987, 2196, 2271, 3297
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	987	{ATM_NICSTAR}	1	0
3	3297	{ATM}	0	1
4	2271	{64BIT}	0	3
5	2196	{NETDEVICES}	0	4
6	987	{ATM_NICSTAR}	1	5
7	210	{PCI}	2	6
# END BDD 218 (T 0 218)

# BEGIN BDD 219 (T 0 219)
BDD tree for {NETDEVICES} && {ATM} && {ATM_NICSTAR} || (!(false) || ({ATM_NICSTAR_USE_IDT77105})) && (!({ATM_NICSTAR_USE_IDT77105}) || (false))
Variables: 3886. 
Variable ordering: 319, 987, 2196, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2196	{NETDEVICES}	0	2
4	987	{ATM_NICSTAR}	0	3
5	319	{ATM_NICSTAR_USE_IDT77105}	1	4
# END BDD 219 (T 0 219)

# BEGIN BDD 220 (T 0 220)
BDD tree for {NETDEVICES} && {ATM} && {ATM_NICSTAR} || (!(false) || ({ATM_NICSTAR_USE_SUNI})) && (!({ATM_NICSTAR_USE_SUNI}) || (false))
Variables: 3886. 
Variable ordering: 987, 1790, 2196, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1790	{ATM_NICSTAR_USE_SUNI}	1	0
3	3297	{ATM}	0	1
4	2196	{NETDEVICES}	0	3
5	1790	{ATM_NICSTAR_USE_SUNI}	1	4
6	987	{ATM_NICSTAR}	2	5
# END BDD 220 (T 0 220)

# BEGIN BDD 221 (T 0 221)
BDD tree for {NETDEVICES} && {INET} && {ATM} || (!(false) || ({ATM_TCP})) && (!({ATM_TCP}) || (false))
Variables: 3886. 
Variable ordering: 530, 2196, 3042, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	3042	{INET}	0	2
4	2196	{NETDEVICES}	0	3
5	530	{ATM_TCP}	1	4
# END BDD 221 (T 0 221)

# BEGIN BDD 222 (T 0 222)
BDD tree for {NETDEVICES} && {PCI} && {ATM} || (!(false) || ({ATM_ZATM})) && (!({ATM_ZATM}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2996, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2996	{ATM_ZATM}	1	0
3	3297	{ATM}	0	1
4	2996	{ATM_ZATM}	1	3
5	2196	{NETDEVICES}	2	4
6	210	{PCI}	2	5
# END BDD 222 (T 0 222)

# BEGIN BDD 223 (T 0 223)
BDD tree for {NETDEVICES} && {ATM} && {ATM_ZATM} || (!(false) || ({ATM_ZATM_DEBUG})) && (!({ATM_ZATM_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1327, 2196, 2996, 3297
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2996	{ATM_ZATM}	0	2
4	2196	{NETDEVICES}	0	3
5	1327	{ATM_ZATM_DEBUG}	1	4
# END BDD 223 (T 0 223)

# BEGIN BDD 224 (T 0 224)
BDD tree for {NETDEVICES} && {UML} && {NET_POCKET} && {ISA} && {X86} || (!(false) || ({ATP})) && (!({ATP}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1244, 2196, 2228, 2499, 3040
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3040	{ATP}	1	0
3	2499	{NET_POCKET}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1244	{X86}	2	5
7	1185	{ISA}	2	6
# END BDD 224 (T 0 224)

# BEGIN BDD 225 (T 0 225)
BDD tree for {MIPS_AU1000} && {IRDA} || (!(false) || ({AU1000_FIR})) && (!({AU1000_FIR}) || (false))
Variables: 3886. 
Variable ordering: 1828, 2844, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2844	{AU1000_FIR}	1	0
3	3242	{IRDA}	0	1
4	2844	{AU1000_FIR}	1	3
5	1828	{MIPS_AU1000}	2	4
# END BDD 225 (T 0 225)

# BEGIN BDD 226 (T 0 226)
BDD tree for {AU1000_UART} || (!(false) || ({AU1000_SERIAL_CONSOLE})) && (!({AU1000_SERIAL_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 703, 751
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	751	{AU1000_UART}	0	1
3	703	{AU1000_SERIAL_CONSOLE}	1	2
# END BDD 226 (T 0 226)

# BEGIN BDD 227 (T 0 227)
BDD tree for {SERIAL_NONSTANDARD} && {MIPS} || (!(false) || ({AU1000_UART})) && (!({AU1000_UART}) || (false))
Variables: 3886. 
Variable ordering: 69, 751, 2837
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	751	{AU1000_UART}	1	0
3	2837	{SERIAL_NONSTANDARD}	0	1
4	751	{AU1000_UART}	1	3
5	69	{MIPS}	2	4
# END BDD 227 (T 0 227)

# BEGIN BDD 228 (T 0 228)
BDD tree for {AUDIT} && {X86} || {PPC64} || {ARCH_S390} || {IA64} || {UML} || (!({AUDIT} && {X86} || {PPC64} || {ARCH_S390} || {IA64} || {UML} && {SECURITY_SELINUX}) || ({AUDITSYSCALL})) && (!({AUDITSYSCALL}) || ({AUDIT} && {X86} || {PPC64} || {ARCH_S390} || {IA64} || {UML} && {SECURITY_SELINUX}))
Variables: 3886. 
Variable ordering: 1057, 1244, 1434, 1924, 2228, 2728, 2980, 3362
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3362	{PPC64}	0	1
3	2980	{IA64}	2	1
4	2728	{ARCH_S390}	3	1
5	2228	{UML}	4	1
6	1924	{AUDIT}	0	5
7	1924	{AUDIT}	0	1
8	1244	{X86}	6	7
9	1057	{AUDITSYSCALL}	1	8
# END BDD 228 (T 0 228)

# BEGIN BDD 229 (T 0 229)
BDD tree for {HAMRADIO} && {NET} || (!(false) || ({AX25})) && (!({AX25}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1662, 3217
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1662	{AX25}	1	0
3	3217	{HAMRADIO}	0	1
4	1662	{AX25}	1	3
5	1371	{NET}	2	4
# END BDD 229 (T 0 229)

# BEGIN BDD 230 (T 0 230)
BDD tree for {AX25} || (!(false) || ({AX25_DAMA_SLAVE})) && (!({AX25_DAMA_SLAVE}) || (false))
Variables: 3886. 
Variable ordering: 394, 1662
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1662	{AX25}	0	1
3	394	{AX25_DAMA_SLAVE}	1	2
# END BDD 230 (T 0 230)

# BEGIN BDD 231 (T 0 231)
BDD tree for {ISA} && {CD_NO_IDESCSI} || (!(false) || ({AZTCD})) && (!({AZTCD}) || (false))
Variables: 3886. 
Variable ordering: 111, 1112, 1185
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1112	{AZTCD}	1	0
3	1185	{ISA}	0	1
4	1112	{AZTCD}	1	3
5	111	{CD_NO_IDESCSI}	2	4
# END BDD 231 (T 0 231)

# BEGIN BDD 232 (T 0 232)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} && {EXPERIMENTAL} || (!(false) || ({B44})) && (!({B44}) || (false))
Variables: 3886. 
Variable ordering: 210, 1711, 2196, 2228, 2587, 2636
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2636	{B44}	1	0
3	2587	{NET_PCI}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	210	{PCI}	2	6
# END BDD 232 (T 0 232)

# BEGIN BDD 233 (T 0 233)
BDD tree for {FB} && {SYSFS} && {BACKLIGHT_LCD_SUPPORT} || (!({FB} && {SYSFS} && {BACKLIGHT_LCD_SUPPORT}) || ({BACKLIGHT_CLASS_DEVICE})) && (!({BACKLIGHT_CLASS_DEVICE}) || ({FB} && {SYSFS} && {BACKLIGHT_LCD_SUPPORT}))
Variables: 3886. 
Variable ordering: 538, 693, 735, 1039
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	735	{BACKLIGHT_CLASS_DEVICE}	1	0
3	1039	{BACKLIGHT_LCD_SUPPORT}	0	1
4	735	{BACKLIGHT_CLASS_DEVICE}	1	3
5	693	{FB}	2	4
6	538	{SYSFS}	2	5
# END BDD 233 (T 0 233)

# BEGIN BDD 234 (T 0 234)
BDD tree for {FB} && {SYSFS} && {BACKLIGHT_DEVICE} && {PXA_SHARPSL} || (!({FB} && {SYSFS} && {BACKLIGHT_DEVICE} && {PXA_SHARPSL}) || ({BACKLIGHT_CORGI})) && (!({BACKLIGHT_CORGI}) || ({FB} && {SYSFS} && {BACKLIGHT_DEVICE} && {PXA_SHARPSL}))
Variables: 3886. 
Variable ordering: 538, 693, 738, 1186, 1629
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	738	{BACKLIGHT_CORGI}	1	0
3	1629	{BACKLIGHT_DEVICE}	0	1
4	1186	{PXA_SHARPSL}	0	3
5	738	{BACKLIGHT_CORGI}	1	4
6	693	{FB}	2	5
7	538	{SYSFS}	2	6
# END BDD 234 (T 0 234)

# BEGIN BDD 235 (T 0 235)
BDD tree for (!({FB} && {SYSFS} && {BACKLIGHT_CLASS_DEVICE}) || ({BACKLIGHT_DEVICE})) && (!({BACKLIGHT_DEVICE}) || ({FB} && {SYSFS} && {BACKLIGHT_CLASS_DEVICE}))
Variables: 3886. 
Variable ordering: 538, 693, 735, 1629
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1629	{BACKLIGHT_DEVICE}	1	0
3	1629	{BACKLIGHT_DEVICE}	0	1
4	735	{BACKLIGHT_CLASS_DEVICE}	2	3
5	693	{FB}	2	4
6	538	{SYSFS}	2	5
# END BDD 235 (T 0 235)

# BEGIN BDD 236 (T 0 236)
BDD tree for {FB} && {SYSFS} || (!(false) || ({BACKLIGHT_LCD_SUPPORT})) && (!({BACKLIGHT_LCD_SUPPORT}) || (false))
Variables: 3886. 
Variable ordering: 538, 693, 1039
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1039	{BACKLIGHT_LCD_SUPPORT}	1	0
3	693	{FB}	2	1
4	538	{SYSFS}	2	3
# END BDD 236 (T 0 236)

# BEGIN BDD 237 (T 0 237)
BDD tree for {EMBEDDED} || (!(true) || ({BASE_FULL})) && (!({BASE_FULL}) || (true))
Variables: 3886. 
Variable ordering: 1287, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	1287	{BASE_FULL}	2	1
# END BDD 237 (T 0 237)

# BEGIN BDD 238 (T 0 238)
BDD tree for (!({BASE_FULL} || {BASE_FULL} && {BASE_FULL}) || ({BASE_SMALL})) && (!({BASE_SMALL}) || ({BASE_FULL} || {BASE_FULL} && {BASE_FULL}))
Variables: 3886. 
Variable ordering: 1287, 1964
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1964	{BASE_SMALL}	1	0
3	1964	{BASE_SMALL}	0	1
4	1287	{BASE_FULL}	2	3
# END BDD 238 (T 0 238)

# BEGIN BDD 239 (T 0 239)
BDD tree for {HAMRADIO} && {NET} && {PARPORT} && {AX25} && {64BIT} || (!(false) || ({BAYCOM_EPP})) && (!({BAYCOM_EPP}) || (false))
Variables: 3886. 
Variable ordering: 863, 1371, 1662, 2271, 2967, 3217
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2967	{BAYCOM_EPP}	1	0
3	3217	{HAMRADIO}	0	1
4	2967	{BAYCOM_EPP}	1	3
5	2271	{64BIT}	2	4
6	1662	{AX25}	2	5
7	1371	{NET}	2	6
8	863	{PARPORT}	2	7
# END BDD 239 (T 0 239)

# BEGIN BDD 240 (T 0 240)
BDD tree for {HAMRADIO} && {NET} && {PARPORT} && {AX25} || (!(false) || ({BAYCOM_PAR})) && (!({BAYCOM_PAR}) || (false))
Variables: 3886. 
Variable ordering: 863, 1371, 1386, 1662, 3217
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1386	{BAYCOM_PAR}	1	0
3	3217	{HAMRADIO}	0	1
4	1662	{AX25}	0	3
5	1386	{BAYCOM_PAR}	1	4
6	1371	{NET}	2	5
7	863	{PARPORT}	2	6
# END BDD 240 (T 0 240)

# BEGIN BDD 241 (T 0 241)
BDD tree for {HAMRADIO} && {NET} && {AX25} || (!(false) || ({BAYCOM_SER_FDX})) && (!({BAYCOM_SER_FDX}) || (false))
Variables: 3886. 
Variable ordering: 22, 1371, 1662, 3217
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3217	{HAMRADIO}	0	1
3	1662	{AX25}	0	2
4	1371	{NET}	0	3
5	22	{BAYCOM_SER_FDX}	1	4
# END BDD 241 (T 0 241)

# BEGIN BDD 242 (T 0 242)
BDD tree for {HAMRADIO} && {NET} && {AX25} || (!(false) || ({BAYCOM_SER_HDX})) && (!({BAYCOM_SER_HDX}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1662, 1739, 3217
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1739	{BAYCOM_SER_HDX}	1	0
3	3217	{HAMRADIO}	0	1
4	1739	{BAYCOM_SER_HDX}	1	3
5	1662	{AX25}	2	4
6	1371	{NET}	2	5
# END BDD 242 (T 0 242)

# BEGIN BDD 243 (T 0 243)
BDD tree for {BEFS_FS} || (!(false) || ({BEFS_DEBUG})) && (!({BEFS_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 278, 1321
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1321	{BEFS_DEBUG}	1	0
3	278	{BEFS_FS}	2	1
# END BDD 243 (T 0 243)

# BEGIN BDD 244 (T 0 244)
BDD tree for {EXPERIMENTAL} || (!(false) || ({BEFS_FS})) && (!({BEFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 278, 1711
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	278	{BEFS_FS}	1	2
# END BDD 244 (T 0 244)

# BEGIN BDD 245 (T 0 245)
BDD tree for {EXPERIMENTAL} || (!(false) || ({BFS_FS})) && (!({BFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 789, 1711
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	789	{BFS_FS}	1	2
# END BDD 245 (T 0 245)

# BEGIN BDD 246 (T 0 246)
BDD tree for {X86} && {X86_64} || {ALPHA} || {ARM} || {M68K} || {SPARC32} || (!(false) || ({BINFMT_AOUT})) && (!({BINFMT_AOUT}) || (false))
Variables: 3886. 
Variable ordering: 209, 1184, 1244, 1723, 1878, 2407, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2407	{SPARC32}	2	1
4	1878	{ALPHA}	3	1
5	1723	{BINFMT_AOUT}	1	4
6	1244	{X86}	5	1
7	1184	{X86_64}	5	6
8	209	{ARM}	7	1
# END BDD 246 (T 0 246)

# BEGIN BDD 247 (T 0 247)
BDD tree for {MMU} || (!({MMU}) || ({BINFMT_ELF})) && (!({BINFMT_ELF}) || ({MMU}))
Variables: 3886. 
Variable ordering: 395, 1480
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1480	{MMU}	0	1
3	395	{BINFMT_ELF}	1	2
# END BDD 247 (T 0 247)

# BEGIN BDD 248 (T 0 248)
BDD tree for {FRV} || (!({FRV}) || ({BINFMT_ELF_FDPIC})) && (!({BINFMT_ELF_FDPIC}) || ({FRV}))
Variables: 3886. 
Variable ordering: 1159, 3246
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3246	{FRV}	0	1
3	1159	{BINFMT_ELF_FDPIC}	1	2
# END BDD 248 (T 0 248)

# BEGIN BDD 249 (T 0 249)
BDD tree for {ALPHA} || (!(false) || ({BINFMT_EM86})) && (!({BINFMT_EM86}) || (false))
Variables: 3886. 
Variable ordering: 1173, 1878
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1878	{ALPHA}	0	1
3	1173	{BINFMT_EM86}	1	2
# END BDD 249 (T 0 249)

# BEGIN BDD 250 (T 0 250)
BDD tree for {MMU} || {SUPERH} || (!(false) || ({BINFMT_FLAT})) && (!({BINFMT_FLAT}) || (false))
Variables: 3886. 
Variable ordering: 1272, 1480, 2440
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2440	{BINFMT_FLAT}	1	0
3	1480	{MMU}	2	1
4	1272	{SUPERH}	3	1
# END BDD 250 (T 0 250)

# BEGIN BDD 251 (T 0 251)
BDD tree for {BINFMT_FLAT} || (!(false) || ({BINFMT_SHARED_FLAT})) && (!({BINFMT_SHARED_FLAT}) || (false))
Variables: 3886. 
Variable ordering: 334, 2440
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2440	{BINFMT_FLAT}	0	1
3	334	{BINFMT_SHARED_FLAT}	1	2
# END BDD 251 (T 0 251)

# BEGIN BDD 252 (T 0 252)
BDD tree for {PARISC} && {HPUX} || (!(false) || ({BINFMT_SOM})) && (!({BINFMT_SOM}) || (false))
Variables: 3886. 
Variable ordering: 975, 2535, 2575
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2575	{PARISC}	0	1
3	2535	{HPUX}	0	2
4	975	{BINFMT_SOM}	1	3
# END BDD 252 (T 0 252)

# BEGIN BDD 253 (T 0 253)
BDD tree for {BINFMT_FLAT} || (!(false) || ({BINFMT_ZFLAT})) && (!({BINFMT_ZFLAT}) || (false))
Variables: 3886. 
Variable ordering: 1557, 2440
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2440	{BINFMT_FLAT}	0	1
3	1557	{BINFMT_ZFLAT}	1	2
# END BDD 253 (T 0 253)

# BEGIN BDD 254 (T 0 254)
BDD tree for {PCI} || (!(false) || ({BLK_CPQ_CISS_DA})) && (!({BLK_CPQ_CISS_DA}) || (false))
Variables: 3886. 
Variable ordering: 210, 343
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	343	{BLK_CPQ_CISS_DA}	1	0
3	210	{PCI}	2	1
# END BDD 254 (T 0 254)

# BEGIN BDD 255 (T 0 255)
BDD tree for {PCI} || (!(false) || ({BLK_CPQ_DA})) && (!({BLK_CPQ_DA}) || (false))
Variables: 3886. 
Variable ordering: 210, 903
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	903	{BLK_CPQ_DA}	1	0
3	210	{PCI}	2	1
# END BDD 255 (T 0 255)

# BEGIN BDD 256 (T 0 256)
BDD tree for {PCI} && {SCSI} || (!(false) || ({BLK_DEV_3W_XXXX_RAID})) && (!({BLK_DEV_3W_XXXX_RAID}) || (false))
Variables: 3886. 
Variable ordering: 210, 296, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	296	{BLK_DEV_3W_XXXX_RAID}	1	0
3	2567	{SCSI}	0	1
4	296	{BLK_DEV_3W_XXXX_RAID}	1	3
5	210	{PCI}	2	4
# END BDD 256 (T 0 256)

# BEGIN BDD 257 (T 0 257)
BDD tree for {IDE} && {BLK_DEV_IDE} && {IDE_CHIPSETS} || (!(false) || ({BLK_DEV_4DRIVES})) && (!({BLK_DEV_4DRIVES}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2288, 2528
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2288	{BLK_DEV_4DRIVES}	1	0
3	2528	{IDE_CHIPSETS}	0	1
4	2288	{BLK_DEV_4DRIVES}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 257 (T 0 257)

# BEGIN BDD 258 (T 0 258)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_AEC62XX})) && (!({BLK_DEV_AEC62XX}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1561, 2326
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1561	{BLK_DEV_AEC62XX}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	1561	{BLK_DEV_AEC62XX}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 258 (T 0 258)

# BEGIN BDD 259 (T 0 259)
BDD tree for {IDE} && {BLK_DEV_IDE} && {IDE_CHIPSETS} || (!(false) || ({BLK_DEV_ALI14XX})) && (!({BLK_DEV_ALI14XX}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1659, 2528
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1659	{BLK_DEV_ALI14XX}	1	0
3	2528	{IDE_CHIPSETS}	0	1
4	1659	{BLK_DEV_ALI14XX}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 259 (T 0 259)

# BEGIN BDD 260 (T 0 260)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_ALI15X3})) && (!({BLK_DEV_ALI15X3}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1525, 2326
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1525	{BLK_DEV_ALI15X3}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	1525	{BLK_DEV_ALI15X3}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 260 (T 0 260)

# BEGIN BDD 261 (T 0 261)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_AMD74XX})) && (!({BLK_DEV_AMD74XX}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1818, 2326
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1818	{BLK_DEV_AMD74XX}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	1818	{BLK_DEV_AMD74XX}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 261 (T 0 261)

# BEGIN BDD 262 (T 0 262)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} && {X86} || (!(false) || ({BLK_DEV_ATIIXP})) && (!({BLK_DEV_ATIIXP}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1244, 2095, 2326
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2095	{BLK_DEV_ATIIXP}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	2095	{BLK_DEV_ATIIXP}	1	3
5	1244	{X86}	2	4
6	1110	{IDE}	2	5
7	878	{BLK_DEV_IDE}	2	6
# END BDD 262 (T 0 262)

# BEGIN BDD 263 (T 0 263)
BDD tree for {IDE} && {BLK_DEV_IDE} && {ZORRO} && {EXPERIMENTAL} || (!(false) || ({BLK_DEV_BUDDHA})) && (!({BLK_DEV_BUDDHA}) || (false))
Variables: 3886. 
Variable ordering: 878, 911, 1110, 1711, 2526
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	911	{BLK_DEV_BUDDHA}	1	0
3	2526	{ZORRO}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1110	{IDE}	0	4
6	911	{BLK_DEV_BUDDHA}	1	5
7	878	{BLK_DEV_IDE}	2	6
# END BDD 263 (T 0 263)

# BEGIN BDD 264 (T 0 264)
BDD tree for {IDE} && {BLK_DEV_IDE} && {X86} || (!(false) || ({BLK_DEV_CMD640})) && (!({BLK_DEV_CMD640}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1244, 1604
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1604	{BLK_DEV_CMD640}	1	0
3	1244	{X86}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 264 (T 0 264)

# BEGIN BDD 265 (T 0 265)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_CMD640} || (!(false) || ({BLK_DEV_CMD640_ENHANCED})) && (!({BLK_DEV_CMD640_ENHANCED}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1604, 2063
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2063	{BLK_DEV_CMD640_ENHANCED}	1	0
3	1604	{BLK_DEV_CMD640}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 265 (T 0 265)

# BEGIN BDD 266 (T 0 266)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_CMD64X})) && (!({BLK_DEV_CMD64X}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2160, 2326
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2160	{BLK_DEV_CMD64X}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	2160	{BLK_DEV_CMD64X}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 266 (T 0 266)

# BEGIN BDD 267 (T 0 267)
BDD tree for (!({BLK_DEV_UBD}) || ({BLK_DEV_COW_COMMON})) && (!({BLK_DEV_COW_COMMON}) || ({BLK_DEV_UBD}))
Variables: 3886. 
Variable ordering: 1536, 2110
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2110	{BLK_DEV_UBD}	1	0
3	2110	{BLK_DEV_UBD}	0	1
4	1536	{BLK_DEV_COW_COMMON}	2	3
# END BDD 267 (T 0 267)

# BEGIN BDD 268 (T 0 268)
BDD tree for {BLK_DEV_LOOP} || (!(false) || ({BLK_DEV_CRYPTOLOOP})) && (!({BLK_DEV_CRYPTOLOOP}) || (false))
Variables: 3886. 
Variable ordering: 1712, 2803
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2803	{BLK_DEV_LOOP}	0	1
3	1712	{BLK_DEV_CRYPTOLOOP}	1	2
# END BDD 268 (T 0 268)

# BEGIN BDD 269 (T 0 269)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} && {EXPERIMENTAL} || (!(false) || ({BLK_DEV_CS5520})) && (!({BLK_DEV_CS5520}) || (false))
Variables: 3886. 
Variable ordering: 777, 878, 1110, 1711, 2326
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2326	{BLK_DEV_IDEDMA_PCI}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1110	{IDE}	0	3
5	878	{BLK_DEV_IDE}	0	4
6	777	{BLK_DEV_CS5520}	1	5
# END BDD 269 (T 0 269)

# BEGIN BDD 270 (T 0 270)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_CS5530})) && (!({BLK_DEV_CS5530}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 3358
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3358	{BLK_DEV_CS5530}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 270 (T 0 270)

# BEGIN BDD 271 (T 0 271)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_CY82C693})) && (!({BLK_DEV_CY82C693}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 2745
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2745	{BLK_DEV_CY82C693}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 271 (T 0 271)

# BEGIN BDD 272 (T 0 272)
BDD tree for {PCI} || (!(false) || ({BLK_DEV_DAC960})) && (!({BLK_DEV_DAC960}) || (false))
Variables: 3886. 
Variable ordering: 210, 2254
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2254	{BLK_DEV_DAC960}	1	0
3	210	{PCI}	2	1
# END BDD 272 (T 0 272)

# BEGIN BDD 273 (T 0 273)
BDD tree for {MD} || (!(false) || ({BLK_DEV_DM})) && (!({BLK_DEV_DM}) || (false))
Variables: 3886. 
Variable ordering: 1313, 2641
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2641	{BLK_DEV_DM}	1	0
3	1313	{MD}	2	1
# END BDD 273 (T 0 273)

# BEGIN BDD 274 (T 0 274)
BDD tree for {IDE} && {BLK_DEV_IDE} && {IDE_CHIPSETS} || (!(false) || ({BLK_DEV_DTC2278})) && (!({BLK_DEV_DTC2278}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2528, 3171
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3171	{BLK_DEV_DTC2278}	1	0
3	2528	{IDE_CHIPSETS}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 274 (T 0 274)

# BEGIN BDD 275 (T 0 275)
BDD tree for {IDE} && {BLK_DEV_IDE} && {ATARI} || (!(false) || ({BLK_DEV_FALCON_IDE})) && (!({BLK_DEV_FALCON_IDE}) || (false))
Variables: 3886. 
Variable ordering: 39, 878, 1110, 1388
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1388	{BLK_DEV_FALCON_IDE}	1	0
3	1110	{IDE}	2	1
4	878	{BLK_DEV_IDE}	2	3
5	39	{ATARI}	2	4
# END BDD 275 (T 0 275)

# BEGIN BDD 276 (T 0 276)
BDD tree for {ARCH_S390} && {M68K} && {IA64} && {UML} && {ARM} || {Q40} || {SUN3X} && {BROKEN} || {ARCH_RPC} || {ARCH_EBSA285} || (!(false) || ({BLK_DEV_FD})) && (!({BLK_DEV_FD}) || (false))
Variables: 3886. 
Variable ordering: 209, 438, 1479, 1681, 2059, 2213, 2228, 2728, 2762, 2770, 2980
Vertices: 21
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2762	{Q40}	0	1
3	2213	{BLK_DEV_FD}	1	2
4	1681	{ARCH_EBSA285}	3	1
5	2059	{BROKEN}	3	1
6	1681	{ARCH_EBSA285}	5	1
7	1479	{SUN3X}	4	6
8	438	{ARCH_RPC}	7	1
9	2980	{IA64}	0	1
10	2770	{M68K}	0	9
11	2762	{Q40}	10	1
12	2728	{ARCH_S390}	2	11
13	2228	{UML}	2	12
14	2213	{BLK_DEV_FD}	1	13
15	1681	{ARCH_EBSA285}	14	1
17	1681	{ARCH_EBSA285}	16	1
16	2059	{BROKEN}	14	1
19	438	{ARCH_RPC}	18	1
18	1479	{SUN3X}	15	17
20	209	{ARM}	8	19
# END BDD 276 (T 0 276)

# BEGIN BDD 277 (T 0 277)
BDD tree for {IDE} && {BLK_DEV_IDE} && {AMIGA} || (!(false) || ({BLK_DEV_GAYLE})) && (!({BLK_DEV_GAYLE}) || (false))
Variables: 3886. 
Variable ordering: 878, 942, 1110, 2592
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	942	{BLK_DEV_GAYLE}	1	0
3	2592	{AMIGA}	0	1
4	1110	{IDE}	0	3
5	942	{BLK_DEV_GAYLE}	1	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 277 (T 0 277)

# BEGIN BDD 278 (T 0 278)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEPCI} || (!(false) || ({BLK_DEV_GENERIC})) && (!({BLK_DEV_GENERIC}) || (false))
Variables: 3886. 
Variable ordering: 160, 878, 937, 1110
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1110	{IDE}	0	1
3	937	{BLK_DEV_IDEPCI}	0	2
4	878	{BLK_DEV_IDE}	0	3
5	160	{BLK_DEV_GENERIC}	1	4
# END BDD 278 (T 0 278)

# BEGIN BDD 279 (T 0 279)
BDD tree for (!({IDE} && {BLK_DEV_HD_IDE} || {BLK_DEV_HD_ONLY}) || ({BLK_DEV_HD})) && (!({BLK_DEV_HD}) || ({IDE} && {BLK_DEV_HD_IDE} || {BLK_DEV_HD_ONLY}))
Variables: 3886. 
Variable ordering: 205, 519, 1110, 3292
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3292	{BLK_DEV_HD_ONLY}	1	0
3	1110	{IDE}	1	2
4	1110	{IDE}	1	0
5	519	{BLK_DEV_HD_IDE}	3	4
6	3292	{BLK_DEV_HD_ONLY}	0	1
7	1110	{IDE}	0	6
8	1110	{IDE}	0	1
9	519	{BLK_DEV_HD_IDE}	7	8
10	205	{BLK_DEV_HD}	5	9
# END BDD 279 (T 0 279)

# BEGIN BDD 280 (T 0 280)
BDD tree for {IDE} && {BLK_DEV_IDE} && {X86} || {SH_MPC1211} || (!(false) || ({BLK_DEV_HD_IDE})) && (!({BLK_DEV_HD_IDE}) || (false))
Variables: 3886. 
Variable ordering: 519, 878, 1110, 1244, 2868
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2868	{SH_MPC1211}	0	1
3	1244	{X86}	2	1
4	1110	{IDE}	0	3
5	878	{BLK_DEV_IDE}	0	4
6	519	{BLK_DEV_HD_IDE}	1	5
# END BDD 280 (T 0 280)

# BEGIN BDD 281 (T 0 281)
BDD tree for {IDE} && {BLK_DEV_IDE} || (!(false) || ({BLK_DEV_HD_ONLY})) && (!({BLK_DEV_HD_ONLY}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 3292
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3292	{BLK_DEV_HD_ONLY}	1	0
3	1110	{IDE}	2	1
4	878	{BLK_DEV_IDE}	2	3
# END BDD 281 (T 0 281)

# BEGIN BDD 282 (T 0 282)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_HPT34X})) && (!({BLK_DEV_HPT34X}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2036, 2326
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2036	{BLK_DEV_HPT34X}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	2036	{BLK_DEV_HPT34X}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 282 (T 0 282)

# BEGIN BDD 283 (T 0 283)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_HPT366})) && (!({BLK_DEV_HPT366}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1607, 2326
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1607	{BLK_DEV_HPT366}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	1607	{BLK_DEV_HPT366}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 283 (T 0 283)

# BEGIN BDD 284 (T 0 284)
BDD tree for {IDE} && {BLK_DEV_IDE} && {IDE_CHIPSETS} || (!(false) || ({BLK_DEV_HT6560B})) && (!({BLK_DEV_HT6560B}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2528, 2712
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2712	{BLK_DEV_HT6560B}	1	0
3	2528	{IDE_CHIPSETS}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 284 (T 0 284)

# BEGIN BDD 285 (T 0 285)
BDD tree for {IDE} || (!(false) || ({BLK_DEV_IDE})) && (!({BLK_DEV_IDE}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1110	{IDE}	0	1
3	878	{BLK_DEV_IDE}	1	2
# END BDD 285 (T 0 285)

# BEGIN BDD 286 (T 0 286)
BDD tree for {IDE} && {BLK_DEV_IDE} || (!(false) || ({BLK_DEV_IDECD})) && (!({BLK_DEV_IDECD}) || (false))
Variables: 3886. 
Variable ordering: 172, 878, 1110
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1110	{IDE}	0	1
3	878	{BLK_DEV_IDE}	0	2
4	172	{BLK_DEV_IDECD}	1	3
# END BDD 286 (T 0 286)

# BEGIN BDD 287 (T 0 287)
BDD tree for {IDE} && {BLK_DEV_IDE} && {PCMCIA} || (!(false) || ({BLK_DEV_IDECS})) && (!({BLK_DEV_IDECS}) || (false))
Variables: 3886. 
Variable ordering: 266, 878, 1110, 2001
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2001	{PCMCIA}	0	1
3	1110	{IDE}	0	2
4	878	{BLK_DEV_IDE}	0	3
5	266	{BLK_DEV_IDECS}	1	4
# END BDD 287 (T 0 287)

# BEGIN BDD 288 (T 0 288)
BDD tree for {IDE} && {BLK_DEV_IDE} || (!(false) || ({BLK_DEV_IDEDISK})) && (!({BLK_DEV_IDEDISK}) || (false))
Variables: 3886. 
Variable ordering: 700, 878, 1110
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1110	{IDE}	0	1
3	878	{BLK_DEV_IDE}	0	2
4	700	{BLK_DEV_IDEDISK}	1	3
# END BDD 288 (T 0 288)

# BEGIN BDD 289 (T 0 289)
BDD tree for (!({IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || {BLK_DEV_IDEDMA_PMAC} || {BLK_DEV_IDEDMA_ICS}) || ({BLK_DEV_IDEDMA})) && (!({BLK_DEV_IDEDMA}) || ({IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || {BLK_DEV_IDEDMA_PMAC} || {BLK_DEV_IDEDMA_ICS}))
Variables: 3886. 
Variable ordering: 588, 601, 878, 1110, 2326, 2989
Vertices: 17
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2989	{BLK_DEV_IDEDMA_PMAC}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	0
4	1110	{IDE}	1	3
5	878	{BLK_DEV_IDE}	1	4
6	2989	{BLK_DEV_IDEDMA_PMAC}	0	1
7	2326	{BLK_DEV_IDEDMA_PCI}	6	1
8	1110	{IDE}	0	7
9	878	{BLK_DEV_IDE}	0	8
10	601	{BLK_DEV_IDEDMA}	5	9
11	1110	{IDE}	1	0
12	878	{BLK_DEV_IDE}	1	11
13	1110	{IDE}	0	1
14	878	{BLK_DEV_IDE}	0	13
15	601	{BLK_DEV_IDEDMA}	12	14
16	588	{BLK_DEV_IDEDMA_ICS}	10	15
# END BDD 289 (T 0 289)

# BEGIN BDD 290 (T 0 290)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_IDEDMA_FORCED})) && (!({BLK_DEV_IDEDMA_FORCED}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1141, 2326
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1141	{BLK_DEV_IDEDMA_FORCED}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	1141	{BLK_DEV_IDEDMA_FORCED}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 290 (T 0 290)

# BEGIN BDD 291 (T 0 291)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDE_ICSIDE} || (!(false) || ({BLK_DEV_IDEDMA_ICS})) && (!({BLK_DEV_IDEDMA_ICS}) || (false))
Variables: 3886. 
Variable ordering: 304, 588, 878, 1110
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	588	{BLK_DEV_IDEDMA_ICS}	1	0
3	1110	{IDE}	0	1
4	878	{BLK_DEV_IDE}	0	3
5	588	{BLK_DEV_IDEDMA_ICS}	1	4
6	304	{BLK_DEV_IDE_ICSIDE}	2	5
# END BDD 291 (T 0 291)

# BEGIN BDD 292 (T 0 292)
BDD tree for {IDE} && {BLK_DEV_IDE} && {PCI} && {BLK_DEV_IDEPCI} || (!(false) || ({BLK_DEV_IDEDMA_PCI})) && (!({BLK_DEV_IDEDMA_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 878, 937, 1110, 2326
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2326	{BLK_DEV_IDEDMA_PCI}	1	0
3	1110	{IDE}	2	1
4	937	{BLK_DEV_IDEPCI}	2	3
5	878	{BLK_DEV_IDE}	2	4
6	210	{PCI}	2	5
# END BDD 292 (T 0 292)

# BEGIN BDD 293 (T 0 293)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDE_PMAC} || (!(false) || ({BLK_DEV_IDEDMA_PMAC})) && (!({BLK_DEV_IDEDMA_PMAC}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2989, 3337
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2989	{BLK_DEV_IDEDMA_PMAC}	1	0
3	3337	{BLK_DEV_IDE_PMAC}	0	1
4	2989	{BLK_DEV_IDEDMA_PMAC}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 293 (T 0 293)

# BEGIN BDD 294 (T 0 294)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_GAYLE} && {EXPERIMENTAL} || (!(false) || ({BLK_DEV_IDEDOUBLER})) && (!({BLK_DEV_IDEDOUBLER}) || (false))
Variables: 3886. 
Variable ordering: 878, 942, 1110, 1711, 2335
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2335	{BLK_DEV_IDEDOUBLER}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1110	{IDE}	2	3
5	942	{BLK_DEV_GAYLE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 294 (T 0 294)

# BEGIN BDD 295 (T 0 295)
BDD tree for {IDE} && {BLK_DEV_IDE} || (!(false) || ({BLK_DEV_IDEFLOPPY})) && (!({BLK_DEV_IDEFLOPPY}) || (false))
Variables: 3886. 
Variable ordering: 647, 878, 1110
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1110	{IDE}	0	1
3	878	{BLK_DEV_IDE}	0	2
4	647	{BLK_DEV_IDEFLOPPY}	1	3
# END BDD 295 (T 0 295)

# BEGIN BDD 296 (T 0 296)
BDD tree for {IDE} && {BLK_DEV_IDE} && {PCI} || (!({IDE} && {BLK_DEV_IDE} && {PPC_PMAC} && {BLK_DEV_IDEDMA_PMAC} && {BLK_DEV_IDEDMA_PMAC}) || ({BLK_DEV_IDEPCI})) && (!({BLK_DEV_IDEPCI}) || ({IDE} && {BLK_DEV_IDE} && {PPC_PMAC} && {BLK_DEV_IDEDMA_PMAC} && {BLK_DEV_IDEDMA_PMAC}))
Variables: 3886. 
Variable ordering: 210, 878, 937, 1110, 1505, 2989
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	937	{BLK_DEV_IDEPCI}	1	0
3	2989	{BLK_DEV_IDEDMA_PMAC}	1	0
4	1505	{PPC_PMAC}	1	3
5	1110	{IDE}	1	4
6	2989	{BLK_DEV_IDEDMA_PMAC}	0	1
7	1505	{PPC_PMAC}	0	6
8	1110	{IDE}	0	7
9	937	{BLK_DEV_IDEPCI}	5	8
10	878	{BLK_DEV_IDE}	2	9
11	1110	{IDE}	0	1
12	937	{BLK_DEV_IDEPCI}	1	11
13	878	{BLK_DEV_IDE}	2	12
14	210	{PCI}	10	13
# END BDD 296 (T 0 296)

# BEGIN BDD 297 (T 0 297)
BDD tree for {IDE} && {BLK_DEV_IDE} && {PNP} || (!(false) || ({BLK_DEV_IDEPNP})) && (!({BLK_DEV_IDEPNP}) || (false))
Variables: 3886. 
Variable ordering: 545, 878, 1110, 3327
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3327	{PNP}	0	1
3	1110	{IDE}	0	2
4	878	{BLK_DEV_IDE}	0	3
5	545	{BLK_DEV_IDEPNP}	1	4
# END BDD 297 (T 0 297)

# BEGIN BDD 298 (T 0 298)
BDD tree for {IDE} && {BLK_DEV_IDE} && {SCSI} || (!(false) || ({BLK_DEV_IDESCSI})) && (!({BLK_DEV_IDESCSI}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2497, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2497	{BLK_DEV_IDESCSI}	1	0
3	2567	{SCSI}	0	1
4	2497	{BLK_DEV_IDESCSI}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 298 (T 0 298)

# BEGIN BDD 299 (T 0 299)
BDD tree for {IDE} && {BLK_DEV_IDE} && {EXPERIMENTAL} || (!(false) || ({BLK_DEV_IDETAPE})) && (!({BLK_DEV_IDETAPE}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1283, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1283	{BLK_DEV_IDETAPE}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1283	{BLK_DEV_IDETAPE}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 299 (T 0 299)

# BEGIN BDD 300 (T 0 300)
BDD tree for {IDE} && {BLK_DEV_IDE} && {ARM} && {ARCH_BAST} || {MACH_VR1000} || (!(false) || ({BLK_DEV_IDE_BAST})) && (!({BLK_DEV_IDE_BAST}) || (false))
Variables: 3886. 
Variable ordering: 209, 851, 878, 1110, 1596, 2289
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	851	{BLK_DEV_IDE_BAST}	1	0
3	2289	{MACH_VR1000}	0	1
4	1596	{ARCH_BAST}	3	1
5	1110	{IDE}	0	4
6	878	{BLK_DEV_IDE}	0	5
7	851	{BLK_DEV_IDE_BAST}	1	6
8	209	{ARM}	2	7
# END BDD 300 (T 0 300)

# BEGIN BDD 301 (T 0 301)
BDD tree for {IDE} && {BLK_DEV_IDE} && {ARM} && {ARCH_ACORN} || (!(false) || ({BLK_DEV_IDE_ICSIDE})) && (!({BLK_DEV_IDE_ICSIDE}) || (false))
Variables: 3886. 
Variable ordering: 209, 304, 878, 1110, 2542
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	304	{BLK_DEV_IDE_ICSIDE}	1	0
3	2542	{ARCH_ACORN}	0	1
4	1110	{IDE}	0	3
5	878	{BLK_DEV_IDE}	0	4
6	304	{BLK_DEV_IDE_ICSIDE}	1	5
7	209	{ARM}	2	6
# END BDD 301 (T 0 301)

# BEGIN BDD 302 (T 0 302)
BDD tree for {BLK_DEV_IDE} && {PPC_PMAC} && {IDE} || (!(false) || ({BLK_DEV_IDE_PMAC})) && (!({BLK_DEV_IDE_PMAC}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1505, 3337
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3337	{BLK_DEV_IDE_PMAC}	1	0
3	1505	{PPC_PMAC}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 302 (T 0 302)

# BEGIN BDD 303 (T 0 303)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDE_PMAC} || (!(false) || ({BLK_DEV_IDE_PMAC_ATA100FIRST})) && (!({BLK_DEV_IDE_PMAC_ATA100FIRST}) || (false))
Variables: 3886. 
Variable ordering: 250, 878, 1110, 3337
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3337	{BLK_DEV_IDE_PMAC}	0	1
3	1110	{IDE}	0	2
4	878	{BLK_DEV_IDE}	0	3
5	250	{BLK_DEV_IDE_PMAC_ATA100FIRST}	1	4
# END BDD 303 (T 0 303)

# BEGIN BDD 304 (T 0 304)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDE_PMAC} && {ADB_PMU} || (!(false) || ({BLK_DEV_IDE_PMAC_BLINK})) && (!({BLK_DEV_IDE_PMAC_BLINK}) || (false))
Variables: 3886. 
Variable ordering: 748, 878, 1110, 1996, 3337
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3337	{BLK_DEV_IDE_PMAC}	0	1
3	1996	{ADB_PMU}	0	2
4	1110	{IDE}	0	3
5	878	{BLK_DEV_IDE}	0	4
6	748	{BLK_DEV_IDE_PMAC_BLINK}	1	5
# END BDD 304 (T 0 304)

# BEGIN BDD 305 (T 0 305)
BDD tree for {IDE} && {BLK_DEV_IDE} && {ARM} && {ARCH_ACORN} || (!(false) || ({BLK_DEV_IDE_RAPIDE})) && (!({BLK_DEV_IDE_RAPIDE}) || (false))
Variables: 3886. 
Variable ordering: 209, 878, 1110, 2401, 2542
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2401	{BLK_DEV_IDE_RAPIDE}	1	0
3	2542	{ARCH_ACORN}	0	1
4	2401	{BLK_DEV_IDE_RAPIDE}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
7	209	{ARM}	2	6
# END BDD 305 (T 0 305)

# BEGIN BDD 306 (T 0 306)
BDD tree for {IDE} && {BLK_DEV_IDE} || (!(false) || ({BLK_DEV_IDE_SATA})) && (!({BLK_DEV_IDE_SATA}) || (false))
Variables: 3886. 
Variable ordering: 391, 878, 1110
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1110	{IDE}	0	1
3	878	{BLK_DEV_IDE}	0	2
4	391	{BLK_DEV_IDE_SATA}	1	3
# END BDD 306 (T 0 306)

# BEGIN BDD 307 (T 0 307)
BDD tree for {BLK_DEV_RAM} || (!(false) || ({BLK_DEV_INITRD})) && (!({BLK_DEV_INITRD}) || (false))
Variables: 3886. 
Variable ordering: 353, 1611
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1611	{BLK_DEV_INITRD}	1	0
3	353	{BLK_DEV_RAM}	2	1
# END BDD 307 (T 0 307)

# BEGIN BDD 308 (T 0 308)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} && {MIPS_ITE8172} || {MIPS_IVR} || (!(false) || ({BLK_DEV_IT8172})) && (!({BLK_DEV_IT8172}) || (false))
Variables: 3886. 
Variable ordering: 274, 515, 878, 1110, 2326, 2843
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2843	{MIPS_IVR}	0	1
3	2326	{BLK_DEV_IDEDMA_PCI}	0	2
4	1110	{IDE}	0	3
5	878	{BLK_DEV_IDE}	0	4
6	2326	{BLK_DEV_IDEDMA_PCI}	0	1
7	1110	{IDE}	0	6
8	878	{BLK_DEV_IDE}	0	7
9	515	{MIPS_ITE8172}	5	8
10	274	{BLK_DEV_IT8172}	1	9
# END BDD 308 (T 0 308)

# BEGIN BDD 309 (T 0 309)
BDD tree for {IDE} && {BLK_DEV_IDE} && {MAC} || (!(false) || ({BLK_DEV_MAC_IDE})) && (!({BLK_DEV_MAC_IDE}) || (false))
Variables: 3886. 
Variable ordering: 76, 878, 1110, 2882
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2882	{BLK_DEV_MAC_IDE}	1	0
3	1110	{IDE}	2	1
4	878	{BLK_DEV_IDE}	2	3
5	76	{MAC}	2	4
# END BDD 309 (T 0 309)

# BEGIN BDD 310 (T 0 310)
BDD tree for {MD} || (!(false) || ({BLK_DEV_MD})) && (!({BLK_DEV_MD}) || (false))
Variables: 3886. 
Variable ordering: 1136, 1313
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1313	{MD}	0	1
3	1136	{BLK_DEV_MD}	1	2
# END BDD 310 (T 0 310)

# BEGIN BDD 311 (T 0 311)
BDD tree for {IDE} && {BLK_DEV_IDE} && {8xx} || (!(false) || ({BLK_DEV_MPC8xx_IDE})) && (!({BLK_DEV_MPC8xx_IDE}) || (false))
Variables: 3886. 
Variable ordering: 141, 822, 878, 1110
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1110	{IDE}	0	1
3	878	{BLK_DEV_IDE}	0	2
4	822	{8xx}	0	3
5	141	{BLK_DEV_MPC8xx_IDE}	1	4
# END BDD 311 (T 0 311)

# BEGIN BDD 312 (T 0 312)
BDD tree for {NET} || (!(false) || ({BLK_DEV_NBD})) && (!({BLK_DEV_NBD}) || (false))
Variables: 3886. 
Variable ordering: 722, 1371
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	722	{BLK_DEV_NBD}	1	2
# END BDD 312 (T 0 312)

# BEGIN BDD 313 (T 0 313)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_NS87415})) && (!({BLK_DEV_NS87415}) || (false))
Variables: 3886. 
Variable ordering: 117, 878, 1110, 2326
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2326	{BLK_DEV_IDEDMA_PCI}	0	1
3	1110	{IDE}	0	2
4	878	{BLK_DEV_IDE}	0	3
5	117	{BLK_DEV_NS87415}	1	4
# END BDD 313 (T 0 313)

# BEGIN BDD 314 (T 0 314)
BDD tree for {IDE} && {BLK_DEV_IDE} && {PCI} && {BLK_DEV_IDEPCI} || (!(false) || ({BLK_DEV_OFFBOARD})) && (!({BLK_DEV_OFFBOARD}) || (false))
Variables: 3886. 
Variable ordering: 157, 210, 878, 937, 1110
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1110	{IDE}	0	1
3	937	{BLK_DEV_IDEPCI}	0	2
4	878	{BLK_DEV_IDE}	0	3
5	210	{PCI}	0	4
6	157	{BLK_DEV_OFFBOARD}	1	5
# END BDD 314 (T 0 314)

# BEGIN BDD 315 (T 0 315)
BDD tree for {IDE} && {BLK_DEV_IDE} && {PCI} && {BLK_DEV_IDEPCI} && {EXPERIMENTAL} || (!(false) || ({BLK_DEV_OPTI621})) && (!({BLK_DEV_OPTI621}) || (false))
Variables: 3886. 
Variable ordering: 210, 878, 937, 1110, 1623, 1711
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1623	{BLK_DEV_OPTI621}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1623	{BLK_DEV_OPTI621}	1	3
5	1110	{IDE}	2	4
6	937	{BLK_DEV_IDEPCI}	2	5
7	878	{BLK_DEV_IDE}	2	6
8	210	{PCI}	2	7
# END BDD 315 (T 0 315)

# BEGIN BDD 316 (T 0 316)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_PDC202XX_NEW})) && (!({BLK_DEV_PDC202XX_NEW}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 3302
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3302	{BLK_DEV_PDC202XX_NEW}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 316 (T 0 316)

# BEGIN BDD 317 (T 0 317)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_PDC202XX_OLD})) && (!({BLK_DEV_PDC202XX_OLD}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 3341
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3341	{BLK_DEV_PDC202XX_OLD}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 317 (T 0 317)

# BEGIN BDD 318 (T 0 318)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_PIIX})) && (!({BLK_DEV_PIIX}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 2825
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2825	{BLK_DEV_PIIX}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 318 (T 0 318)

# BEGIN BDD 319 (T 0 319)
BDD tree for {MCA} && {MCA_LEGACY} && {BROKEN} || (!(false) || ({BLK_DEV_PS2})) && (!({BLK_DEV_PS2}) || (false))
Variables: 3886. 
Variable ordering: 360, 1142, 2059, 2689
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2689	{BLK_DEV_PS2}	1	0
3	2059	{BROKEN}	2	1
4	1142	{MCA_LEGACY}	2	3
5	360	{MCA}	2	4
# END BDD 319 (T 0 319)

# BEGIN BDD 320 (T 0 320)
BDD tree for {IDE} && {BLK_DEV_IDE} && {Q40} || (!(false) || ({BLK_DEV_Q40IDE})) && (!({BLK_DEV_Q40IDE}) || (false))
Variables: 3886. 
Variable ordering: 878, 1062, 1110, 2762
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1062	{BLK_DEV_Q40IDE}	1	0
3	2762	{Q40}	0	1
4	1110	{IDE}	0	3
5	1062	{BLK_DEV_Q40IDE}	1	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 320 (T 0 320)

# BEGIN BDD 321 (T 0 321)
BDD tree for {IDE} && {BLK_DEV_IDE} && {IDE_CHIPSETS} || (!(false) || ({BLK_DEV_QD65XX})) && (!({BLK_DEV_QD65XX}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2088, 2528
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2088	{BLK_DEV_QD65XX}	1	0
3	2528	{IDE_CHIPSETS}	0	1
4	2088	{BLK_DEV_QD65XX}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 321 (T 0 321)

# BEGIN BDD 322 (T 0 322)
BDD tree for {BLK_DEV_RAM} || (!(true) || ({BLK_DEV_RAM_COUNT})) && (!({BLK_DEV_RAM_COUNT}) || (true))
Variables: 3886. 
Variable ordering: 353, 1107
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1107	{BLK_DEV_RAM_COUNT}	0	1
3	353	{BLK_DEV_RAM}	2	1
# END BDD 322 (T 0 322)

# BEGIN BDD 323 (T 0 323)
BDD tree for {BLK_DEV_RAM} || (!({BLK_DEV_RAM}) || ({BLK_DEV_RAM_SIZE})) && (!({BLK_DEV_RAM_SIZE}) || ({BLK_DEV_RAM}))
Variables: 3886. 
Variable ordering: 353, 356
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	356	{BLK_DEV_RAM_SIZE}	1	0
3	353	{BLK_DEV_RAM}	2	1
# END BDD 323 (T 0 323)

# BEGIN BDD 324 (T 0 324)
BDD tree for {IDE} && {BLK_DEV_IDE} && {PCI} && {BLK_DEV_IDEPCI} && {X86} || (!(false) || ({BLK_DEV_RZ1000})) && (!({BLK_DEV_RZ1000}) || (false))
Variables: 3886. 
Variable ordering: 210, 421, 878, 937, 1110, 1244
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	421	{BLK_DEV_RZ1000}	1	0
3	1244	{X86}	0	1
4	1110	{IDE}	0	3
5	937	{BLK_DEV_IDEPCI}	0	4
6	878	{BLK_DEV_IDE}	0	5
7	421	{BLK_DEV_RZ1000}	1	6
8	210	{PCI}	2	7
# END BDD 324 (T 0 324)

# BEGIN BDD 325 (T 0 325)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_SC1200})) && (!({BLK_DEV_SC1200}) || (false))
Variables: 3886. 
Variable ordering: 547, 878, 1110, 2326
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2326	{BLK_DEV_IDEDMA_PCI}	0	1
3	1110	{IDE}	0	2
4	878	{BLK_DEV_IDE}	0	3
5	547	{BLK_DEV_SC1200}	1	4
# END BDD 325 (T 0 325)

# BEGIN BDD 326 (T 0 326)
BDD tree for {SCSI} || (!(false) || ({BLK_DEV_SD})) && (!({BLK_DEV_SD}) || (false))
Variables: 3886. 
Variable ordering: 1571, 2567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1571	{BLK_DEV_SD}	1	2
# END BDD 326 (T 0 326)

# BEGIN BDD 327 (T 0 327)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} && {IA64_SGI_SN2} || {IA64_GENERIC} || (!(false) || ({BLK_DEV_SGIIOC4})) && (!({BLK_DEV_SGIIOC4}) || (false))
Variables: 3886. 
Variable ordering: 28, 125, 878, 1110, 2308, 2326
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2308	{BLK_DEV_SGIIOC4}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	2308	{BLK_DEV_SGIIOC4}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
7	125	{IA64_GENERIC}	2	6
8	28	{IA64_SGI_SN2}	7	6
# END BDD 327 (T 0 327)

# BEGIN BDD 328 (T 0 328)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_SIIMAGE})) && (!({BLK_DEV_SIIMAGE}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 2691
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2691	{BLK_DEV_SIIMAGE}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 328 (T 0 328)

# BEGIN BDD 329 (T 0 329)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} && {X86} || (!(false) || ({BLK_DEV_SIS5513})) && (!({BLK_DEV_SIS5513}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1244, 2005, 2326
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2005	{BLK_DEV_SIS5513}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	2005	{BLK_DEV_SIS5513}	1	3
5	1244	{X86}	2	4
6	1110	{IDE}	2	5
7	878	{BLK_DEV_IDE}	2	6
# END BDD 329 (T 0 329)

# BEGIN BDD 330 (T 0 330)
BDD tree for {IDE} && {BLK_DEV_IDE} && {PCI} && {PPC} || {ARM} && {BLK_DEV_IDEPCI} || (!(false) || ({BLK_DEV_SL82C105})) && (!({BLK_DEV_SL82C105}) || (false))
Variables: 3886. 
Variable ordering: 209, 210, 878, 937, 1110, 1336, 2673
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1336	{BLK_DEV_SL82C105}	1	0
3	2673	{PPC}	0	1
4	1336	{BLK_DEV_SL82C105}	1	3
5	1110	{IDE}	2	4
6	937	{BLK_DEV_IDEPCI}	2	5
7	878	{BLK_DEV_IDE}	2	6
8	210	{PCI}	2	7
9	1110	{IDE}	2	1
10	937	{BLK_DEV_IDEPCI}	2	9
11	878	{BLK_DEV_IDE}	2	10
12	210	{PCI}	2	11
13	209	{ARM}	8	12
# END BDD 330 (T 0 330)

# BEGIN BDD 331 (T 0 331)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_SLC90E66})) && (!({BLK_DEV_SLC90E66}) || (false))
Variables: 3886. 
Variable ordering: 246, 878, 1110, 2326
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2326	{BLK_DEV_IDEDMA_PCI}	0	1
3	1110	{IDE}	0	2
4	878	{BLK_DEV_IDE}	0	3
5	246	{BLK_DEV_SLC90E66}	1	4
# END BDD 331 (T 0 331)

# BEGIN BDD 332 (T 0 332)
BDD tree for {SCSI} || (!(false) || ({BLK_DEV_SR})) && (!({BLK_DEV_SR}) || (false))
Variables: 3886. 
Variable ordering: 2567, 2846
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2846	{BLK_DEV_SR}	1	0
3	2567	{SCSI}	2	1
# END BDD 332 (T 0 332)

# BEGIN BDD 333 (T 0 333)
BDD tree for {BLK_DEV_SR} || (!(false) || ({BLK_DEV_SR_VENDOR})) && (!({BLK_DEV_SR_VENDOR}) || (false))
Variables: 3886. 
Variable ordering: 412, 2846
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2846	{BLK_DEV_SR}	0	1
3	412	{BLK_DEV_SR_VENDOR}	1	2
# END BDD 333 (T 0 333)

# BEGIN BDD 334 (T 0 334)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_SVWKS})) && (!({BLK_DEV_SVWKS}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 2753
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2753	{BLK_DEV_SVWKS}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 334 (T 0 334)

# BEGIN BDD 335 (T 0 335)
BDD tree for {MAC} && {EXPERIMENTAL} && {BROKEN} || (!(false) || ({BLK_DEV_SWIM_IOP})) && (!({BLK_DEV_SWIM_IOP}) || (false))
Variables: 3886. 
Variable ordering: 76, 1711, 2059, 3172
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3172	{BLK_DEV_SWIM_IOP}	1	0
3	2059	{BROKEN}	2	1
4	1711	{EXPERIMENTAL}	2	3
5	76	{MAC}	2	4
# END BDD 335 (T 0 335)

# BEGIN BDD 336 (T 0 336)
BDD tree for {PCI} || (!(false) || ({BLK_DEV_SX8})) && (!({BLK_DEV_SX8}) || (false))
Variables: 3886. 
Variable ordering: 210, 604
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	604	{BLK_DEV_SX8}	1	0
3	210	{PCI}	2	1
# END BDD 336 (T 0 336)

# BEGIN BDD 337 (T 0 337)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_TRIFLEX})) && (!({BLK_DEV_TRIFLEX}) || (false))
Variables: 3886. 
Variable ordering: 458, 878, 1110, 2326
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2326	{BLK_DEV_IDEDMA_PCI}	0	1
3	1110	{IDE}	0	2
4	878	{BLK_DEV_IDE}	0	3
5	458	{BLK_DEV_TRIFLEX}	1	4
# END BDD 337 (T 0 337)

# BEGIN BDD 338 (T 0 338)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_TRM290})) && (!({BLK_DEV_TRM290}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2044, 2326
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2044	{BLK_DEV_TRM290}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	0	1
4	2044	{BLK_DEV_TRM290}	1	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 338 (T 0 338)

# BEGIN BDD 339 (T 0 339)
BDD tree for {USB} || (!(false) || ({BLK_DEV_UB})) && (!({BLK_DEV_UB}) || (false))
Variables: 3886. 
Variable ordering: 848, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	848	{BLK_DEV_UB}	1	2
# END BDD 339 (T 0 339)

# BEGIN BDD 340 (T 0 340)
BDD tree for {UML} || (!(false) || ({BLK_DEV_UBD})) && (!({BLK_DEV_UBD}) || (false))
Variables: 3886. 
Variable ordering: 2110, 2228
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2110	{BLK_DEV_UBD}	1	2
# END BDD 340 (T 0 340)

# BEGIN BDD 341 (T 0 341)
BDD tree for {BLK_DEV_UBD} || (!(false) || ({BLK_DEV_UBD_SYNC})) && (!({BLK_DEV_UBD_SYNC}) || (false))
Variables: 3886. 
Variable ordering: 2110, 2856
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2856	{BLK_DEV_UBD_SYNC}	1	0
3	2110	{BLK_DEV_UBD}	2	1
# END BDD 341 (T 0 341)

# BEGIN BDD 342 (T 0 342)
BDD tree for {IDE} && {BLK_DEV_IDE} && {IDE_CHIPSETS} || (!(false) || ({BLK_DEV_UMC8672})) && (!({BLK_DEV_UMC8672}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2528, 3097
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3097	{BLK_DEV_UMC8672}	1	0
3	2528	{IDE_CHIPSETS}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 342 (T 0 342)

# BEGIN BDD 343 (T 0 343)
BDD tree for {PCI} && {EXPERIMENTAL} || (!(false) || ({BLK_DEV_UMEM})) && (!({BLK_DEV_UMEM}) || (false))
Variables: 3886. 
Variable ordering: 210, 1711, 1785
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1785	{BLK_DEV_UMEM}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	210	{PCI}	2	3
# END BDD 343 (T 0 343)

# BEGIN BDD 344 (T 0 344)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({BLK_DEV_VIA82CXXX})) && (!({BLK_DEV_VIA82CXXX}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 3351
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3351	{BLK_DEV_VIA82CXXX}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 344 (T 0 344)

# BEGIN BDD 345 (T 0 345)
BDD tree for {ISA} && {ISA_DMA_API} || (!(false) || ({BLK_DEV_XD})) && (!({BLK_DEV_XD}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2741, 3257
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2741	{BLK_DEV_XD}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2741	{BLK_DEV_XD}	1	3
5	1185	{ISA}	2	4
# END BDD 345 (T 0 345)

# BEGIN BDD 346 (T 0 346)
BDD tree for {ARCH_S390} || (!(false) || ({BLK_DEV_XPRAM})) && (!({BLK_DEV_XPRAM}) || (false))
Variables: 3886. 
Variable ordering: 2728, 2747
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2747	{BLK_DEV_XPRAM}	1	0
3	2728	{ARCH_S390}	2	1
# END BDD 346 (T 0 346)

# BEGIN BDD 347 (T 0 347)
BDD tree for {ZORRO} && {SCSI} || (!(false) || ({BLZ1230_SCSI})) && (!({BLZ1230_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 2303, 2526, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2526	{ZORRO}	0	2
4	2303	{BLZ1230_SCSI}	1	3
# END BDD 347 (T 0 347)

# BEGIN BDD 348 (T 0 348)
BDD tree for {ZORRO} && {SCSI} || (!(false) || ({BLZ2060_SCSI})) && (!({BLZ2060_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 2526, 2567, 3236
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3236	{BLZ2060_SCSI}	1	0
3	2567	{SCSI}	2	1
4	2526	{ZORRO}	2	3
# END BDD 348 (T 0 348)

# BEGIN BDD 349 (T 0 349)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PPC_PMAC} && {PPC32} || (!(false) || ({BMAC})) && (!({BMAC}) || (false))
Variables: 3886. 
Variable ordering: 489, 792, 1505, 2056, 2196, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	792	{BMAC}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1505	{PPC_PMAC}	0	5
7	792	{BMAC}	1	6
8	489	{PPC32}	2	7
# END BDD 349 (T 0 349)

# BEGIN BDD 350 (T 0 350)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({BNX2})) && (!({BNX2}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2840
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2840	{BNX2}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	210	{PCI}	2	4
# END BDD 350 (T 0 350)

# BEGIN BDD 351 (T 0 351)
BDD tree for {NETDEVICES} && {INET} || (!(false) || ({BONDING})) && (!({BONDING}) || (false))
Variables: 3886. 
Variable ordering: 2196, 3042, 3110
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3110	{BONDING}	1	0
3	3042	{INET}	2	1
4	2196	{NETDEVICES}	2	3
# END BDD 351 (T 0 351)

# BEGIN BDD 352 (T 0 352)
BDD tree for (!({X86_SUMMIT} || {X86_GENERICARCH} && {NUMA} || {X86} && {EFI}) || ({BOOT_IOREMAP})) && (!({BOOT_IOREMAP}) || ({X86_SUMMIT} || {X86_GENERICARCH} && {NUMA} || {X86} && {EFI}))
Variables: 3886. 
Variable ordering: 196, 615, 1244, 1658, 2357, 3116
Vertices: 23
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	1	0
3	1658	{NUMA}	1	2
4	2357	{EFI}	1	0
5	2357	{EFI}	2	0
6	1658	{NUMA}	4	5
7	1244	{X86}	3	6
8	1658	{NUMA}	1	0
9	1658	{NUMA}	4	0
10	1244	{X86}	8	9
11	615	{X86_GENERICARCH}	7	10
12	3116	{X86_SUMMIT}	0	1
13	1658	{NUMA}	0	12
14	2357	{EFI}	0	1
15	2357	{EFI}	12	1
17	1244	{X86}	13	16
16	1658	{NUMA}	14	15
19	1658	{NUMA}	14	1
18	1658	{NUMA}	0	1
21	615	{X86_GENERICARCH}	17	20
20	1244	{X86}	18	19
22	196	{BOOT_IOREMAP}	11	21
# END BDD 352 (T 0 352)

# BEGIN BDD 353 (T 0 353)
BDD tree for {HAMRADIO} && {NET} && {AX25} || (!(false) || ({BPQETHER})) && (!({BPQETHER}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1662, 2729, 3217
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2729	{BPQETHER}	1	0
3	3217	{HAMRADIO}	0	1
4	2729	{BPQETHER}	1	3
5	1662	{AX25}	2	4
6	1371	{NET}	2	5
# END BDD 353 (T 0 353)

# BEGIN BDD 354 (T 0 354)
BDD tree for {NET} || (!(false) || ({BRIDGE})) && (!({BRIDGE}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1665	{BRIDGE}	1	0
3	1371	{NET}	2	1
# END BDD 354 (T 0 354)

# BEGIN BDD 355 (T 0 355)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_802_3})) && (!({BRIDGE_EBT_802_3}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2291, 2483, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2291	{BRIDGE_EBT_802_3}	1	0
3	3066	{NETFILTER}	0	1
4	2483	{BRIDGE_NF_EBTABLES}	0	3
5	2291	{BRIDGE_EBT_802_3}	1	4
6	1665	{BRIDGE}	2	5
7	1371	{NET}	2	6
# END BDD 355 (T 0 355)

# BEGIN BDD 356 (T 0 356)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_AMONG})) && (!({BRIDGE_EBT_AMONG}) || (false))
Variables: 3886. 
Variable ordering: 953, 1371, 1665, 2483, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	2483	{BRIDGE_NF_EBTABLES}	0	2
4	1665	{BRIDGE}	0	3
5	1371	{NET}	0	4
6	953	{BRIDGE_EBT_AMONG}	1	5
# END BDD 356 (T 0 356)

# BEGIN BDD 357 (T 0 357)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_ARP})) && (!({BRIDGE_EBT_ARP}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1542, 1665, 2483, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1542	{BRIDGE_EBT_ARP}	1	0
3	3066	{NETFILTER}	0	1
4	2483	{BRIDGE_NF_EBTABLES}	0	3
5	1665	{BRIDGE}	0	4
6	1542	{BRIDGE_EBT_ARP}	1	5
7	1371	{NET}	2	6
# END BDD 357 (T 0 357)

# BEGIN BDD 358 (T 0 358)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_ARPREPLY})) && (!({BRIDGE_EBT_ARPREPLY}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1618, 1665, 2483, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1618	{BRIDGE_EBT_ARPREPLY}	1	0
3	3066	{NETFILTER}	0	1
4	2483	{BRIDGE_NF_EBTABLES}	0	3
5	1665	{BRIDGE}	0	4
6	1618	{BRIDGE_EBT_ARPREPLY}	1	5
7	1371	{NET}	2	6
# END BDD 358 (T 0 358)

# BEGIN BDD 359 (T 0 359)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_BROUTE})) && (!({BRIDGE_EBT_BROUTE}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 1935, 2483, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1935	{BRIDGE_EBT_BROUTE}	1	0
3	3066	{NETFILTER}	0	1
4	2483	{BRIDGE_NF_EBTABLES}	0	3
5	1935	{BRIDGE_EBT_BROUTE}	1	4
6	1665	{BRIDGE}	2	5
7	1371	{NET}	2	6
# END BDD 359 (T 0 359)

# BEGIN BDD 360 (T 0 360)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_DNAT})) && (!({BRIDGE_EBT_DNAT}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2483, 3066, 3154
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3154	{BRIDGE_EBT_DNAT}	1	0
3	3066	{NETFILTER}	2	1
4	2483	{BRIDGE_NF_EBTABLES}	2	3
5	1665	{BRIDGE}	2	4
6	1371	{NET}	2	5
# END BDD 360 (T 0 360)

# BEGIN BDD 361 (T 0 361)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_IP})) && (!({BRIDGE_EBT_IP}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2483, 2827, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2827	{BRIDGE_EBT_IP}	1	0
3	3066	{NETFILTER}	0	1
4	2827	{BRIDGE_EBT_IP}	1	3
5	2483	{BRIDGE_NF_EBTABLES}	2	4
6	1665	{BRIDGE}	2	5
7	1371	{NET}	2	6
# END BDD 361 (T 0 361)

# BEGIN BDD 362 (T 0 362)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_LIMIT})) && (!({BRIDGE_EBT_LIMIT}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2047, 2483, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2047	{BRIDGE_EBT_LIMIT}	1	0
3	3066	{NETFILTER}	0	1
4	2483	{BRIDGE_NF_EBTABLES}	0	3
5	2047	{BRIDGE_EBT_LIMIT}	1	4
6	1665	{BRIDGE}	2	5
7	1371	{NET}	2	6
# END BDD 362 (T 0 362)

# BEGIN BDD 363 (T 0 363)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_LOG})) && (!({BRIDGE_EBT_LOG}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2483, 2839, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2839	{BRIDGE_EBT_LOG}	1	0
3	3066	{NETFILTER}	0	1
4	2839	{BRIDGE_EBT_LOG}	1	3
5	2483	{BRIDGE_NF_EBTABLES}	2	4
6	1665	{BRIDGE}	2	5
7	1371	{NET}	2	6
# END BDD 363 (T 0 363)

# BEGIN BDD 364 (T 0 364)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_MARK})) && (!({BRIDGE_EBT_MARK}) || (false))
Variables: 3886. 
Variable ordering: 417, 1371, 1665, 2483, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	2483	{BRIDGE_NF_EBTABLES}	0	2
4	1665	{BRIDGE}	0	3
5	1371	{NET}	0	4
6	417	{BRIDGE_EBT_MARK}	1	5
# END BDD 364 (T 0 364)

# BEGIN BDD 365 (T 0 365)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_MARK_T})) && (!({BRIDGE_EBT_MARK_T}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2483, 3041, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3041	{BRIDGE_EBT_MARK_T}	1	0
3	3066	{NETFILTER}	0	1
4	3041	{BRIDGE_EBT_MARK_T}	1	3
5	2483	{BRIDGE_NF_EBTABLES}	2	4
6	1665	{BRIDGE}	2	5
7	1371	{NET}	2	6
# END BDD 365 (T 0 365)

# BEGIN BDD 366 (T 0 366)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_PKTTYPE})) && (!({BRIDGE_EBT_PKTTYPE}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2204, 2483, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2204	{BRIDGE_EBT_PKTTYPE}	1	0
3	3066	{NETFILTER}	0	1
4	2483	{BRIDGE_NF_EBTABLES}	0	3
5	2204	{BRIDGE_EBT_PKTTYPE}	1	4
6	1665	{BRIDGE}	2	5
7	1371	{NET}	2	6
# END BDD 366 (T 0 366)

# BEGIN BDD 367 (T 0 367)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_REDIRECT})) && (!({BRIDGE_EBT_REDIRECT}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1483, 1665, 2483, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1483	{BRIDGE_EBT_REDIRECT}	1	0
3	3066	{NETFILTER}	0	1
4	2483	{BRIDGE_NF_EBTABLES}	0	3
5	1665	{BRIDGE}	0	4
6	1483	{BRIDGE_EBT_REDIRECT}	1	5
7	1371	{NET}	2	6
# END BDD 367 (T 0 367)

# BEGIN BDD 368 (T 0 368)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_SNAT})) && (!({BRIDGE_EBT_SNAT}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2483, 2600, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2600	{BRIDGE_EBT_SNAT}	1	0
3	3066	{NETFILTER}	0	1
4	2600	{BRIDGE_EBT_SNAT}	1	3
5	2483	{BRIDGE_NF_EBTABLES}	2	4
6	1665	{BRIDGE}	2	5
7	1371	{NET}	2	6
# END BDD 368 (T 0 368)

# BEGIN BDD 369 (T 0 369)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_STP})) && (!({BRIDGE_EBT_STP}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2483, 3066, 3129
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3129	{BRIDGE_EBT_STP}	1	0
3	3066	{NETFILTER}	2	1
4	2483	{BRIDGE_NF_EBTABLES}	2	3
5	1665	{BRIDGE}	2	4
6	1371	{NET}	2	5
# END BDD 369 (T 0 369)

# BEGIN BDD 370 (T 0 370)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_T_FILTER})) && (!({BRIDGE_EBT_T_FILTER}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2299, 2483, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2299	{BRIDGE_EBT_T_FILTER}	1	0
3	3066	{NETFILTER}	0	1
4	2483	{BRIDGE_NF_EBTABLES}	0	3
5	2299	{BRIDGE_EBT_T_FILTER}	1	4
6	1665	{BRIDGE}	2	5
7	1371	{NET}	2	6
# END BDD 370 (T 0 370)

# BEGIN BDD 371 (T 0 371)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_T_NAT})) && (!({BRIDGE_EBT_T_NAT}) || (false))
Variables: 3886. 
Variable ordering: 346, 1371, 1665, 2483, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	2483	{BRIDGE_NF_EBTABLES}	0	2
4	1665	{BRIDGE}	0	3
5	1371	{NET}	0	4
6	346	{BRIDGE_EBT_T_NAT}	1	5
# END BDD 371 (T 0 371)

# BEGIN BDD 372 (T 0 372)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_ULOG})) && (!({BRIDGE_EBT_ULOG}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1621, 1665, 2483, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1621	{BRIDGE_EBT_ULOG}	1	0
3	3066	{NETFILTER}	0	1
4	2483	{BRIDGE_NF_EBTABLES}	0	3
5	1665	{BRIDGE}	0	4
6	1621	{BRIDGE_EBT_ULOG}	1	5
7	1371	{NET}	2	6
# END BDD 372 (T 0 372)

# BEGIN BDD 373 (T 0 373)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {BRIDGE_NF_EBTABLES} || (!(false) || ({BRIDGE_EBT_VLAN})) && (!({BRIDGE_EBT_VLAN}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2483, 2558, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2558	{BRIDGE_EBT_VLAN}	1	0
3	3066	{NETFILTER}	0	1
4	2558	{BRIDGE_EBT_VLAN}	1	3
5	2483	{BRIDGE_NF_EBTABLES}	2	4
6	1665	{BRIDGE}	2	5
7	1371	{NET}	2	6
# END BDD 373 (T 0 373)

# BEGIN BDD 374 (T 0 374)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} && {INET} || (!({NET} && {BRIDGE} && {NETFILTER} && {INET}) || ({BRIDGE_NETFILTER})) && (!({BRIDGE_NETFILTER}) || ({NET} && {BRIDGE} && {NETFILTER} && {INET}))
Variables: 3886. 
Variable ordering: 633, 1371, 1665, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1665	{BRIDGE}	0	3
5	1371	{NET}	0	4
6	633	{BRIDGE_NETFILTER}	1	5
# END BDD 374 (T 0 374)

# BEGIN BDD 375 (T 0 375)
BDD tree for {NET} && {BRIDGE} && {NETFILTER} || (!(false) || ({BRIDGE_NF_EBTABLES})) && (!({BRIDGE_NF_EBTABLES}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1665, 2483, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2483	{BRIDGE_NF_EBTABLES}	1	0
3	3066	{NETFILTER}	0	1
4	2483	{BRIDGE_NF_EBTABLES}	1	3
5	1665	{BRIDGE}	2	4
6	1371	{NET}	2	5
# END BDD 375 (T 0 375)

# BEGIN BDD 376 (T 0 376)
BDD tree for (!({CLEAN_COMPILE}) || ({BROKEN})) && (!({BROKEN}) || ({CLEAN_COMPILE}))
Variables: 3886. 
Variable ordering: 1605, 2059
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2059	{BROKEN}	1	0
3	2059	{BROKEN}	0	1
4	1605	{CLEAN_COMPILE}	2	3
# END BDD 376 (T 0 376)

# BEGIN BDD 377 (T 0 377)
BDD tree for (!({BROKEN} || {SMP}) || ({BROKEN_ON_SMP})) && (!({BROKEN_ON_SMP}) || ({BROKEN} || {SMP}))
Variables: 3886. 
Variable ordering: 607, 2059, 2982
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2982	{BROKEN_ON_SMP}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	2059	{BROKEN}	2	3
5	607	{SMP}	4	3
# END BDD 377 (T 0 377)

# BEGIN BDD 378 (T 0 378)
BDD tree for {PARTITION_ADVANCED} && {MSDOS_PARTITION} || (!(false) || ({BSD_DISKLABEL})) && (!({BSD_DISKLABEL}) || (false))
Variables: 3886. 
Variable ordering: 159, 2016, 2403
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2403	{MSDOS_PARTITION}	0	1
3	2016	{PARTITION_ADVANCED}	0	2
4	159	{BSD_DISKLABEL}	1	3
# END BDD 378 (T 0 378)

# BEGIN BDD 379 (T 0 379)
BDD tree for {BSD_PROCESS_ACCT} || (!(false) || ({BSD_PROCESS_ACCT_V3})) && (!({BSD_PROCESS_ACCT_V3}) || (false))
Variables: 3886. 
Variable ordering: 997, 2814
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2814	{BSD_PROCESS_ACCT}	0	1
3	997	{BSD_PROCESS_ACCT_V3}	1	2
# END BDD 379 (T 0 379)

# BEGIN BDD 380 (T 0 380)
BDD tree for {NET} || (!(false) || ({BT})) && (!({BT}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2823
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	1	0
3	1371	{NET}	2	1
# END BDD 380 (T 0 380)

# BEGIN BDD 381 (T 0 381)
BDD tree for {BT} && {BT_L2CAP} || (!(false) || ({BT_BNEP})) && (!({BT_BNEP}) || (false))
Variables: 3886. 
Variable ordering: 23, 2503, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2503	{BT_L2CAP}	0	2
4	23	{BT_BNEP}	1	3
# END BDD 381 (T 0 381)

# BEGIN BDD 382 (T 0 382)
BDD tree for {BT_BNEP} || (!(false) || ({BT_BNEP_MC_FILTER})) && (!({BT_BNEP_MC_FILTER}) || (false))
Variables: 3886. 
Variable ordering: 23, 2148
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2148	{BT_BNEP_MC_FILTER}	1	0
3	23	{BT_BNEP}	2	1
# END BDD 382 (T 0 382)

# BEGIN BDD 383 (T 0 383)
BDD tree for {BT_BNEP} || (!(false) || ({BT_BNEP_PROTO_FILTER})) && (!({BT_BNEP_PROTO_FILTER}) || (false))
Variables: 3886. 
Variable ordering: 23, 776
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	776	{BT_BNEP_PROTO_FILTER}	1	0
3	23	{BT_BNEP}	2	1
# END BDD 383 (T 0 383)

# BEGIN BDD 384 (T 0 384)
BDD tree for {BT} && {BT_L2CAP} && {ISDN_CAPI} || (!(false) || ({BT_CMTP})) && (!({BT_CMTP}) || (false))
Variables: 3886. 
Variable ordering: 1326, 2503, 2795, 2823
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2795	{ISDN_CAPI}	0	2
4	2503	{BT_L2CAP}	0	3
5	1326	{BT_CMTP}	1	4
# END BDD 384 (T 0 384)

# BEGIN BDD 385 (T 0 385)
BDD tree for {BT} && {USB} || (!(false) || ({BT_HCIBCM203X})) && (!({BT_HCIBCM203X}) || (false))
Variables: 3886. 
Variable ordering: 2370, 2705, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2705	{USB}	0	2
4	2370	{BT_HCIBCM203X}	1	3
# END BDD 385 (T 0 385)

# BEGIN BDD 386 (T 0 386)
BDD tree for {BT} && {USB} || (!(false) || ({BT_HCIBFUSB})) && (!({BT_HCIBFUSB}) || (false))
Variables: 3886. 
Variable ordering: 691, 2705, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2705	{USB}	0	2
4	691	{BT_HCIBFUSB}	1	3
# END BDD 386 (T 0 386)

# BEGIN BDD 387 (T 0 387)
BDD tree for {BT} && {PCMCIA} || (!(false) || ({BT_HCIBLUECARD})) && (!({BT_HCIBLUECARD}) || (false))
Variables: 3886. 
Variable ordering: 1454, 2001, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2001	{PCMCIA}	0	2
4	1454	{BT_HCIBLUECARD}	1	3
# END BDD 387 (T 0 387)

# BEGIN BDD 388 (T 0 388)
BDD tree for {BT} && {USB} || (!(false) || ({BT_HCIBPA10X})) && (!({BT_HCIBPA10X}) || (false))
Variables: 3886. 
Variable ordering: 2419, 2705, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2705	{USB}	0	2
4	2419	{BT_HCIBPA10X}	1	3
# END BDD 388 (T 0 388)

# BEGIN BDD 389 (T 0 389)
BDD tree for {BT} && {PCMCIA} || (!(false) || ({BT_HCIBT3C})) && (!({BT_HCIBT3C}) || (false))
Variables: 3886. 
Variable ordering: 1165, 2001, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2001	{PCMCIA}	0	2
4	1165	{BT_HCIBT3C}	1	3
# END BDD 389 (T 0 389)

# BEGIN BDD 390 (T 0 390)
BDD tree for {BT} && {PCMCIA} || (!(false) || ({BT_HCIBTUART})) && (!({BT_HCIBTUART}) || (false))
Variables: 3886. 
Variable ordering: 213, 2001, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2001	{PCMCIA}	0	2
4	213	{BT_HCIBTUART}	1	3
# END BDD 390 (T 0 390)

# BEGIN BDD 391 (T 0 391)
BDD tree for {BT} && {PCMCIA} || (!(false) || ({BT_HCIDTL1})) && (!({BT_HCIDTL1}) || (false))
Variables: 3886. 
Variable ordering: 829, 2001, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2001	{PCMCIA}	0	2
4	829	{BT_HCIDTL1}	1	3
# END BDD 391 (T 0 391)

# BEGIN BDD 392 (T 0 392)
BDD tree for {BT} || (!(false) || ({BT_HCIUART})) && (!({BT_HCIUART}) || (false))
Variables: 3886. 
Variable ordering: 796, 2823
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	796	{BT_HCIUART}	1	2
# END BDD 392 (T 0 392)

# BEGIN BDD 393 (T 0 393)
BDD tree for {BT} && {BT_HCIUART} || (!(false) || ({BT_HCIUART_BCSP})) && (!({BT_HCIUART_BCSP}) || (false))
Variables: 3886. 
Variable ordering: 796, 2823, 3320
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3320	{BT_HCIUART_BCSP}	1	0
3	2823	{BT}	2	1
4	796	{BT_HCIUART}	2	3
# END BDD 393 (T 0 393)

# BEGIN BDD 394 (T 0 394)
BDD tree for {BT} && {BT_HCIUART_BCSP} || (!(false) || ({BT_HCIUART_BCSP_TXCRC})) && (!({BT_HCIUART_BCSP_TXCRC}) || (false))
Variables: 3886. 
Variable ordering: 1349, 2823, 3320
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3320	{BT_HCIUART_BCSP}	0	1
3	2823	{BT}	0	2
4	1349	{BT_HCIUART_BCSP_TXCRC}	1	3
# END BDD 394 (T 0 394)

# BEGIN BDD 395 (T 0 395)
BDD tree for {BT} && {BT_HCIUART} || (!(false) || ({BT_HCIUART_H4})) && (!({BT_HCIUART_H4}) || (false))
Variables: 3886. 
Variable ordering: 796, 2823, 3170
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3170	{BT_HCIUART_H4}	1	0
3	2823	{BT}	2	1
4	796	{BT_HCIUART}	2	3
# END BDD 395 (T 0 395)

# BEGIN BDD 396 (T 0 396)
BDD tree for {BT} && {USB} || (!(false) || ({BT_HCIUSB})) && (!({BT_HCIUSB}) || (false))
Variables: 3886. 
Variable ordering: 1472, 2705, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2705	{USB}	0	2
4	1472	{BT_HCIUSB}	1	3
# END BDD 396 (T 0 396)

# BEGIN BDD 397 (T 0 397)
BDD tree for {BT} && {BT_HCIUSB} || (!(false) || ({BT_HCIUSB_SCO})) && (!({BT_HCIUSB_SCO}) || (false))
Variables: 3886. 
Variable ordering: 72, 1472, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	1472	{BT_HCIUSB}	0	2
4	72	{BT_HCIUSB_SCO}	1	3
# END BDD 397 (T 0 397)

# BEGIN BDD 398 (T 0 398)
BDD tree for {BT} || (!(false) || ({BT_HCIVHCI})) && (!({BT_HCIVHCI}) || (false))
Variables: 3886. 
Variable ordering: 2823, 3123
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3123	{BT_HCIVHCI}	1	0
3	2823	{BT}	2	1
# END BDD 398 (T 0 398)

# BEGIN BDD 399 (T 0 399)
BDD tree for {BT} && {BT_L2CAP} || (!(false) || ({BT_HIDP})) && (!({BT_HIDP}) || (false))
Variables: 3886. 
Variable ordering: 2115, 2503, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2503	{BT_L2CAP}	0	2
4	2115	{BT_HIDP}	1	3
# END BDD 399 (T 0 399)

# BEGIN BDD 400 (T 0 400)
BDD tree for {BT} || (!(false) || ({BT_L2CAP})) && (!({BT_L2CAP}) || (false))
Variables: 3886. 
Variable ordering: 2503, 2823
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2503	{BT_L2CAP}	1	2
# END BDD 400 (T 0 400)

# BEGIN BDD 401 (T 0 401)
BDD tree for {BT} && {BT_L2CAP} || (!(false) || ({BT_RFCOMM})) && (!({BT_RFCOMM}) || (false))
Variables: 3886. 
Variable ordering: 1952, 2503, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2503	{BT_L2CAP}	0	2
4	1952	{BT_RFCOMM}	1	3
# END BDD 401 (T 0 401)

# BEGIN BDD 402 (T 0 402)
BDD tree for {BT_RFCOMM} || (!(false) || ({BT_RFCOMM_TTY})) && (!({BT_RFCOMM_TTY}) || (false))
Variables: 3886. 
Variable ordering: 1231, 1952
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1952	{BT_RFCOMM}	0	1
3	1231	{BT_RFCOMM_TTY}	1	2
# END BDD 402 (T 0 402)

# BEGIN BDD 403 (T 0 403)
BDD tree for {BT} || (!(false) || ({BT_SCO})) && (!({BT_SCO}) || (false))
Variables: 3886. 
Variable ordering: 223, 2823
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	223	{BT_SCO}	1	2
# END BDD 403 (T 0 403)

# BEGIN BDD 404 (T 0 404)
BDD tree for {EMBEDDED} || (!(true) || ({BUG})) && (!({BUG}) || (true))
Variables: 3886. 
Variable ordering: 375, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	375	{BUG}	2	1
# END BDD 404 (T 0 404)

# BEGIN BDD 405 (T 0 405)
BDD tree for (!(false) || ({BUS_I2C})) && (!({BUS_I2C}) || ({FB} && {VISWS}))
Variables: 3886. 
Variable ordering: 693, 1473, 2696
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2696	{BUS_I2C}	1	0
3	1473	{VISWS}	2	1
4	693	{FB}	2	3
# END BDD 405 (T 0 405)

# BEGIN BDD 406 (T 0 406)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {BVME6000} || (!(false) || ({BVME6000_NET})) && (!({BVME6000_NET}) || (false))
Variables: 3886. 
Variable ordering: 310, 765, 2056, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	765	{BVME6000_NET}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	765	{BVME6000_NET}	1	5
7	310	{BVME6000}	2	6
# END BDD 406 (T 0 406)

# BEGIN BDD 407 (T 0 407)
BDD tree for {BVME6000} && {SCSI} && {BROKEN} || (!(false) || ({BVME6000_SCSI})) && (!({BVME6000_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 109, 310, 2059, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2059	{BROKEN}	0	2
4	310	{BVME6000}	0	3
5	109	{BVME6000_SCSI}	1	4
# END BDD 407 (T 0 407)

# BEGIN BDD 408 (T 0 408)
BDD tree for {NETDEVICES} && {HDLC} && {ISA} || (!(false) || ({C101})) && (!({C101}) || (false))
Variables: 3886. 
Variable ordering: 180, 544, 1185, 2196
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	544	{C101}	1	0
3	2196	{NETDEVICES}	0	1
4	1185	{ISA}	0	3
5	544	{C101}	1	4
6	180	{HDLC}	2	5
# END BDD 408 (T 0 408)

# BEGIN BDD 409 (T 0 409)
BDD tree for {NET} && {ISDN} && {ISDN_CAPI} || (!(false) || ({CAPI_AVM})) && (!({CAPI_AVM}) || (false))
Variables: 3886. 
Variable ordering: 1328, 1371, 1671, 2795
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2795	{ISDN_CAPI}	0	1
3	1671	{ISDN}	0	2
4	1371	{NET}	0	3
5	1328	{CAPI_AVM}	1	4
# END BDD 409 (T 0 409)

# BEGIN BDD 410 (T 0 410)
BDD tree for {NET} && {ISDN} && {ISDN_CAPI} || (!(false) || ({CAPI_EICON})) && (!({CAPI_EICON}) || (false))
Variables: 3886. 
Variable ordering: 840, 1371, 1671, 2795
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2795	{ISDN_CAPI}	0	1
3	1671	{ISDN}	0	2
4	1371	{NET}	0	3
5	840	{CAPI_EICON}	1	4
# END BDD 410 (T 0 410)

# BEGIN BDD 411 (T 0 411)
BDD tree for {PCCARD} && {PCI} || (!({PCCARD} && {PCI}) || ({CARDBUS})) && (!({CARDBUS}) || ({PCCARD} && {PCI}))
Variables: 3886. 
Variable ordering: 166, 210, 1679
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1679	{CARDBUS}	1	0
3	210	{PCI}	2	1
4	166	{PCCARD}	2	3
# END BDD 411 (T 0 411)

# BEGIN BDD 412 (T 0 412)
BDD tree for (!({NETDEVICES} && {ARCH_S390} && {LCS} || {CTC} || {QETH}) || ({CCWGROUP})) && (!({CCWGROUP}) || ({NETDEVICES} && {ARCH_S390} && {LCS} || {CTC} || {QETH}))
Variables: 3886. 
Variable ordering: 403, 843, 2196, 2650, 2728, 2887
Vertices: 17
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2887	{CTC}	1	0
3	2728	{ARCH_S390}	1	2
4	2728	{ARCH_S390}	1	0
5	2650	{LCS}	3	4
6	2196	{NETDEVICES}	1	5
7	2887	{CTC}	0	1
8	2728	{ARCH_S390}	0	7
9	2728	{ARCH_S390}	0	1
10	2650	{LCS}	8	9
11	2196	{NETDEVICES}	0	10
12	843	{CCWGROUP}	6	11
13	2196	{NETDEVICES}	1	4
14	2196	{NETDEVICES}	0	9
15	843	{CCWGROUP}	13	14
16	403	{QETH}	12	15
# END BDD 412 (T 0 412)

# BEGIN BDD 413 (T 0 413)
BDD tree for {EMBEDDED} || (!(true) || ({CC_ALIGN_FUNCTIONS})) && (!({CC_ALIGN_FUNCTIONS}) || (true))
Variables: 3886. 
Variable ordering: 2978, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2978	{CC_ALIGN_FUNCTIONS}	2	1
# END BDD 413 (T 0 413)

# BEGIN BDD 414 (T 0 414)
BDD tree for {EMBEDDED} || (!(true) || ({CC_ALIGN_JUMPS})) && (!({CC_ALIGN_JUMPS}) || (true))
Variables: 3886. 
Variable ordering: 1219, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	1219	{CC_ALIGN_JUMPS}	2	1
# END BDD 414 (T 0 414)

# BEGIN BDD 415 (T 0 415)
BDD tree for {EMBEDDED} || (!(true) || ({CC_ALIGN_LABELS})) && (!({CC_ALIGN_LABELS}) || (true))
Variables: 3886. 
Variable ordering: 2918, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2918	{CC_ALIGN_LABELS}	2	1
# END BDD 415 (T 0 415)

# BEGIN BDD 416 (T 0 416)
BDD tree for {EMBEDDED} || (!(true) || ({CC_ALIGN_LOOPS})) && (!({CC_ALIGN_LOOPS}) || (true))
Variables: 3886. 
Variable ordering: 2556, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2556	{CC_ALIGN_LOOPS}	2	1
# END BDD 416 (T 0 416)

# BEGIN BDD 417 (T 0 417)
BDD tree for {EMBEDDED} || (!({ARM} || {H8300}) || ({CC_OPTIMIZE_FOR_SIZE})) && (!({CC_OPTIMIZE_FOR_SIZE}) || ({ARM} || {H8300}))
Variables: 3886. 
Variable ordering: 209, 758, 2916, 3174
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2916	{CC_OPTIMIZE_FOR_SIZE}	1	2
4	2916	{CC_OPTIMIZE_FOR_SIZE}	2	1
5	758	{H8300}	3	4
6	209	{ARM}	5	4
# END BDD 417 (T 0 417)

# BEGIN BDD 418 (T 0 418)
BDD tree for {UML} || (!(false) || ({CDROM_PKTCDVD})) && (!({CDROM_PKTCDVD}) || (false))
Variables: 3886. 
Variable ordering: 2228, 3028
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3028	{CDROM_PKTCDVD}	1	0
3	2228	{UML}	2	1
# END BDD 418 (T 0 418)

# BEGIN BDD 419 (T 0 419)
BDD tree for {CDROM_PKTCDVD} || (!({CDROM_PKTCDVD}) || ({CDROM_PKTCDVD_BUFFERS})) && (!({CDROM_PKTCDVD_BUFFERS}) || ({CDROM_PKTCDVD}))
Variables: 3886. 
Variable ordering: 427, 3028
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3028	{CDROM_PKTCDVD}	0	1
3	427	{CDROM_PKTCDVD_BUFFERS}	1	2
# END BDD 419 (T 0 419)

# BEGIN BDD 420 (T 0 420)
BDD tree for {CDROM_PKTCDVD} || (!(false) || ({CDROM_PKTCDVD_WCACHE})) && (!({CDROM_PKTCDVD_WCACHE}) || (false))
Variables: 3886. 
Variable ordering: 289, 3028
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3028	{CDROM_PKTCDVD}	0	1
3	289	{CDROM_PKTCDVD_WCACHE}	1	2
# END BDD 420 (T 0 420)

# BEGIN BDD 421 (T 0 421)
BDD tree for {ISA} && {CD_NO_IDESCSI} && {BROKEN_ON_SMP} || (!(false) || ({CDU31A})) && (!({CDU31A}) || (false))
Variables: 3886. 
Variable ordering: 111, 1117, 1185, 2982
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1117	{CDU31A}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	1185	{ISA}	0	3
5	1117	{CDU31A}	1	4
6	111	{CD_NO_IDESCSI}	2	5
# END BDD 421 (T 0 421)

# BEGIN BDD 422 (T 0 422)
BDD tree for {ISA} && {CD_NO_IDESCSI} || (!(false) || ({CDU535})) && (!({CDU535}) || (false))
Variables: 3886. 
Variable ordering: 111, 549, 1185
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	549	{CDU535}	1	0
3	1185	{ISA}	0	1
4	549	{CDU535}	1	3
5	111	{CD_NO_IDESCSI}	2	4
# END BDD 422 (T 0 422)

# BEGIN BDD 423 (T 0 423)
BDD tree for {ISA} || (!(false) || ({CD_NO_IDESCSI})) && (!({CD_NO_IDESCSI}) || (false))
Variables: 3886. 
Variable ordering: 111, 1185
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1185	{ISA}	0	1
3	111	{CD_NO_IDESCSI}	1	2
# END BDD 423 (T 0 423)

# BEGIN BDD 424 (T 0 424)
BDD tree for {SCSI} || (!(false) || ({CHR_DEV_OSST})) && (!({CHR_DEV_OSST}) || (false))
Variables: 3886. 
Variable ordering: 169, 2567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	169	{CHR_DEV_OSST}	1	2
# END BDD 424 (T 0 424)

# BEGIN BDD 425 (T 0 425)
BDD tree for {SCSI} || (!(false) || ({CHR_DEV_SG})) && (!({CHR_DEV_SG}) || (false))
Variables: 3886. 
Variable ordering: 1325, 2567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1325	{CHR_DEV_SG}	1	2
# END BDD 425 (T 0 425)

# BEGIN BDD 426 (T 0 426)
BDD tree for {SCSI} || (!(false) || ({CHR_DEV_ST})) && (!({CHR_DEV_ST}) || (false))
Variables: 3886. 
Variable ordering: 1372, 2567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1372	{CHR_DEV_ST}	1	2
# END BDD 426 (T 0 426)

# BEGIN BDD 427 (T 0 427)
BDD tree for {NET} && {INET} || (!(false) || ({CIFS})) && (!({CIFS}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1672, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1672	{CIFS}	1	0
3	3042	{INET}	0	1
4	1672	{CIFS}	1	3
5	1371	{NET}	2	4
# END BDD 427 (T 0 427)

# BEGIN BDD 428 (T 0 428)
BDD tree for {NET} && {CIFS} || (!(false) || ({CIFS_EXPERIMENTAL})) && (!({CIFS_EXPERIMENTAL}) || (false))
Variables: 3886. 
Variable ordering: 641, 1371, 1672
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1672	{CIFS}	0	1
3	1371	{NET}	0	2
4	641	{CIFS_EXPERIMENTAL}	1	3
# END BDD 428 (T 0 428)

# BEGIN BDD 429 (T 0 429)
BDD tree for {NET} && {CIFS_XATTR} || (!(false) || ({CIFS_POSIX})) && (!({CIFS_POSIX}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2369, 2541
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2541	{CIFS_POSIX}	1	0
3	2369	{CIFS_XATTR}	2	1
4	1371	{NET}	2	3
# END BDD 429 (T 0 429)

# BEGIN BDD 430 (T 0 430)
BDD tree for {NET} && {CIFS} || (!(false) || ({CIFS_STATS})) && (!({CIFS_STATS}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1672, 2038
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2038	{CIFS_STATS}	1	0
3	1672	{CIFS}	2	1
4	1371	{NET}	2	3
# END BDD 430 (T 0 430)

# BEGIN BDD 431 (T 0 431)
BDD tree for {NET} && {CIFS} || (!(false) || ({CIFS_XATTR})) && (!({CIFS_XATTR}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1672, 2369
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2369	{CIFS_XATTR}	1	0
3	1672	{CIFS}	2	1
4	1371	{NET}	2	3
# END BDD 431 (T 0 431)

# BEGIN BDD 432 (T 0 432)
BDD tree for {BLK_CPQ_CISS_DA} && {SCSI} && {PROC_FS} || (!(false) || ({CISS_SCSI_TAPE})) && (!({CISS_SCSI_TAPE}) || (false))
Variables: 3886. 
Variable ordering: 174, 343, 1115, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1115	{PROC_FS}	0	2
4	343	{BLK_CPQ_CISS_DA}	0	3
5	174	{CISS_SCSI_TAPE}	1	4
# END BDD 432 (T 0 432)

# BEGIN BDD 433 (T 0 433)
BDD tree for {ARCH_S390} && {NETDEVICES} || (!(false) || ({CLAW})) && (!({CLAW}) || (false))
Variables: 3886. 
Variable ordering: 1916, 2196, 2728
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	2196	{NETDEVICES}	0	2
4	1916	{CLAW}	1	3
# END BDD 433 (T 0 433)

# BEGIN BDD 434 (T 0 434)
BDD tree for {EXPERIMENTAL} || (!(true) || ({CLEAN_COMPILE})) && (!({CLEAN_COMPILE}) || (true))
Variables: 3886. 
Variable ordering: 1605, 1711
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1605	{CLEAN_COMPILE}	2	1
# END BDD 434 (T 0 434)

# BEGIN BDD 435 (T 0 435)
BDD tree for {NET} && {NET_CLS_U32} && {NETFILTER} || (!(false) || ({CLS_U32_MARK})) && (!({CLS_U32_MARK}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1897, 2668, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2668	{CLS_U32_MARK}	1	0
3	3066	{NETFILTER}	0	1
4	2668	{CLS_U32_MARK}	1	3
5	1897	{NET_CLS_U32}	2	4
6	1371	{NET}	2	5
# END BDD 435 (T 0 435)

# BEGIN BDD 436 (T 0 436)
BDD tree for {NET} && {NET_CLS_U32} || (!(false) || ({CLS_U32_PERF})) && (!({CLS_U32_PERF}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1897, 2805
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2805	{CLS_U32_PERF}	1	0
3	1897	{NET_CLS_U32}	2	1
4	1371	{NET}	2	3
# END BDD 436 (T 0 436)

# BEGIN BDD 437 (T 0 437)
BDD tree for {ISA} && {CD_NO_IDESCSI} && {BROKEN_ON_SMP} || (!(false) || ({CM206})) && (!({CM206}) || (false))
Variables: 3886. 
Variable ordering: 111, 996, 1185, 2982
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	996	{CM206}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	1185	{ISA}	0	3
5	996	{CM206}	1	4
6	111	{CD_NO_IDESCSI}	2	5
# END BDD 437 (T 0 437)

# BEGIN BDD 438 (T 0 438)
BDD tree for {MIPS_COBALT} || (!(false) || ({COBALT_LCD})) && (!({COBALT_LCD}) || (false))
Variables: 3886. 
Variable ordering: 2948, 2991
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2991	{MIPS_COBALT}	0	1
3	2948	{COBALT_LCD}	1	2
# END BDD 438 (T 0 438)

# BEGIN BDD 439 (T 0 439)
BDD tree for {NET} && {INET} || (!(false) || ({CODA_FS})) && (!({CODA_FS}) || (false))
Variables: 3886. 
Variable ordering: 1008, 1371, 3042
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	1371	{NET}	0	2
4	1008	{CODA_FS}	1	3
# END BDD 439 (T 0 439)

# BEGIN BDD 440 (T 0 440)
BDD tree for {NET} && {CODA_FS} || (!(false) || ({CODA_FS_OLD_API})) && (!({CODA_FS_OLD_API}) || (false))
Variables: 3886. 
Variable ordering: 1008, 1037, 1371
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1037	{CODA_FS_OLD_API}	1	0
3	1371	{NET}	0	1
4	1037	{CODA_FS_OLD_API}	1	3
5	1008	{CODA_FS}	2	4
# END BDD 440 (T 0 440)

# BEGIN BDD 441 (T 0 441)
BDD tree for {SERIAL_NONSTANDARD} && {BROKEN_ON_SMP} || (!(false) || ({COMPUTONE})) && (!({COMPUTONE}) || (false))
Variables: 3886. 
Variable ordering: 1689, 2837, 2982
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2982	{BROKEN_ON_SMP}	0	1
3	2837	{SERIAL_NONSTANDARD}	0	2
4	1689	{COMPUTONE}	1	3
# END BDD 441 (T 0 441)

# BEGIN BDD 442 (T 0 442)
BDD tree for {NET} && {DEV_APPLETALK} && {ISA} || {EISA} || (!(false) || ({COPS})) && (!({COPS}) || (false))
Variables: 3886. 
Variable ordering: 428, 665, 1185, 1262, 1371
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	665	{COPS}	1	0
3	1371	{NET}	0	1
4	1262	{EISA}	0	3
5	1185	{ISA}	4	3
6	665	{COPS}	1	5
7	428	{DEV_APPLETALK}	2	6
# END BDD 442 (T 0 442)

# BEGIN BDD 443 (T 0 443)
BDD tree for {NET} && {COPS} || (!(false) || ({COPS_DAYNA})) && (!({COPS_DAYNA}) || (false))
Variables: 3886. 
Variable ordering: 665, 1371, 2189
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2189	{COPS_DAYNA}	1	0
3	1371	{NET}	2	1
4	665	{COPS}	2	3
# END BDD 443 (T 0 443)

# BEGIN BDD 444 (T 0 444)
BDD tree for {NET} && {COPS} || (!(false) || ({COPS_TANGENT})) && (!({COPS_TANGENT}) || (false))
Variables: 3886. 
Variable ordering: 665, 1371, 2984
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2984	{COPS_TANGENT}	1	0
3	1371	{NET}	2	1
4	665	{COPS}	2	3
# END BDD 444 (T 0 444)

# BEGIN BDD 445 (T 0 445)
BDD tree for {NETDEVICES} && {WAN} && {ISA} && true && true && {ISA_DMA_API} || (!(false) || ({COSA})) && (!({COSA}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2196, 2304, 2647, 3257
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2647	{COSA}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2647	{COSA}	1	3
5	2304	{WAN}	2	4
6	2196	{NETDEVICES}	2	5
7	1185	{ISA}	2	6
# END BDD 445 (T 0 445)

# BEGIN BDD 446 (T 0 446)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({CPU5_WDT})) && (!({CPU5_WDT}) || (false))
Variables: 3886. 
Variable ordering: 1244, 1876, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1876	{CPU5_WDT}	1	0
3	3365	{WATCHDOG}	0	1
4	1876	{CPU5_WDT}	1	3
5	1244	{X86}	2	4
# END BDD 446 (T 0 446)

# BEGIN BDD 447 (T 0 447)
BDD tree for {SMP} || (!(false) || ({CPUSETS})) && (!({CPUSETS}) || (false))
Variables: 3886. 
Variable ordering: 607, 2374
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2374	{CPUSETS}	1	0
3	607	{SMP}	2	1
# END BDD 447 (T 0 447)

# BEGIN BDD 448 (T 0 448)
BDD tree for {X86_VOYAGER} || (!(false) || ({CPU_FREQ})) && (!({CPU_FREQ}) || (false))
Variables: 3886. 
Variable ordering: 405, 1969
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	405	{CPU_FREQ}	1	2
# END BDD 448 (T 0 448)

# BEGIN BDD 449 (T 0 449)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({CPU_FREQ_DEBUG})) && (!({CPU_FREQ_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 405, 1560, 1969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1560	{CPU_FREQ_DEBUG}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1560	{CPU_FREQ_DEBUG}	1	3
5	405	{CPU_FREQ}	2	4
# END BDD 449 (T 0 449)

# BEGIN BDD 450 (T 0 450)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({CPU_FREQ_DEFAULT_GOV_PERFORMANCE})) && (!({CPU_FREQ_DEFAULT_GOV_PERFORMANCE}) || (false))
Variables: 3886. 
Variable ordering: 405, 1001, 1969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1001	{CPU_FREQ_DEFAULT_GOV_PERFORMANCE}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1001	{CPU_FREQ_DEFAULT_GOV_PERFORMANCE}	1	3
5	405	{CPU_FREQ}	2	4
# END BDD 450 (T 0 450)

# BEGIN BDD 451 (T 0 451)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({CPU_FREQ_DEFAULT_GOV_USERSPACE})) && (!({CPU_FREQ_DEFAULT_GOV_USERSPACE}) || (false))
Variables: 3886. 
Variable ordering: 405, 1693, 1969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1693	{CPU_FREQ_DEFAULT_GOV_USERSPACE}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1693	{CPU_FREQ_DEFAULT_GOV_USERSPACE}	1	3
5	405	{CPU_FREQ}	2	4
# END BDD 451 (T 0 451)

# BEGIN BDD 452 (T 0 452)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({CPU_FREQ_GOV_CONSERVATIVE})) && (!({CPU_FREQ_GOV_CONSERVATIVE}) || (false))
Variables: 3886. 
Variable ordering: 405, 1865, 1969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1865	{CPU_FREQ_GOV_CONSERVATIVE}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1865	{CPU_FREQ_GOV_CONSERVATIVE}	1	3
5	405	{CPU_FREQ}	2	4
# END BDD 452 (T 0 452)

# BEGIN BDD 453 (T 0 453)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({CPU_FREQ_GOV_ONDEMAND})) && (!({CPU_FREQ_GOV_ONDEMAND}) || (false))
Variables: 3886. 
Variable ordering: 405, 936, 1969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	936	{CPU_FREQ_GOV_ONDEMAND}	1	0
3	1969	{X86_VOYAGER}	0	1
4	936	{CPU_FREQ_GOV_ONDEMAND}	1	3
5	405	{CPU_FREQ}	2	4
# END BDD 453 (T 0 453)

# BEGIN BDD 454 (T 0 454)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!({CPU_FREQ_DEFAULT_GOV_PERFORMANCE}) || ({CPU_FREQ_GOV_PERFORMANCE})) && (!({CPU_FREQ_GOV_PERFORMANCE}) || ({CPU_FREQ_DEFAULT_GOV_PERFORMANCE}))
Variables: 3886. 
Variable ordering: 405, 1001, 1969, 2046
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2046	{CPU_FREQ_GOV_PERFORMANCE}	1	0
3	2046	{CPU_FREQ_GOV_PERFORMANCE}	0	1
4	1001	{CPU_FREQ_DEFAULT_GOV_PERFORMANCE}	2	3
5	1969	{X86_VOYAGER}	2	1
6	1969	{X86_VOYAGER}	3	1
7	1001	{CPU_FREQ_DEFAULT_GOV_PERFORMANCE}	5	6
8	405	{CPU_FREQ}	4	7
# END BDD 454 (T 0 454)

# BEGIN BDD 455 (T 0 455)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({CPU_FREQ_GOV_POWERSAVE})) && (!({CPU_FREQ_GOV_POWERSAVE}) || (false))
Variables: 3886. 
Variable ordering: 150, 405, 1969
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	405	{CPU_FREQ}	0	2
4	150	{CPU_FREQ_GOV_POWERSAVE}	1	3
# END BDD 455 (T 0 455)

# BEGIN BDD 456 (T 0 456)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!({CPU_FREQ_DEFAULT_GOV_USERSPACE}) || ({CPU_FREQ_GOV_USERSPACE})) && (!({CPU_FREQ_GOV_USERSPACE}) || ({CPU_FREQ_DEFAULT_GOV_USERSPACE}))
Variables: 3886. 
Variable ordering: 115, 405, 1693, 1969
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1693	{CPU_FREQ_DEFAULT_GOV_USERSPACE}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1693	{CPU_FREQ_DEFAULT_GOV_USERSPACE}	1	3
5	405	{CPU_FREQ}	2	4
6	1693	{CPU_FREQ_DEFAULT_GOV_USERSPACE}	0	1
7	1693	{CPU_FREQ_DEFAULT_GOV_USERSPACE}	3	1
8	405	{CPU_FREQ}	6	7
9	115	{CPU_FREQ_GOV_USERSPACE}	5	8
# END BDD 456 (T 0 456)

# BEGIN BDD 457 (T 0 457)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!({X86_VOYAGER} && {CPU_FREQ}) || ({CPU_FREQ_STAT})) && (!({CPU_FREQ_STAT}) || ({X86_VOYAGER} && {CPU_FREQ}))
Variables: 3886. 
Variable ordering: 405, 1969, 2957
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2957	{CPU_FREQ_STAT}	1	0
3	1969	{X86_VOYAGER}	2	1
4	405	{CPU_FREQ}	2	3
# END BDD 457 (T 0 457)

# BEGIN BDD 458 (T 0 458)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {CPU_FREQ_STAT} || (!(false) || ({CPU_FREQ_STAT_DETAILS})) && (!({CPU_FREQ_STAT_DETAILS}) || (false))
Variables: 3886. 
Variable ordering: 405, 534, 1969, 2957
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	534	{CPU_FREQ_STAT_DETAILS}	1	0
3	2957	{CPU_FREQ_STAT}	0	1
4	1969	{X86_VOYAGER}	0	3
5	534	{CPU_FREQ_STAT_DETAILS}	1	4
6	405	{CPU_FREQ}	2	5
# END BDD 458 (T 0 458)

# BEGIN BDD 459 (T 0 459)
BDD tree for (!({x1} || {x2} || {x3} || {x4} || {x5} || {x6} || {x7} || {x8} || {x9} || {x10} || {x11} || {x12} || {x13}) || ({CPU_FREQ_TABLE})) && (!({CPU_FREQ_TABLE}) || ({x1} || {x2} || {x3} || {x4} || {x5} || {x6} || {x7} || {x8} || {x9} || {x10} || {x11} || {x12} || {x13}))
Variables: 3886. 
Variable ordering: 2724, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388
Vertices: 29
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3388	{x13}	1	0
3	3387	{x12}	2	0
4	3386	{x11}	3	0
5	3385	{x10}	4	0
6	3384	{x9}	5	0
7	3383	{x8}	6	0
8	3382	{x7}	7	0
9	3381	{x6}	8	0
10	3380	{x5}	9	0
11	3379	{x4}	10	0
12	3378	{x3}	11	0
13	3377	{x2}	12	0
14	3376	{x1}	13	0
15	3388	{x13}	0	1
17	3386	{x11}	16	1
16	3387	{x12}	15	1
19	3384	{x9}	18	1
18	3385	{x10}	17	1
21	3382	{x7}	20	1
20	3383	{x8}	19	1
23	3380	{x5}	22	1
22	3381	{x6}	21	1
25	3378	{x3}	24	1
24	3379	{x4}	23	1
27	3376	{x1}	26	1
26	3377	{x2}	25	1
28	2724	{CPU_FREQ_TABLE}	14	27
# END BDD 459 (T 0 459)

# BEGIN BDD 460 (T 0 460)
BDD tree for ({x1} || !({X86_SPEEDSTEP_SMI} && {X86_VOYAGER} && {CPU_FREQ} && {EXPERIMENTAL})) && (!({x1}) || {X86_SPEEDSTEP_SMI} && {X86_VOYAGER} && {CPU_FREQ} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 405, 1304, 1711, 1969, 3376
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3376	{x1}	1	0
3	3376	{x1}	0	1
4	1969	{X86_VOYAGER}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1304	{X86_SPEEDSTEP_SMI}	2	5
7	405	{CPU_FREQ}	2	6
# END BDD 460 (T 0 460)

# BEGIN BDD 461 (T 0 461)
BDD tree for ({x2} || !({X86_SPEEDSTEP_CENTRINO} && {X86_VOYAGER} && {CPU_FREQ})) && (!({x2}) || {X86_SPEEDSTEP_CENTRINO} && {X86_VOYAGER} && {CPU_FREQ})
Variables: 3886. 
Variable ordering: 405, 1969, 2128, 3377
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3377	{x2}	1	0
3	3377	{x2}	0	1
4	2128	{X86_SPEEDSTEP_CENTRINO}	2	3
5	1969	{X86_VOYAGER}	2	4
6	405	{CPU_FREQ}	2	5
# END BDD 461 (T 0 461)

# BEGIN BDD 462 (T 0 462)
BDD tree for ({x3} || !({X86_POWERNOW_K7} && {X86_VOYAGER} && {CPU_FREQ})) && (!({x3}) || {X86_POWERNOW_K7} && {X86_VOYAGER} && {CPU_FREQ})
Variables: 3886. 
Variable ordering: 405, 1969, 3081, 3378
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3378	{x3}	1	0
3	3378	{x3}	0	1
4	3081	{X86_POWERNOW_K7}	2	3
5	1969	{X86_VOYAGER}	2	4
6	405	{CPU_FREQ}	2	5
# END BDD 462 (T 0 462)

# BEGIN BDD 463 (T 0 463)
BDD tree for ({x4} || !({X86_P4_CLOCKMOD} && {X86_VOYAGER} && {CPU_FREQ})) && (!({x4}) || {X86_P4_CLOCKMOD} && {X86_VOYAGER} && {CPU_FREQ})
Variables: 3886. 
Variable ordering: 405, 1969, 3338, 3379
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3379	{x4}	1	0
3	3379	{x4}	0	1
4	3338	{X86_P4_CLOCKMOD}	2	3
5	1969	{X86_VOYAGER}	2	4
6	405	{CPU_FREQ}	2	5
# END BDD 463 (T 0 463)

# BEGIN BDD 464 (T 0 464)
BDD tree for ({x5} || !({SC520_CPUFREQ} && {X86_VOYAGER} && {CPU_FREQ} && {X86_ELAN})) && (!({x5}) || {SC520_CPUFREQ} && {X86_VOYAGER} && {CPU_FREQ} && {X86_ELAN})
Variables: 3886. 
Variable ordering: 40, 405, 611, 1969, 3380
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3380	{x5}	1	0
3	3380	{x5}	0	1
4	1969	{X86_VOYAGER}	2	3
5	611	{SC520_CPUFREQ}	2	4
6	405	{CPU_FREQ}	2	5
7	40	{X86_ELAN}	2	6
# END BDD 464 (T 0 464)

# BEGIN BDD 465 (T 0 465)
BDD tree for ({x6} || !({ELAN_CPUFREQ} && {X86_VOYAGER} && {CPU_FREQ} && {X86_ELAN})) && (!({x6}) || {ELAN_CPUFREQ} && {X86_VOYAGER} && {CPU_FREQ} && {X86_ELAN})
Variables: 3886. 
Variable ordering: 40, 405, 1745, 1969, 3381
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3381	{x6}	1	0
3	3381	{x6}	0	1
4	1969	{X86_VOYAGER}	2	3
5	1745	{ELAN_CPUFREQ}	2	4
6	405	{CPU_FREQ}	2	5
7	40	{X86_ELAN}	2	6
# END BDD 465 (T 0 465)

# BEGIN BDD 466 (T 0 466)
BDD tree for ({x7} || !({X86_LONGHAUL} && {X86_VOYAGER} && {CPU_FREQ})) && (!({x7}) || {X86_LONGHAUL} && {X86_VOYAGER} && {CPU_FREQ})
Variables: 3886. 
Variable ordering: 405, 1953, 1969, 3382
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3382	{x7}	1	0
3	3382	{x7}	0	1
4	1969	{X86_VOYAGER}	2	3
5	1953	{X86_LONGHAUL}	2	4
6	405	{CPU_FREQ}	2	5
# END BDD 466 (T 0 466)

# BEGIN BDD 467 (T 0 467)
BDD tree for ({x8} || !({X86_ACPI_CPUFREQ} && {X86_VOYAGER} && {CPU_FREQ} && {ACPI_PROCESSOR})) && (!({x8}) || {X86_ACPI_CPUFREQ} && {X86_VOYAGER} && {CPU_FREQ} && {ACPI_PROCESSOR})
Variables: 3886. 
Variable ordering: 405, 1887, 1969, 2563, 3383
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3383	{x8}	1	0
3	3383	{x8}	0	1
4	2563	{ACPI_PROCESSOR}	2	3
5	1969	{X86_VOYAGER}	2	4
6	1887	{X86_ACPI_CPUFREQ}	2	5
7	405	{CPU_FREQ}	2	6
# END BDD 467 (T 0 467)

# BEGIN BDD 468 (T 0 468)
BDD tree for ({x9} || !({X86_SPEEDSTEP_ICH} && {X86_VOYAGER} && {CPU_FREQ})) && (!({x9}) || {X86_SPEEDSTEP_ICH} && {X86_VOYAGER} && {CPU_FREQ})
Variables: 3886. 
Variable ordering: 405, 1329, 1969, 3384
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3384	{x9}	1	0
3	3384	{x9}	0	1
4	1969	{X86_VOYAGER}	2	3
5	1329	{X86_SPEEDSTEP_ICH}	2	4
6	405	{CPU_FREQ}	2	5
# END BDD 468 (T 0 468)

# BEGIN BDD 469 (T 0 469)
BDD tree for ({x10} || !({X86_POWERNOW_K6} && {X86_VOYAGER} && {CPU_FREQ})) && (!({x10}) || {X86_POWERNOW_K6} && {X86_VOYAGER} && {CPU_FREQ})
Variables: 3886. 
Variable ordering: 405, 1969, 2649, 3385
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3385	{x10}	1	0
3	3385	{x10}	0	1
4	2649	{X86_POWERNOW_K6}	2	3
5	1969	{X86_VOYAGER}	2	4
6	405	{CPU_FREQ}	2	5
# END BDD 469 (T 0 469)

# BEGIN BDD 470 (T 0 470)
BDD tree for ({x11} || !({CPU_FREQ_STAT} && {X86_VOYAGER} && {CPU_FREQ})) && (!({x11}) || {CPU_FREQ_STAT} && {X86_VOYAGER} && {CPU_FREQ})
Variables: 3886. 
Variable ordering: 405, 1969, 2957, 3386
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3386	{x11}	1	0
3	3386	{x11}	0	1
4	2957	{CPU_FREQ_STAT}	2	3
5	1969	{X86_VOYAGER}	2	4
6	405	{CPU_FREQ}	2	5
# END BDD 470 (T 0 470)

# BEGIN BDD 471 (T 0 471)
BDD tree for ({x12} || !({X86_POWERNOW_K8} && {X86_VOYAGER} && {CPU_FREQ} && {EXPERIMENTAL})) && (!({x12}) || {X86_POWERNOW_K8} && {X86_VOYAGER} && {CPU_FREQ} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 405, 1711, 1943, 1969, 3387
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3387	{x12}	1	0
3	3387	{x12}	0	1
4	1969	{X86_VOYAGER}	2	3
5	1943	{X86_POWERNOW_K8}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	405	{CPU_FREQ}	2	6
# END BDD 471 (T 0 471)

# BEGIN BDD 472 (T 0 472)
BDD tree for ({x13} || !({X86_VOYAGER} && {CPU_FREQ})) && (!({x13}) || {X86_VOYAGER} && {CPU_FREQ})
Variables: 3886. 
Variable ordering: 405, 1969, 3388
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3388	{x13}	1	0
3	3388	{x13}	0	1
4	1969	{X86_VOYAGER}	2	3
5	405	{CPU_FREQ}	2	4
# END BDD 472 (T 0 472)

# BEGIN BDD 473 (T 0 473)
BDD tree for ({x14} || !({WINBOND_840} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI})) && (!({x14}) || {WINBOND_840} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1262, 1679, 2056, 2196, 2228, 2340, 2429, 3389
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3389	{x14}	1	0
3	3389	{x14}	0	1
4	2429	{WINBOND_840}	2	3
5	2340	{NET_TULIP}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	2056	{NET_ETHERNET}	2	7
9	210	{PCI}	2	8
# END BDD 473 (T 0 473)

# BEGIN BDD 474 (T 0 474)
BDD tree for ({x15} || !({SUNLANCE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS})) && (!({x15}) || {SUNLANCE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS})
Variables: 3886. 
Variable ordering: 762, 2056, 2196, 2228, 3105, 3390
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3390	{x15}	1	0
3	3390	{x15}	0	1
4	3105	{SBUS}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	762	{SUNLANCE}	2	7
# END BDD 474 (T 0 474)

# BEGIN BDD 475 (T 0 475)
BDD tree for ({x16} || !({SIS900} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x16}) || {SIS900} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 743, 2196, 2228, 2587, 3391
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3391	{x16}	1	0
3	3391	{x16}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	743	{SIS900}	2	6
8	210	{PCI}	2	7
# END BDD 475 (T 0 475)

# BEGIN BDD 476 (T 0 476)
BDD tree for ({x17} || !({MACE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PPC_PMAC} && {PPC32})) && (!({x17}) || {MACE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PPC_PMAC} && {PPC32})
Variables: 3886. 
Variable ordering: 489, 1505, 1740, 2056, 2196, 2228, 3392
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3392	{x17}	1	0
3	3392	{x17}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	1740	{MACE}	2	6
8	1505	{PPC_PMAC}	2	7
9	489	{PPC32}	2	8
# END BDD 476 (T 0 476)

# BEGIN BDD 477 (T 0 477)
BDD tree for ({x18} || !({VIA_RHINE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x18}) || {VIA_RHINE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1966, 2196, 2228, 2587, 3393
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3393	{x18}	1	0
3	3393	{x18}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1966	{VIA_RHINE}	2	6
8	210	{PCI}	2	7
# END BDD 477 (T 0 477)

# BEGIN BDD 478 (T 0 478)
BDD tree for ({x19} || !({A2065} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ZORRO})) && (!({x19}) || {A2065} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ZORRO})
Variables: 3886. 
Variable ordering: 533, 2056, 2196, 2228, 2526, 3394
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3394	{x19}	1	0
3	3394	{x19}	0	1
4	2526	{ZORRO}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	533	{A2065}	2	7
# END BDD 478 (T 0 478)

# BEGIN BDD 479 (T 0 479)
BDD tree for ({x20} || !({VIA_VELOCITY} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x20}) || {VIA_VELOCITY} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2587, 3277, 3395
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3395	{x20}	1	0
3	3395	{x20}	0	1
4	3277	{VIA_VELOCITY}	2	3
5	2587	{NET_PCI}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	210	{PCI}	2	7
# END BDD 479 (T 0 479)

# BEGIN BDD 480 (T 0 480)
BDD tree for ({x21} || !({ATMEL} && {UML} && {NETDEVICES} && {NET_RADIO} && {EXPERIMENTAL})) && (!({x21}) || {ATMEL} && {UML} && {NETDEVICES} && {NET_RADIO} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 468, 1711, 1787, 2196, 2228, 3396
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3396	{x21}	1	0
3	3396	{x21}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1787	{ATMEL}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	468	{NET_RADIO}	2	7
# END BDD 480 (T 0 480)

# BEGIN BDD 481 (T 0 481)
BDD tree for ({x22} || !({DE4X5} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI} || {EISA})) && (!({x22}) || {DE4X5} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI} || {EISA})
Variables: 3886. 
Variable ordering: 210, 1014, 1262, 1679, 2056, 2196, 2228, 2340, 3397
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3397	{x22}	1	0
3	3397	{x22}	0	1
4	2340	{NET_TULIP}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1262	{EISA}	2	7
9	1014	{DE4X5}	2	8
10	1014	{DE4X5}	2	7
11	210	{PCI}	9	10
# END BDD 481 (T 0 481)

# BEGIN BDD 482 (T 0 482)
BDD tree for ({x23} || !({NE2000} && {NETDEVICES} && {UML} && {NET_ISA} || {Q40} && true && true || {M32R})) && (!({x23}) || {NE2000} && {NETDEVICES} && {UML} && {NET_ISA} || {Q40} && true && true || {M32R})
Variables: 3886. 
Variable ordering: 1404, 1660, 2196, 2228, 2656, 2762, 3398
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3398	{x23}	1	0
3	3398	{x23}	0	1
4	2762	{Q40}	2	3
5	2656	{M32R}	4	3
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	1660	{NE2000}	2	7
9	2228	{UML}	2	3
10	2196	{NETDEVICES}	2	9
11	1660	{NE2000}	2	10
12	1404	{NET_ISA}	8	11
# END BDD 482 (T 0 482)

# BEGIN BDD 483 (T 0 483)
BDD tree for ({x24} || !({SUNQE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS})) && (!({x24}) || {SUNQE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS})
Variables: 3886. 
Variable ordering: 355, 2056, 2196, 2228, 3105, 3399
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3399	{x24}	1	0
3	3399	{x24}	0	1
4	3105	{SBUS}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	355	{SUNQE}	2	7
# END BDD 483 (T 0 483)

# BEGIN BDD 484 (T 0 484)
BDD tree for ({x25} || !({NE3210} && {NETDEVICES} && {UML} && {NET_PCI} && {EISA} && {EXPERIMENTAL})) && (!({x25}) || {NE3210} && {NETDEVICES} && {UML} && {NET_PCI} && {EISA} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1262, 1711, 2196, 2228, 2238, 2587, 3400
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3400	{x25}	1	0
3	3400	{x25}	0	1
4	2587	{NET_PCI}	2	3
5	2238	{NE3210}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	1711	{EXPERIMENTAL}	2	7
9	1262	{EISA}	2	8
# END BDD 484 (T 0 484)

# BEGIN BDD 485 (T 0 485)
BDD tree for ({x26} || !({HPLAN_PLUS} && {NETDEVICES} && {UML} && {NET_ISA})) && (!({x26}) || {HPLAN_PLUS} && {NETDEVICES} && {UML} && {NET_ISA})
Variables: 3886. 
Variable ordering: 896, 1404, 2196, 2228, 3401
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3401	{x26}	1	0
3	3401	{x26}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1404	{NET_ISA}	2	5
7	896	{HPLAN_PLUS}	2	6
# END BDD 485 (T 0 485)

# BEGIN BDD 486 (T 0 486)
BDD tree for ({x27} || !({EWRK3} && {NETDEVICES} && {UML} && {NET_ISA})) && (!({x27}) || {EWRK3} && {NETDEVICES} && {UML} && {NET_ISA})
Variables: 3886. 
Variable ordering: 1404, 1499, 2196, 2228, 3402
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3402	{x27}	1	0
3	3402	{x27}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1499	{EWRK3}	2	5
7	1404	{NET_ISA}	2	6
# END BDD 486 (T 0 486)

# BEGIN BDD 487 (T 0 487)
BDD tree for ({x28} || !({MAC8390} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {MAC})) && (!({x28}) || {MAC8390} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {MAC})
Variables: 3886. 
Variable ordering: 76, 2056, 2196, 2228, 3113, 3403
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3403	{x28}	1	0
3	3403	{x28}	0	1
4	3113	{MAC8390}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	76	{MAC}	2	7
# END BDD 487 (T 0 487)

# BEGIN BDD 488 (T 0 488)
BDD tree for ({x29} || !({SIGMATEL_FIR} && {IRDA} && {USB} && {EXPERIMENTAL})) && (!({x29}) || {SIGMATEL_FIR} && {IRDA} && {USB} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1511, 1711, 2705, 3242, 3404
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3404	{x29}	1	0
3	3404	{x29}	0	1
4	3242	{IRDA}	2	3
5	2705	{USB}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	1511	{SIGMATEL_FIR}	2	6
# END BDD 488 (T 0 488)

# BEGIN BDD 489 (T 0 489)
BDD tree for ({x30} || !({EFI_PARTITION} && {PARTITION_ADVANCED})) && (!({x30}) || {EFI_PARTITION} && {PARTITION_ADVANCED})
Variables: 3886. 
Variable ordering: 2016, 2352, 3405
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3405	{x30}	1	0
3	3405	{x30}	0	1
4	2352	{EFI_PARTITION}	2	3
5	2016	{PARTITION_ADVANCED}	2	4
# END BDD 489 (T 0 489)

# BEGIN BDD 490 (T 0 490)
BDD tree for ({x31} || !({ARM_AM79C961A} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} && {ARCH_EBSA110})) && (!({x31}) || {ARM_AM79C961A} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} && {ARCH_EBSA110})
Variables: 3886. 
Variable ordering: 209, 1002, 2041, 2056, 2196, 2228, 3406
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3406	{x31}	1	0
3	3406	{x31}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	2041	{ARM_AM79C961A}	2	6
8	1002	{ARCH_EBSA110}	2	7
9	209	{ARM}	2	8
# END BDD 490 (T 0 490)

# BEGIN BDD 491 (T 0 491)
BDD tree for ({x32} || !({TULIP} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI})) && (!({x32}) || {TULIP} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI})
Variables: 3886. 
Variable ordering: 210, 594, 1262, 1679, 2056, 2196, 2228, 2340, 3407
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3407	{x32}	1	0
3	3407	{x32}	0	1
4	2340	{NET_TULIP}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	594	{TULIP}	2	7
9	210	{PCI}	2	8
# END BDD 491 (T 0 491)

# BEGIN BDD 492 (T 0 492)
BDD tree for ({x33} || !({SUNBMAC} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS} && {EXPERIMENTAL})) && (!({x33}) || {SUNBMAC} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 517, 1711, 2056, 2196, 2228, 3105, 3408
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3408	{x33}	1	0
3	3408	{x33}	0	1
4	3105	{SBUS}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1711	{EXPERIMENTAL}	2	7
9	517	{SUNBMAC}	2	8
# END BDD 492 (T 0 492)

# BEGIN BDD 493 (T 0 493)
BDD tree for ({x34} || !({ZORRO8390} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ZORRO})) && (!({x34}) || {ZORRO8390} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ZORRO})
Variables: 3886. 
Variable ordering: 2056, 2108, 2196, 2228, 2526, 3409
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3409	{x34}	1	0
3	3409	{x34}	0	1
4	2526	{ZORRO}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2108	{ZORRO8390}	2	6
8	2056	{NET_ETHERNET}	2	7
# END BDD 493 (T 0 493)

# BEGIN BDD 494 (T 0 494)
BDD tree for ({x35} || !({EL2} && {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {ISA})) && (!({x35}) || {EL2} && {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {ISA})
Variables: 3886. 
Variable ordering: 1185, 2196, 2228, 2931, 3165, 3410
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3410	{x35}	1	0
3	3410	{x35}	0	1
4	3165	{EL2}	2	3
5	2931	{NET_VENDOR_3COM}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	1185	{ISA}	2	7
# END BDD 494 (T 0 494)

# BEGIN BDD 495 (T 0 495)
BDD tree for ({x36} || !({FEALNX} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x36}) || {FEALNX} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 33, 210, 2196, 2228, 2587, 3411
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3411	{x36}	1	0
3	3411	{x36}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	210	{PCI}	2	6
8	33	{FEALNX}	2	7
# END BDD 495 (T 0 495)

# BEGIN BDD 496 (T 0 496)
BDD tree for ({x37} || !({WD80x3} && {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {ISA})) && (!({x37}) || {WD80x3} && {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {ISA})
Variables: 3886. 
Variable ordering: 1054, 1185, 1758, 2196, 2228, 3412
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3412	{x37}	1	0
3	3412	{x37}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1758	{WD80x3}	2	5
7	1185	{ISA}	2	6
8	1054	{NET_VENDOR_SMC}	2	7
# END BDD 496 (T 0 496)

# BEGIN BDD 497 (T 0 497)
BDD tree for ({x38} || !({HYDRA} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ZORRO})) && (!({x38}) || {HYDRA} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ZORRO})
Variables: 3886. 
Variable ordering: 2056, 2196, 2228, 2430, 2526, 3413
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3413	{x38}	1	0
3	3413	{x38}	0	1
4	2526	{ZORRO}	2	3
5	2430	{HYDRA}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	2056	{NET_ETHERNET}	2	7
# END BDD 497 (T 0 497)

# BEGIN BDD 498 (T 0 498)
BDD tree for ({x39} || !({SMC91X} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} || {REDWOOD_5} || {REDWOOD_6} || {M32R} || {SUPERH})) && (!({x39}) || {SMC91X} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} || {REDWOOD_5} || {REDWOOD_6} || {M32R} || {SUPERH})
Variables: 3886. 
Variable ordering: 209, 709, 949, 1272, 2056, 2196, 2228, 2376, 2656, 3414
Vertices: 17
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3414	{x39}	1	0
3	3414	{x39}	0	1
4	2656	{M32R}	2	3
5	2376	{SMC91X}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	2056	{NET_ETHERNET}	2	7
9	2376	{SMC91X}	2	3
10	2228	{UML}	2	9
11	2196	{NETDEVICES}	2	10
12	2056	{NET_ETHERNET}	2	11
13	1272	{SUPERH}	8	12
14	949	{REDWOOD_5}	13	12
15	709	{REDWOOD_6}	14	12
16	209	{ARM}	15	12
# END BDD 498 (T 0 498)

# BEGIN BDD 499 (T 0 499)
BDD tree for ({x40} || !({MIPS_AU1X00_ENET} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SOC_AU1X00})) && (!({x40}) || {MIPS_AU1X00_ENET} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SOC_AU1X00})
Variables: 3886. 
Variable ordering: 701, 2056, 2196, 2228, 2584, 3415
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3415	{x40}	1	0
3	3415	{x40}	0	1
4	2584	{SOC_AU1X00}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	701	{MIPS_AU1X00_ENET}	2	7
# END BDD 499 (T 0 499)

# BEGIN BDD 500 (T 0 500)
BDD tree for ({x41} || !({HPLAN} && {NETDEVICES} && {UML} && {NET_ISA})) && (!({x41}) || {HPLAN} && {NETDEVICES} && {UML} && {NET_ISA})
Variables: 3886. 
Variable ordering: 873, 1404, 2196, 2228, 3416
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3416	{x41}	1	0
3	3416	{x41}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1404	{NET_ISA}	2	5
7	873	{HPLAN}	2	6
# END BDD 500 (T 0 500)

# BEGIN BDD 501 (T 0 501)
BDD tree for ({x42} || !({AMD8111_ETH} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x42}) || {AMD8111_ETH} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1688, 2196, 2228, 2587, 3417
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3417	{x42}	1	0
3	3417	{x42}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1688	{AMD8111_ETH}	2	6
8	210	{PCI}	2	7
# END BDD 501 (T 0 501)

# BEGIN BDD 502 (T 0 502)
BDD tree for ({x43} || !({STNIC} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SUPERH})) && (!({x43}) || {STNIC} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SUPERH})
Variables: 3886. 
Variable ordering: 1272, 2056, 2196, 2228, 2504, 3418
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3418	{x43}	1	0
3	3418	{x43}	0	1
4	2504	{STNIC}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1272	{SUPERH}	2	7
# END BDD 502 (T 0 502)

# BEGIN BDD 503 (T 0 503)
BDD tree for ({x44} || !({ADAPTEC_STARFIRE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x44}) || {ADAPTEC_STARFIRE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1285, 2196, 2228, 2587, 3419
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3419	{x44}	1	0
3	3419	{x44}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1285	{ADAPTEC_STARFIRE}	2	6
8	210	{PCI}	2	7
# END BDD 503 (T 0 503)

# BEGIN BDD 504 (T 0 504)
BDD tree for ({x45} || !({8139CP} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI} && {EXPERIMENTAL})) && (!({x45}) || {8139CP} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1711, 2196, 2228, 2330, 2587, 3420
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3420	{x45}	1	0
3	3420	{x45}	0	1
4	2587	{NET_PCI}	2	3
5	2330	{8139CP}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	1711	{EXPERIMENTAL}	2	7
9	210	{PCI}	2	8
# END BDD 504 (T 0 504)

# BEGIN BDD 505 (T 0 505)
BDD tree for ({x46} || !({HPLANCE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {DIO})) && (!({x46}) || {HPLANCE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {DIO})
Variables: 3886. 
Variable ordering: 689, 1399, 2056, 2196, 2228, 3421
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3421	{x46}	1	0
3	3421	{x46}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	1399	{HPLANCE}	2	6
8	689	{DIO}	2	7
# END BDD 505 (T 0 505)

# BEGIN BDD 506 (T 0 506)
BDD tree for ({x47} || !({BMAC} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PPC_PMAC} && {PPC32})) && (!({x47}) || {BMAC} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PPC_PMAC} && {PPC32})
Variables: 3886. 
Variable ordering: 489, 792, 1505, 2056, 2196, 2228, 3422
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3422	{x47}	1	0
3	3422	{x47}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	1505	{PPC_PMAC}	2	6
8	792	{BMAC}	2	7
9	489	{PPC32}	2	8
# END BDD 506 (T 0 506)

# BEGIN BDD 507 (T 0 507)
BDD tree for ({x48} || !({8139TOO} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x48}) || {8139TOO} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 2153, 2196, 2228, 2587, 3423
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3423	{x48}	1	0
3	3423	{x48}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2153	{8139TOO}	2	6
8	210	{PCI}	2	7
# END BDD 507 (T 0 507)

# BEGIN BDD 508 (T 0 508)
BDD tree for ({x49} || !({SMC9194} && {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {ISA} || {MAC} && {BROKEN})) && (!({x49}) || {SMC9194} && {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {ISA} || {MAC} && {BROKEN})
Variables: 3886. 
Variable ordering: 76, 1054, 1185, 2059, 2165, 2196, 2228, 3424
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3424	{x49}	1	0
3	3424	{x49}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2165	{SMC9194}	2	5
7	1185	{ISA}	2	6
8	1054	{NET_VENDOR_SMC}	2	7
9	2059	{BROKEN}	2	6
10	1185	{ISA}	9	6
11	1054	{NET_VENDOR_SMC}	2	10
12	76	{MAC}	8	11
# END BDD 508 (T 0 508)

# BEGIN BDD 509 (T 0 509)
BDD tree for ({x50} || !({YELLOWFIN} && {NETDEVICES} && {UML} && {PCI} && {EXPERIMENTAL})) && (!({x50}) || {YELLOWFIN} && {NETDEVICES} && {UML} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 770, 1711, 2196, 2228, 3425
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3425	{x50}	1	0
3	3425	{x50}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	770	{YELLOWFIN}	2	6
8	210	{PCI}	2	7
# END BDD 509 (T 0 509)

# BEGIN BDD 510 (T 0 510)
BDD tree for ({x51} || !({BT_BNEP} && {BT} && {BT_L2CAP})) && (!({x51}) || {BT_BNEP} && {BT} && {BT_L2CAP})
Variables: 3886. 
Variable ordering: 23, 2503, 2823, 3426
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3426	{x51}	1	0
3	3426	{x51}	0	1
4	2823	{BT}	2	3
5	2503	{BT_L2CAP}	2	4
6	23	{BT_BNEP}	2	5
# END BDD 510 (T 0 510)

# BEGIN BDD 511 (T 0 511)
BDD tree for ({x52} || !({TYPHOON} && {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {PCI})) && (!({x52}) || {TYPHOON} && {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {PCI})
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2756, 2931, 3427
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3427	{x52}	1	0
3	3427	{x52}	0	1
4	2931	{NET_VENDOR_3COM}	2	3
5	2756	{TYPHOON}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	210	{PCI}	2	7
# END BDD 511 (T 0 511)

# BEGIN BDD 512 (T 0 512)
BDD tree for ({x53} || !({DECLANCE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {MACH_DECSTATION})) && (!({x53}) || {DECLANCE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {MACH_DECSTATION})
Variables: 3886. 
Variable ordering: 1458, 2056, 2196, 2228, 3166, 3428
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3428	{x53}	1	0
3	3428	{x53}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1458	{DECLANCE}	2	7
# END BDD 512 (T 0 512)

# BEGIN BDD 513 (T 0 513)
BDD tree for ({x54} || !({NATSEMI} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x54}) || {NATSEMI} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2398, 2587, 3429
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3429	{x54}	1	0
3	3429	{x54}	0	1
4	2587	{NET_PCI}	2	3
5	2398	{NATSEMI}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	210	{PCI}	2	7
# END BDD 513 (T 0 513)

# BEGIN BDD 514 (T 0 514)
BDD tree for ({x55} || !({ATP} && {NETDEVICES} && {UML} && {NET_POCKET} && {ISA} && {X86})) && (!({x55}) || {ATP} && {NETDEVICES} && {UML} && {NET_POCKET} && {ISA} && {X86})
Variables: 3886. 
Variable ordering: 1185, 1244, 2196, 2228, 2499, 3040, 3430
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3430	{x55}	1	0
3	3430	{x55}	0	1
4	3040	{ATP}	2	3
5	2499	{NET_POCKET}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	1244	{X86}	2	7
9	1185	{ISA}	2	8
# END BDD 514 (T 0 514)

# BEGIN BDD 515 (T 0 515)
BDD tree for ({x56} || !({PCMCIA_XIRTULIP} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {CARDBUS} && {BROKEN_ON_SMP})) && (!({x56}) || {PCMCIA_XIRTULIP} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {CARDBUS} && {BROKEN_ON_SMP})
Variables: 3886. 
Variable ordering: 210, 1262, 1679, 2056, 2196, 2228, 2340, 2982, 3044, 3431
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3431	{x56}	1	0
3	3431	{x56}	0	1
4	3044	{PCMCIA_XIRTULIP}	2	3
5	2982	{BROKEN_ON_SMP}	2	4
6	2340	{NET_TULIP}	2	5
7	2228	{UML}	2	6
8	2196	{NETDEVICES}	2	7
9	2056	{NET_ETHERNET}	2	8
10	1679	{CARDBUS}	2	9
# END BDD 515 (T 0 515)

# BEGIN BDD 516 (T 0 516)
BDD tree for ({x57} || !({R8169} && {NETDEVICES} && {UML} && {PCI})) && (!({x57}) || {R8169} && {NETDEVICES} && {UML} && {PCI})
Variables: 3886. 
Variable ordering: 210, 608, 2196, 2228, 3432
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3432	{x57}	1	0
3	3432	{x57}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	608	{R8169}	2	5
7	210	{PCI}	2	6
# END BDD 516 (T 0 516)

# BEGIN BDD 517 (T 0 517)
BDD tree for ({x58} || !({DVB_TTUSB_DEC} && {DVB_CORE} && {USB})) && (!({x58}) || {DVB_TTUSB_DEC} && {DVB_CORE} && {USB})
Variables: 3886. 
Variable ordering: 1214, 2705, 2775, 3433
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3433	{x58}	1	0
3	3433	{x58}	0	1
4	2775	{DVB_TTUSB_DEC}	2	3
5	2705	{USB}	2	4
6	1214	{DVB_CORE}	2	5
# END BDD 517 (T 0 517)

# BEGIN BDD 518 (T 0 518)
BDD tree for ({x59} || !({IBM_EMAC} && {NETDEVICES} && {UML} && {4xx})) && (!({x59}) || {IBM_EMAC} && {NETDEVICES} && {UML} && {4xx})
Variables: 3886. 
Variable ordering: 590, 2002, 2196, 2228, 3434
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3434	{x59}	1	0
3	3434	{x59}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2002	{4xx}	2	5
7	590	{IBM_EMAC}	2	6
# END BDD 518 (T 0 518)

# BEGIN BDD 519 (T 0 519)
BDD tree for ({x60} || !({ARM_ETHERH} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} && {ARCH_ACORN})) && (!({x60}) || {ARM_ETHERH} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} && {ARCH_ACORN})
Variables: 3886. 
Variable ordering: 209, 2056, 2196, 2228, 2542, 2595, 3435
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3435	{x60}	1	0
3	3435	{x60}	0	1
4	2595	{ARM_ETHERH}	2	3
5	2542	{ARCH_ACORN}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	2056	{NET_ETHERNET}	2	7
9	209	{ARM}	2	8
# END BDD 519 (T 0 519)

# BEGIN BDD 520 (T 0 520)
BDD tree for ({x61} || !({NE2K_PCI} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x61}) || {NE2K_PCI} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 577, 2196, 2228, 2587, 3436
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3436	{x61}	1	0
3	3436	{x61}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	577	{NE2K_PCI}	2	6
8	210	{PCI}	2	7
# END BDD 520 (T 0 520)

# BEGIN BDD 521 (T 0 521)
BDD tree for ({x62} || !({NE2_MCA} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {MCA_LEGACY})) && (!({x62}) || {NE2_MCA} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {MCA_LEGACY})
Variables: 3886. 
Variable ordering: 1142, 2056, 2196, 2228, 3010, 3437
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3437	{x62}	1	0
3	3437	{x62}	0	1
4	3010	{NE2_MCA}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1142	{MCA_LEGACY}	2	7
# END BDD 521 (T 0 521)

# BEGIN BDD 522 (T 0 522)
BDD tree for ({x63} || !({APNE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {AMIGA_PCMCIA})) && (!({x63}) || {APNE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {AMIGA_PCMCIA})
Variables: 3886. 
Variable ordering: 1420, 2056, 2196, 2228, 2995, 3438
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3438	{x63}	1	0
3	3438	{x63}	0	1
4	2995	{APNE}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1420	{AMIGA_PCMCIA}	2	7
# END BDD 522 (T 0 522)

# BEGIN BDD 523 (T 0 523)
BDD tree for ({x64} || !({DL2K} && {NETDEVICES} && {UML} && {PCI})) && (!({x64}) || {DL2K} && {NETDEVICES} && {UML} && {PCI})
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2437, 3439
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3439	{x64}	1	0
3	3439	{x64}	0	1
4	2437	{DL2K}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	210	{PCI}	2	6
# END BDD 523 (T 0 523)

# BEGIN BDD 524 (T 0 524)
BDD tree for ({x65} || !({DVB_CORE} && {DVB})) && (!({x65}) || {DVB_CORE} && {DVB})
Variables: 3886. 
Variable ordering: 1214, 2822, 3440
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3440	{x65}	1	0
3	3440	{x65}	0	1
4	2822	{DVB}	2	3
5	1214	{DVB_CORE}	2	4
# END BDD 524 (T 0 524)

# BEGIN BDD 525 (T 0 525)
BDD tree for ({x66} || !({MVME147_NET} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {MVME147})) && (!({x66}) || {MVME147_NET} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {MVME147})
Variables: 3886. 
Variable ordering: 810, 1592, 2056, 2196, 2228, 3441
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3441	{x66}	1	0
3	3441	{x66}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	1592	{MVME147}	2	6
8	810	{MVME147_NET}	2	7
# END BDD 525 (T 0 525)

# BEGIN BDD 526 (T 0 526)
BDD tree for ({x67} || !({SUNGEM} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI})) && (!({x67}) || {SUNGEM} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI})
Variables: 3886. 
Variable ordering: 210, 287, 2056, 2196, 2228, 3442
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3442	{x67}	1	0
3	3442	{x67}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	287	{SUNGEM}	2	6
8	210	{PCI}	2	7
# END BDD 526 (T 0 526)

# BEGIN BDD 527 (T 0 527)
BDD tree for ({x68} || !({SUNDANCE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x68}) || {SUNDANCE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1813, 2196, 2228, 2587, 3443
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3443	{x68}	1	0
3	3443	{x68}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1813	{SUNDANCE}	2	6
8	210	{PCI}	2	7
# END BDD 527 (T 0 527)

# BEGIN BDD 528 (T 0 528)
BDD tree for ({x69} || !({PCMCIA_PCNET} && {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA})) && (!({x69}) || {PCMCIA_PCNET} && {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA})
Variables: 3886. 
Variable ordering: 203, 1830, 2001, 2196, 2228, 3444
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3444	{x69}	1	0
3	3444	{x69}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2001	{PCMCIA}	2	5
7	1830	{NET_PCMCIA}	2	6
8	203	{PCMCIA_PCNET}	2	7
# END BDD 528 (T 0 528)

# BEGIN BDD 529 (T 0 529)
BDD tree for ({x70} || !({PCMCIA_ATMEL} && {UML} && {NETDEVICES} && {NET_RADIO} && {ATMEL} && {PCMCIA})) && (!({x70}) || {PCMCIA_ATMEL} && {UML} && {NETDEVICES} && {NET_RADIO} && {ATMEL} && {PCMCIA})
Variables: 3886. 
Variable ordering: 468, 1512, 1787, 2001, 2196, 2228, 3445
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3445	{x70}	1	0
3	3445	{x70}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2001	{PCMCIA}	2	5
7	1787	{ATMEL}	2	6
8	1512	{PCMCIA_ATMEL}	2	7
9	468	{NET_RADIO}	2	8
# END BDD 529 (T 0 529)

# BEGIN BDD 530 (T 0 530)
BDD tree for ({x71} || !({AC3200} && {NETDEVICES} && {UML} && {NET_PCI} && {ISA} || {EISA} && {EXPERIMENTAL})) && (!({x71}) || {AC3200} && {NETDEVICES} && {UML} && {NET_PCI} && {ISA} || {EISA} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 820, 1185, 1262, 1711, 2196, 2228, 2587, 3446
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3446	{x71}	1	0
3	3446	{x71}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1262	{EISA}	2	7
9	1185	{ISA}	8	7
10	820	{AC3200}	2	9
# END BDD 530 (T 0 530)

# BEGIN BDD 531 (T 0 531)
BDD tree for ({x72} || !({USB_CATC} && {USB} && {NET} && {EXPERIMENTAL})) && (!({x72}) || {USB_CATC} && {USB} && {NET} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 256, 1371, 1711, 2705, 3447
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3447	{x72}	1	0
3	3447	{x72}	0	1
4	2705	{USB}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1371	{NET}	2	5
7	256	{USB_CATC}	2	6
# END BDD 531 (T 0 531)

# BEGIN BDD 532 (T 0 532)
BDD tree for ({x73} || !({ULTRA} && {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {ISA})) && (!({x73}) || {ULTRA} && {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {ISA})
Variables: 3886. 
Variable ordering: 1054, 1185, 2196, 2228, 2315, 3448
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3448	{x73}	1	0
3	3448	{x73}	0	1
4	2315	{ULTRA}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1185	{ISA}	2	6
8	1054	{NET_VENDOR_SMC}	2	7
# END BDD 532 (T 0 532)

# BEGIN BDD 533 (T 0 533)
BDD tree for ({x74} || !({ULTRA32} && {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {EISA})) && (!({x74}) || {ULTRA32} && {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {EISA})
Variables: 3886. 
Variable ordering: 216, 1054, 1262, 2196, 2228, 3449
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3449	{x74}	1	0
3	3449	{x74}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1262	{EISA}	2	5
7	1054	{NET_VENDOR_SMC}	2	6
8	216	{ULTRA32}	2	7
# END BDD 533 (T 0 533)

# BEGIN BDD 534 (T 1 1)
BDD tree for ({x75} || !({EPIC100} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x75}) || {EPIC100} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI}) && true || (!({x99} || {x100} || {x20} || {x101} || {x102} || {x103} || {x104} || {x105} || {x106}) || ({CRC_CCITT})) && (!({CRC_CCITT}) || ({x99} || {x100} || {x20} || {x101} || {x102} || {x103} || {x104} || {x105} || {x106})) && true || (!({x107} || {x108} || {x109} || {x110} || {x111} || {x112} || {x113} || {x115} || {x116} || {x117} || {x118} || {x119}) || ({CRYPTO})) && (!({CRYPTO}) || ({x107} || {x108} || {x109} || {x110} || {x111} || {x112} || {x113} || {x114} || {x115} || {x116} || {x117} || {x118} || {x119})) && true || (!(false) || ({DEBUG_KERNEL})) && (!({DEBUG_KERNEL}) || (false)) && true || (!(false) || ({DTLK})) && (!({DTLK}) || (false)) && true || (!(false) || ({EMBEDDED})) && (!({EMBEDDED}) || (false)) && true || (!(false) || ({EXPERIMENTAL})) && (!({EXPERIMENTAL}) || (false)) && true || (!(false) || ({EXT2_FS})) && (!({EXT2_FS}) || (false)) && true || (!(false) || ({EXT3_FS})) && (!({EXT3_FS}) || (false)) && true || (!(false) || ({FB})) && (!({FB}) || (false))
Variables: 3886. 
Variable ordering: 210, 431, 685, 693, 1711, 1875, 1981, 2186, 2196, 2228, 2587, 3016, 3109, 3174, 3395, 3450, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3450	{x75}	1	0
3	3450	{x75}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1981	{EPIC100}	2	6
8	210	{PCI}	2	7
# END BDD 534 (T 1 1)

# BEGIN BDD 535 (T 1 2)
BDD tree for ({x76} || !({HAPPYMEAL} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS} || {PCI})) && (!({x76}) || {HAPPYMEAL} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS} || {PCI})
Variables: 3886. 
Variable ordering: 210, 1619, 2056, 2196, 2228, 3105, 3451
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3451	{x76}	1	0
3	3451	{x76}	0	1
4	3105	{SBUS}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1619	{HAPPYMEAL}	2	7
9	2228	{UML}	2	3
10	2196	{NETDEVICES}	2	9
11	2056	{NET_ETHERNET}	2	10
12	1619	{HAPPYMEAL}	2	11
13	210	{PCI}	8	12
# END BDD 535 (T 1 2)

# BEGIN BDD 536 (T 1 3)
BDD tree for ({x77} || !({FRAMEBUFFER_CONSOLE} && {VT} && {FB})) && (!({x77}) || {FRAMEBUFFER_CONSOLE} && {VT} && {FB})
Variables: 3886. 
Variable ordering: 105, 693, 809, 3452
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3452	{x77}	1	0
3	3452	{x77}	0	1
4	809	{VT}	2	3
5	693	{FB}	2	4
6	105	{FRAMEBUFFER_CONSOLE}	2	5
# END BDD 536 (T 1 3)

# BEGIN BDD 537 (T 1 4)
BDD tree for ({x78} || !({DE2104X} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI} && {EXPERIMENTAL})) && (!({x78}) || {DE2104X} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 536, 1262, 1679, 1711, 2056, 2196, 2228, 2340, 3453
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3453	{x78}	1	0
3	3453	{x78}	0	1
4	2340	{NET_TULIP}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1711	{EXPERIMENTAL}	2	7
9	536	{DE2104X}	2	8
10	210	{PCI}	2	9
# END BDD 537 (T 1 4)

# BEGIN BDD 538 (T 1 5)
BDD tree for ({x79} || !({USB_AX8817X} && {USB} && {NET} && {USB_USBNET} && {NET_ETHERNET})) && (!({x79}) || {USB_AX8817X} && {USB} && {NET} && {USB_USBNET} && {NET_ETHERNET})
Variables: 3886. 
Variable ordering: 1371, 1449, 2056, 2705, 3281, 3454
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3454	{x79}	1	0
3	3454	{x79}	0	1
4	3281	{USB_USBNET}	2	3
5	2705	{USB}	2	4
6	2056	{NET_ETHERNET}	2	5
7	1449	{USB_AX8817X}	2	6
8	1371	{NET}	2	7
# END BDD 538 (T 1 5)

# BEGIN BDD 539 (T 1 6)
BDD tree for ({x80} || !({E2100} && {NETDEVICES} && {UML} && {NET_ISA})) && (!({x80}) || {E2100} && {NETDEVICES} && {UML} && {NET_ISA})
Variables: 3886. 
Variable ordering: 1404, 2196, 2207, 2228, 3455
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3455	{x80}	1	0
3	3455	{x80}	0	1
4	2228	{UML}	2	3
5	2207	{E2100}	2	4
6	2196	{NETDEVICES}	2	5
7	1404	{NET_ISA}	2	6
# END BDD 539 (T 1 6)

# BEGIN BDD 540 (T 1 7)
BDD tree for ({x81} || !({DM9102} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI})) && (!({x81}) || {DM9102} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1051, 1262, 1679, 2056, 2196, 2228, 2340, 3456
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3456	{x81}	1	0
3	3456	{x81}	0	1
4	2340	{NET_TULIP}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1051	{DM9102}	2	7
9	210	{PCI}	2	8
# END BDD 540 (T 1 7)

# BEGIN BDD 541 (T 1 8)
BDD tree for ({x82} || !({PCMCIA_FMVJ18X} && {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA})) && (!({x82}) || {PCMCIA_FMVJ18X} && {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA})
Variables: 3886. 
Variable ordering: 1830, 2001, 2196, 2228, 2480, 3457
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3457	{x82}	1	0
3	3457	{x82}	0	1
4	2480	{PCMCIA_FMVJ18X}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2001	{PCMCIA}	2	6
8	1830	{NET_PCMCIA}	2	7
# END BDD 541 (T 1 8)

# BEGIN BDD 542 (T 1 9)
BDD tree for ({x83} || !({PCMCIA_SMC91C92} && {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA})) && (!({x83}) || {PCMCIA_SMC91C92} && {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA})
Variables: 3886. 
Variable ordering: 1033, 1830, 2001, 2196, 2228, 3458
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3458	{x83}	1	0
3	3458	{x83}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2001	{PCMCIA}	2	5
7	1830	{NET_PCMCIA}	2	6
8	1033	{PCMCIA_SMC91C92}	2	7
# END BDD 542 (T 1 9)

# BEGIN BDD 543 (T 1 10)
BDD tree for ({x84} || !({USB_ATM} && {USB} && {ATM})) && (!({x84}) || {USB_ATM} && {USB} && {ATM})
Variables: 3886. 
Variable ordering: 2588, 2705, 3297, 3459
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3459	{x84}	1	0
3	3459	{x84}	0	1
4	3297	{ATM}	2	3
5	2705	{USB}	2	4
6	2588	{USB_ATM}	2	5
# END BDD 543 (T 1 10)

# BEGIN BDD 544 (T 1 11)
BDD tree for ({x85} || !({VIDEO_SAA7134} && {VIDEO_DEV} && {PCI} && {I2C})) && (!({x85}) || {VIDEO_SAA7134} && {VIDEO_DEV} && {PCI} && {I2C})
Variables: 3886. 
Variable ordering: 170, 210, 1032, 2259, 3460
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3460	{x85}	1	0
3	3460	{x85}	0	1
4	2259	{VIDEO_DEV}	2	3
5	1032	{I2C}	2	4
6	210	{PCI}	2	5
7	170	{VIDEO_SAA7134}	2	6
# END BDD 544 (T 1 11)

# BEGIN BDD 545 (T 1 12)
BDD tree for ({x86} || !({AT1700} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || {MCA_LEGACY} && {EXPERIMENTAL})) && (!({x86}) || {AT1700} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || {MCA_LEGACY} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1142, 1185, 1468, 1711, 2056, 2196, 2228, 3461
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3461	{x86}	1	0
3	3461	{x86}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1468	{AT1700}	2	7
9	1185	{ISA}	2	8
10	1142	{MCA_LEGACY}	9	8
# END BDD 545 (T 1 12)

# BEGIN BDD 546 (T 1 13)
BDD tree for ({x87} || !({SGI_IOC3_ETH} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} && {SGI_IP27})) && (!({x87}) || {SGI_IOC3_ETH} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} && {SGI_IP27})
Variables: 3886. 
Variable ordering: 210, 716, 2056, 2196, 2228, 3342, 3462
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3462	{x87}	1	0
3	3462	{x87}	0	1
4	3342	{SGI_IP27}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	716	{SGI_IOC3_ETH}	2	7
9	210	{PCI}	2	8
# END BDD 546 (T 1 13)

# BEGIN BDD 547 (T 1 14)
BDD tree for ({x88} || !({ES3210} && {NETDEVICES} && {UML} && {NET_PCI} && {EISA} && {EXPERIMENTAL})) && (!({x88}) || {ES3210} && {NETDEVICES} && {UML} && {NET_PCI} && {EISA} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1262, 1711, 2196, 2228, 2587, 2783, 3463
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3463	{x88}	1	0
3	3463	{x88}	0	1
4	2783	{ES3210}	2	3
5	2587	{NET_PCI}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	1711	{EXPERIMENTAL}	2	7
9	1262	{EISA}	2	8
# END BDD 547 (T 1 14)

# BEGIN BDD 548 (T 1 15)
BDD tree for ({x89} || !({OAKNET} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PPC} && {BROKEN})) && (!({x89}) || {OAKNET} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PPC} && {BROKEN})
Variables: 3886. 
Variable ordering: 1488, 2056, 2059, 2196, 2228, 2673, 3464
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3464	{x89}	1	0
3	3464	{x89}	0	1
4	2673	{PPC}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2059	{BROKEN}	2	6
8	2056	{NET_ETHERNET}	2	7
9	1488	{OAKNET}	2	8
# END BDD 548 (T 1 15)

# BEGIN BDD 549 (T 1 16)
BDD tree for ({x90} || !({ULTRAMCA} && {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {MCA})) && (!({x90}) || {ULTRAMCA} && {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {MCA})
Variables: 3886. 
Variable ordering: 360, 1054, 2196, 2228, 2244, 3465
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3465	{x90}	1	0
3	3465	{x90}	0	1
4	2244	{ULTRAMCA}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1054	{NET_VENDOR_SMC}	2	6
8	360	{MCA}	2	7
# END BDD 549 (T 1 16)

# BEGIN BDD 550 (T 1 17)
BDD tree for ({x91} || !({PCNET32} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x91}) || {PCNET32} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1866, 2196, 2228, 2587, 3466
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3466	{x91}	1	0
3	3466	{x91}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1866	{PCNET32}	2	6
8	210	{PCI}	2	7
# END BDD 550 (T 1 17)

# BEGIN BDD 551 (T 1 18)
BDD tree for ({x92} || !({LNE390} && {NETDEVICES} && {UML} && {NET_PCI} && {EISA} && {EXPERIMENTAL})) && (!({x92}) || {LNE390} && {NETDEVICES} && {UML} && {NET_PCI} && {EISA} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1262, 1419, 1711, 2196, 2228, 2587, 3467
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3467	{x92}	1	0
3	3467	{x92}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1419	{LNE390}	2	7
9	1262	{EISA}	2	8
# END BDD 551 (T 1 18)

# BEGIN BDD 552 (T 1 19)
BDD tree for ({x93} || !({MACMACE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {MAC} && {EXPERIMENTAL})) && (!({x93}) || {MACMACE} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {MAC} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 76, 1056, 1711, 2056, 2196, 2228, 3468
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3468	{x93}	1	0
3	3468	{x93}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1056	{MACMACE}	2	7
9	76	{MAC}	2	8
# END BDD 552 (T 1 19)

# BEGIN BDD 553 (T 1 20)
BDD tree for ({x94} || !({JFFS2_FS} && {MTD})) && (!({x94}) || {JFFS2_FS} && {MTD})
Variables: 3886. 
Variable ordering: 551, 1309, 3469
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3469	{x94}	1	0
3	3469	{x94}	0	1
4	1309	{JFFS2_FS}	2	3
5	551	{MTD}	2	4
# END BDD 553 (T 1 20)

# BEGIN BDD 554 (T 1 21)
BDD tree for ({x95} || !({TUN} && {NETDEVICES})) && (!({x95}) || {TUN} && {NETDEVICES})
Variables: 3886. 
Variable ordering: 983, 2196, 3470
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3470	{x95}	1	0
3	3470	{x95}	0	1
4	2196	{NETDEVICES}	2	3
5	983	{TUN}	2	4
# END BDD 554 (T 1 21)

# BEGIN BDD 555 (T 1 22)
BDD tree for ({x96} || !({USB_ZAURUS} && {USB} && {NET} && {USB_USBNET})) && (!({x96}) || {USB_ZAURUS} && {USB} && {NET} && {USB_USBNET})
Variables: 3886. 
Variable ordering: 1371, 2029, 2705, 3281, 3471
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3471	{x96}	1	0
3	3471	{x96}	0	1
4	3281	{USB_USBNET}	2	3
5	2705	{USB}	2	4
6	2029	{USB_ZAURUS}	2	5
7	1371	{NET}	2	6
# END BDD 555 (T 1 22)

# BEGIN BDD 556 (T 1 23)
BDD tree for ({x97} || !({DEPCA} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || {EISA} || {MCA})) && (!({x97}) || {DEPCA} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || {EISA} || {MCA})
Variables: 3886. 
Variable ordering: 360, 1185, 1262, 2056, 2196, 2228, 3373, 3472
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3472	{x97}	1	0
3	3472	{x97}	0	1
4	3373	{DEPCA}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1262	{EISA}	2	7
9	1185	{ISA}	8	7
10	360	{MCA}	9	7
# END BDD 556 (T 1 23)

# BEGIN BDD 557 (T 1 24)
BDD tree for ({x98} || !(true)) && (!({x98}) || true)
Variables: 3886. 
Variable ordering: 3473
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3473	{x98}	0	1
# END BDD 557 (T 1 24)

# BEGIN BDD 558 (T 1 25)
BDD tree for ({x99} || !({HISAX_ST5481} && {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {USB} && {EXPERIMENTAL})) && (!({x99}) || {HISAX_ST5481} && {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {USB} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 1711, 2501, 2705, 3474
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3474	{x99}	1	0
3	3474	{x99}	0	1
4	2705	{USB}	2	3
5	2501	{HISAX_ST5481}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	1671	{ISDN}	2	6
8	1371	{NET}	2	7
9	839	{ISDN_DRV_HISAX}	2	8
10	687	{ISDN_I4L}	2	9
# END BDD 558 (T 1 25)

# BEGIN BDD 559 (T 1 26)
BDD tree for ({x100} || !({BAYCOM_PAR} && {HAMRADIO} && {NET} && {PARPORT} && {AX25})) && (!({x100}) || {BAYCOM_PAR} && {HAMRADIO} && {NET} && {PARPORT} && {AX25})
Variables: 3886. 
Variable ordering: 863, 1371, 1386, 1662, 3217, 3475
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3475	{x100}	1	0
3	3475	{x100}	0	1
4	3217	{HAMRADIO}	2	3
5	1662	{AX25}	2	4
6	1386	{BAYCOM_PAR}	2	5
7	1371	{NET}	2	6
8	863	{PARPORT}	2	7
# END BDD 559 (T 1 26)

# BEGIN BDD 560 (T 1 27)
BDD tree for ({x20} || !({VIA_VELOCITY} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x20}) || {VIA_VELOCITY} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2587, 3277, 3395
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3395	{x20}	1	0
3	3395	{x20}	0	1
4	3277	{VIA_VELOCITY}	2	3
5	2587	{NET_PCI}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	210	{PCI}	2	7
# END BDD 560 (T 1 27)

# BEGIN BDD 561 (T 1 28)
BDD tree for ({x101} || !({IRDA} && {NET})) && (!({x101}) || {IRDA} && {NET})
Variables: 3886. 
Variable ordering: 1371, 3242, 3476
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3476	{x101}	1	0
3	3476	{x101}	0	1
4	3242	{IRDA}	2	3
5	1371	{NET}	2	4
# END BDD 561 (T 1 28)

# BEGIN BDD 562 (T 1 29)
BDD tree for ({x102} || !({BAYCOM_SER_FDX} && {HAMRADIO} && {NET} && {AX25})) && (!({x102}) || {BAYCOM_SER_FDX} && {HAMRADIO} && {NET} && {AX25})
Variables: 3886. 
Variable ordering: 22, 1371, 1662, 3217, 3477
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3477	{x102}	1	0
3	3477	{x102}	0	1
4	3217	{HAMRADIO}	2	3
5	1662	{AX25}	2	4
6	1371	{NET}	2	5
7	22	{BAYCOM_SER_FDX}	2	6
# END BDD 562 (T 1 29)

# BEGIN BDD 563 (T 1 30)
BDD tree for ({x103} || !({BAYCOM_EPP} && {HAMRADIO} && {NET} && {PARPORT} && {AX25} && {64BIT})) && (!({x103}) || {BAYCOM_EPP} && {HAMRADIO} && {NET} && {PARPORT} && {AX25} && {64BIT})
Variables: 3886. 
Variable ordering: 863, 1371, 1662, 2271, 2967, 3217, 3478
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3478	{x103}	1	0
3	3478	{x103}	0	1
4	3217	{HAMRADIO}	2	3
5	2967	{BAYCOM_EPP}	2	4
6	2271	{64BIT}	2	5
7	1662	{AX25}	2	6
8	1371	{NET}	2	7
9	863	{PARPORT}	2	8
# END BDD 563 (T 1 30)

# BEGIN BDD 564 (T 1 31)
BDD tree for ({x104} || !({BAYCOM_SER_HDX} && {HAMRADIO} && {NET} && {AX25})) && (!({x104}) || {BAYCOM_SER_HDX} && {HAMRADIO} && {NET} && {AX25})
Variables: 3886. 
Variable ordering: 1371, 1662, 1739, 3217, 3479
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3479	{x104}	1	0
3	3479	{x104}	0	1
4	3217	{HAMRADIO}	2	3
5	1739	{BAYCOM_SER_HDX}	2	4
6	1662	{AX25}	2	5
7	1371	{NET}	2	6
# END BDD 564 (T 1 31)

# BEGIN BDD 565 (T 1 32)
BDD tree for ({x105} || !({PPP_ASYNC} && {PPP})) && (!({x105}) || {PPP_ASYNC} && {PPP})
Variables: 3886. 
Variable ordering: 2232, 3098, 3480
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3480	{x105}	1	0
3	3480	{x105}	0	1
4	3098	{PPP_ASYNC}	2	3
5	2232	{PPP}	2	4
# END BDD 565 (T 1 32)

# BEGIN BDD 566 (T 1 33)
BDD tree for ({x106} || !({ISDN_DRV_HISAX} && {NET} && {ISDN} && {ISDN_I4L})) && (!({x106}) || {ISDN_DRV_HISAX} && {NET} && {ISDN} && {ISDN_I4L})
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 3481
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3481	{x106}	1	0
3	3481	{x106}	0	1
4	1671	{ISDN}	2	3
5	1371	{NET}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 566 (T 1 33)

# BEGIN BDD 567 (T 1 34)
BDD tree for ({x107} || !({DM_CRYPT} && {BLK_DEV_DM} && {EXPERIMENTAL})) && (!({x107}) || {DM_CRYPT} && {BLK_DEV_DM} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1090, 1711, 2641, 3482
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3482	{x107}	1	0
3	3482	{x107}	0	1
4	2641	{BLK_DEV_DM}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1090	{DM_CRYPT}	2	5
# END BDD 567 (T 1 34)

# BEGIN BDD 568 (T 1 35)
BDD tree for ({x108} || !({INET_AH} && {NET} && {INET})) && (!({x108}) || {INET_AH} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1305, 1371, 3042, 3483
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3483	{x108}	1	0
3	3483	{x108}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	1305	{INET_AH}	2	5
# END BDD 568 (T 1 35)

# BEGIN BDD 569 (T 1 36)
BDD tree for ({x109} || !({RPCSEC_GSS_KRB5} && {NET} && {SUNRPC} && {EXPERIMENTAL})) && (!({x109}) || {RPCSEC_GSS_KRB5} && {NET} && {SUNRPC} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 377, 1371, 1711, 2539, 3484
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3484	{x109}	1	0
3	3484	{x109}	0	1
4	2539	{SUNRPC}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1371	{NET}	2	5
7	377	{RPCSEC_GSS_KRB5}	2	6
# END BDD 569 (T 1 36)

# BEGIN BDD 570 (T 1 37)
BDD tree for ({x110} || !({BLK_DEV_CRYPTOLOOP} && {BLK_DEV_LOOP})) && (!({x110}) || {BLK_DEV_CRYPTOLOOP} && {BLK_DEV_LOOP})
Variables: 3886. 
Variable ordering: 1712, 2803, 3485
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3485	{x110}	1	0
3	3485	{x110}	0	1
4	2803	{BLK_DEV_LOOP}	2	3
5	1712	{BLK_DEV_CRYPTOLOOP}	2	4
# END BDD 570 (T 1 37)

# BEGIN BDD 571 (T 1 38)
BDD tree for ({x111} || !({INET_ESP} && {NET} && {INET})) && (!({x111}) || {INET_ESP} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 194, 1371, 3042, 3486
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3486	{x111}	1	0
3	3486	{x111}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	194	{INET_ESP}	2	5
# END BDD 571 (T 1 38)

# BEGIN BDD 572 (T 1 39)
BDD tree for ({x112} || !({INET6_AH} && {NET} && {IPV6})) && (!({x112}) || {INET6_AH} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1371, 1437, 3225, 3487
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3487	{x112}	1	0
3	3487	{x112}	0	1
4	3225	{INET6_AH}	2	3
5	1437	{IPV6}	2	4
6	1371	{NET}	2	5
# END BDD 572 (T 1 39)

# BEGIN BDD 573 (T 1 40)
BDD tree for ({x113} || !({RPCSEC_GSS_SPKM3} && {NET} && {SUNRPC} && {EXPERIMENTAL})) && (!({x113}) || {RPCSEC_GSS_SPKM3} && {NET} && {SUNRPC} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1371, 1648, 1711, 2539, 3488
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3488	{x113}	1	0
3	3488	{x113}	0	1
4	2539	{SUNRPC}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1648	{RPCSEC_GSS_SPKM3}	2	5
7	1371	{NET}	2	6
# END BDD 573 (T 1 40)

# BEGIN BDD 574 (T 1 41)
BDD tree for ({x114} || !({IP_SCTP} && {NET} && {INET} && {EXPERIMENTAL} && {IPV6} || {IPV6} && {SCTP_HMAC_SHA1} || {SCTP_HMAC_MD5})) && (!({x114}) || {IP_SCTP} && {NET} && {INET} && {EXPERIMENTAL} && {IPV6} || {IPV6} && {SCTP_HMAC_SHA1} || {SCTP_HMAC_MD5})
Variables: 3886. 
Variable ordering: 493, 1371, 1437, 1711, 1984, 2574, 3042, 3489
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3489	{x114}	1	0
3	3489	{x114}	0	1
4	3042	{INET}	2	3
5	2574	{SCTP_HMAC_SHA1}	2	4
6	1984	{SCTP_HMAC_MD5}	5	4
7	1711	{EXPERIMENTAL}	2	6
8	1437	{IPV6}	2	7
9	1371	{NET}	2	8
10	493	{IP_SCTP}	2	9
# END BDD 574 (T 1 41)

# BEGIN BDD 575 (T 1 42)
BDD tree for ({x115} || !({INET_IPCOMP} && {NET} && {INET})) && (!({x115}) || {INET_IPCOMP} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1371, 1649, 3042, 3490
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3490	{x115}	1	0
3	3490	{x115}	0	1
4	3042	{INET}	2	3
5	1649	{INET_IPCOMP}	2	4
6	1371	{NET}	2	5
# END BDD 575 (T 1 42)

# BEGIN BDD 576 (T 1 43)
BDD tree for ({x116} || !({SECURITY_SECLVL} && {SECURITY})) && (!({x116}) || {SECURITY_SECLVL} && {SECURITY})
Variables: 3886. 
Variable ordering: 1154, 1947, 3491
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3491	{x116}	1	0
3	3491	{x116}	0	1
4	1947	{SECURITY}	2	3
5	1154	{SECURITY_SECLVL}	2	4
# END BDD 576 (T 1 43)

# BEGIN BDD 577 (T 1 44)
BDD tree for ({x117} || !({INET6_IPCOMP} && {NET} && {IPV6})) && (!({x117}) || {INET6_IPCOMP} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1371, 1437, 2736, 3492
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3492	{x117}	1	0
3	3492	{x117}	0	1
4	2736	{INET6_IPCOMP}	2	3
5	1437	{IPV6}	2	4
6	1371	{NET}	2	5
# END BDD 577 (T 1 44)

# BEGIN BDD 578 (T 1 45)
BDD tree for ({x118} || !({INET6_ESP} && {NET} && {IPV6})) && (!({x118}) || {INET6_ESP} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1024, 1371, 1437, 3493
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3493	{x118}	1	0
3	3493	{x118}	0	1
4	1437	{IPV6}	2	3
5	1371	{NET}	2	4
6	1024	{INET6_ESP}	2	5
# END BDD 578 (T 1 45)

# BEGIN BDD 579 (T 1 46)
BDD tree for ({x119} || !({IPV6} && {NET} && {INET} && {IPV6_PRIVACY})) && (!({x119}) || {IPV6} && {NET} && {INET} && {IPV6_PRIVACY})
Variables: 3886. 
Variable ordering: 664, 1371, 1437, 3042, 3494
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3494	{x119}	1	0
3	3494	{x119}	0	1
4	3042	{INET}	2	3
5	1437	{IPV6}	2	4
6	1371	{NET}	2	5
7	664	{IPV6_PRIVACY}	2	6
# END BDD 579 (T 1 46)

# BEGIN BDD 580 (T 1 47)
BDD tree for {CRYPTO} && {X86} && {UML_X86} || {64BIT} || (!(false) || ({CRYPTO_AES})) && (!({CRYPTO_AES}) || (false))
Variables: 3886. 
Variable ordering: 433, 1244, 2186, 2271, 3114
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2271	{64BIT}	0	1
3	2186	{CRYPTO}	0	2
4	3114	{UML_X86}	0	1
5	2271	{64BIT}	4	1
6	2186	{CRYPTO}	0	5
7	1244	{X86}	3	6
8	433	{CRYPTO_AES}	1	7
# END BDD 580 (T 1 47)

# BEGIN BDD 581 (T 1 48)
BDD tree for {CRYPTO} && {X86} || {UML_X86} && {64BIT} || (!(false) || ({CRYPTO_AES_586})) && (!({CRYPTO_AES_586}) || (false))
Variables: 3886. 
Variable ordering: 1244, 1701, 2186, 2271, 3114
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3114	{UML_X86}	0	1
3	2271	{64BIT}	0	2
4	2186	{CRYPTO}	0	3
5	1701	{CRYPTO_AES_586}	1	4
6	2271	{64BIT}	0	1
7	2186	{CRYPTO}	0	6
8	1701	{CRYPTO_AES_586}	1	7
9	1244	{X86}	5	8
# END BDD 581 (T 1 48)

# BEGIN BDD 582 (T 1 49)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_ANUBIS})) && (!({CRYPTO_ANUBIS}) || (false))
Variables: 3886. 
Variable ordering: 713, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	713	{CRYPTO_ANUBIS}	1	2
# END BDD 582 (T 1 49)

# BEGIN BDD 583 (T 1 50)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_ARC4})) && (!({CRYPTO_ARC4}) || (false))
Variables: 3886. 
Variable ordering: 132, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	132	{CRYPTO_ARC4}	1	2
# END BDD 583 (T 1 50)

# BEGIN BDD 584 (T 1 51)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_BLOWFISH})) && (!({CRYPTO_BLOWFISH}) || (false))
Variables: 3886. 
Variable ordering: 1178, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	1178	{CRYPTO_BLOWFISH}	1	2
# END BDD 584 (T 1 51)

# BEGIN BDD 585 (T 1 52)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_CAST5})) && (!({CRYPTO_CAST5}) || (false))
Variables: 3886. 
Variable ordering: 2186, 2337
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2337	{CRYPTO_CAST5}	1	0
3	2186	{CRYPTO}	2	1
# END BDD 585 (T 1 52)

# BEGIN BDD 586 (T 1 53)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_CAST6})) && (!({CRYPTO_CAST6}) || (false))
Variables: 3886. 
Variable ordering: 198, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	198	{CRYPTO_CAST6}	1	2
# END BDD 586 (T 1 53)

# BEGIN BDD 587 (T 1 54)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_CRC32C})) && (!({CRYPTO_CRC32C}) || (false))
Variables: 3886. 
Variable ordering: 1526, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	1526	{CRYPTO_CRC32C}	1	2
# END BDD 587 (T 1 54)

# BEGIN BDD 588 (T 1 55)
BDD tree for {CRYPTO} || (!({INET6_IPCOMP} && {NET} && {IPV6} || {INET_IPCOMP} && {NET} && {INET}) || ({CRYPTO_DEFLATE})) && (!({CRYPTO_DEFLATE}) || ({INET6_IPCOMP} && {NET} && {IPV6} || {INET_IPCOMP} && {NET} && {INET}))
Variables: 3886. 
Variable ordering: 1371, 1437, 1649, 2186, 2721, 2736, 3042
Vertices: 20
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2721	{CRYPTO_DEFLATE}	1	0
3	2186	{CRYPTO}	2	1
4	3042	{INET}	1	0
5	3042	{INET}	0	1
6	2721	{CRYPTO_DEFLATE}	4	5
7	2186	{CRYPTO}	6	1
8	1649	{INET_IPCOMP}	3	7
9	2736	{INET6_IPCOMP}	1	0
10	2736	{INET6_IPCOMP}	0	1
11	2721	{CRYPTO_DEFLATE}	9	10
12	2186	{CRYPTO}	11	1
13	2736	{INET6_IPCOMP}	4	0
14	2736	{INET6_IPCOMP}	5	1
15	2721	{CRYPTO_DEFLATE}	13	14
17	1649	{INET_IPCOMP}	12	16
16	2186	{CRYPTO}	15	1
19	1371	{NET}	3	18
18	1437	{IPV6}	8	17
# END BDD 588 (T 1 55)

# BEGIN BDD 589 (T 1 56)
BDD tree for {CRYPTO} || (!({INET_ESP} && {NET} && {INET} || {RPCSEC_GSS_SPKM3} && {NET} && {SUNRPC} && {EXPERIMENTAL} || {INET6_ESP} && {NET} && {IPV6} || {RPCSEC_GSS_KRB5} && {NET} && {SUNRPC} && {EXPERIMENTAL}) || ({CRYPTO_DES})) && (!({CRYPTO_DES}) || ({INET_ESP} && {NET} && {INET} || {RPCSEC_GSS_SPKM3} && {NET} && {SUNRPC} && {EXPERIMENTAL} || {INET6_ESP} && {NET} && {IPV6} || {RPCSEC_GSS_KRB5} && {NET} && {SUNRPC} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 194, 377, 1024, 1371, 1437, 1648, 1711, 2186, 2539, 2557, 3042
Vertices: 37
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2557	{CRYPTO_DES}	1	0
3	2186	{CRYPTO}	2	1
4	2557	{CRYPTO_DES}	0	1
5	2539	{SUNRPC}	2	4
6	2186	{CRYPTO}	5	1
7	1711	{EXPERIMENTAL}	3	6
8	1648	{RPCSEC_GSS_SPKM3}	3	7
9	1371	{NET}	3	8
10	2186	{CRYPTO}	4	1
11	1437	{IPV6}	8	10
12	1371	{NET}	3	11
13	1024	{INET6_ESP}	9	12
14	1371	{NET}	3	7
15	1437	{IPV6}	7	10
17	1024	{INET6_ESP}	14	16
16	1371	{NET}	3	15
19	3042	{INET}	1	0
18	377	{RPCSEC_GSS_KRB5}	13	17
21	2557	{CRYPTO_DES}	19	20
20	3042	{INET}	0	1
23	2539	{SUNRPC}	21	4
22	2186	{CRYPTO}	21	1
25	1711	{EXPERIMENTAL}	22	24
24	2186	{CRYPTO}	23	1
27	1371	{NET}	3	26
26	1648	{RPCSEC_GSS_SPKM3}	22	25
29	1371	{NET}	3	28
28	1437	{IPV6}	26	10
31	1371	{NET}	3	25
30	1024	{INET6_ESP}	27	29
34	1024	{INET6_ESP}	31	33
35	377	{RPCSEC_GSS_KRB5}	30	34
32	1437	{IPV6}	25	10
33	1371	{NET}	3	32
36	194	{INET_ESP}	18	35
# END BDD 589 (T 1 56)

# BEGIN BDD 590 (T 1 57)
BDD tree for {CRYPTO} && {ARCH_S390} || (!(false) || ({CRYPTO_DES_Z990})) && (!({CRYPTO_DES_Z990}) || (false))
Variables: 3886. 
Variable ordering: 38, 2186, 2728
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	2186	{CRYPTO}	0	2
4	38	{CRYPTO_DES_Z990}	1	3
# END BDD 590 (T 1 57)

# BEGIN BDD 591 (T 1 58)
BDD tree for {CRYPTO} && {X86} && {X86_64} || (!(false) || ({CRYPTO_DEV_PADLOCK})) && (!({CRYPTO_DEV_PADLOCK}) || (false))
Variables: 3886. 
Variable ordering: 354, 1184, 1244, 2186
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	1244	{X86}	0	2
4	1184	{X86_64}	0	3
5	354	{CRYPTO_DEV_PADLOCK}	1	4
# END BDD 591 (T 1 58)

# BEGIN BDD 592 (T 1 59)
BDD tree for {CRYPTO_DEV_PADLOCK} || (!({CRYPTO_DEV_PADLOCK}) || ({CRYPTO_DEV_PADLOCK_AES})) && (!({CRYPTO_DEV_PADLOCK_AES}) || ({CRYPTO_DEV_PADLOCK}))
Variables: 3886. 
Variable ordering: 354, 2619
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2619	{CRYPTO_DEV_PADLOCK_AES}	1	0
3	354	{CRYPTO_DEV_PADLOCK}	2	1
# END BDD 592 (T 1 59)

# BEGIN BDD 593 (T 1 60)
BDD tree for {CRYPTO} || (!({x108} || {x111} || {x112} || {x118}) || ({CRYPTO_HMAC})) && (!({CRYPTO_HMAC}) || ({x108} || {x111} || {x112} || {x114} || {x118}))
Variables: 3886. 
Variable ordering: 2186, 3330, 3483, 3486, 3487, 3489, 3493
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3493	{x118}	1	0
3	3487	{x112}	2	0
4	3486	{x111}	3	0
5	3483	{x108}	4	0
6	3493	{x118}	0	1
7	3489	{x114}	6	1
8	3487	{x112}	7	1
9	3486	{x111}	8	1
10	3483	{x108}	9	1
11	3330	{CRYPTO_HMAC}	5	10
12	2186	{CRYPTO}	11	1
# END BDD 593 (T 1 60)

# BEGIN BDD 594 (T 1 61)
BDD tree for ({x108} || !({INET_AH} && {NET} && {INET})) && (!({x108}) || {INET_AH} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1305, 1371, 3042, 3483
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3483	{x108}	1	0
3	3483	{x108}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	1305	{INET_AH}	2	5
# END BDD 594 (T 1 61)

# BEGIN BDD 595 (T 1 62)
BDD tree for ({x111} || !({INET_ESP} && {NET} && {INET})) && (!({x111}) || {INET_ESP} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 194, 1371, 3042, 3486
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3486	{x111}	1	0
3	3486	{x111}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	194	{INET_ESP}	2	5
# END BDD 595 (T 1 62)

# BEGIN BDD 596 (T 1 63)
BDD tree for ({x112} || !({INET6_AH} && {NET} && {IPV6})) && (!({x112}) || {INET6_AH} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1371, 1437, 3225, 3487
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3487	{x112}	1	0
3	3487	{x112}	0	1
4	3225	{INET6_AH}	2	3
5	1437	{IPV6}	2	4
6	1371	{NET}	2	5
# END BDD 596 (T 1 63)

# BEGIN BDD 597 (T 1 64)
BDD tree for ({x114} || !({IP_SCTP} && {NET} && {INET} && {EXPERIMENTAL} && {IPV6} || {IPV6} && {SCTP_HMAC_SHA1} || {SCTP_HMAC_MD5})) && (!({x114}) || {IP_SCTP} && {NET} && {INET} && {EXPERIMENTAL} && {IPV6} || {IPV6} && {SCTP_HMAC_SHA1} || {SCTP_HMAC_MD5})
Variables: 3886. 
Variable ordering: 493, 1371, 1437, 1711, 1984, 2574, 3042, 3489
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3489	{x114}	1	0
3	3489	{x114}	0	1
4	3042	{INET}	2	3
5	2574	{SCTP_HMAC_SHA1}	2	4
6	1984	{SCTP_HMAC_MD5}	5	4
7	1711	{EXPERIMENTAL}	2	6
8	1437	{IPV6}	2	7
9	1371	{NET}	2	8
10	493	{IP_SCTP}	2	9
# END BDD 597 (T 1 64)

# BEGIN BDD 598 (T 1 65)
BDD tree for ({x118} || !({INET6_ESP} && {NET} && {IPV6})) && (!({x118}) || {INET6_ESP} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1024, 1371, 1437, 3493
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3493	{x118}	1	0
3	3493	{x118}	0	1
4	1437	{IPV6}	2	3
5	1371	{NET}	2	4
6	1024	{INET6_ESP}	2	5
# END BDD 598 (T 1 65)

# BEGIN BDD 599 (T 1 66)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_KHAZAD})) && (!({CRYPTO_KHAZAD}) || (false))
Variables: 3886. 
Variable ordering: 2186, 2731
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2731	{CRYPTO_KHAZAD}	1	0
3	2186	{CRYPTO}	2	1
# END BDD 599 (T 1 66)

# BEGIN BDD 600 (T 1 67)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_MD4})) && (!({CRYPTO_MD4}) || (false))
Variables: 3886. 
Variable ordering: 2186, 2925
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2925	{CRYPTO_MD4}	1	0
3	2186	{CRYPTO}	2	1
# END BDD 600 (T 1 67)

# BEGIN BDD 601 (T 1 68)
BDD tree for {CRYPTO} || (!({x108} || {x109} || {x111} || {x112} || {x113} || {x118} || {x119}) || ({CRYPTO_MD5})) && (!({CRYPTO_MD5}) || ({x120} || {x108} || {x109} || {x111} || {x112} || {x113} || {x118} || {x119}))
Variables: 3886. 
Variable ordering: 1871, 2186, 3483, 3484, 3486, 3487, 3488, 3493, 3494, 3495
Vertices: 20
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3494	{x119}	1	0
3	3493	{x118}	2	0
4	3488	{x113}	3	0
5	3487	{x112}	4	0
6	3486	{x111}	5	0
7	3484	{x109}	6	0
8	3483	{x108}	7	0
9	2186	{CRYPTO}	8	1
10	3495	{x120}	0	1
11	3494	{x119}	10	1
12	3493	{x118}	11	1
13	3488	{x113}	12	1
14	3487	{x112}	13	1
15	3486	{x111}	14	1
17	3483	{x108}	16	1
16	3484	{x109}	15	1
19	1871	{CRYPTO_MD5}	9	18
18	2186	{CRYPTO}	17	1
# END BDD 601 (T 1 68)

# BEGIN BDD 602 (T 1 69)
BDD tree for ({x120} || !({IP_SCTP} && {NET} && {INET} && {EXPERIMENTAL} && {IPV6} || {IPV6} && {SCTP_HMAC_MD5})) && (!({x120}) || {IP_SCTP} && {NET} && {INET} && {EXPERIMENTAL} && {IPV6} || {IPV6} && {SCTP_HMAC_MD5})
Variables: 3886. 
Variable ordering: 493, 1371, 1437, 1711, 1984, 3042, 3495
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3495	{x120}	1	0
3	3495	{x120}	0	1
4	3042	{INET}	2	3
5	1984	{SCTP_HMAC_MD5}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	493	{IP_SCTP}	2	8
# END BDD 602 (T 1 69)

# BEGIN BDD 603 (T 1 70)
BDD tree for ({x108} || !({INET_AH} && {NET} && {INET})) && (!({x108}) || {INET_AH} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1305, 1371, 3042, 3483
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3483	{x108}	1	0
3	3483	{x108}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	1305	{INET_AH}	2	5
# END BDD 603 (T 1 70)

# BEGIN BDD 604 (T 1 71)
BDD tree for ({x109} || !({RPCSEC_GSS_KRB5} && {NET} && {SUNRPC} && {EXPERIMENTAL})) && (!({x109}) || {RPCSEC_GSS_KRB5} && {NET} && {SUNRPC} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 377, 1371, 1711, 2539, 3484
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3484	{x109}	1	0
3	3484	{x109}	0	1
4	2539	{SUNRPC}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1371	{NET}	2	5
7	377	{RPCSEC_GSS_KRB5}	2	6
# END BDD 604 (T 1 71)

# BEGIN BDD 605 (T 1 72)
BDD tree for ({x111} || !({INET_ESP} && {NET} && {INET})) && (!({x111}) || {INET_ESP} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 194, 1371, 3042, 3486
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3486	{x111}	1	0
3	3486	{x111}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	194	{INET_ESP}	2	5
# END BDD 605 (T 1 72)

# BEGIN BDD 606 (T 1 73)
BDD tree for ({x112} || !({INET6_AH} && {NET} && {IPV6})) && (!({x112}) || {INET6_AH} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1371, 1437, 3225, 3487
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3487	{x112}	1	0
3	3487	{x112}	0	1
4	3225	{INET6_AH}	2	3
5	1437	{IPV6}	2	4
6	1371	{NET}	2	5
# END BDD 606 (T 1 73)

# BEGIN BDD 607 (T 1 74)
BDD tree for ({x113} || !({RPCSEC_GSS_SPKM3} && {NET} && {SUNRPC} && {EXPERIMENTAL})) && (!({x113}) || {RPCSEC_GSS_SPKM3} && {NET} && {SUNRPC} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1371, 1648, 1711, 2539, 3488
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3488	{x113}	1	0
3	3488	{x113}	0	1
4	2539	{SUNRPC}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1648	{RPCSEC_GSS_SPKM3}	2	5
7	1371	{NET}	2	6
# END BDD 607 (T 1 74)

# BEGIN BDD 608 (T 1 75)
BDD tree for ({x118} || !({INET6_ESP} && {NET} && {IPV6})) && (!({x118}) || {INET6_ESP} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1024, 1371, 1437, 3493
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3493	{x118}	1	0
3	3493	{x118}	0	1
4	1437	{IPV6}	2	3
5	1371	{NET}	2	4
6	1024	{INET6_ESP}	2	5
# END BDD 608 (T 1 75)

# BEGIN BDD 609 (T 1 76)
BDD tree for ({x119} || !({IPV6} && {NET} && {INET} && {IPV6_PRIVACY})) && (!({x119}) || {IPV6} && {NET} && {INET} && {IPV6_PRIVACY})
Variables: 3886. 
Variable ordering: 664, 1371, 1437, 3042, 3494
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3494	{x119}	1	0
3	3494	{x119}	0	1
4	3042	{INET}	2	3
5	1437	{IPV6}	2	4
6	1371	{NET}	2	5
7	664	{IPV6_PRIVACY}	2	6
# END BDD 609 (T 1 76)

# BEGIN BDD 610 (T 1 77)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_MICHAEL_MIC})) && (!({CRYPTO_MICHAEL_MIC}) || (false))
Variables: 3886. 
Variable ordering: 2186, 3006
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3006	{CRYPTO_MICHAEL_MIC}	1	0
3	2186	{CRYPTO}	2	1
# END BDD 610 (T 1 77)

# BEGIN BDD 611 (T 1 78)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_NULL})) && (!({CRYPTO_NULL}) || (false))
Variables: 3886. 
Variable ordering: 2186, 2968
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2968	{CRYPTO_NULL}	1	0
3	2186	{CRYPTO}	2	1
# END BDD 611 (T 1 78)

# BEGIN BDD 612 (T 1 79)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_SERPENT})) && (!({CRYPTO_SERPENT}) || (false))
Variables: 3886. 
Variable ordering: 1451, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	1451	{CRYPTO_SERPENT}	1	2
# END BDD 612 (T 1 79)

# BEGIN BDD 613 (T 1 80)
BDD tree for {CRYPTO} || (!({x108} || {x111} || {x112} || {x116} || {x118}) || ({CRYPTO_SHA1})) && (!({CRYPTO_SHA1}) || ({x108} || {x121} || {x111} || {x112} || {x116} || {x118}))
Variables: 3886. 
Variable ordering: 1960, 2186, 3483, 3486, 3487, 3491, 3493, 3496
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3493	{x118}	1	0
3	3491	{x116}	2	0
4	3487	{x112}	3	0
5	3486	{x111}	4	0
6	3483	{x108}	5	0
7	2186	{CRYPTO}	6	1
8	3496	{x121}	0	1
9	3493	{x118}	8	1
10	3491	{x116}	9	1
11	3487	{x112}	10	1
12	3486	{x111}	11	1
13	3483	{x108}	12	1
14	2186	{CRYPTO}	13	1
15	1960	{CRYPTO_SHA1}	7	14
# END BDD 613 (T 1 80)

# BEGIN BDD 614 (T 1 81)
BDD tree for ({x108} || !({INET_AH} && {NET} && {INET})) && (!({x108}) || {INET_AH} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1305, 1371, 3042, 3483
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3483	{x108}	1	0
3	3483	{x108}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	1305	{INET_AH}	2	5
# END BDD 614 (T 1 81)

# BEGIN BDD 615 (T 1 82)
BDD tree for ({x121} || !({IP_SCTP} && {NET} && {INET} && {EXPERIMENTAL} && {IPV6} || {IPV6} && {SCTP_HMAC_SHA1})) && (!({x121}) || {IP_SCTP} && {NET} && {INET} && {EXPERIMENTAL} && {IPV6} || {IPV6} && {SCTP_HMAC_SHA1})
Variables: 3886. 
Variable ordering: 493, 1371, 1437, 1711, 2574, 3042, 3496
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3496	{x121}	1	0
3	3496	{x121}	0	1
4	3042	{INET}	2	3
5	2574	{SCTP_HMAC_SHA1}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	493	{IP_SCTP}	2	8
# END BDD 615 (T 1 82)

# BEGIN BDD 616 (T 1 83)
BDD tree for ({x111} || !({INET_ESP} && {NET} && {INET})) && (!({x111}) || {INET_ESP} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 194, 1371, 3042, 3486
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3486	{x111}	1	0
3	3486	{x111}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	194	{INET_ESP}	2	5
# END BDD 616 (T 1 83)

# BEGIN BDD 617 (T 1 84)
BDD tree for ({x112} || !({INET6_AH} && {NET} && {IPV6})) && (!({x112}) || {INET6_AH} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1371, 1437, 3225, 3487
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3487	{x112}	1	0
3	3487	{x112}	0	1
4	3225	{INET6_AH}	2	3
5	1437	{IPV6}	2	4
6	1371	{NET}	2	5
# END BDD 617 (T 1 84)

# BEGIN BDD 618 (T 1 85)
BDD tree for ({x116} || !({SECURITY_SECLVL} && {SECURITY})) && (!({x116}) || {SECURITY_SECLVL} && {SECURITY})
Variables: 3886. 
Variable ordering: 1154, 1947, 3491
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3491	{x116}	1	0
3	3491	{x116}	0	1
4	1947	{SECURITY}	2	3
5	1154	{SECURITY_SECLVL}	2	4
# END BDD 618 (T 1 85)

# BEGIN BDD 619 (T 1 86)
BDD tree for ({x118} || !({INET6_ESP} && {NET} && {IPV6})) && (!({x118}) || {INET6_ESP} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1024, 1371, 1437, 3493
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3493	{x118}	1	0
3	3493	{x118}	0	1
4	1437	{IPV6}	2	3
5	1371	{NET}	2	4
6	1024	{INET6_ESP}	2	5
# END BDD 619 (T 1 86)

# BEGIN BDD 620 (T 1 87)
BDD tree for {CRYPTO} && {ARCH_S390} || (!(false) || ({CRYPTO_SHA1_Z990})) && (!({CRYPTO_SHA1_Z990}) || (false))
Variables: 3886. 
Variable ordering: 1204, 2186, 2728
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	2186	{CRYPTO}	0	2
4	1204	{CRYPTO_SHA1_Z990}	1	3
# END BDD 620 (T 1 87)

# BEGIN BDD 621 (T 1 88)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_SHA256})) && (!({CRYPTO_SHA256}) || (false))
Variables: 3886. 
Variable ordering: 1874, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	1874	{CRYPTO_SHA256}	1	2
# END BDD 621 (T 1 88)

# BEGIN BDD 622 (T 1 89)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_SHA512})) && (!({CRYPTO_SHA512}) || (false))
Variables: 3886. 
Variable ordering: 1408, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	1408	{CRYPTO_SHA512}	1	2
# END BDD 622 (T 1 89)

# BEGIN BDD 623 (T 1 90)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_TEA})) && (!({CRYPTO_TEA}) || (false))
Variables: 3886. 
Variable ordering: 621, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	621	{CRYPTO_TEA}	1	2
# END BDD 623 (T 1 90)

# BEGIN BDD 624 (T 1 91)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_TEST})) && (!({CRYPTO_TEST}) || (false))
Variables: 3886. 
Variable ordering: 110, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	110	{CRYPTO_TEST}	1	2
# END BDD 624 (T 1 91)

# BEGIN BDD 625 (T 1 92)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_TGR192})) && (!({CRYPTO_TGR192}) || (false))
Variables: 3886. 
Variable ordering: 1253, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	1253	{CRYPTO_TGR192}	1	2
# END BDD 625 (T 1 92)

# BEGIN BDD 626 (T 1 93)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_TWOFISH})) && (!({CRYPTO_TWOFISH}) || (false))
Variables: 3886. 
Variable ordering: 480, 2186
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2186	{CRYPTO}	0	1
3	480	{CRYPTO_TWOFISH}	1	2
# END BDD 626 (T 1 93)

# BEGIN BDD 627 (T 1 94)
BDD tree for {CRYPTO} || (!(false) || ({CRYPTO_WP512})) && (!({CRYPTO_WP512}) || (false))
Variables: 3886. 
Variable ordering: 2186, 3290
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3290	{CRYPTO_WP512}	1	0
3	2186	{CRYPTO}	2	1
# END BDD 627 (T 1 94)

# BEGIN BDD 628 (T 1 95)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {ISA} || {ARCH_IXDP2X01} || (!(false) || ({CS89x0})) && (!({CS89x0}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1460, 2196, 2217, 2228, 2587
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2587	{NET_PCI}	0	1
3	2228	{UML}	0	2
4	2217	{ARCH_IXDP2X01}	0	3
5	2196	{NETDEVICES}	0	4
6	1460	{CS89x0}	1	5
7	2196	{NETDEVICES}	0	3
8	1460	{CS89x0}	1	7
9	1185	{ISA}	6	8
# END BDD 628 (T 1 95)

# BEGIN BDD 629 (T 1 96)
BDD tree for {ARCH_S390} && {NETDEVICES} || (!(false) || ({CTC})) && (!({CTC}) || (false))
Variables: 3886. 
Variable ordering: 2196, 2728, 2887
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2887	{CTC}	1	0
3	2728	{ARCH_S390}	2	1
4	2196	{NETDEVICES}	2	3
# END BDD 629 (T 1 96)

# BEGIN BDD 630 (T 1 97)
BDD tree for {ZORRO} && {SCSI} || (!(false) || ({CYBERSTORMII_SCSI})) && (!({CYBERSTORMII_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 2526, 2567, 2608
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2608	{CYBERSTORMII_SCSI}	1	0
3	2567	{SCSI}	2	1
4	2526	{ZORRO}	2	3
# END BDD 630 (T 1 97)

# BEGIN BDD 631 (T 1 98)
BDD tree for {ZORRO} && {SCSI} || (!(false) || ({CYBERSTORM_SCSI})) && (!({CYBERSTORM_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 2272, 2526, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2526	{ZORRO}	0	2
4	2272	{CYBERSTORM_SCSI}	1	3
# END BDD 631 (T 1 98)

# BEGIN BDD 632 (T 1 99)
BDD tree for {SERIAL_NONSTANDARD} || (!(false) || ({CYCLADES})) && (!({CYCLADES}) || (false))
Variables: 3886. 
Variable ordering: 2290, 2837
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2837	{SERIAL_NONSTANDARD}	0	1
3	2290	{CYCLADES}	1	2
# END BDD 632 (T 1 99)

# BEGIN BDD 633 (T 1 100)
BDD tree for {NETDEVICES} && {WAN_ROUTER_DRIVERS} && {PCI} || {ISA} || (!(false) || ({CYCLADES_SYNC})) && (!({CYCLADES_SYNC}) || (false))
Variables: 3886. 
Variable ordering: 210, 323, 1185, 2196, 3216
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3216	{WAN_ROUTER_DRIVERS}	0	1
3	2196	{NETDEVICES}	0	2
4	1185	{ISA}	0	3
5	323	{CYCLADES_SYNC}	1	4
6	323	{CYCLADES_SYNC}	1	3
7	210	{PCI}	5	6
# END BDD 633 (T 1 100)

# BEGIN BDD 634 (T 1 101)
BDD tree for {NETDEVICES} && {CYCLADES_SYNC} || (!(false) || ({CYCLOMX_X25})) && (!({CYCLOMX_X25}) || (false))
Variables: 3886. 
Variable ordering: 323, 2196, 3083
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3083	{CYCLOMX_X25}	1	0
3	2196	{NETDEVICES}	2	1
4	323	{CYCLADES_SYNC}	2	3
# END BDD 634 (T 1 101)

# BEGIN BDD 635 (T 1 102)
BDD tree for {EXPERIMENTAL} && {CYCLADES} || (!(false) || ({CYZ_INTR})) && (!({CYZ_INTR}) || (false))
Variables: 3886. 
Variable ordering: 1553, 1711, 2290
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2290	{CYCLADES}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1553	{CYZ_INTR}	1	3
# END BDD 635 (T 1 102)

# BEGIN BDD 636 (T 1 103)
BDD tree for {ARCH_S390} && {CCW} || (!(false) || ({DASD})) && (!({DASD}) || (false))
Variables: 3886. 
Variable ordering: 1885, 2062, 2728
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2062	{DASD}	1	0
3	2728	{ARCH_S390}	0	1
4	2062	{DASD}	1	3
5	1885	{CCW}	2	4
# END BDD 636 (T 1 103)

# BEGIN BDD 637 (T 1 104)
BDD tree for {ARCH_S390} && {DASD} || (!(false) || ({DASD_CMB})) && (!({DASD_CMB}) || (false))
Variables: 3886. 
Variable ordering: 2062, 2728, 3002
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3002	{DASD_CMB}	1	0
3	2728	{ARCH_S390}	2	1
4	2062	{DASD}	2	3
# END BDD 637 (T 1 104)

# BEGIN BDD 638 (T 1 105)
BDD tree for {ARCH_S390} && {DASD} && {ARCH_S390X} || (!(false) || ({DASD_DIAG})) && (!({DASD_DIAG}) || (false))
Variables: 3886. 
Variable ordering: 933, 2062, 2206, 2728
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	2206	{ARCH_S390X}	0	2
4	2062	{DASD}	0	3
5	933	{DASD_DIAG}	1	4
# END BDD 638 (T 1 105)

# BEGIN BDD 639 (T 1 106)
BDD tree for {ARCH_S390} && {DASD} || (!(false) || ({DASD_ECKD})) && (!({DASD_ECKD}) || (false))
Variables: 3886. 
Variable ordering: 1979, 2062, 2728
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	2062	{DASD}	0	2
4	1979	{DASD_ECKD}	1	3
# END BDD 639 (T 1 106)

# BEGIN BDD 640 (T 1 107)
BDD tree for {ARCH_S390} && {DASD} || (!(false) || ({DASD_FBA})) && (!({DASD_FBA}) || (false))
Variables: 3886. 
Variable ordering: 282, 2062, 2728
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	2062	{DASD}	0	2
4	282	{DASD_FBA}	1	3
# END BDD 640 (T 1 107)

# BEGIN BDD 641 (T 1 108)
BDD tree for {ARCH_S390} && {DASD} || (!(false) || ({DASD_PROFILE})) && (!({DASD_PROFILE}) || (false))
Variables: 3886. 
Variable ordering: 2062, 2728, 2832
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2832	{DASD_PROFILE}	1	0
3	2728	{ARCH_S390}	2	1
4	2062	{DASD}	2	3
# END BDD 641 (T 1 108)

# BEGIN BDD 642 (T 1 109)
BDD tree for {ARCH_S390} || (!(false) || ({DCSSBLK})) && (!({DCSSBLK}) || (false))
Variables: 3886. 
Variable ordering: 1317, 2728
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	1317	{DCSSBLK}	1	2
# END BDD 642 (T 1 109)

# BEGIN BDD 643 (T 1 110)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI} && {EXPERIMENTAL} || (!(false) || ({DE2104X})) && (!({DE2104X}) || (false))
Variables: 3886. 
Variable ordering: 210, 536, 1262, 1679, 1711, 2056, 2196, 2228, 2340
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	536	{DE2104X}	1	0
3	2340	{NET_TULIP}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2056	{NET_ETHERNET}	0	5
7	1711	{EXPERIMENTAL}	0	6
8	536	{DE2104X}	1	7
9	210	{PCI}	2	8
# END BDD 643 (T 1 110)

# BEGIN BDD 644 (T 1 111)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI} || {EISA} || (!(false) || ({DE4X5})) && (!({DE4X5}) || (false))
Variables: 3886. 
Variable ordering: 210, 1014, 1262, 1679, 2056, 2196, 2228, 2340
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2340	{NET_TULIP}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1262	{EISA}	0	5
7	1014	{DE4X5}	1	6
8	1014	{DE4X5}	1	5
9	210	{PCI}	7	8
# END BDD 644 (T 1 111)

# BEGIN BDD 645 (T 1 112)
BDD tree for {NETDEVICES} && {UML} && {NET_POCKET} && {ISA} || (!(false) || ({DE600})) && (!({DE600}) || (false))
Variables: 3886. 
Variable ordering: 1, 1185, 2196, 2228, 2499
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2499	{NET_POCKET}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	1185	{ISA}	0	4
6	1	{DE600}	1	5
# END BDD 645 (T 1 112)

# BEGIN BDD 646 (T 1 113)
BDD tree for {NETDEVICES} && {UML} && {NET_POCKET} && {ISA} || (!(false) || ({DE620})) && (!({DE620}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1707, 2196, 2228, 2499
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1707	{DE620}	1	0
3	2499	{NET_POCKET}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1707	{DE620}	1	5
7	1185	{ISA}	2	6
# END BDD 646 (T 1 113)

# BEGIN BDD 647 (T 1 114)
BDD tree for {BUG} && {ARM} || {ARM26} || {M32R} || {M68K} || {SPARC32} || {SPARC64} || {X86} && {X86_64} || {FRV} && {DEBUG_KERNEL} && {EMBEDDED} || (!({BUG} && {ARM} || {ARM26} || {M32R} || {M68K} || {SPARC32} || {SPARC64} || {X86} && {X86_64} || {FRV} && {EMBEDDED}) || ({DEBUG_BUGVERBOSE})) && (!({DEBUG_BUGVERBOSE}) || ({BUG} && {ARM} || {ARM26} || {M32R} || {M68K} || {SPARC32} || {SPARC64} || {X86} && {X86_64} || {FRV} && {EMBEDDED}))
Variables: 3886. 
Variable ordering: 209, 375, 1184, 1244, 1705, 1875, 2355, 2407, 2470, 2656, 2770, 3174, 3246
Vertices: 29
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2355	{DEBUG_BUGVERBOSE}	1	0
3	3246	{FRV}	1	0
4	3174	{EMBEDDED}	1	3
5	3174	{EMBEDDED}	1	0
6	2770	{M68K}	4	5
7	2656	{M32R}	6	5
8	2470	{SPARC64}	7	5
9	2407	{SPARC32}	8	5
10	3246	{FRV}	0	1
11	3174	{EMBEDDED}	0	10
12	3174	{EMBEDDED}	0	1
13	2770	{M68K}	11	12
14	2656	{M32R}	13	12
15	2470	{SPARC64}	14	12
17	2355	{DEBUG_BUGVERBOSE}	9	16
16	2407	{SPARC32}	15	12
19	1875	{DEBUG_KERNEL}	17	18
18	2355	{DEBUG_BUGVERBOSE}	1	16
21	2355	{DEBUG_BUGVERBOSE}	1	12
20	2355	{DEBUG_BUGVERBOSE}	5	12
23	1705	{ARM26}	19	22
22	1875	{DEBUG_KERNEL}	20	21
25	1184	{X86_64}	23	24
24	1244	{X86}	23	22
27	375	{BUG}	2	22
26	375	{BUG}	2	25
28	209	{ARM}	26	27
# END BDD 647 (T 1 114)

# BEGIN BDD 648 (T 1 115)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({DEBUG_DRIVER})) && (!({DEBUG_DRIVER}) || (false))
Variables: 3886. 
Variable ordering: 994, 1875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1875	{DEBUG_KERNEL}	0	1
3	994	{DEBUG_DRIVER}	1	2
# END BDD 648 (T 1 115)

# BEGIN BDD 649 (T 1 116)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({DEBUG_FS})) && (!({DEBUG_FS}) || (false))
Variables: 3886. 
Variable ordering: 1509, 1875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1875	{DEBUG_KERNEL}	0	1
3	1509	{DEBUG_FS}	1	2
# END BDD 649 (T 1 116)

# BEGIN BDD 650 (T 1 117)
BDD tree for {DEBUG_KERNEL} && {HIGHMEM} || (!(false) || ({DEBUG_HIGHMEM})) && (!({DEBUG_HIGHMEM}) || (false))
Variables: 3886. 
Variable ordering: 368, 1875, 2118
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2118	{DEBUG_HIGHMEM}	1	0
3	1875	{DEBUG_KERNEL}	2	1
4	368	{HIGHMEM}	2	3
# END BDD 650 (T 1 117)

# BEGIN BDD 651 (T 1 118)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({DEBUG_INFO})) && (!({DEBUG_INFO}) || (false))
Variables: 3886. 
Variable ordering: 1875, 2149
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2149	{DEBUG_INFO}	1	0
3	1875	{DEBUG_KERNEL}	2	1
# END BDD 651 (T 1 118)

# BEGIN BDD 652 (T 1 119)
BDD tree for {DEBUG_KERNEL} && {PARISC} || (!(false) || ({DEBUG_IOREMAP})) && (!({DEBUG_IOREMAP}) || (false))
Variables: 3886. 
Variable ordering: 1875, 2575, 2796
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2796	{DEBUG_IOREMAP}	1	0
3	2575	{PARISC}	2	1
4	1875	{DEBUG_KERNEL}	2	3
# END BDD 652 (T 1 119)

# BEGIN BDD 653 (T 1 120)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({DEBUG_KOBJECT})) && (!({DEBUG_KOBJECT}) || (false))
Variables: 3886. 
Variable ordering: 1875, 2265
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2265	{DEBUG_KOBJECT}	1	0
3	1875	{DEBUG_KERNEL}	2	1
# END BDD 653 (T 1 120)

# BEGIN BDD 654 (T 1 121)
BDD tree for {DEBUG_KERNEL} && {SOFTWARE_SUSPEND} || (!(false) || ({DEBUG_PAGEALLOC})) && (!({DEBUG_PAGEALLOC}) || (false))
Variables: 3886. 
Variable ordering: 12, 1875, 3188
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3188	{SOFTWARE_SUSPEND}	0	1
3	1875	{DEBUG_KERNEL}	0	2
4	12	{DEBUG_PAGEALLOC}	1	3
# END BDD 654 (T 1 121)

# BEGIN BDD 655 (T 1 122)
BDD tree for {DEBUG_KERNEL} && {PREEMPT} || (!({DEBUG_KERNEL} && {PREEMPT}) || ({DEBUG_PREEMPT})) && (!({DEBUG_PREEMPT}) || ({DEBUG_KERNEL} && {PREEMPT}))
Variables: 3886. 
Variable ordering: 1875, 2727, 3094
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3094	{DEBUG_PREEMPT}	1	0
3	2727	{PREEMPT}	2	1
4	1875	{DEBUG_KERNEL}	2	3
# END BDD 655 (T 1 122)

# BEGIN BDD 656 (T 1 123)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({DEBUG_SLAB})) && (!({DEBUG_SLAB}) || (false))
Variables: 3886. 
Variable ordering: 1853, 1875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1875	{DEBUG_KERNEL}	0	1
3	1853	{DEBUG_SLAB}	1	2
# END BDD 656 (T 1 123)

# BEGIN BDD 657 (T 1 124)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({DEBUG_SPINLOCK})) && (!({DEBUG_SPINLOCK}) || (false))
Variables: 3886. 
Variable ordering: 1257, 1875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1875	{DEBUG_KERNEL}	0	1
3	1257	{DEBUG_SPINLOCK}	1	2
# END BDD 657 (T 1 124)

# BEGIN BDD 658 (T 1 125)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({DEBUG_SPINLOCK_SLEEP})) && (!({DEBUG_SPINLOCK_SLEEP}) || (false))
Variables: 3886. 
Variable ordering: 390, 1875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1875	{DEBUG_KERNEL}	0	1
3	390	{DEBUG_SPINLOCK_SLEEP}	1	2
# END BDD 658 (T 1 125)

# BEGIN BDD 659 (T 1 126)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({DEBUG_STACKOVERFLOW})) && (!({DEBUG_STACKOVERFLOW}) || (false))
Variables: 3886. 
Variable ordering: 1075, 1875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1875	{DEBUG_KERNEL}	0	1
3	1075	{DEBUG_STACKOVERFLOW}	1	2
# END BDD 659 (T 1 126)

# BEGIN BDD 660 (T 1 127)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({DEBUG_STACK_USAGE})) && (!({DEBUG_STACK_USAGE}) || (false))
Variables: 3886. 
Variable ordering: 311, 1875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1875	{DEBUG_KERNEL}	0	1
3	311	{DEBUG_STACK_USAGE}	1	2
# END BDD 660 (T 1 127)

# BEGIN BDD 661 (T 1 128)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MACH_DECSTATION} || (!(false) || ({DECLANCE})) && (!({DECLANCE}) || (false))
Variables: 3886. 
Variable ordering: 1458, 2056, 2196, 2228, 3166
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3166	{MACH_DECSTATION}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1458	{DECLANCE}	1	5
# END BDD 661 (T 1 128)

# BEGIN BDD 662 (T 1 129)
BDD tree for {NET} || (!(false) || ({DECNET})) && (!({DECNET}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2458
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2458	{DECNET}	1	0
3	1371	{NET}	2	1
# END BDD 662 (T 1 129)

# BEGIN BDD 663 (T 1 130)
BDD tree for {NET} && {DECNET} && {NETFILTER} && {EXPERIMENTAL} || (!(false) || ({DECNET_NF_GRABULATOR})) && (!({DECNET_NF_GRABULATOR}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1638, 1711, 2458, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1638	{DECNET_NF_GRABULATOR}	1	0
3	3066	{NETFILTER}	0	1
4	2458	{DECNET}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1638	{DECNET_NF_GRABULATOR}	1	5
7	1371	{NET}	2	6
# END BDD 663 (T 1 130)

# BEGIN BDD 664 (T 1 131)
BDD tree for {NET} && {DECNET} && {EXPERIMENTAL} || (!(false) || ({DECNET_ROUTER})) && (!({DECNET_ROUTER}) || (false))
Variables: 3886. 
Variable ordering: 90, 1371, 1711, 2458
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2458	{DECNET}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1371	{NET}	0	3
5	90	{DECNET_ROUTER}	1	4
# END BDD 664 (T 1 131)

# BEGIN BDD 665 (T 1 132)
BDD tree for {NET} && {DECNET_ROUTER} && {NETFILTER} || (!(false) || ({DECNET_ROUTE_FWMARK})) && (!({DECNET_ROUTE_FWMARK}) || (false))
Variables: 3886. 
Variable ordering: 64, 90, 1371, 3066
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	1371	{NET}	0	2
4	90	{DECNET_ROUTER}	0	3
5	64	{DECNET_ROUTE_FWMARK}	1	4
# END BDD 665 (T 1 132)

# BEGIN BDD 666 (T 1 133)
BDD tree for {FDDI} && {PCI} || {EISA} || (!(false) || ({DEFXX})) && (!({DEFXX}) || (false))
Variables: 3886. 
Variable ordering: 210, 1262, 2054, 3032
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3032	{DEFXX}	1	0
3	2054	{FDDI}	2	1
4	1262	{EISA}	2	3
5	210	{PCI}	4	3
# END BDD 666 (T 1 133)

# BEGIN BDD 667 (T 1 134)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || {EISA} || {MCA} || (!(false) || ({DEPCA})) && (!({DEPCA}) || (false))
Variables: 3886. 
Variable ordering: 360, 1185, 1262, 2056, 2196, 2228, 3373
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3373	{DEPCA}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1262	{EISA}	2	5
7	1185	{ISA}	6	5
8	360	{MCA}	7	5
# END BDD 667 (T 1 134)

# BEGIN BDD 668 (T 1 135)
BDD tree for {DEVFS_FS} || (!(false) || ({DEVFS_DEBUG})) && (!({DEVFS_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1778, 1911
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1911	{DEVFS_DEBUG}	1	0
3	1778	{DEVFS_FS}	2	1
# END BDD 668 (T 1 135)

# BEGIN BDD 669 (T 1 136)
BDD tree for {EXPERIMENTAL} || (!(false) || ({DEVFS_FS})) && (!({DEVFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1778
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1778	{DEVFS_FS}	1	0
3	1711	{EXPERIMENTAL}	2	1
# END BDD 669 (T 1 136)

# BEGIN BDD 670 (T 1 137)
BDD tree for {DEVFS_FS} || (!(false) || ({DEVFS_MOUNT})) && (!({DEVFS_MOUNT}) || (false))
Variables: 3886. 
Variable ordering: 1778, 3255
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3255	{DEVFS_MOUNT}	1	0
3	1778	{DEVFS_FS}	2	1
# END BDD 670 (T 1 137)

# BEGIN BDD 671 (T 1 138)
BDD tree for {DEVPTS_FS_XATTR} || (!(false) || ({DEVPTS_FS_SECURITY})) && (!({DEVPTS_FS_SECURITY}) || (false))
Variables: 3886. 
Variable ordering: 2381, 2554
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2554	{DEVPTS_FS_SECURITY}	1	0
3	2381	{DEVPTS_FS_XATTR}	2	1
# END BDD 671 (T 1 138)

# BEGIN BDD 672 (T 1 139)
BDD tree for {UNIX98_PTYS} || (!(false) || ({DEVPTS_FS_XATTR})) && (!({DEVPTS_FS_XATTR}) || (false))
Variables: 3886. 
Variable ordering: 2381, 3062
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3062	{UNIX98_PTYS}	0	1
3	2381	{DEVPTS_FS_XATTR}	1	2
# END BDD 672 (T 1 139)

# BEGIN BDD 673 (T 1 140)
BDD tree for {NET} && {ATALK} || (!(false) || ({DEV_APPLETALK})) && (!({DEV_APPLETALK}) || (false))
Variables: 3886. 
Variable ordering: 428, 1254, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	1254	{ATALK}	0	2
4	428	{DEV_APPLETALK}	1	3
# END BDD 673 (T 1 140)

# BEGIN BDD 674 (T 1 141)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {HISAX_EURO} || (!(false) || ({DE_AOC})) && (!({DE_AOC}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 3237, 3288
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3288	{DE_AOC}	1	0
3	3237	{HISAX_EURO}	2	1
4	1671	{ISDN}	2	3
5	1371	{NET}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 674 (T 1 141)

# BEGIN BDD 675 (T 1 142)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || {EISA} || (!(false) || ({DGRS})) && (!({DGRS}) || (false))
Variables: 3886. 
Variable ordering: 210, 1262, 2196, 2228, 2587, 2946
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2946	{DGRS}	1	0
3	2587	{NET_PCI}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1262	{EISA}	2	5
7	210	{PCI}	6	5
# END BDD 675 (T 1 142)

# BEGIN BDD 676 (T 1 143)
BDD tree for {SERIAL_NONSTANDARD} && {BROKEN_ON_SMP} || (!(false) || ({DIGIEPCA})) && (!({DIGIEPCA}) || (false))
Variables: 3886. 
Variable ordering: 895, 2837, 2982
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2982	{BROKEN_ON_SMP}	0	1
3	2837	{SERIAL_NONSTANDARD}	0	2
4	895	{DIGIEPCA}	1	3
# END BDD 676 (T 1 143)

# BEGIN BDD 677 (T 1 144)
BDD tree for (!({X86_NUMAQ} || {NUMA}) || ({DISCONTIGMEM})) && (!({DISCONTIGMEM}) || ({X86_NUMAQ} || {NUMA}))
Variables: 3886. 
Variable ordering: 1658, 2735, 2974
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2974	{DISCONTIGMEM}	1	0
3	2974	{DISCONTIGMEM}	0	1
4	2735	{X86_NUMAQ}	2	3
5	1658	{NUMA}	4	3
# END BDD 677 (T 1 144)

# BEGIN BDD 678 (T 1 145)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({DL2K})) && (!({DL2K}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2437
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2437	{DL2K}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	210	{PCI}	2	4
# END BDD 678 (T 1 145)

# BEGIN BDD 679 (T 1 146)
BDD tree for {NETDEVICES} && {WAN} || (!(false) || ({DLCI})) && (!({DLCI}) || (false))
Variables: 3886. 
Variable ordering: 1363, 2196, 2304
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2304	{WAN}	0	1
3	2196	{NETDEVICES}	0	2
4	1363	{DLCI}	1	3
# END BDD 679 (T 1 146)

# BEGIN BDD 680 (T 1 147)
BDD tree for {NETDEVICES} && {DLCI} || (!({NETDEVICES} && {DLCI}) || ({DLCI_COUNT})) && (!({DLCI_COUNT}) || ({NETDEVICES} && {DLCI}))
Variables: 3886. 
Variable ordering: 1363, 2196, 2847
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2847	{DLCI_COUNT}	1	0
3	2196	{NETDEVICES}	2	1
4	1363	{DLCI}	2	3
# END BDD 680 (T 1 147)

# BEGIN BDD 681 (T 1 148)
BDD tree for {NETDEVICES} && {DLCI} || (!({NETDEVICES} && {DLCI}) || ({DLCI_MAX})) && (!({DLCI_MAX}) || ({NETDEVICES} && {DLCI}))
Variables: 3886. 
Variable ordering: 657, 1363, 2196
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2196	{NETDEVICES}	0	1
3	1363	{DLCI}	0	2
4	657	{DLCI_MAX}	1	3
# END BDD 681 (T 1 148)

# BEGIN BDD 682 (T 1 149)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI} || (!(false) || ({DM9102})) && (!({DM9102}) || (false))
Variables: 3886. 
Variable ordering: 210, 1051, 1262, 1679, 2056, 2196, 2228, 2340
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1051	{DM9102}	1	0
3	2340	{NET_TULIP}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2056	{NET_ETHERNET}	0	5
7	1051	{DM9102}	1	6
8	210	{PCI}	2	7
# END BDD 682 (T 1 149)

# BEGIN BDD 683 (T 1 150)
BDD tree for {HAMRADIO} && {NET} && {ISA} && {AX25} && {BROKEN_ON_SMP} && {ISA_DMA_API} || (!(false) || ({DMASCC})) && (!({DMASCC}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1371, 1662, 2982, 3036, 3217, 3257
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3036	{DMASCC}	1	0
3	3257	{ISA_DMA_API}	0	1
4	3217	{HAMRADIO}	0	3
5	3036	{DMASCC}	1	4
6	2982	{BROKEN_ON_SMP}	2	5
7	1662	{AX25}	2	6
8	1371	{NET}	2	7
9	1185	{ISA}	2	8
# END BDD 683 (T 1 150)

# BEGIN BDD 684 (T 1 151)
BDD tree for (!({DMASOUND_ATARI} && {ATARI} && {SOUND} || {DMASOUND_PMAC} && {PPC32} && {PPC_PMAC} && {SOUND} && {I2C} || {DMASOUND_Q40} && {Q40} && {SOUND} || {DMASOUND_PAULA} && {AMIGA} || {APUS} && {SOUND}) || ({DMASOUND})) && (!({DMASOUND}) || ({DMASOUND_ATARI} && {ATARI} && {SOUND} || {DMASOUND_PMAC} && {PPC32} && {PPC_PMAC} && {SOUND} && {I2C} || {DMASOUND_Q40} && {Q40} && {SOUND} || {DMASOUND_PAULA} && {AMIGA} || {APUS} && {SOUND}))
Variables: 3886. 
Variable ordering: 39, 432, 434, 489, 974, 1032, 1228, 1303, 1505, 2178, 2592, 2599, 2762
Vertices: 58
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1303	{DMASOUND}	1	0
3	2762	{Q40}	1	0
4	2762	{Q40}	0	1
5	1303	{DMASOUND}	3	4
6	1228	{SOUND}	2	5
7	974	{DMASOUND_Q40}	2	6
8	2178	{DMASOUND_PMAC}	1	0
9	1505	{PPC_PMAC}	1	8
10	2178	{DMASOUND_PMAC}	0	1
11	1505	{PPC_PMAC}	0	10
12	1303	{DMASOUND}	9	11
13	1228	{SOUND}	2	12
14	1032	{I2C}	2	13
15	2178	{DMASOUND_PMAC}	3	0
17	2178	{DMASOUND_PMAC}	4	1
16	1505	{PPC_PMAC}	3	15
19	1303	{DMASOUND}	16	18
18	1505	{PPC_PMAC}	4	17
21	1032	{I2C}	6	20
20	1228	{SOUND}	2	19
23	489	{PPC32}	7	22
22	974	{DMASOUND_Q40}	14	21
25	2592	{AMIGA}	24	0
24	2599	{APUS}	1	0
27	2592	{AMIGA}	26	1
26	2599	{APUS}	0	1
29	1228	{SOUND}	2	28
28	1303	{DMASOUND}	25	27
31	2592	{AMIGA}	30	0
30	2599	{APUS}	3	0
34	1303	{DMASOUND}	31	33
35	1228	{SOUND}	2	34
32	2599	{APUS}	4	1
33	2592	{AMIGA}	32	1
38	1505	{PPC_PMAC}	25	37
39	2178	{DMASOUND_PMAC}	27	1
36	974	{DMASOUND_Q40}	29	35
37	2178	{DMASOUND_PMAC}	25	0
42	1228	{SOUND}	2	41
43	1032	{I2C}	29	42
40	1505	{PPC_PMAC}	27	39
41	1303	{DMASOUND}	38	40
46	2178	{DMASOUND_PMAC}	33	1
47	1505	{PPC_PMAC}	33	46
44	2178	{DMASOUND_PMAC}	31	0
45	1505	{PPC_PMAC}	31	44
51	974	{DMASOUND_Q40}	43	50
50	1032	{I2C}	35	49
49	1228	{SOUND}	2	48
48	1303	{DMASOUND}	45	47
55	1228	{SOUND}	2	54
54	1303	{DMASOUND}	0	1
53	434	{DMASOUND_PAULA}	23	52
52	489	{PPC32}	36	51
57	39	{ATARI}	53	56
56	432	{DMASOUND_ATARI}	53	55
# END BDD 684 (T 1 151)

# BEGIN BDD 685 (T 1 152)
BDD tree for {ATARI} && {SOUND} || (!(false) || ({DMASOUND_ATARI})) && (!({DMASOUND_ATARI}) || (false))
Variables: 3886. 
Variable ordering: 39, 432, 1228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	432	{DMASOUND_ATARI}	1	0
3	1228	{SOUND}	0	1
4	432	{DMASOUND_ATARI}	1	3
5	39	{ATARI}	2	4
# END BDD 685 (T 1 152)

# BEGIN BDD 686 (T 1 153)
BDD tree for {AMIGA} || {APUS} && {SOUND} || (!(false) || ({DMASOUND_PAULA})) && (!({DMASOUND_PAULA}) || (false))
Variables: 3886. 
Variable ordering: 434, 1228, 2592, 2599
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2599	{APUS}	0	1
3	2592	{AMIGA}	2	1
4	1228	{SOUND}	0	3
5	434	{DMASOUND_PAULA}	1	4
# END BDD 686 (T 1 153)

# BEGIN BDD 687 (T 1 154)
BDD tree for {PPC32} && {PPC_PMAC} && {SOUND} && {I2C} || (!(false) || ({DMASOUND_PMAC})) && (!({DMASOUND_PMAC}) || (false))
Variables: 3886. 
Variable ordering: 489, 1032, 1228, 1505, 2178
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2178	{DMASOUND_PMAC}	1	0
3	1505	{PPC_PMAC}	2	1
4	1228	{SOUND}	2	3
5	1032	{I2C}	2	4
6	489	{PPC32}	2	5
# END BDD 687 (T 1 154)

# BEGIN BDD 688 (T 1 155)
BDD tree for {Q40} && {SOUND} || (!(false) || ({DMASOUND_Q40})) && (!({DMASOUND_Q40}) || (false))
Variables: 3886. 
Variable ordering: 974, 1228, 2762
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2762	{Q40}	0	1
3	1228	{SOUND}	0	2
4	974	{DMASOUND_Q40}	1	3
# END BDD 688 (T 1 155)

# BEGIN BDD 689 (T 1 156)
BDD tree for {BLK_DEV_DM} && {EXPERIMENTAL} || (!(false) || ({DM_CRYPT})) && (!({DM_CRYPT}) || (false))
Variables: 3886. 
Variable ordering: 1090, 1711, 2641
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2641	{BLK_DEV_DM}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1090	{DM_CRYPT}	1	3
# END BDD 689 (T 1 156)

# BEGIN BDD 690 (T 1 157)
BDD tree for {BLK_DEV_DM} && {EXPERIMENTAL} || (!(false) || ({DM_MIRROR})) && (!({DM_MIRROR}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2171, 2641
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2171	{DM_MIRROR}	1	0
3	2641	{BLK_DEV_DM}	0	1
4	2171	{DM_MIRROR}	1	3
5	1711	{EXPERIMENTAL}	2	4
# END BDD 690 (T 1 157)

# BEGIN BDD 691 (T 1 158)
BDD tree for {BLK_DEV_DM} && {EXPERIMENTAL} || (!(false) || ({DM_MULTIPATH})) && (!({DM_MULTIPATH}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2492, 2641
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2492	{DM_MULTIPATH}	1	0
3	2641	{BLK_DEV_DM}	0	1
4	2492	{DM_MULTIPATH}	1	3
5	1711	{EXPERIMENTAL}	2	4
# END BDD 691 (T 1 158)

# BEGIN BDD 692 (T 1 159)
BDD tree for {DM_MULTIPATH} && {BLK_DEV_DM} && {EXPERIMENTAL} || (!(false) || ({DM_MULTIPATH_EMC})) && (!({DM_MULTIPATH_EMC}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1968, 2492, 2641
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1968	{DM_MULTIPATH_EMC}	1	0
3	2641	{BLK_DEV_DM}	0	1
4	2492	{DM_MULTIPATH}	0	3
5	1968	{DM_MULTIPATH_EMC}	1	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 692 (T 1 159)

# BEGIN BDD 693 (T 1 160)
BDD tree for {BLK_DEV_DM} && {EXPERIMENTAL} || (!(false) || ({DM_SNAPSHOT})) && (!({DM_SNAPSHOT}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2273, 2641
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2273	{DM_SNAPSHOT}	1	0
3	2641	{BLK_DEV_DM}	0	1
4	2273	{DM_SNAPSHOT}	1	3
5	1711	{EXPERIMENTAL}	2	4
# END BDD 693 (T 1 160)

# BEGIN BDD 694 (T 1 161)
BDD tree for {BLK_DEV_DM} && {EXPERIMENTAL} || (!(false) || ({DM_ZERO})) && (!({DM_ZERO}) || (false))
Variables: 3886. 
Variable ordering: 1630, 1711, 2641
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2641	{BLK_DEV_DM}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1630	{DM_ZERO}	1	3
# END BDD 694 (T 1 161)

# BEGIN BDD 695 (T 1 162)
BDD tree for {EMBEDDED} || (!(true) || ({DNOTIFY})) && (!({DNOTIFY}) || (true))
Variables: 3886. 
Variable ordering: 2816, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2816	{DNOTIFY}	2	1
# END BDD 695 (T 1 162)

# BEGIN BDD 696 (T 1 163)
BDD tree for {IRDA} && {IRTTY_SIR} || (!(false) || ({DONGLE})) && (!({DONGLE}) || (false))
Variables: 3886. 
Variable ordering: 858, 3153, 3242
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	3153	{IRTTY_SIR}	0	2
4	858	{DONGLE}	1	3
# END BDD 696 (T 1 163)

# BEGIN BDD 697 (T 1 164)
BDD tree for {IRDA} && {IRTTY_OLD} || {IRPORT_SIR} && {BROKEN_ON_SMP} || (!(false) || ({DONGLE_OLD})) && (!({DONGLE_OLD}) || (false))
Variables: 3886. 
Variable ordering: 324, 1127, 1187, 2982, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	2982	{BROKEN_ON_SMP}	0	2
4	1187	{IRPORT_SIR}	0	3
5	1127	{IRTTY_OLD}	4	3
6	324	{DONGLE_OLD}	1	5
# END BDD 697 (T 1 164)

# BEGIN BDD 698 (T 1 165)
BDD tree for {AGP} || {AGP} || (!(false) || ({DRM})) && (!({DRM}) || (false))
Variables: 3886. 
Variable ordering: 2122, 3082
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3082	{AGP}	0	1
3	2122	{DRM}	1	2
# END BDD 698 (T 1 165)

# BEGIN BDD 699 (T 1 166)
BDD tree for {DRM} && {BROKEN} || (!(false) || ({DRM_GAMMA})) && (!({DRM_GAMMA}) || (false))
Variables: 3886. 
Variable ordering: 2059, 2122, 3095
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3095	{DRM_GAMMA}	1	0
3	2122	{DRM}	2	1
4	2059	{BROKEN}	2	3
# END BDD 699 (T 1 166)

# BEGIN BDD 700 (T 1 167)
BDD tree for {DRM} && {AGP} && {AGP_INTEL} || (!(false) || ({DRM_I810})) && (!({DRM_I810}) || (false))
Variables: 3886. 
Variable ordering: 43, 1267, 2122, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1267	{DRM_I810}	1	0
3	3082	{AGP}	0	1
4	2122	{DRM}	0	3
5	1267	{DRM_I810}	1	4
6	43	{AGP_INTEL}	2	5
# END BDD 700 (T 1 167)

# BEGIN BDD 701 (T 1 168)
BDD tree for {DRM} && {AGP} && {AGP_INTEL} || (!(false) || ({DRM_I830})) && (!({DRM_I830}) || (false))
Variables: 3886. 
Variable ordering: 43, 2122, 2952, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2952	{DRM_I830}	1	0
3	3082	{AGP}	0	1
4	2952	{DRM_I830}	1	3
5	2122	{DRM}	2	4
6	43	{AGP_INTEL}	2	5
# END BDD 701 (T 1 168)

# BEGIN BDD 702 (T 1 169)
BDD tree for {DRM} && {AGP} && {AGP_INTEL} || (!(false) || ({DRM_I915})) && (!({DRM_I915}) || (false))
Variables: 3886. 
Variable ordering: 43, 2122, 2420, 3082
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2420	{DRM_I915}	1	0
3	3082	{AGP}	0	1
4	2420	{DRM_I915}	1	3
5	2122	{DRM}	2	4
6	43	{AGP_INTEL}	2	5
# END BDD 702 (T 1 169)

# BEGIN BDD 703 (T 1 170)
BDD tree for {DRM} && {AGP} || (!(false) || ({DRM_MGA})) && (!({DRM_MGA}) || (false))
Variables: 3886. 
Variable ordering: 773, 2122, 3082
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3082	{AGP}	0	1
3	2122	{DRM}	0	2
4	773	{DRM_MGA}	1	3
# END BDD 703 (T 1 170)

# BEGIN BDD 704 (T 1 171)
BDD tree for {DRM} && {PCI} || (!(false) || ({DRM_R128})) && (!({DRM_R128}) || (false))
Variables: 3886. 
Variable ordering: 210, 1240, 2122
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1240	{DRM_R128}	1	0
3	2122	{DRM}	0	1
4	1240	{DRM_R128}	1	3
5	210	{PCI}	2	4
# END BDD 704 (T 1 171)

# BEGIN BDD 705 (T 1 172)
BDD tree for {DRM} && {PCI} || (!(false) || ({DRM_RADEON})) && (!({DRM_RADEON}) || (false))
Variables: 3886. 
Variable ordering: 210, 2122, 2878
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2878	{DRM_RADEON}	1	0
3	2122	{DRM}	2	1
4	210	{PCI}	2	3
# END BDD 705 (T 1 172)

# BEGIN BDD 706 (T 1 173)
BDD tree for {DRM} && {AGP} || (!(false) || ({DRM_SIS})) && (!({DRM_SIS}) || (false))
Variables: 3886. 
Variable ordering: 1716, 2122, 3082
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3082	{AGP}	0	1
3	2122	{DRM}	0	2
4	1716	{DRM_SIS}	1	3
# END BDD 706 (T 1 173)

# BEGIN BDD 707 (T 1 174)
BDD tree for {DRM} && {PCI} || (!(false) || ({DRM_TDFX})) && (!({DRM_TDFX}) || (false))
Variables: 3886. 
Variable ordering: 68, 210, 2122
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2122	{DRM}	0	1
3	210	{PCI}	0	2
4	68	{DRM_TDFX}	1	3
# END BDD 707 (T 1 174)

# BEGIN BDD 708 (T 1 175)
BDD tree for {M32R} && {PLAT_M32700UT} || {PLAT_OPSPUT} || (!(false) || ({DS1302})) && (!({DS1302}) || (false))
Variables: 3886. 
Variable ordering: 118, 741, 2585, 2656
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2656	{M32R}	0	1
3	2585	{PLAT_M32700UT}	0	2
4	741	{DS1302}	1	3
5	741	{DS1302}	1	2
6	118	{PLAT_OPSPUT}	4	5
# END BDD 708 (T 1 175)

# BEGIN BDD 709 (T 1 176)
BDD tree for {ARCH_NETWINDER} || (!(false) || ({DS1620})) && (!({DS1620}) || (false))
Variables: 3886. 
Variable ordering: 191, 2345
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2345	{ARCH_NETWINDER}	0	1
3	191	{DS1620}	1	2
# END BDD 709 (T 1 176)

# BEGIN BDD 710 (T 1 177)
BDD tree for {NETDEVICES} && {WAN} && {PCI} && true && true || (!(false) || ({DSCC4})) && (!({DSCC4}) || (false))
Variables: 3886. 
Variable ordering: 210, 316, 2196, 2304
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	316	{DSCC4}	1	0
3	2304	{WAN}	0	1
4	2196	{NETDEVICES}	0	3
5	316	{DSCC4}	1	4
6	210	{PCI}	2	5
# END BDD 710 (T 1 177)

# BEGIN BDD 711 (T 1 178)
BDD tree for {NETDEVICES} && {DSCC4} || (!(false) || ({DSCC4_PCISYNC})) && (!({DSCC4_PCISYNC}) || (false))
Variables: 3886. 
Variable ordering: 316, 1912, 2196
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1912	{DSCC4_PCISYNC}	1	0
3	2196	{NETDEVICES}	0	1
4	1912	{DSCC4_PCISYNC}	1	3
5	316	{DSCC4}	2	4
# END BDD 711 (T 1 178)

# BEGIN BDD 712 (T 1 179)
BDD tree for {NETDEVICES} && {DSCC4} || (!(false) || ({DSCC4_PCI_RST})) && (!({DSCC4_PCI_RST}) || (false))
Variables: 3886. 
Variable ordering: 123, 316, 2196
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2196	{NETDEVICES}	0	1
3	316	{DSCC4}	0	2
4	123	{DSCC4_PCI_RST}	1	3
# END BDD 712 (T 1 179)

# BEGIN BDD 713 (T 1 180)
BDD tree for {NETDEVICES} || (!(false) || ({DUMMY})) && (!({DUMMY}) || (false))
Variables: 3886. 
Variable ordering: 376, 2196
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2196	{NETDEVICES}	0	1
3	376	{DUMMY}	1	2
# END BDD 713 (T 1 180)

# BEGIN BDD 714 (T 1 181)
BDD tree for (!(false) || ({DUMMY_CONSOLE})) && (!({DUMMY_CONSOLE}) || ({VT} && {PROM_CONSOLE} || true))
Variables: 3886. 
Variable ordering: 279, 809, 2084
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2084	{DUMMY_CONSOLE}	1	0
3	809	{VT}	2	1
# END BDD 714 (T 1 181)

# BEGIN BDD 715 (T 1 182)
BDD tree for {VT} && {PARISC} && {DUMMY_CONSOLE} || (!({VT} && {PARISC} && {DUMMY_CONSOLE}) || ({DUMMY_CONSOLE_COLUMNS})) && (!({DUMMY_CONSOLE_COLUMNS}) || ({VT} && {PARISC} && {DUMMY_CONSOLE}))
Variables: 3886. 
Variable ordering: 809, 1841, 2084, 2575
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1841	{DUMMY_CONSOLE_COLUMNS}	1	0
3	2575	{PARISC}	0	1
4	2084	{DUMMY_CONSOLE}	0	3
5	1841	{DUMMY_CONSOLE_COLUMNS}	1	4
6	809	{VT}	2	5
# END BDD 715 (T 1 182)

# BEGIN BDD 716 (T 1 183)
BDD tree for {VT} && {PARISC} && {DUMMY_CONSOLE} || (!({VT} && {PARISC} && {DUMMY_CONSOLE}) || ({DUMMY_CONSOLE_ROWS})) && (!({DUMMY_CONSOLE_ROWS}) || ({VT} && {PARISC} && {DUMMY_CONSOLE}))
Variables: 3886. 
Variable ordering: 809, 2084, 2575, 2872
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2872	{DUMMY_CONSOLE_ROWS}	1	0
3	2575	{PARISC}	2	1
4	2084	{DUMMY_CONSOLE}	2	3
5	809	{VT}	2	4
# END BDD 716 (T 1 183)

# BEGIN BDD 717 (T 1 184)
BDD tree for {NET} && {INET} || (!(false) || ({DVB})) && (!({DVB}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2822, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2822	{DVB}	1	0
3	3042	{INET}	0	1
4	2822	{DVB}	1	3
5	1371	{NET}	2	4
# END BDD 717 (T 1 184)

# BEGIN BDD 718 (T 1 185)
BDD tree for {DVB_CORE} || (!(false) || ({DVB_ATMEL_AT76C651})) && (!({DVB_ATMEL_AT76C651}) || (false))
Variables: 3886. 
Variable ordering: 739, 1214
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1214	{DVB_CORE}	0	1
3	739	{DVB_ATMEL_AT76C651}	1	2
# END BDD 718 (T 1 185)

# BEGIN BDD 719 (T 1 186)
BDD tree for {DVB_CORE} && {PCI} || (!({DVB_BUDGET_PATCH} && {DVB_CORE} && {DVB_BUDGET}) || ({DVB_AV7110})) && (!({DVB_AV7110}) || ({DVB_BUDGET_PATCH} && {DVB_CORE} && {DVB_BUDGET}))
Variables: 3886. 
Variable ordering: 210, 494, 1214, 2532, 3135
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2532	{DVB_AV7110}	1	0
3	3135	{DVB_BUDGET}	1	0
4	3135	{DVB_BUDGET}	0	1
5	2532	{DVB_AV7110}	3	4
6	1214	{DVB_CORE}	2	5
7	494	{DVB_BUDGET_PATCH}	2	6
8	1214	{DVB_CORE}	2	1
9	210	{PCI}	7	8
# END BDD 719 (T 1 186)

# BEGIN BDD 720 (T 1 187)
BDD tree for {DVB_AV7110} && {STANDALONE} || (!(false) || ({DVB_AV7110_FIRMWARE})) && (!({DVB_AV7110_FIRMWARE}) || ({STANDALONE} && {DVB_AV7110}))
Variables: 3886. 
Variable ordering: 2532, 2808, 3003
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3003	{DVB_AV7110_FIRMWARE}	1	0
3	2808	{STANDALONE}	2	1
4	2532	{DVB_AV7110}	2	3
# END BDD 720 (T 1 187)

# BEGIN BDD 721 (T 1 188)
BDD tree for {DVB_AV7110_FIRMWARE} || (!({DVB_AV7110_FIRMWARE}) || ({DVB_AV7110_FIRMWARE_FILE})) && (!({DVB_AV7110_FIRMWARE_FILE}) || ({DVB_AV7110_FIRMWARE}))
Variables: 3886. 
Variable ordering: 483, 3003
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3003	{DVB_AV7110_FIRMWARE}	0	1
3	483	{DVB_AV7110_FIRMWARE_FILE}	1	2
# END BDD 721 (T 1 188)

# BEGIN BDD 722 (T 1 189)
BDD tree for {DVB_AV7110} || (!({DVB_AV7110}) || ({DVB_AV7110_OSD})) && (!({DVB_AV7110_OSD}) || ({DVB_AV7110}))
Variables: 3886. 
Variable ordering: 2258, 2532
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2532	{DVB_AV7110}	0	1
3	2258	{DVB_AV7110_OSD}	1	2
# END BDD 722 (T 1 189)

# BEGIN BDD 723 (T 1 190)
BDD tree for {DVB_CORE} || (!(false) || ({DVB_B2C2_FLEXCOP})) && (!({DVB_B2C2_FLEXCOP}) || (false))
Variables: 3886. 
Variable ordering: 568, 1214
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1214	{DVB_CORE}	0	1
3	568	{DVB_B2C2_FLEXCOP}	1	2
# END BDD 723 (T 1 190)

# BEGIN BDD 724 (T 1 191)
BDD tree for {DVB_B2C2_FLEXCOP} || (!(false) || ({DVB_B2C2_FLEXCOP_DEBUG})) && (!({DVB_B2C2_FLEXCOP_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 568, 1808
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1808	{DVB_B2C2_FLEXCOP_DEBUG}	1	0
3	568	{DVB_B2C2_FLEXCOP}	2	1
# END BDD 724 (T 1 191)

# BEGIN BDD 725 (T 1 192)
BDD tree for {DVB_B2C2_FLEXCOP} && {PCI} || (!(false) || ({DVB_B2C2_FLEXCOP_PCI})) && (!({DVB_B2C2_FLEXCOP_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 568, 705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	705	{DVB_B2C2_FLEXCOP_PCI}	1	0
3	568	{DVB_B2C2_FLEXCOP}	2	1
4	210	{PCI}	2	3
# END BDD 725 (T 1 192)

# BEGIN BDD 726 (T 1 193)
BDD tree for {DVB_B2C2_FLEXCOP} && {USB} || (!(false) || ({DVB_B2C2_FLEXCOP_USB})) && (!({DVB_B2C2_FLEXCOP_USB}) || (false))
Variables: 3886. 
Variable ordering: 113, 568, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	568	{DVB_B2C2_FLEXCOP}	0	2
4	113	{DVB_B2C2_FLEXCOP_USB}	1	3
# END BDD 726 (T 1 193)

# BEGIN BDD 727 (T 1 194)
BDD tree for {DVB_CORE} && {PCI} || (!(false) || ({DVB_B2C2_SKYSTAR})) && (!({DVB_B2C2_SKYSTAR}) || (false))
Variables: 3886. 
Variable ordering: 210, 1214, 2247
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2247	{DVB_B2C2_SKYSTAR}	1	0
3	1214	{DVB_CORE}	2	1
4	210	{PCI}	2	3
# END BDD 727 (T 1 194)

# BEGIN BDD 728 (T 1 195)
BDD tree for {DVB_CORE} && {PCI} && {VIDEO_BT848} || (!(false) || ({DVB_BT8XX})) && (!({DVB_BT8XX}) || (false))
Variables: 3886. 
Variable ordering: 210, 859, 1214, 3227
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3227	{DVB_BT8XX}	1	0
3	1214	{DVB_CORE}	2	1
4	859	{VIDEO_BT848}	2	3
5	210	{PCI}	2	4
# END BDD 728 (T 1 195)

# BEGIN BDD 729 (T 1 196)
BDD tree for {DVB_CORE} && {PCI} || (!(false) || ({DVB_BUDGET})) && (!({DVB_BUDGET}) || (false))
Variables: 3886. 
Variable ordering: 210, 1214, 3135
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3135	{DVB_BUDGET}	1	0
3	1214	{DVB_CORE}	2	1
4	210	{PCI}	2	3
# END BDD 729 (T 1 196)

# BEGIN BDD 730 (T 1 197)
BDD tree for {DVB_CORE} && {PCI} || (!(false) || ({DVB_BUDGET_AV})) && (!({DVB_BUDGET_AV}) || (false))
Variables: 3886. 
Variable ordering: 210, 1214, 2013
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2013	{DVB_BUDGET_AV}	1	0
3	1214	{DVB_CORE}	2	1
4	210	{PCI}	2	3
# END BDD 730 (T 1 197)

# BEGIN BDD 731 (T 1 198)
BDD tree for {DVB_CORE} && {PCI} || (!(false) || ({DVB_BUDGET_CI})) && (!({DVB_BUDGET_CI}) || (false))
Variables: 3886. 
Variable ordering: 210, 1214, 1990
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1990	{DVB_BUDGET_CI}	1	0
3	1214	{DVB_CORE}	2	1
4	210	{PCI}	2	3
# END BDD 731 (T 1 198)

# BEGIN BDD 732 (T 1 199)
BDD tree for {DVB_CORE} && {DVB_BUDGET} || (!(false) || ({DVB_BUDGET_PATCH})) && (!({DVB_BUDGET_PATCH}) || (false))
Variables: 3886. 
Variable ordering: 494, 1214, 3135
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3135	{DVB_BUDGET}	0	1
3	1214	{DVB_CORE}	0	2
4	494	{DVB_BUDGET_PATCH}	1	3
# END BDD 732 (T 1 199)

# BEGIN BDD 733 (T 1 200)
BDD tree for {DVB_CORE} && {USB} || (!(false) || ({DVB_CINERGYT2})) && (!({DVB_CINERGYT2}) || (false))
Variables: 3886. 
Variable ordering: 622, 1214, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1214	{DVB_CORE}	0	2
4	622	{DVB_CINERGYT2}	1	3
# END BDD 733 (T 1 200)

# BEGIN BDD 734 (T 1 201)
BDD tree for {DVB_CINERGYT2_TUNING} || (!({DVB_CINERGYT2_TUNING} && {yes}) || ({DVB_CINERGYT2_ENABLE_RC_INPUT_DEVICE})) && (!({DVB_CINERGYT2_ENABLE_RC_INPUT_DEVICE}) || ({DVB_CINERGYT2_TUNING} && {yes}))
Variables: 3886. 
Variable ordering: 462, 569, 2662
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2662	{DVB_CINERGYT2_TUNING}	0	1
3	462	{DVB_CINERGYT2_ENABLE_RC_INPUT_DEVICE}	1	2
# END BDD 734 (T 1 201)

# BEGIN BDD 735 (T 1 202)
BDD tree for {DVB_CINERGYT2_TUNING} || (!({DVB_CINERGYT2_TUNING}) || ({DVB_CINERGYT2_QUERY_INTERVAL})) && (!({DVB_CINERGYT2_QUERY_INTERVAL}) || ({DVB_CINERGYT2_TUNING}))
Variables: 3886. 
Variable ordering: 1856, 2662
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2662	{DVB_CINERGYT2_TUNING}	0	1
3	1856	{DVB_CINERGYT2_QUERY_INTERVAL}	1	2
# END BDD 735 (T 1 202)

# BEGIN BDD 736 (T 1 203)
BDD tree for {DVB_CINERGYT2_TUNING} && {DVB_CINERGYT2_ENABLE_RC_INPUT_DEVICE} || (!({DVB_CINERGYT2_TUNING} && {DVB_CINERGYT2_ENABLE_RC_INPUT_DEVICE}) || ({DVB_CINERGYT2_RC_QUERY_INTERVAL})) && (!({DVB_CINERGYT2_RC_QUERY_INTERVAL}) || ({DVB_CINERGYT2_TUNING} && {DVB_CINERGYT2_ENABLE_RC_INPUT_DEVICE}))
Variables: 3886. 
Variable ordering: 462, 862, 2662
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	862	{DVB_CINERGYT2_RC_QUERY_INTERVAL}	1	0
3	2662	{DVB_CINERGYT2_TUNING}	0	1
4	862	{DVB_CINERGYT2_RC_QUERY_INTERVAL}	1	3
5	462	{DVB_CINERGYT2_ENABLE_RC_INPUT_DEVICE}	2	4
# END BDD 736 (T 1 203)

# BEGIN BDD 737 (T 1 204)
BDD tree for {DVB_CINERGYT2_TUNING} || (!({DVB_CINERGYT2_TUNING}) || ({DVB_CINERGYT2_STREAM_BUF_SIZE})) && (!({DVB_CINERGYT2_STREAM_BUF_SIZE}) || ({DVB_CINERGYT2_TUNING}))
Variables: 3886. 
Variable ordering: 1164, 2662
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2662	{DVB_CINERGYT2_TUNING}	0	1
3	1164	{DVB_CINERGYT2_STREAM_BUF_SIZE}	1	2
# END BDD 737 (T 1 204)

# BEGIN BDD 738 (T 1 205)
BDD tree for {DVB_CINERGYT2_TUNING} || (!({DVB_CINERGYT2_TUNING}) || ({DVB_CINERGYT2_STREAM_URB_COUNT})) && (!({DVB_CINERGYT2_STREAM_URB_COUNT}) || ({DVB_CINERGYT2_TUNING}))
Variables: 3886. 
Variable ordering: 2662, 2907
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2907	{DVB_CINERGYT2_STREAM_URB_COUNT}	1	0
3	2662	{DVB_CINERGYT2_TUNING}	2	1
# END BDD 738 (T 1 205)

# BEGIN BDD 739 (T 1 206)
BDD tree for {DVB_CINERGYT2} || (!(false) || ({DVB_CINERGYT2_TUNING})) && (!({DVB_CINERGYT2_TUNING}) || (false))
Variables: 3886. 
Variable ordering: 622, 2662
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2662	{DVB_CINERGYT2_TUNING}	1	0
3	622	{DVB_CINERGYT2}	2	1
# END BDD 739 (T 1 206)

# BEGIN BDD 740 (T 1 207)
BDD tree for {DVB} || (!(false) || ({DVB_CORE})) && (!({DVB_CORE}) || (false))
Variables: 3886. 
Variable ordering: 1214, 2822
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2822	{DVB}	0	1
3	1214	{DVB_CORE}	1	2
# END BDD 740 (T 1 207)

# BEGIN BDD 741 (T 1 208)
BDD tree for {DVB_CORE} || (!({DVB_TTUSB_BUDGET} && {DVB_CORE} && {USB}) || ({DVB_CX22700})) && (!({DVB_CX22700}) || ({DVB_TTUSB_BUDGET} && {DVB_CORE} && {USB}))
Variables: 3886. 
Variable ordering: 788, 1214, 2476, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2476	{DVB_CX22700}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 741 (T 1 208)

# BEGIN BDD 742 (T 1 209)
BDD tree for {DVB_CORE} || (!({VIDEO_SAA7134_DVB} && {VIDEO_DEV} && {VIDEO_SAA7134} && {DVB_CORE}) || ({DVB_CX22702})) && (!({DVB_CX22702}) || ({VIDEO_SAA7134_DVB} && {VIDEO_DEV} && {VIDEO_SAA7134} && {DVB_CORE}))
Variables: 3886. 
Variable ordering: 170, 277, 1147, 1214, 2259
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1214	{DVB_CORE}	0	1
3	277	{DVB_CX22702}	1	2
# END BDD 742 (T 1 209)

# BEGIN BDD 743 (T 1 210)
BDD tree for {DVB_CORE} || (!({DVB_BT8XX} && {DVB_CORE} && {PCI} && {VIDEO_BT848}) || ({DVB_CX24110})) && (!({DVB_CX24110}) || ({DVB_BT8XX} && {DVB_CORE} && {PCI} && {VIDEO_BT848}))
Variables: 3886. 
Variable ordering: 210, 704, 859, 1214, 3227
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1214	{DVB_CORE}	0	1
3	704	{DVB_CX24110}	1	2
# END BDD 743 (T 1 210)

# BEGIN BDD 744 (T 1 211)
BDD tree for {DVB_CORE} || (!({DVB_DIBUSB} && {DVB_CORE} && {USB}) || ({DVB_DIB3000MB})) && (!({DVB_DIB3000MB}) || ({DVB_DIBUSB} && {DVB_CORE} && {USB}))
Variables: 3886. 
Variable ordering: 1027, 1214, 2127, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1214	{DVB_CORE}	0	1
3	1027	{DVB_DIB3000MB}	1	2
# END BDD 744 (T 1 211)

# BEGIN BDD 745 (T 1 212)
BDD tree for {DVB_CORE} || (!({DVB_DIBUSB} && {DVB_CORE} && {USB}) || ({DVB_DIB3000MC})) && (!({DVB_DIB3000MC}) || ({DVB_DIBUSB} && {DVB_CORE} && {USB}))
Variables: 3886. 
Variable ordering: 1137, 1214, 2127, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1214	{DVB_CORE}	0	1
3	1137	{DVB_DIB3000MC}	1	2
# END BDD 745 (T 1 212)

# BEGIN BDD 746 (T 1 213)
BDD tree for {DVB_DIBUSB} || (!(false) || ({DVB_DIBCOM_DEBUG})) && (!({DVB_DIBCOM_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 2127, 2873
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2873	{DVB_DIBCOM_DEBUG}	1	0
3	2127	{DVB_DIBUSB}	2	1
# END BDD 746 (T 1 213)

# BEGIN BDD 747 (T 1 214)
BDD tree for {DVB_CORE} && {USB} || (!(false) || ({DVB_DIBUSB})) && (!({DVB_DIBUSB}) || (false))
Variables: 3886. 
Variable ordering: 1214, 2127, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2127	{DVB_DIBUSB}	1	0
3	2705	{USB}	0	1
4	2127	{DVB_DIBUSB}	1	3
5	1214	{DVB_CORE}	2	4
# END BDD 747 (T 1 214)

# BEGIN BDD 748 (T 1 215)
BDD tree for {DVB_DIBUSB} || (!(false) || ({DVB_DIBUSB_MISDESIGNED_DEVICES})) && (!({DVB_DIBUSB_MISDESIGNED_DEVICES}) || (false))
Variables: 3886. 
Variable ordering: 1913, 2127
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2127	{DVB_DIBUSB}	0	1
3	1913	{DVB_DIBUSB_MISDESIGNED_DEVICES}	1	2
# END BDD 748 (T 1 215)

# BEGIN BDD 749 (T 1 216)
BDD tree for {DVB_CORE} || (!({DVB_BUDGET} && {DVB_CORE} && {PCI} || {DVB_AV7110} && {DVB_CORE} && {PCI}) || ({DVB_L64781})) && (!({DVB_L64781}) || ({DVB_BUDGET} && {DVB_CORE} && {PCI} || {DVB_AV7110} && {DVB_CORE} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 1214, 2431, 2532, 3135
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2431	{DVB_L64781}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 749 (T 1 216)

# BEGIN BDD 750 (T 1 217)
BDD tree for {DVB_CORE} || (!({DVB_B2C2_SKYSTAR} && {DVB_CORE} && {PCI} || {DVB_B2C2_FLEXCOP} && {DVB_CORE}) || ({DVB_MT312})) && (!({DVB_MT312}) || ({DVB_B2C2_SKYSTAR} && {DVB_CORE} && {PCI} || {DVB_B2C2_FLEXCOP} && {DVB_CORE}))
Variables: 3886. 
Variable ordering: 210, 478, 568, 1214, 2247
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1214	{DVB_CORE}	0	1
3	478	{DVB_MT312}	1	2
# END BDD 750 (T 1 217)

# BEGIN BDD 751 (T 1 218)
BDD tree for {DVB_CORE} || (!({x122} || {x123} || {x124} || {x125} || {x126} || {x127}) || ({DVB_MT352})) && (!({DVB_MT352}) || ({x122} || {x123} || {x124} || {x125} || {x126} || {x127}))
Variables: 3886. 
Variable ordering: 473, 1214, 3497, 3498, 3499, 3500, 3501, 3502
Vertices: 17
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3502	{x127}	1	0
3	3501	{x126}	2	0
4	3500	{x125}	3	0
5	3499	{x124}	4	0
6	3498	{x123}	5	0
7	3497	{x122}	6	0
8	1214	{DVB_CORE}	7	1
9	3502	{x127}	0	1
10	3501	{x126}	9	1
11	3500	{x125}	10	1
12	3499	{x124}	11	1
13	3498	{x123}	12	1
14	3497	{x122}	13	1
15	1214	{DVB_CORE}	14	1
16	473	{DVB_MT352}	8	15
# END BDD 751 (T 1 218)

# BEGIN BDD 752 (T 1 219)
BDD tree for ({x122} || !({DVB_B2C2_FLEXCOP} && {DVB_CORE})) && (!({x122}) || {DVB_B2C2_FLEXCOP} && {DVB_CORE})
Variables: 3886. 
Variable ordering: 568, 1214, 3497
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3497	{x122}	1	0
3	3497	{x122}	0	1
4	1214	{DVB_CORE}	2	3
5	568	{DVB_B2C2_FLEXCOP}	2	4
# END BDD 752 (T 1 219)

# BEGIN BDD 753 (T 1 220)
BDD tree for ({x123} || !({VIDEO_CX88_DVB} && {VIDEO_DEV} && {VIDEO_CX88} && {DVB_CORE})) && (!({x123}) || {VIDEO_CX88_DVB} && {VIDEO_DEV} && {VIDEO_CX88} && {DVB_CORE})
Variables: 3886. 
Variable ordering: 402, 1214, 2259, 2785, 3498
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3498	{x123}	1	0
3	3498	{x123}	0	1
4	2785	{VIDEO_CX88}	2	3
5	2259	{VIDEO_DEV}	2	4
6	1214	{DVB_CORE}	2	5
7	402	{VIDEO_CX88_DVB}	2	6
# END BDD 753 (T 1 220)

# BEGIN BDD 754 (T 1 221)
BDD tree for ({x124} || !({DVB_BT8XX} && {DVB_CORE} && {PCI} && {VIDEO_BT848})) && (!({x124}) || {DVB_BT8XX} && {DVB_CORE} && {PCI} && {VIDEO_BT848})
Variables: 3886. 
Variable ordering: 210, 859, 1214, 3227, 3499
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3499	{x124}	1	0
3	3499	{x124}	0	1
4	3227	{DVB_BT8XX}	2	3
5	1214	{DVB_CORE}	2	4
6	859	{VIDEO_BT848}	2	5
7	210	{PCI}	2	6
# END BDD 754 (T 1 221)

# BEGIN BDD 755 (T 1 222)
BDD tree for ({x125} || !({DVB_B2C2_SKYSTAR} && {DVB_CORE} && {PCI})) && (!({x125}) || {DVB_B2C2_SKYSTAR} && {DVB_CORE} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1214, 2247, 3500
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3500	{x125}	1	0
3	3500	{x125}	0	1
4	2247	{DVB_B2C2_SKYSTAR}	2	3
5	1214	{DVB_CORE}	2	4
6	210	{PCI}	2	5
# END BDD 755 (T 1 222)

# BEGIN BDD 756 (T 1 223)
BDD tree for ({x126} || !({VIDEO_SAA7134_DVB} && {VIDEO_DEV} && {VIDEO_SAA7134} && {DVB_CORE})) && (!({x126}) || {VIDEO_SAA7134_DVB} && {VIDEO_DEV} && {VIDEO_SAA7134} && {DVB_CORE})
Variables: 3886. 
Variable ordering: 170, 1147, 1214, 2259, 3501
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3501	{x126}	1	0
3	3501	{x126}	0	1
4	2259	{VIDEO_DEV}	2	3
5	1214	{DVB_CORE}	2	4
6	1147	{VIDEO_SAA7134_DVB}	2	5
7	170	{VIDEO_SAA7134}	2	6
# END BDD 756 (T 1 223)

# BEGIN BDD 757 (T 1 224)
BDD tree for ({x127} || !({DVB_DIBUSB} && {DVB_CORE} && {USB})) && (!({x127}) || {DVB_DIBUSB} && {DVB_CORE} && {USB})
Variables: 3886. 
Variable ordering: 1214, 2127, 2705, 3502
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3502	{x127}	1	0
3	3502	{x127}	0	1
4	2705	{USB}	2	3
5	2127	{DVB_DIBUSB}	2	4
6	1214	{DVB_CORE}	2	5
# END BDD 757 (T 1 224)

# BEGIN BDD 758 (T 1 225)
BDD tree for {DVB_CORE} || (!({DVB_B2C2_SKYSTAR} && {DVB_CORE} && {PCI} || {DVB_B2C2_FLEXCOP} && {DVB_CORE}) || ({DVB_NXT2002})) && (!({DVB_NXT2002}) || ({DVB_B2C2_SKYSTAR} && {DVB_CORE} && {PCI} || {DVB_B2C2_FLEXCOP} && {DVB_CORE}))
Variables: 3886. 
Variable ordering: 210, 568, 1214, 2247, 2393
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2393	{DVB_NXT2002}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 758 (T 1 225)

# BEGIN BDD 759 (T 1 226)
BDD tree for {DVB_CORE} || (!({DVB_BT8XX} && {DVB_CORE} && {PCI} && {VIDEO_BT848}) || ({DVB_NXT6000})) && (!({DVB_NXT6000}) || ({DVB_BT8XX} && {DVB_CORE} && {PCI} && {VIDEO_BT848}))
Variables: 3886. 
Variable ordering: 210, 859, 1214, 1563, 3227
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1563	{DVB_NXT6000}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 759 (T 1 226)

# BEGIN BDD 760 (T 1 227)
BDD tree for {DVB_CORE} || (!({VIDEO_CX88_DVB} && {VIDEO_DEV} && {VIDEO_CX88} && {DVB_CORE}) || ({DVB_OR51132})) && (!({DVB_OR51132}) || ({VIDEO_CX88_DVB} && {VIDEO_DEV} && {VIDEO_CX88} && {DVB_CORE}))
Variables: 3886. 
Variable ordering: 402, 1214, 2259, 2428, 2785
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2428	{DVB_OR51132}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 760 (T 1 227)

# BEGIN BDD 761 (T 1 228)
BDD tree for {DVB_CORE} || (!({DVB_BT8XX} && {DVB_CORE} && {PCI} && {VIDEO_BT848}) || ({DVB_OR51211})) && (!({DVB_OR51211}) || ({DVB_BT8XX} && {DVB_CORE} && {PCI} && {VIDEO_BT848}))
Variables: 3886. 
Variable ordering: 210, 859, 1214, 2761, 3227
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2761	{DVB_OR51211}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 761 (T 1 228)

# BEGIN BDD 762 (T 1 229)
BDD tree for {DVB_CORE} || (!({DVB_AV7110} && {DVB_CORE} && {PCI}) || ({DVB_SP8870})) && (!({DVB_SP8870}) || ({DVB_AV7110} && {DVB_CORE} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 1214, 1842, 2532
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1842	{DVB_SP8870}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 762 (T 1 229)

# BEGIN BDD 763 (T 1 230)
BDD tree for {DVB_CORE} || (!({DVB_BT8XX} && {DVB_CORE} && {PCI} && {VIDEO_BT848}) || ({DVB_SP887X})) && (!({DVB_SP887X}) || ({DVB_BT8XX} && {DVB_CORE} && {PCI} && {VIDEO_BT848}))
Variables: 3886. 
Variable ordering: 210, 301, 859, 1214, 3227
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1214	{DVB_CORE}	0	1
3	301	{DVB_SP887X}	1	2
# END BDD 763 (T 1 230)

# BEGIN BDD 764 (T 1 231)
BDD tree for {DVB_CORE} || (!({DVB_AV7110} && {DVB_CORE} && {PCI} || {DVB_B2C2_FLEXCOP} && {DVB_CORE}) || ({DVB_STV0297})) && (!({DVB_STV0297}) || ({DVB_AV7110} && {DVB_CORE} && {PCI} || {DVB_B2C2_FLEXCOP} && {DVB_CORE}))
Variables: 3886. 
Variable ordering: 210, 231, 568, 1214, 2532
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1214	{DVB_CORE}	0	1
3	231	{DVB_STV0297}	1	2
# END BDD 764 (T 1 231)

# BEGIN BDD 765 (T 1 232)
BDD tree for {DVB_CORE} || (!({x128} || {x122} || {x129} || {x125} || {x130} || {x131} || {x132} || {x133}) || ({DVB_STV0299})) && (!({DVB_STV0299}) || ({x128} || {x122} || {x129} || {x125} || {x130} || {x131} || {x132} || {x133}))
Variables: 3886. 
Variable ordering: 1214, 2435, 3497, 3500, 3503, 3504, 3505, 3506, 3507, 3508
Vertices: 20
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3508	{x133}	1	0
3	3507	{x132}	2	0
4	3506	{x131}	3	0
5	3505	{x130}	4	0
6	3504	{x129}	5	0
7	3503	{x128}	6	0
8	3500	{x125}	7	0
9	3497	{x122}	8	0
10	3508	{x133}	0	1
11	3507	{x132}	10	1
12	3506	{x131}	11	1
13	3505	{x130}	12	1
14	3504	{x129}	13	1
15	3503	{x128}	14	1
17	3497	{x122}	16	1
16	3500	{x125}	15	1
19	1214	{DVB_CORE}	18	1
18	2435	{DVB_STV0299}	9	17
# END BDD 765 (T 1 232)

# BEGIN BDD 766 (T 1 233)
BDD tree for ({x128} || !({DVB_BUDGET_AV} && {DVB_CORE} && {PCI})) && (!({x128}) || {DVB_BUDGET_AV} && {DVB_CORE} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1214, 2013, 3503
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3503	{x128}	1	0
3	3503	{x128}	0	1
4	2013	{DVB_BUDGET_AV}	2	3
5	1214	{DVB_CORE}	2	4
6	210	{PCI}	2	5
# END BDD 766 (T 1 233)

# BEGIN BDD 767 (T 1 234)
BDD tree for ({x122} || !({DVB_B2C2_FLEXCOP} && {DVB_CORE})) && (!({x122}) || {DVB_B2C2_FLEXCOP} && {DVB_CORE})
Variables: 3886. 
Variable ordering: 568, 1214, 3497
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3497	{x122}	1	0
3	3497	{x122}	0	1
4	1214	{DVB_CORE}	2	3
5	568	{DVB_B2C2_FLEXCOP}	2	4
# END BDD 767 (T 1 234)

# BEGIN BDD 768 (T 1 235)
BDD tree for ({x129} || !({DVB_BUDGET} && {DVB_CORE} && {PCI})) && (!({x129}) || {DVB_BUDGET} && {DVB_CORE} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1214, 3135, 3504
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3504	{x129}	1	0
3	3504	{x129}	0	1
4	3135	{DVB_BUDGET}	2	3
5	1214	{DVB_CORE}	2	4
6	210	{PCI}	2	5
# END BDD 768 (T 1 235)

# BEGIN BDD 769 (T 1 236)
BDD tree for ({x125} || !({DVB_B2C2_SKYSTAR} && {DVB_CORE} && {PCI})) && (!({x125}) || {DVB_B2C2_SKYSTAR} && {DVB_CORE} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1214, 2247, 3500
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3500	{x125}	1	0
3	3500	{x125}	0	1
4	2247	{DVB_B2C2_SKYSTAR}	2	3
5	1214	{DVB_CORE}	2	4
6	210	{PCI}	2	5
# END BDD 769 (T 1 236)

# BEGIN BDD 770 (T 1 237)
BDD tree for ({x130} || !({DVB_BUDGET_PATCH} && {DVB_CORE} && {DVB_BUDGET})) && (!({x130}) || {DVB_BUDGET_PATCH} && {DVB_CORE} && {DVB_BUDGET})
Variables: 3886. 
Variable ordering: 494, 1214, 3135, 3505
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3505	{x130}	1	0
3	3505	{x130}	0	1
4	3135	{DVB_BUDGET}	2	3
5	1214	{DVB_CORE}	2	4
6	494	{DVB_BUDGET_PATCH}	2	5
# END BDD 770 (T 1 237)

# BEGIN BDD 771 (T 1 238)
BDD tree for ({x131} || !({DVB_BUDGET_CI} && {DVB_CORE} && {PCI})) && (!({x131}) || {DVB_BUDGET_CI} && {DVB_CORE} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1214, 1990, 3506
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3506	{x131}	1	0
3	3506	{x131}	0	1
4	1990	{DVB_BUDGET_CI}	2	3
5	1214	{DVB_CORE}	2	4
6	210	{PCI}	2	5
# END BDD 771 (T 1 238)

# BEGIN BDD 772 (T 1 239)
BDD tree for ({x132} || !({DVB_TTUSB_BUDGET} && {DVB_CORE} && {USB})) && (!({x132}) || {DVB_TTUSB_BUDGET} && {DVB_CORE} && {USB})
Variables: 3886. 
Variable ordering: 788, 1214, 2705, 3507
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3507	{x132}	1	0
3	3507	{x132}	0	1
4	2705	{USB}	2	3
5	1214	{DVB_CORE}	2	4
6	788	{DVB_TTUSB_BUDGET}	2	5
# END BDD 772 (T 1 239)

# BEGIN BDD 773 (T 1 240)
BDD tree for ({x133} || !({DVB_AV7110} && {DVB_CORE} && {PCI})) && (!({x133}) || {DVB_AV7110} && {DVB_CORE} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1214, 2532, 3508
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3508	{x133}	1	0
3	3508	{x133}	0	1
4	2532	{DVB_AV7110}	2	3
5	1214	{DVB_CORE}	2	4
6	210	{PCI}	2	5
# END BDD 773 (T 1 240)

# BEGIN BDD 774 (T 1 241)
BDD tree for {DVB_CORE} || (!({DVB_BUDGET} && {DVB_CORE} && {PCI}) || ({DVB_TDA10021})) && (!({DVB_TDA10021}) || ({DVB_BUDGET} && {DVB_CORE} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 1214, 2859, 3135
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2859	{DVB_TDA10021}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 774 (T 1 241)

# BEGIN BDD 775 (T 1 242)
BDD tree for {DVB_CORE} || (!({DVB_TTUSB_BUDGET} && {DVB_CORE} && {USB} || {DVB_BUDGET_CI} && {DVB_CORE} && {PCI}) || ({DVB_TDA1004X})) && (!({DVB_TDA1004X}) || ({DVB_TTUSB_BUDGET} && {DVB_CORE} && {USB} || {DVB_BUDGET_CI} && {DVB_CORE} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 788, 1214, 1990, 2010, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2010	{DVB_TDA1004X}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 775 (T 1 242)

# BEGIN BDD 776 (T 1 243)
BDD tree for {DVB_CORE} || (!({DVB_TTUSB_BUDGET} && {DVB_CORE} && {USB} || {DVB_BUDGET_PATCH} && {DVB_CORE} && {DVB_BUDGET} || {DVB_BUDGET} && {DVB_CORE} && {PCI} || {DVB_AV7110} && {DVB_CORE} && {PCI}) || ({DVB_TDA8083})) && (!({DVB_TDA8083}) || ({DVB_TTUSB_BUDGET} && {DVB_CORE} && {USB} || {DVB_BUDGET_PATCH} && {DVB_CORE} && {DVB_BUDGET} || {DVB_BUDGET} && {DVB_CORE} && {PCI} || {DVB_AV7110} && {DVB_CORE} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 494, 788, 1048, 1214, 2532, 2705, 3135
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1214	{DVB_CORE}	0	1
3	1048	{DVB_TDA8083}	1	2
# END BDD 776 (T 1 243)

# BEGIN BDD 777 (T 1 244)
BDD tree for {DVB_CORE} || (!(false) || ({DVB_TDA80XX})) && (!({DVB_TDA80XX}) || (false))
Variables: 3886. 
Variable ordering: 1214, 3262
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3262	{DVB_TDA80XX}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 777 (T 1 244)

# BEGIN BDD 778 (T 1 245)
BDD tree for {DVB_CORE} && {USB} || (!(false) || ({DVB_TTUSB_BUDGET})) && (!({DVB_TTUSB_BUDGET}) || (false))
Variables: 3886. 
Variable ordering: 788, 1214, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1214	{DVB_CORE}	0	2
4	788	{DVB_TTUSB_BUDGET}	1	3
# END BDD 778 (T 1 245)

# BEGIN BDD 779 (T 1 246)
BDD tree for {DVB_CORE} && {USB} || (!(false) || ({DVB_TTUSB_DEC})) && (!({DVB_TTUSB_DEC}) || (false))
Variables: 3886. 
Variable ordering: 1214, 2705, 2775
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2775	{DVB_TTUSB_DEC}	1	0
3	2705	{USB}	2	1
4	1214	{DVB_CORE}	2	3
# END BDD 779 (T 1 246)

# BEGIN BDD 780 (T 1 247)
BDD tree for {DVB_CORE} || (!({DVB_BUDGET} && {DVB_CORE} && {PCI} || {DVB_AV7110} && {DVB_CORE} && {PCI}) || ({DVB_VES1820})) && (!({DVB_VES1820}) || ({DVB_BUDGET} && {DVB_CORE} && {PCI} || {DVB_AV7110} && {DVB_CORE} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 1214, 1431, 2532, 3135
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1431	{DVB_VES1820}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 780 (T 1 247)

# BEGIN BDD 781 (T 1 248)
BDD tree for {DVB_CORE} || (!({DVB_BUDGET_PATCH} && {DVB_CORE} && {DVB_BUDGET} || {DVB_BUDGET} && {DVB_CORE} && {PCI} || {DVB_AV7110} && {DVB_CORE} && {PCI}) || ({DVB_VES1X93})) && (!({DVB_VES1X93}) || ({DVB_BUDGET_PATCH} && {DVB_CORE} && {DVB_BUDGET} || {DVB_BUDGET} && {DVB_CORE} && {PCI} || {DVB_AV7110} && {DVB_CORE} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 494, 1214, 2415, 2532, 3135
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2415	{DVB_VES1X93}	1	0
3	1214	{DVB_CORE}	2	1
# END BDD 781 (T 1 248)

# BEGIN BDD 782 (T 1 249)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({E100})) && (!({E100}) || (false))
Variables: 3886. 
Variable ordering: 210, 1694, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1694	{E100}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1694	{E100}	1	5
7	210	{PCI}	2	6
# END BDD 782 (T 1 249)

# BEGIN BDD 783 (T 1 250)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({E1000})) && (!({E1000}) || (false))
Variables: 3886. 
Variable ordering: 210, 624, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	624	{E1000}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	624	{E1000}	1	4
6	210	{PCI}	2	5
# END BDD 783 (T 1 250)

# BEGIN BDD 784 (T 1 251)
BDD tree for {NETDEVICES} && {UML} && {E1000} || (!(false) || ({E1000_NAPI})) && (!({E1000_NAPI}) || (false))
Variables: 3886. 
Variable ordering: 624, 1944, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1944	{E1000_NAPI}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1944	{E1000_NAPI}	1	4
6	624	{E1000}	2	5
# END BDD 784 (T 1 251)

# BEGIN BDD 785 (T 1 252)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} || (!(false) || ({E2100})) && (!({E2100}) || (false))
Variables: 3886. 
Variable ordering: 1404, 2196, 2207, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2207	{E2100}	1	0
3	2228	{UML}	0	1
4	2207	{E2100}	1	3
5	2196	{NETDEVICES}	2	4
6	1404	{NET_ISA}	2	5
# END BDD 785 (T 1 252)

# BEGIN BDD 786 (T 1 253)
BDD tree for {EMBEDDED} && {DEBUG_KERNEL} || (!(true) || ({EARLY_PRINTK})) && (!({EARLY_PRINTK}) || (true))
Variables: 3886. 
Variable ordering: 471, 1875, 3174
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	1875	{DEBUG_KERNEL}	0	2
4	471	{EARLY_PRINTK}	3	1
# END BDD 786 (T 1 253)

# BEGIN BDD 787 (T 1 254)
BDD tree for {NET} && {EXPERIMENTAL} && {INET} || (!(false) || ({ECONET})) && (!({ECONET}) || (false))
Variables: 3886. 
Variable ordering: 488, 1371, 1711, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1371	{NET}	0	3
5	488	{ECONET}	1	4
# END BDD 787 (T 1 254)

# BEGIN BDD 788 (T 1 255)
BDD tree for {NET} && {ECONET} || (!(false) || ({ECONET_AUNUDP})) && (!({ECONET_AUNUDP}) || (false))
Variables: 3886. 
Variable ordering: 488, 723, 1371
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	723	{ECONET_AUNUDP}	1	0
3	1371	{NET}	0	1
4	723	{ECONET_AUNUDP}	1	3
5	488	{ECONET}	2	4
# END BDD 788 (T 1 255)

# BEGIN BDD 789 (T 1 256)
BDD tree for {NET} && {ECONET} || (!(false) || ({ECONET_NATIVE})) && (!({ECONET_NATIVE}) || (false))
Variables: 3886. 
Variable ordering: 488, 1124, 1371
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1124	{ECONET_NATIVE}	1	0
3	1371	{NET}	0	1
4	1124	{ECONET_NATIVE}	1	3
5	488	{ECONET}	2	4
# END BDD 789 (T 1 256)

# BEGIN BDD 790 (T 1 257)
BDD tree for {EXPERIMENTAL} && {IA64} || (!(false) || ({EDD})) && (!({EDD}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2809, 2980
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2809	{EDD}	1	0
3	2980	{IA64}	0	1
4	2809	{EDD}	1	3
5	1711	{EXPERIMENTAL}	2	4
# END BDD 790 (T 1 257)

# BEGIN BDD 791 (T 1 258)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({EEPRO100})) && (!({EEPRO100}) || (false))
Variables: 3886. 
Variable ordering: 210, 1760, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1760	{EEPRO100}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1760	{EEPRO100}	1	5
7	210	{PCI}	2	6
# END BDD 791 (T 1 258)

# BEGIN BDD 792 (T 1 259)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} || (!(false) || ({EEXPRESS})) && (!({EEXPRESS}) || (false))
Variables: 3886. 
Variable ordering: 1404, 2196, 2228, 2388
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2388	{EEXPRESS}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1404	{NET_ISA}	2	4
# END BDD 792 (T 1 259)

# BEGIN BDD 793 (T 1 260)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} || (!(false) || ({EEXPRESS_PRO})) && (!({EEXPRESS_PRO}) || (false))
Variables: 3886. 
Variable ordering: 1404, 2196, 2228, 2858
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2858	{EEXPRESS_PRO}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1404	{NET_ISA}	2	4
# END BDD 793 (T 1 260)

# BEGIN BDD 794 (T 1 261)
BDD tree for {ACPI} || (!(false) || ({EFI})) && (!({EFI}) || (false))
Variables: 3886. 
Variable ordering: 1869, 2357
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2357	{EFI}	1	0
3	1869	{ACPI}	2	1
# END BDD 794 (T 1 261)

# BEGIN BDD 795 (T 1 262)
BDD tree for {PARTITION_ADVANCED} || (!(false) || ({EFI_PARTITION})) && (!({EFI_PARTITION}) || (false))
Variables: 3886. 
Variable ordering: 2016, 2352
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2352	{EFI_PARTITION}	1	0
3	2016	{PARTITION_ADVANCED}	2	1
# END BDD 795 (T 1 262)

# BEGIN BDD 796 (T 1 263)
BDD tree for {ACPI} && {EFI} && {IA64} || (!({ACPI} && {EFI} && {IA64}) || ({EFI_PCDP})) && (!({EFI_PCDP}) || ({ACPI} && {EFI} && {IA64}))
Variables: 3886. 
Variable ordering: 1869, 2357, 2781, 2980
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2781	{EFI_PCDP}	1	0
3	2980	{IA64}	0	1
4	2781	{EFI_PCDP}	1	3
5	2357	{EFI}	2	4
6	1869	{ACPI}	2	5
# END BDD 796 (T 1 263)

# BEGIN BDD 797 (T 1 264)
BDD tree for {IA64} || (!(false) || ({EFI_RTC})) && (!({EFI_RTC}) || (false))
Variables: 3886. 
Variable ordering: 893, 2980
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2980	{IA64}	0	1
3	893	{EFI_RTC}	1	2
# END BDD 797 (T 1 264)

# BEGIN BDD 798 (T 1 265)
BDD tree for {EFI} || (!(false) || ({EFI_VARS})) && (!({EFI_VARS}) || (false))
Variables: 3886. 
Variable ordering: 121, 2357
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2357	{EFI}	0	1
3	121	{EFI_VARS}	1	2
# END BDD 798 (T 1 265)

# BEGIN BDD 799 (T 1 266)
BDD tree for {EXPERIMENTAL} || (!(false) || ({EFS_FS})) && (!({EFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1857
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1857	{EFS_FS}	1	0
3	1711	{EXPERIMENTAL}	2	1
# END BDD 799 (T 1 266)

# BEGIN BDD 800 (T 1 267)
BDD tree for {ISA} || (!(false) || ({EISA})) && (!({EISA}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1262
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1262	{EISA}	1	0
3	1185	{ISA}	2	1
# END BDD 800 (T 1 267)

# BEGIN BDD 801 (T 1 268)
BDD tree for {EISA} || (!({EISA}) || ({EISA_NAMES})) && (!({EISA_NAMES}) || ({EISA}))
Variables: 3886. 
Variable ordering: 1262, 1555
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1555	{EISA_NAMES}	1	0
3	1262	{EISA}	2	1
# END BDD 801 (T 1 268)

# BEGIN BDD 802 (T 1 269)
BDD tree for {PARISC} && {PCI} && {EISA} || (!({PARISC} && {PCI} && {EISA}) || ({EISA_PCI_EISA})) && (!({EISA_PCI_EISA}) || ({PARISC} && {PCI} && {EISA}))
Variables: 3886. 
Variable ordering: 210, 245, 1262, 2575
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	245	{EISA_PCI_EISA}	1	0
3	2575	{PARISC}	0	1
4	1262	{EISA}	0	3
5	245	{EISA_PCI_EISA}	1	4
6	210	{PCI}	2	5
# END BDD 802 (T 1 269)

# BEGIN BDD 803 (T 1 270)
BDD tree for {EISA} && {ALPHA} || {X86_PC} || (!({EISA} && {ALPHA} || {X86_PC}) || ({EISA_VIRTUAL_ROOT})) && (!({EISA_VIRTUAL_ROOT}) || ({EISA} && {ALPHA} || {X86_PC}))
Variables: 3886. 
Variable ordering: 999, 1262, 1878, 2884
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2884	{EISA_VIRTUAL_ROOT}	1	0
3	1878	{ALPHA}	2	1
4	1262	{EISA}	2	3
5	1262	{EISA}	2	1
6	999	{X86_PC}	4	5
# END BDD 803 (T 1 270)

# BEGIN BDD 804 (T 1 271)
BDD tree for {X86_PC} && {EISA} || (!(false) || ({EISA_VLB_PRIMING})) && (!({EISA_VLB_PRIMING}) || (false))
Variables: 3886. 
Variable ordering: 176, 999, 1262
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1262	{EISA}	0	1
3	999	{X86_PC}	0	2
4	176	{EISA_VLB_PRIMING}	1	3
# END BDD 804 (T 1 271)

# BEGIN BDD 805 (T 1 272)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {ISA} || (!(false) || ({EL1})) && (!({EL1}) || (false))
Variables: 3886. 
Variable ordering: 1106, 1185, 2196, 2228, 2931
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2931	{NET_VENDOR_3COM}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	1185	{ISA}	0	4
6	1106	{EL1}	1	5
# END BDD 805 (T 1 272)

# BEGIN BDD 806 (T 1 273)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {ISA} && {EXPERIMENTAL} || (!(false) || ({EL16})) && (!({EL16}) || (false))
Variables: 3886. 
Variable ordering: 986, 1185, 1711, 2196, 2228, 2931
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2931	{NET_VENDOR_3COM}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1185	{ISA}	0	5
7	986	{EL16}	1	6
# END BDD 806 (T 1 273)

# BEGIN BDD 807 (T 1 274)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {ISA} || (!(false) || ({EL2})) && (!({EL2}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2196, 2228, 2931, 3165
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3165	{EL2}	1	0
3	2931	{NET_VENDOR_3COM}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1185	{ISA}	2	5
# END BDD 807 (T 1 274)

# BEGIN BDD 808 (T 1 275)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {ISA} || {EISA} || {MCA} || (!(false) || ({EL3})) && (!({EL3}) || (false))
Variables: 3886. 
Variable ordering: 360, 1185, 1262, 2196, 2228, 2911, 2931
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2911	{EL3}	1	0
3	2931	{NET_VENDOR_3COM}	0	1
4	2911	{EL3}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1262	{EISA}	2	6
8	1185	{ISA}	7	6
9	360	{MCA}	8	6
# END BDD 808 (T 1 275)

# BEGIN BDD 809 (T 1 276)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {X86_ELAN} || (!(false) || ({ELAN_CPUFREQ})) && (!({ELAN_CPUFREQ}) || (false))
Variables: 3886. 
Variable ordering: 40, 405, 1745, 1969
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1745	{ELAN_CPUFREQ}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1745	{ELAN_CPUFREQ}	1	3
5	405	{CPU_FREQ}	2	4
6	40	{X86_ELAN}	2	5
# END BDD 809 (T 1 276)

# BEGIN BDD 810 (T 1 277)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {MCA_LEGACY} || (!(false) || ({ELMC})) && (!({ELMC}) || (false))
Variables: 3886. 
Variable ordering: 1142, 2140, 2196, 2228, 2931
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2140	{ELMC}	1	0
3	2931	{NET_VENDOR_3COM}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2140	{ELMC}	1	5
7	1142	{MCA_LEGACY}	2	6
# END BDD 810 (T 1 277)

# BEGIN BDD 811 (T 1 278)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {MCA} && {MCA_LEGACY} || (!(false) || ({ELMC_II})) && (!({ELMC_II}) || (false))
Variables: 3886. 
Variable ordering: 65, 360, 1142, 2196, 2228, 2931
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2931	{NET_VENDOR_3COM}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	1142	{MCA_LEGACY}	0	4
6	360	{MCA}	0	5
7	65	{ELMC_II}	1	6
# END BDD 811 (T 1 278)

# BEGIN BDD 812 (T 1 279)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {ISA} && {ISA_DMA_API} || (!(false) || ({ELPLUS})) && (!({ELPLUS}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1811, 2196, 2228, 2931, 3257
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1811	{ELPLUS}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2931	{NET_VENDOR_3COM}	0	3
5	2228	{UML}	0	4
6	2196	{NETDEVICES}	0	5
7	1811	{ELPLUS}	1	6
8	1185	{ISA}	2	7
# END BDD 812 (T 1 279)

# BEGIN BDD 813 (T 1 280)
BDD tree for {DONGLE_OLD} && {ARCH_EP7211} && {IRDA} || (!(false) || ({EP7211_IR})) && (!({EP7211_IR}) || (false))
Variables: 3886. 
Variable ordering: 324, 780, 2317, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	780	{EP7211_IR}	1	0
3	3242	{IRDA}	0	1
4	2317	{ARCH_EP7211}	0	3
5	780	{EP7211_IR}	1	4
6	324	{DONGLE_OLD}	2	5
# END BDD 813 (T 1 280)

# BEGIN BDD 814 (T 1 281)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({EPIC100})) && (!({EPIC100}) || (false))
Variables: 3886. 
Variable ordering: 210, 1981, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1981	{EPIC100}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1981	{EPIC100}	1	5
7	210	{PCI}	2	6
# END BDD 814 (T 1 281)

# BEGIN BDD 815 (T 1 282)
BDD tree for {EMBEDDED} || (!(true) || ({EPOLL})) && (!({EPOLL}) || (true))
Variables: 3886. 
Variable ordering: 2006, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2006	{EPOLL}	2	1
# END BDD 815 (T 1 282)

# BEGIN BDD 816 (T 1 283)
BDD tree for {NETDEVICES} || (!(false) || ({EQUALIZER})) && (!({EQUALIZER}) || (false))
Variables: 3886. 
Variable ordering: 1343, 2196
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2196	{NETDEVICES}	0	1
3	1343	{EQUALIZER}	1	2
# END BDD 816 (T 1 283)

# BEGIN BDD 817 (T 1 284)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {EISA} && {EXPERIMENTAL} || (!(false) || ({ES3210})) && (!({ES3210}) || (false))
Variables: 3886. 
Variable ordering: 1262, 1711, 2196, 2228, 2587, 2783
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2783	{ES3210}	1	0
3	2587	{NET_PCI}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	1262	{EISA}	2	6
# END BDD 817 (T 1 284)

# BEGIN BDD 818 (T 1 285)
BDD tree for (!({SMP} && {X86_ES7000} && {MPENTIUMIII}) || ({ES7000_CLUSTERED_APIC})) && (!({ES7000_CLUSTERED_APIC}) || ({SMP} && {X86_ES7000} && {MPENTIUMIII}))
Variables: 3886. 
Variable ordering: 607, 2126, 2928, 3117
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2126	{ES7000_CLUSTERED_APIC}	1	0
3	3117	{MPENTIUMIII}	1	0
4	2928	{X86_ES7000}	1	3
5	3117	{MPENTIUMIII}	0	1
6	2928	{X86_ES7000}	0	5
7	2126	{ES7000_CLUSTERED_APIC}	4	6
8	607	{SMP}	2	7
# END BDD 818 (T 1 285)

# BEGIN BDD 819 (T 1 286)
BDD tree for {DONGLE} && {IRDA} || (!(false) || ({ESI_DONGLE})) && (!({ESI_DONGLE}) || (false))
Variables: 3886. 
Variable ordering: 858, 2683, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2683	{ESI_DONGLE}	1	0
3	3242	{IRDA}	0	1
4	2683	{ESI_DONGLE}	1	3
5	858	{DONGLE}	2	4
# END BDD 819 (T 1 286)

# BEGIN BDD 820 (T 1 287)
BDD tree for {DONGLE_OLD} && {IRDA} || (!(false) || ({ESI_DONGLE_OLD})) && (!({ESI_DONGLE_OLD}) || (false))
Variables: 3886. 
Variable ordering: 324, 3029, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3029	{ESI_DONGLE_OLD}	1	0
3	3242	{IRDA}	0	1
4	3029	{ESI_DONGLE_OLD}	1	3
5	324	{DONGLE_OLD}	2	4
# END BDD 820 (T 1 287)

# BEGIN BDD 821 (T 1 288)
BDD tree for {SERIAL_NONSTANDARD} && {ISA} && {BROKEN_ON_SMP} && {ISA_DMA_API} || (!(false) || ({ESPSERIAL})) && (!({ESPSERIAL}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2421, 2837, 2982, 3257
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2421	{ESPSERIAL}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2982	{BROKEN_ON_SMP}	0	3
5	2837	{SERIAL_NONSTANDARD}	0	4
6	2421	{ESPSERIAL}	1	5
7	1185	{ISA}	2	6
# END BDD 821 (T 1 288)

# BEGIN BDD 822 (T 1 289)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} || (!(false) || ({ETH16I})) && (!({ETH16I}) || (false))
Variables: 3886. 
Variable ordering: 1404, 2196, 2228, 2725
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2725	{ETH16I}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1404	{NET_ISA}	2	4
# END BDD 822 (T 1 289)

# BEGIN BDD 823 (T 1 290)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({EUROTECH_WDT})) && (!({EUROTECH_WDT}) || (false))
Variables: 3886. 
Variable ordering: 1224, 1244, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	1244	{X86}	0	2
4	1224	{EUROTECH_WDT}	1	3
# END BDD 823 (T 1 290)

# BEGIN BDD 824 (T 1 291)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} || (!(false) || ({EWRK3})) && (!({EWRK3}) || (false))
Variables: 3886. 
Variable ordering: 1404, 1499, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1499	{EWRK3}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1499	{EWRK3}	1	4
6	1404	{NET_ISA}	2	5
# END BDD 824 (T 1 291)

# BEGIN BDD 825 (T 1 292)
BDD tree for (!({NFSD} && {NET} && {INET}) || ({EXPORTFS})) && (!({EXPORTFS}) || ({XFS_FS} && {NFSD} || {NFSD} && {NET} && {INET}))
Variables: 3886. 
Variable ordering: 1371, 1627, 1948, 2659, 3042
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2659	{EXPORTFS}	1	0
3	1948	{NFSD}	2	1
4	1627	{XFS_FS}	2	3
5	3042	{INET}	1	0
6	3042	{INET}	0	1
7	2659	{EXPORTFS}	5	6
8	1948	{NFSD}	2	7
9	2659	{EXPORTFS}	5	1
10	1948	{NFSD}	2	9
11	1627	{XFS_FS}	8	10
12	1371	{NET}	4	11
# END BDD 825 (T 1 292)

# BEGIN BDD 826 (T 1 293)
BDD tree for {EXT2_FS_XATTR} || (!(false) || ({EXT2_FS_POSIX_ACL})) && (!({EXT2_FS_POSIX_ACL}) || (false))
Variables: 3886. 
Variable ordering: 2631, 3090
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3090	{EXT2_FS_POSIX_ACL}	1	0
3	2631	{EXT2_FS_XATTR}	2	1
# END BDD 826 (T 1 293)

# BEGIN BDD 827 (T 1 294)
BDD tree for {EXT2_FS_XATTR} || (!(false) || ({EXT2_FS_SECURITY})) && (!({EXT2_FS_SECURITY}) || (false))
Variables: 3886. 
Variable ordering: 1294, 2631
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2631	{EXT2_FS_XATTR}	0	1
3	1294	{EXT2_FS_SECURITY}	1	2
# END BDD 827 (T 1 294)

# BEGIN BDD 828 (T 1 295)
BDD tree for {EXT2_FS} || (!(false) || ({EXT2_FS_XATTR})) && (!({EXT2_FS_XATTR}) || (false))
Variables: 3886. 
Variable ordering: 2631, 3109
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3109	{EXT2_FS}	0	1
3	2631	{EXT2_FS_XATTR}	1	2
# END BDD 828 (T 1 295)

# BEGIN BDD 829 (T 1 296)
BDD tree for {EXT3_FS_XATTR} || (!(false) || ({EXT3_FS_POSIX_ACL})) && (!({EXT3_FS_POSIX_ACL}) || (false))
Variables: 3886. 
Variable ordering: 699, 2220
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2220	{EXT3_FS_POSIX_ACL}	1	0
3	699	{EXT3_FS_XATTR}	2	1
# END BDD 829 (T 1 296)

# BEGIN BDD 830 (T 1 297)
BDD tree for {EXT3_FS_XATTR} || (!(false) || ({EXT3_FS_SECURITY})) && (!({EXT3_FS_SECURITY}) || (false))
Variables: 3886. 
Variable ordering: 699, 1864
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1864	{EXT3_FS_SECURITY}	1	0
3	699	{EXT3_FS_XATTR}	2	1
# END BDD 830 (T 1 297)

# BEGIN BDD 831 (T 1 298)
BDD tree for {EXT3_FS} || (!({EXT3_FS}) || ({EXT3_FS_XATTR})) && (!({EXT3_FS_XATTR}) || ({EXT3_FS}))
Variables: 3886. 
Variable ordering: 431, 699
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	699	{EXT3_FS_XATTR}	1	0
3	431	{EXT3_FS}	2	1
# END BDD 831 (T 1 298)

# BEGIN BDD 832 (T 1 299)
BDD tree for {NETDEVICES} && {HDLC} && {PCI} || (!(false) || ({FARSYNC})) && (!({FARSYNC}) || (false))
Variables: 3886. 
Variable ordering: 180, 210, 2146, 2196
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2146	{FARSYNC}	1	0
3	2196	{NETDEVICES}	0	1
4	2146	{FARSYNC}	1	3
5	210	{PCI}	2	4
6	180	{HDLC}	2	5
# END BDD 832 (T 1 299)

# BEGIN BDD 833 (T 1 300)
BDD tree for {ZORRO} && {SCSI} || (!(false) || ({FASTLANE_SCSI})) && (!({FASTLANE_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 2368, 2526, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2526	{ZORRO}	0	2
4	2368	{FASTLANE_SCSI}	1	3
# END BDD 833 (T 1 300)

# BEGIN BDD 834 (T 1 301)
BDD tree for {MSDOS_FS} || {VFAT_FS} || (!({MSDOS_FS} || {VFAT_FS}) || ({FAT_DEFAULT_CODEPAGE})) && (!({FAT_DEFAULT_CODEPAGE}) || ({MSDOS_FS} || {VFAT_FS}))
Variables: 3886. 
Variable ordering: 2465, 2905, 3093
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3093	{MSDOS_FS}	0	1
3	2905	{FAT_DEFAULT_CODEPAGE}	1	2
4	2465	{VFAT_FS}	3	1
# END BDD 834 (T 1 301)

# BEGIN BDD 835 (T 1 302)
BDD tree for {VFAT_FS} || (!({VFAT_FS}) || ({FAT_DEFAULT_IOCHARSET})) && (!({FAT_DEFAULT_IOCHARSET}) || ({VFAT_FS}))
Variables: 3886. 
Variable ordering: 1017, 2465
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2465	{VFAT_FS}	0	1
3	1017	{FAT_DEFAULT_IOCHARSET}	1	2
# END BDD 835 (T 1 302)

# BEGIN BDD 836 (T 1 303)
BDD tree for (!({MSDOS_FS} || {VFAT_FS}) || ({FAT_FS})) && (!({FAT_FS}) || ({MSDOS_FS} || {VFAT_FS}))
Variables: 3886. 
Variable ordering: 2465, 2719, 3093
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3093	{MSDOS_FS}	1	0
3	3093	{MSDOS_FS}	0	1
4	2719	{FAT_FS}	2	3
5	2719	{FAT_FS}	0	1
6	2465	{VFAT_FS}	4	5
# END BDD 836 (T 1 303)

# BEGIN BDD 837 (T 1 304)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_3DFX})) && (!({FB_3DFX}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 3037
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3037	{FB_3DFX}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 837 (T 1 304)

# BEGIN BDD 838 (T 1 305)
BDD tree for {FB_3DFX} && {EXPERIMENTAL} || (!(false) || ({FB_3DFX_ACCEL})) && (!({FB_3DFX_ACCEL}) || (false))
Variables: 3886. 
Variable ordering: 1189, 1711, 3037
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3037	{FB_3DFX}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1189	{FB_3DFX_ACCEL}	1	3
# END BDD 838 (T 1 305)

# BEGIN BDD 839 (T 1 306)
BDD tree for {FB} && {M68328} || {M68EZ328} || {M68VZ328} || (!(false) || ({FB_68328})) && (!({FB_68328}) || (false))
Variables: 3886. 
Variable ordering: 364, 693, 1310, 1461, 2857
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2857	{M68328}	0	1
3	1461	{M68EZ328}	2	1
4	1310	{M68VZ328}	3	1
5	693	{FB}	0	4
6	364	{FB_68328}	1	5
# END BDD 839 (T 1 306)

# BEGIN BDD 840 (T 1 307)
BDD tree for {FB} && {ARM} && {ARCH_ACORN} || {ARCH_CLPS7500} || (!(false) || ({FB_ACORN})) && (!({FB_ACORN}) || (false))
Variables: 3886. 
Variable ordering: 209, 693, 1273, 2406, 2542
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2406	{FB_ACORN}	1	0
3	2542	{ARCH_ACORN}	0	1
4	2406	{FB_ACORN}	1	3
5	1273	{ARCH_CLPS7500}	4	1
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 840 (T 1 307)

# BEGIN BDD 841 (T 1 308)
BDD tree for {FB} && {AMIGA} || (!(false) || ({FB_AMIGA})) && (!({FB_AMIGA}) || (false))
Variables: 3886. 
Variable ordering: 693, 1403, 2592
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1403	{FB_AMIGA}	1	0
3	2592	{AMIGA}	0	1
4	1403	{FB_AMIGA}	1	3
5	693	{FB}	2	4
# END BDD 841 (T 1 308)

# BEGIN BDD 842 (T 1 309)
BDD tree for {FB_AMIGA} || (!(false) || ({FB_AMIGA_AGA})) && (!({FB_AMIGA_AGA}) || (false))
Variables: 3886. 
Variable ordering: 1403, 1855
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1855	{FB_AMIGA_AGA}	1	0
3	1403	{FB_AMIGA}	2	1
# END BDD 842 (T 1 309)

# BEGIN BDD 843 (T 1 310)
BDD tree for {FB_AMIGA} || (!(false) || ({FB_AMIGA_ECS})) && (!({FB_AMIGA_ECS}) || (false))
Variables: 3886. 
Variable ordering: 1403, 2737
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2737	{FB_AMIGA_ECS}	1	0
3	1403	{FB_AMIGA}	2	1
# END BDD 843 (T 1 310)

# BEGIN BDD 844 (T 1 311)
BDD tree for {FB_AMIGA} || (!(false) || ({FB_AMIGA_OCS})) && (!({FB_AMIGA_OCS}) || (false))
Variables: 3886. 
Variable ordering: 639, 1403
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1403	{FB_AMIGA}	0	1
3	639	{FB_AMIGA_OCS}	1	2
# END BDD 844 (T 1 311)

# BEGIN BDD 845 (T 1 312)
BDD tree for (!(false) || ({FB_APOLLO})) && (!({FB_APOLLO}) || ({FB} && {APOLLO}))
Variables: 3886. 
Variable ordering: 693, 3189, 3278
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3278	{FB_APOLLO}	1	0
3	3189	{APOLLO}	2	1
4	693	{FB}	2	3
# END BDD 845 (T 1 312)

# BEGIN BDD 846 (T 1 313)
BDD tree for {FB} && {ARM} && {ARM_AMBA} || (!(false) || ({FB_ARMCLCD})) && (!({FB_ARMCLCD}) || (false))
Variables: 3886. 
Variable ordering: 209, 693, 768, 853
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	768	{FB_ARMCLCD}	1	0
3	853	{ARM_AMBA}	0	1
4	768	{FB_ARMCLCD}	1	3
5	693	{FB}	2	4
6	209	{ARM}	2	5
# END BDD 846 (T 1 313)

# BEGIN BDD 847 (T 1 314)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_ASILIANT})) && (!({FB_ASILIANT}) || (false))
Variables: 3886. 
Variable ordering: 210, 630, 693
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	630	{FB_ASILIANT}	1	0
3	693	{FB}	0	1
4	630	{FB_ASILIANT}	1	3
5	210	{PCI}	2	4
# END BDD 847 (T 1 314)

# BEGIN BDD 848 (T 1 315)
BDD tree for {FB} && {ATARI} && {BROKEN} || (!(false) || ({FB_ATARI})) && (!({FB_ATARI}) || (false))
Variables: 3886. 
Variable ordering: 39, 693, 2059, 3280
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3280	{FB_ATARI}	1	0
3	2059	{BROKEN}	2	1
4	693	{FB}	2	3
5	39	{ATARI}	2	4
# END BDD 848 (T 1 315)

# BEGIN BDD 849 (T 1 316)
BDD tree for {FB} && {PCI} || {ATARI} || (!(false) || ({FB_ATY})) && (!({FB_ATY}) || (false))
Variables: 3886. 
Variable ordering: 26, 39, 210, 693
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	693	{FB}	0	1
3	210	{PCI}	0	2
4	39	{ATARI}	3	2
5	26	{FB_ATY}	1	4
# END BDD 849 (T 1 316)

# BEGIN BDD 850 (T 1 317)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_ATY128})) && (!({FB_ATY128}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 950
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	950	{FB_ATY128}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 850 (T 1 317)

# BEGIN BDD 851 (T 1 318)
BDD tree for {PCI} && {FB_ATY} || (!({PCI} && {FB_ATY} && {SPARC64} && {FB_PCI}) || ({FB_ATY_CT})) && (!({FB_ATY_CT}) || ({PCI} && {FB_ATY} && {SPARC64} && {FB_PCI}))
Variables: 3886. 
Variable ordering: 26, 210, 1765, 2416, 2470
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2416	{FB_ATY_CT}	1	0
3	210	{PCI}	2	1
4	26	{FB_ATY}	2	3
# END BDD 851 (T 1 318)

# BEGIN BDD 852 (T 1 319)
BDD tree for {FB_ATY_CT} || (!(false) || ({FB_ATY_GENERIC_LCD})) && (!({FB_ATY_GENERIC_LCD}) || (false))
Variables: 3886. 
Variable ordering: 2416, 3173
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3173	{FB_ATY_GENERIC_LCD}	1	0
3	2416	{FB_ATY_CT}	2	1
# END BDD 852 (T 1 319)

# BEGIN BDD 853 (T 1 320)
BDD tree for {FB_ATY} && {PCI} || (!({FB_ATY} && {ATARI}) || ({FB_ATY_GX})) && (!({FB_ATY_GX}) || ({FB_ATY} && {ATARI}))
Variables: 3886. 
Variable ordering: 26, 39, 210, 2408
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2408	{FB_ATY_GX}	1	0
3	210	{PCI}	2	1
4	2408	{FB_ATY_GX}	0	1
5	210	{PCI}	4	1
6	39	{ATARI}	3	5
7	26	{FB_ATY}	2	6
# END BDD 853 (T 1 320)

# BEGIN BDD 854 (T 1 321)
BDD tree for {FB_ATY_CT} || (!(false) || ({FB_ATY_XL_INIT})) && (!({FB_ATY_XL_INIT}) || (false))
Variables: 3886. 
Variable ordering: 509, 2416
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2416	{FB_ATY_CT}	0	1
3	509	{FB_ATY_XL_INIT}	1	2
# END BDD 854 (T 1 321)

# BEGIN BDD 855 (T 1 322)
BDD tree for {FB} && {EXPERIMENTAL} && {PCI} && {MIPS} && {MIPS_PB1100} || (!(false) || ({FB_AU1100})) && (!({FB_AU1100}) || (false))
Variables: 3886. 
Variable ordering: 69, 210, 693, 1711, 2396, 2779
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2396	{FB_AU1100}	1	0
3	2779	{MIPS_PB1100}	0	1
4	2396	{FB_AU1100}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
8	69	{MIPS}	2	7
# END BDD 855 (T 1 322)

# BEGIN BDD 856 (T 1 323)
BDD tree for {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3} || (!(false) || ({FB_BW2})) && (!({FB_BW2}) || (false))
Variables: 3886. 
Variable ordering: 693, 1479, 1498, 2139, 2407, 2470, 2743, 3371
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2139	{FB_BW2}	1	0
3	3371	{FB_SBUS}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	4	3
6	2139	{FB_BW2}	1	5
7	2743	{FB_SUN3}	0	1
8	2743	{FB_SUN3}	3	1
9	2470	{SPARC64}	7	8
10	2407	{SPARC32}	9	8
11	2139	{FB_BW2}	1	10
12	1498	{SUN3}	6	11
13	1479	{SUN3X}	12	11
14	693	{FB}	2	13
# END BDD 856 (T 1 323)

# BEGIN BDD 857 (T 1 324)
BDD tree for (!({x134} || {x135} || {x136} || {x138} || {x139} || {x140} || {x141} || {x142} || {x145} || {x146} || {x149} || {x150} || {x153} || {x154} || {x155} || {x159} || {x160} || {x161} || {x162} || {x164} || {x165} || {x166} || {x167} || {x168} || {x169} || {x170} || {x171} || {x173} || {x174} || {x176} || {x177} || {x178} || {x179} || {x180} || {x181} || {x182} || {x187} || {x191} || {x195} || {x197} || {x198} || {x199}) || ({FB_CFB_COPYAREA})) && (!({FB_CFB_COPYAREA}) || ({x134} || {x135} || {x136} || {x137} || {x138} || {x139} || {x140} || {x141} || {x142} || {x143} || {x144} || {x145} || {x146} || {x147} || {x148} || {x149} || {x150} || {x151} || {x152} || {x153} || {x154} || {x155} || {x156} || {x157} || {x158} || {x159} || {x160} || {x161} || {x162} || {x163} || {x164} || {x165} || {x166} || {x167} || {x168} || {x169} || {x170} || {x171} || {x172} || {x173} || {x174} || {x175} || {x176} || {x177} || {x178} || {x179} || {x180} || {x181} || {x182} || {x183} || {x184} || {x185} || {x186} || {x187} || {x188} || {x189} || {x190} || {x191} || {x192} || {x193} || {x194} || {x195} || {x196} || {x197} || {x198} || {x199}))
Variables: 3886. 
Variable ordering: 1436, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574
Vertices: 111
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3574	{x199}	1	0
3	3573	{x198}	2	0
4	3572	{x197}	3	0
5	3570	{x195}	4	0
6	3566	{x191}	5	0
7	3562	{x187}	6	0
8	3557	{x182}	7	0
9	3556	{x181}	8	0
10	3555	{x180}	9	0
11	3554	{x179}	10	0
12	3553	{x178}	11	0
13	3552	{x177}	12	0
14	3551	{x176}	13	0
15	3549	{x174}	14	0
17	3546	{x171}	16	0
16	3548	{x173}	15	0
19	3544	{x169}	18	0
18	3545	{x170}	17	0
21	3542	{x167}	20	0
20	3543	{x168}	19	0
23	3540	{x165}	22	0
22	3541	{x166}	21	0
25	3537	{x162}	24	0
24	3539	{x164}	23	0
27	3535	{x160}	26	0
26	3536	{x161}	25	0
29	3530	{x155}	28	0
28	3534	{x159}	27	0
31	3528	{x153}	30	0
30	3529	{x154}	29	0
34	3521	{x146}	33	0
35	3520	{x145}	34	0
32	3525	{x150}	31	0
33	3524	{x149}	32	0
38	3515	{x140}	37	0
39	3514	{x139}	38	0
36	3517	{x142}	35	0
37	3516	{x141}	36	0
42	3510	{x135}	41	0
43	3509	{x134}	42	0
40	3513	{x138}	39	0
41	3511	{x136}	40	0
46	3572	{x197}	45	1
47	3571	{x196}	46	1
44	3574	{x199}	0	1
45	3573	{x198}	44	1
51	3567	{x192}	50	1
50	3568	{x193}	49	1
49	3569	{x194}	48	1
48	3570	{x195}	47	1
55	3563	{x188}	54	1
54	3564	{x189}	53	1
53	3565	{x190}	52	1
52	3566	{x191}	51	1
59	3559	{x184}	58	1
58	3560	{x185}	57	1
57	3561	{x186}	56	1
56	3562	{x187}	55	1
63	3555	{x180}	62	1
62	3556	{x181}	61	1
61	3557	{x182}	60	1
60	3558	{x183}	59	1
68	3550	{x175}	67	1
69	3549	{x174}	68	1
70	3548	{x173}	69	1
71	3547	{x172}	70	1
64	3554	{x179}	63	1
65	3553	{x178}	64	1
66	3552	{x177}	65	1
67	3551	{x176}	66	1
76	3542	{x167}	75	1
77	3541	{x166}	76	1
78	3540	{x165}	77	1
79	3539	{x164}	78	1
72	3546	{x171}	71	1
73	3545	{x170}	72	1
74	3544	{x169}	73	1
75	3543	{x168}	74	1
85	3533	{x158}	84	1
84	3534	{x159}	83	1
87	3531	{x156}	86	1
86	3532	{x157}	85	1
81	3537	{x162}	80	1
80	3538	{x163}	79	1
83	3535	{x160}	82	1
82	3536	{x161}	81	1
93	3525	{x150}	92	1
92	3526	{x151}	91	1
95	3523	{x148}	94	1
94	3524	{x149}	93	1
89	3529	{x154}	88	1
88	3530	{x155}	87	1
91	3527	{x152}	90	1
90	3528	{x153}	89	1
102	3516	{x141}	101	1
103	3515	{x140}	102	1
100	3518	{x143}	99	1
101	3517	{x142}	100	1
98	3520	{x145}	97	1
99	3519	{x144}	98	1
96	3522	{x147}	95	1
97	3521	{x146}	96	1
110	1436	{FB_CFB_COPYAREA}	43	109
108	3510	{x135}	107	1
109	3509	{x134}	108	1
106	3512	{x137}	105	1
107	3511	{x136}	106	1
104	3514	{x139}	103	1
105	3513	{x138}	104	1
# END BDD 857 (T 1 324)

# BEGIN BDD 858 (T 1 325)
BDD tree for ({x134} || !({FB_SGIVW} && {FB} && {X86_VISWS})) && (!({x134}) || {FB_SGIVW} && {FB} && {X86_VISWS})
Variables: 3886. 
Variable ordering: 362, 693, 1735, 3509
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3509	{x134}	1	0
3	3509	{x134}	0	1
4	1735	{FB_SGIVW}	2	3
5	693	{FB}	2	4
6	362	{X86_VISWS}	2	5
# END BDD 858 (T 1 325)

# BEGIN BDD 859 (T 1 326)
BDD tree for ({x135} || !({FB_MATROX} && {FB} && {PCI})) && (!({x135}) || {FB_MATROX} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1205, 3510
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3510	{x135}	1	0
3	3510	{x135}	0	1
4	1205	{FB_MATROX}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 859 (T 1 326)

# BEGIN BDD 860 (T 1 327)
BDD tree for ({x136} || !({FB_W100} && {FB} && {PXA_SHARPSL})) && (!({x136}) || {FB_W100} && {FB} && {PXA_SHARPSL})
Variables: 3886. 
Variable ordering: 693, 1186, 2098, 3511
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3511	{x136}	1	0
3	3511	{x136}	0	1
4	2098	{FB_W100}	2	3
5	1186	{PXA_SHARPSL}	2	4
6	693	{FB}	2	5
# END BDD 860 (T 1 327)

# BEGIN BDD 861 (T 1 328)
BDD tree for ({x137} || !({FB_CLPS711X} && {FB} && {ARM} && {ARCH_CLPS711X})) && (!({x137}) || {FB_CLPS711X} && {FB} && {ARM} && {ARCH_CLPS711X})
Variables: 3886. 
Variable ordering: 209, 626, 693, 2969, 3512
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3512	{x137}	1	0
3	3512	{x137}	0	1
4	2969	{ARCH_CLPS711X}	2	3
5	693	{FB}	2	4
6	626	{FB_CLPS711X}	2	5
7	209	{ARM}	2	6
# END BDD 861 (T 1 328)

# BEGIN BDD 862 (T 1 329)
BDD tree for ({x138} || !({FB_PXA} && {FB} && {ARCH_PXA})) && (!({x138}) || {FB_PXA} && {FB} && {ARCH_PXA})
Variables: 3886. 
Variable ordering: 693, 826, 970, 3513
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3513	{x138}	1	0
3	3513	{x138}	0	1
4	970	{ARCH_PXA}	2	3
5	826	{FB_PXA}	2	4
6	693	{FB}	2	5
# END BDD 862 (T 1 329)

# BEGIN BDD 863 (T 1 330)
BDD tree for ({x139} || !({FB_CIRRUS} && {FB} && {ZORRO} || {PCI})) && (!({x139}) || {FB_CIRRUS} && {FB} && {ZORRO} || {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2397, 2526, 3514
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3514	{x139}	1	0
3	3514	{x139}	0	1
4	2526	{ZORRO}	2	3
5	2397	{FB_CIRRUS}	2	4
6	693	{FB}	2	5
7	2397	{FB_CIRRUS}	2	3
8	693	{FB}	2	7
9	210	{PCI}	6	8
# END BDD 863 (T 1 330)

# BEGIN BDD 864 (T 1 331)
BDD tree for ({x140} || !({FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})) && (!({x140}) || {FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1673, 1711, 3515
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3515	{x140}	1	0
3	3515	{x140}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1673	{FB_I810}	2	4
6	1244	{X86}	2	5
7	1184	{X86_64}	2	6
8	693	{FB}	2	7
9	210	{PCI}	2	8
# END BDD 864 (T 1 331)

# BEGIN BDD 865 (T 1 332)
BDD tree for ({x141} || !({FB_FFB} && {FB_SBUS} && {SPARC64})) && (!({x141}) || {FB_FFB} && {FB_SBUS} && {SPARC64})
Variables: 3886. 
Variable ordering: 1478, 2470, 3371, 3516
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3516	{x141}	1	0
3	3516	{x141}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	1478	{FB_FFB}	2	5
# END BDD 865 (T 1 332)

# BEGIN BDD 866 (T 1 333)
BDD tree for ({x142} || !({FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL})) && (!({x142}) || {FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 693, 753, 1711, 3517
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3517	{x142}	1	0
3	3517	{x142}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	753	{FB_SAVAGE}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 866 (T 1 333)

# BEGIN BDD 867 (T 1 334)
BDD tree for ({x143} || !({FB_EPSON1355} && {FB} && {SUPERH} || {ARCH_CEIVA})) && (!({x143}) || {FB_EPSON1355} && {FB} && {SUPERH} || {ARCH_CEIVA})
Variables: 3886. 
Variable ordering: 693, 969, 1272, 1320, 3518
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3518	{x143}	1	0
3	3518	{x143}	0	1
4	1320	{ARCH_CEIVA}	2	3
5	1272	{SUPERH}	4	3
6	969	{FB_EPSON1355}	2	5
7	693	{FB}	2	6
# END BDD 867 (T 1 334)

# BEGIN BDD 868 (T 1 335)
BDD tree for ({x144} || !({FB_PLATINUM} && {FB} && {PPC_PMAC})) && (!({x144}) || {FB_PLATINUM} && {FB} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 693, 1505, 2475, 3519
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3519	{x144}	1	0
3	3519	{x144}	0	1
4	2475	{FB_PLATINUM}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
# END BDD 868 (T 1 335)

# BEGIN BDD 869 (T 1 336)
BDD tree for ({x145} || !({FB_CYBER2000} && {FB} && {PCI} && {BROKEN} || {SPARC64})) && (!({x145}) || {FB_CYBER2000} && {FB} && {PCI} && {BROKEN} || {SPARC64})
Variables: 3886. 
Variable ordering: 210, 693, 2059, 2470, 3074, 3520
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3520	{x145}	1	0
3	3520	{x145}	0	1
4	3074	{FB_CYBER2000}	2	3
5	2470	{SPARC64}	2	4
6	2059	{BROKEN}	5	4
7	693	{FB}	2	6
8	210	{PCI}	2	7
# END BDD 869 (T 1 336)

# BEGIN BDD 870 (T 1 337)
BDD tree for ({x146} || !({FB_S1D13XXX} && {FB})) && (!({x146}) || {FB_S1D13XXX} && {FB})
Variables: 3886. 
Variable ordering: 693, 834, 3521
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3521	{x146}	1	0
3	3521	{x146}	0	1
4	834	{FB_S1D13XXX}	2	3
5	693	{FB}	2	4
# END BDD 870 (T 1 337)

# BEGIN BDD 871 (T 1 338)
BDD tree for ({x147} || !({FB_CG3} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})) && (!({x147}) || {FB_CG3} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})
Variables: 3886. 
Variable ordering: 693, 766, 1479, 1498, 2407, 2470, 2743, 3371, 3522
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3522	{x147}	1	0
3	3522	{x147}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	2743	{FB_SUN3}	2	3
8	2743	{FB_SUN3}	4	3
9	2470	{SPARC64}	7	8
10	2407	{SPARC32}	9	8
11	1498	{SUN3}	6	10
12	1479	{SUN3X}	11	10
13	766	{FB_CG3}	2	12
14	693	{FB}	2	13
# END BDD 871 (T 1 338)

# BEGIN BDD 872 (T 1 339)
BDD tree for ({x148} || !({FB_PMAGB_B} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x148}) || {FB_PMAGB_B} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 693, 1247, 3166, 3523
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3523	{x148}	1	0
3	3523	{x148}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	1247	{FB_PMAGB_B}	2	4
6	693	{FB}	2	5
7	179	{TC}	2	6
# END BDD 872 (T 1 339)

# BEGIN BDD 873 (T 1 340)
BDD tree for ({x149} || !({FB_G364} && {MIPS_MAGNUM_4000} || {OLIVETTI_M700})) && (!({x149}) || {FB_G364} && {MIPS_MAGNUM_4000} || {OLIVETTI_M700})
Variables: 3886. 
Variable ordering: 164, 2312, 2722, 3524
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3524	{x149}	1	0
3	3524	{x149}	0	1
4	2722	{OLIVETTI_M700}	2	3
5	2312	{FB_G364}	2	4
6	2312	{FB_G364}	2	3
7	164	{MIPS_MAGNUM_4000}	5	6
# END BDD 873 (T 1 340)

# BEGIN BDD 874 (T 1 341)
BDD tree for ({x150} || !({FB_ATY} && {FB})) && (!({x150}) || {FB_ATY} && {FB})
Variables: 3886. 
Variable ordering: 26, 693, 3525
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3525	{x150}	1	0
3	3525	{x150}	0	1
4	693	{FB}	2	3
5	26	{FB_ATY}	2	4
# END BDD 874 (T 1 341)

# BEGIN BDD 875 (T 1 342)
BDD tree for ({x151} || !({FB_OF} && {FB} && {PPC64} || {PPC_OF})) && (!({x151}) || {FB_OF} && {FB} && {PPC64} || {PPC_OF})
Variables: 3886. 
Variable ordering: 693, 1958, 2347, 3362, 3526
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3526	{x151}	1	0
3	3526	{x151}	0	1
4	3362	{PPC64}	2	3
5	2347	{PPC_OF}	4	3
6	1958	{FB_OF}	2	5
7	693	{FB}	2	6
# END BDD 875 (T 1 342)

# BEGIN BDD 876 (T 1 343)
BDD tree for ({x152} || !({FB_CONTROL} && {FB} && {PPC_PMAC})) && (!({x152}) || {FB_CONTROL} && {FB} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 693, 1505, 1586, 3527
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3527	{x152}	1	0
3	3527	{x152}	0	1
4	1586	{FB_CONTROL}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
# END BDD 876 (T 1 343)

# BEGIN BDD 877 (T 1 344)
BDD tree for ({x153} || !({FB_VOODOO1} && {FB} && {PCI})) && (!({x153}) || {FB_VOODOO1} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1135, 3528
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3528	{x153}	1	0
3	3528	{x153}	0	1
4	1135	{FB_VOODOO1}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 877 (T 1 344)

# BEGIN BDD 878 (T 1 345)
BDD tree for ({x154} || !({FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})) && (!({x154}) || {FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1711, 2744, 3529
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3529	{x154}	1	0
3	3529	{x154}	0	1
4	2744	{FB_INTEL}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1244	{X86}	2	5
7	1184	{X86_64}	2	6
8	693	{FB}	2	7
9	210	{PCI}	2	8
# END BDD 878 (T 1 345)

# BEGIN BDD 879 (T 1 346)
BDD tree for ({x155} || !({FB_IMX} && {FB} && {ARM} && {ARCH_IMX})) && (!({x155}) || {FB_IMX} && {FB} && {ARM} && {ARCH_IMX})
Variables: 3886. 
Variable ordering: 209, 693, 1319, 2902, 3530
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3530	{x155}	1	0
3	3530	{x155}	0	1
4	2902	{ARCH_IMX}	2	3
5	1319	{FB_IMX}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 879 (T 1 346)

# BEGIN BDD 880 (T 1 347)
BDD tree for ({x156} || !({FB_GBE} && {FB} && {SGI_IP32} || {X86_VISWS})) && (!({x156}) || {FB_GBE} && {FB} && {SGI_IP32} || {X86_VISWS})
Variables: 3886. 
Variable ordering: 362, 693, 995, 2751, 3531
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3531	{x156}	1	0
3	3531	{x156}	0	1
4	2751	{SGI_IP32}	2	3
5	995	{FB_GBE}	2	4
6	693	{FB}	2	5
7	995	{FB_GBE}	2	3
8	693	{FB}	2	7
9	362	{X86_VISWS}	6	8
# END BDD 880 (T 1 347)

# BEGIN BDD 881 (T 1 348)
BDD tree for ({x157} || !({FB_VESA} && {FB} && {X86} || {X86_64})) && (!({x157}) || {FB_VESA} && {FB} && {X86} || {X86_64})
Variables: 3886. 
Variable ordering: 430, 693, 1184, 1244, 3532
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3532	{x157}	1	0
3	3532	{x157}	0	1
4	1244	{X86}	2	3
5	1184	{X86_64}	4	3
6	693	{FB}	2	5
7	430	{FB_VESA}	2	6
# END BDD 881 (T 1 348)

# BEGIN BDD 882 (T 1 349)
BDD tree for ({x158} || !({FB_TX3912} && {FB} && {NINO})) && (!({x158}) || {FB_TX3912} && {FB} && {NINO})
Variables: 3886. 
Variable ordering: 422, 426, 693, 3533
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3533	{x158}	1	0
3	3533	{x158}	0	1
4	693	{FB}	2	3
5	426	{NINO}	2	4
6	422	{FB_TX3912}	2	5
# END BDD 882 (T 1 349)

# BEGIN BDD 883 (T 1 350)
BDD tree for ({x159} || !({FB_68328} && {FB} && {M68328} || {M68EZ328} || {M68VZ328})) && (!({x159}) || {FB_68328} && {FB} && {M68328} || {M68EZ328} || {M68VZ328})
Variables: 3886. 
Variable ordering: 364, 693, 1310, 1461, 2857, 3534
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3534	{x159}	1	0
3	3534	{x159}	0	1
4	2857	{M68328}	2	3
5	1461	{M68EZ328}	4	3
6	1310	{M68VZ328}	5	3
7	693	{FB}	2	6
8	364	{FB_68328}	2	7
# END BDD 883 (T 1 350)

# BEGIN BDD 884 (T 1 351)
BDD tree for ({x160} || !({FB_HIT} && {FB} && {HD64461})) && (!({x160}) || {FB_HIT} && {FB} && {HD64461})
Variables: 3886. 
Variable ordering: 693, 711, 3148, 3535
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3535	{x160}	1	0
3	3535	{x160}	0	1
4	3148	{FB_HIT}	2	3
5	711	{HD64461}	2	4
6	693	{FB}	2	5
# END BDD 884 (T 1 351)

# BEGIN BDD 885 (T 1 352)
BDD tree for ({x161} || !({FB_ARMCLCD} && {FB} && {ARM} && {ARM_AMBA})) && (!({x161}) || {FB_ARMCLCD} && {FB} && {ARM} && {ARM_AMBA})
Variables: 3886. 
Variable ordering: 209, 693, 768, 853, 3536
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3536	{x161}	1	0
3	3536	{x161}	0	1
4	853	{ARM_AMBA}	2	3
5	768	{FB_ARMCLCD}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 885 (T 1 352)

# BEGIN BDD 886 (T 1 353)
BDD tree for ({x162} || !({FB_P9100} && {FB_SBUS})) && (!({x162}) || {FB_P9100} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 178, 3371, 3537
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3537	{x162}	1	0
3	3537	{x162}	0	1
4	3371	{FB_SBUS}	2	3
5	178	{FB_P9100}	2	4
# END BDD 886 (T 1 353)

# BEGIN BDD 887 (T 1 354)
BDD tree for ({x163} || !({FB_VALKYRIE} && {FB} && {MAC} || {PPC_PMAC})) && (!({x163}) || {FB_VALKYRIE} && {FB} && {MAC} || {PPC_PMAC})
Variables: 3886. 
Variable ordering: 76, 693, 1505, 2173, 3538
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3538	{x163}	1	0
3	3538	{x163}	0	1
4	2173	{FB_VALKYRIE}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
7	693	{FB}	2	4
8	76	{MAC}	6	7
# END BDD 887 (T 1 354)

# BEGIN BDD 888 (T 1 355)
BDD tree for ({x164} || !({FB_VIRTUAL} && {FB})) && (!({x164}) || {FB_VIRTUAL} && {FB})
Variables: 3886. 
Variable ordering: 693, 2707, 3539
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3539	{x164}	1	0
3	3539	{x164}	0	1
4	2707	{FB_VIRTUAL}	2	3
5	693	{FB}	2	4
# END BDD 888 (T 1 355)

# BEGIN BDD 889 (T 1 356)
BDD tree for ({x165} || !({FB_RIVA} && {FB} && {PCI})) && (!({x165}) || {FB_RIVA} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3068, 3540
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3540	{x165}	1	0
3	3540	{x165}	0	1
4	3068	{FB_RIVA}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 889 (T 1 356)

# BEGIN BDD 890 (T 1 357)
BDD tree for ({x166} || !({FB_NVIDIA} && {FB} && {PCI})) && (!({x166}) || {FB_NVIDIA} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3004, 3541
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3541	{x166}	1	0
3	3541	{x166}	0	1
4	3004	{FB_NVIDIA}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 890 (T 1 357)

# BEGIN BDD 891 (T 1 358)
BDD tree for ({x167} || !({FB_PVR2} && {FB} && {SH_DREAMCAST})) && (!({x167}) || {FB_PVR2} && {FB} && {SH_DREAMCAST})
Variables: 3886. 
Variable ordering: 32, 693, 3024, 3542
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3542	{x167}	1	0
3	3542	{x167}	0	1
4	3024	{FB_PVR2}	2	3
5	693	{FB}	2	4
6	32	{SH_DREAMCAST}	2	5
# END BDD 891 (T 1 358)

# BEGIN BDD 892 (T 1 359)
BDD tree for ({x168} || !({FB_NEOMAGIC} && {FB} && {PCI})) && (!({x168}) || {FB_NEOMAGIC} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2275, 3543
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3543	{x168}	1	0
3	3543	{x168}	0	1
4	2275	{FB_NEOMAGIC}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 892 (T 1 359)

# BEGIN BDD 893 (T 1 360)
BDD tree for ({x169} || !({FB_PM2} && {FB} && {AMIGA} && {BROKEN} || {PCI})) && (!({x169}) || {FB_PM2} && {FB} && {AMIGA} && {BROKEN} || {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1589, 2059, 2592, 3544
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3544	{x169}	1	0
3	3544	{x169}	0	1
4	2592	{AMIGA}	2	3
5	2059	{BROKEN}	2	4
6	1589	{FB_PM2}	2	5
7	693	{FB}	2	6
8	1589	{FB_PM2}	2	3
9	693	{FB}	2	8
10	210	{PCI}	7	9
# END BDD 893 (T 1 360)

# BEGIN BDD 894 (T 1 361)
BDD tree for ({x170} || !({FB_HGA} && {FB} && {X86})) && (!({x170}) || {FB_HGA} && {FB} && {X86})
Variables: 3886. 
Variable ordering: 693, 944, 1244, 3545
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3545	{x170}	1	0
3	3545	{x170}	0	1
4	1244	{X86}	2	3
5	944	{FB_HGA}	2	4
6	693	{FB}	2	5
# END BDD 894 (T 1 361)

# BEGIN BDD 895 (T 1 362)
BDD tree for ({x171} || !({FB_GEODE_GX1} && {FB_GEODE} && {EXPERIMENTAL})) && (!({x171}) || {FB_GEODE_GX1} && {FB_GEODE} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1711, 2276, 2582, 3546
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3546	{x171}	1	0
3	3546	{x171}	0	1
4	2582	{FB_GEODE_GX1}	2	3
5	2276	{FB_GEODE}	2	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 895 (T 1 362)

# BEGIN BDD 896 (T 1 363)
BDD tree for ({x172} || !({FB_Q40} && {FB} && {Q40})) && (!({x172}) || {FB_Q40} && {FB} && {Q40})
Variables: 3886. 
Variable ordering: 693, 804, 2762, 3547
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3547	{x172}	1	0
3	3547	{x172}	0	1
4	2762	{Q40}	2	3
5	804	{FB_Q40}	2	4
6	693	{FB}	2	5
# END BDD 896 (T 1 363)

# BEGIN BDD 897 (T 1 364)
BDD tree for ({x173} || !({FB_VGA16} && {FB} && {X86} || {PPC})) && (!({x173}) || {FB_VGA16} && {FB} && {X86} || {PPC})
Variables: 3886. 
Variable ordering: 693, 1244, 2673, 3298, 3548
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3548	{x173}	1	0
3	3548	{x173}	0	1
4	3298	{FB_VGA16}	2	3
5	2673	{PPC}	2	4
6	1244	{X86}	5	4
7	693	{FB}	2	6
# END BDD 897 (T 1 364)

# BEGIN BDD 898 (T 1 365)
BDD tree for ({x174} || !({FB_3DFX} && {FB} && {PCI})) && (!({x174}) || {FB_3DFX} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3037, 3549
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3549	{x174}	1	0
3	3549	{x174}	0	1
4	3037	{FB_3DFX}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 898 (T 1 365)

# BEGIN BDD 899 (T 1 366)
BDD tree for ({x175} || !({FB_ACORN} && {FB} && {ARM} && {ARCH_ACORN} || {ARCH_CLPS7500})) && (!({x175}) || {FB_ACORN} && {FB} && {ARM} && {ARCH_ACORN} || {ARCH_CLPS7500})
Variables: 3886. 
Variable ordering: 209, 693, 1273, 2406, 2542, 3550
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3550	{x175}	1	0
3	3550	{x175}	0	1
4	2542	{ARCH_ACORN}	2	3
5	2406	{FB_ACORN}	2	4
6	2406	{FB_ACORN}	2	3
7	1273	{ARCH_CLPS7500}	5	6
8	693	{FB}	2	7
9	209	{ARM}	2	8
# END BDD 899 (T 1 366)

# BEGIN BDD 900 (T 1 367)
BDD tree for ({x176} || !({FB_RADEON} && {FB} && {PCI})) && (!({x176}) || {FB_RADEON} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2754, 3551
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3551	{x176}	1	0
3	3551	{x176}	0	1
4	2754	{FB_RADEON}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 900 (T 1 367)

# BEGIN BDD 901 (T 1 368)
BDD tree for ({x177} || !({FB_ATY128} && {FB} && {PCI})) && (!({x177}) || {FB_ATY128} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 950, 3552
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3552	{x177}	1	0
3	3552	{x177}	0	1
4	950	{FB_ATY128}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 901 (T 1 368)

# BEGIN BDD 902 (T 1 369)
BDD tree for ({x178} || !({FB_TGA} && {FB} && {ALPHA})) && (!({x178}) || {FB_TGA} && {FB} && {ALPHA})
Variables: 3886. 
Variable ordering: 642, 693, 1878, 3553
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3553	{x178}	1	0
3	3553	{x178}	0	1
4	1878	{ALPHA}	2	3
5	693	{FB}	2	4
6	642	{FB_TGA}	2	5
# END BDD 902 (T 1 369)

# BEGIN BDD 903 (T 1 370)
BDD tree for ({x179} || !({FB_CYBER} && {FB} && {ZORRO} && {BROKEN})) && (!({x179}) || {FB_CYBER} && {FB} && {ZORRO} && {BROKEN})
Variables: 3886. 
Variable ordering: 686, 693, 2059, 2526, 3554
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3554	{x179}	1	0
3	3554	{x179}	0	1
4	2526	{ZORRO}	2	3
5	2059	{BROKEN}	2	4
6	693	{FB}	2	5
7	686	{FB_CYBER}	2	6
# END BDD 903 (T 1 370)

# BEGIN BDD 904 (T 1 371)
BDD tree for ({x180} || !({FB_STI} && {FB} && {PARISC})) && (!({x180}) || {FB_STI} && {FB} && {PARISC})
Variables: 3886. 
Variable ordering: 693, 1430, 2575, 3555
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3555	{x180}	1	0
3	3555	{x180}	0	1
4	2575	{PARISC}	2	3
5	1430	{FB_STI}	2	4
6	693	{FB}	2	5
# END BDD 904 (T 1 371)

# BEGIN BDD 905 (T 1 372)
BDD tree for ({x181} || !({FB_LEO} && {FB_SBUS})) && (!({x181}) || {FB_LEO} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 1065, 3371, 3556
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3556	{x181}	1	0
3	3556	{x181}	0	1
4	3371	{FB_SBUS}	2	3
5	1065	{FB_LEO}	2	4
# END BDD 905 (T 1 372)

# BEGIN BDD 906 (T 1 373)
BDD tree for ({x182} || !({FB_CG14} && {FB_SBUS})) && (!({x182}) || {FB_CG14} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 1769, 3371, 3557
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3557	{x182}	1	0
3	3557	{x182}	0	1
4	3371	{FB_SBUS}	2	3
5	1769	{FB_CG14}	2	4
# END BDD 906 (T 1 373)

# BEGIN BDD 907 (T 1 374)
BDD tree for ({x183} || !({FB_CT65550} && {FB} && {PPC})) && (!({x183}) || {FB_CT65550} && {FB} && {PPC})
Variables: 3886. 
Variable ordering: 0, 693, 2673, 3558
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3558	{x183}	1	0
3	3558	{x183}	0	1
4	2673	{PPC}	2	3
5	693	{FB}	2	4
6	0	{FB_CT65550}	2	5
# END BDD 907 (T 1 374)

# BEGIN BDD 908 (T 1 375)
BDD tree for ({x184} || !({FB_PMAG_AA} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x184}) || {FB_PMAG_AA} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 667, 693, 3166, 3559
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3559	{x184}	1	0
3	3559	{x184}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	693	{FB}	2	4
6	667	{FB_PMAG_AA}	2	5
7	179	{TC}	2	6
# END BDD 908 (T 1 375)

# BEGIN BDD 909 (T 1 376)
BDD tree for ({x185} || !({FB_FM2} && {FB} && {ZORRO})) && (!({x185}) || {FB_FM2} && {FB} && {ZORRO})
Variables: 3886. 
Variable ordering: 692, 693, 2526, 3560
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3560	{x185}	1	0
3	3560	{x185}	0	1
4	2526	{ZORRO}	2	3
5	693	{FB}	2	4
6	692	{FB_FM2}	2	5
# END BDD 909 (T 1 376)

# BEGIN BDD 910 (T 1 377)
BDD tree for ({x186} || !({FB_SA1100} && {FB} && {ARM} && {ARCH_SA1100})) && (!({x186}) || {FB_SA1100} && {FB} && {ARM} && {ARCH_SA1100})
Variables: 3886. 
Variable ordering: 209, 693, 1034, 1203, 3561
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3561	{x186}	1	0
3	3561	{x186}	0	1
4	1203	{FB_SA1100}	2	3
5	1034	{ARCH_SA1100}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 910 (T 1 377)

# BEGIN BDD 911 (T 1 378)
BDD tree for ({x187} || !({FB_SIS} && {FB} && {PCI})) && (!({x187}) || {FB_SIS} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 436, 693, 3562
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3562	{x187}	1	0
3	3562	{x187}	0	1
4	693	{FB}	2	3
5	436	{FB_SIS}	2	4
6	210	{PCI}	2	5
# END BDD 911 (T 1 378)

# BEGIN BDD 912 (T 1 379)
BDD tree for ({x188} || !({FB_CG6} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})) && (!({x188}) || {FB_CG6} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})
Variables: 3886. 
Variable ordering: 693, 905, 1479, 1498, 2407, 2470, 2743, 3371, 3563
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3563	{x188}	1	0
3	3563	{x188}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	2743	{FB_SUN3}	2	3
8	2743	{FB_SUN3}	4	3
9	2470	{SPARC64}	7	8
10	2407	{SPARC32}	9	8
11	1498	{SUN3}	6	10
12	1479	{SUN3X}	11	10
13	905	{FB_CG6}	2	12
14	693	{FB}	2	13
# END BDD 912 (T 1 379)

# BEGIN BDD 913 (T 1 380)
BDD tree for ({x189} || !({FB_BW2} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})) && (!({x189}) || {FB_BW2} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})
Variables: 3886. 
Variable ordering: 693, 1479, 1498, 2139, 2407, 2470, 2743, 3371, 3564
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3564	{x189}	1	0
3	3564	{x189}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	2139	{FB_BW2}	2	6
8	2743	{FB_SUN3}	2	3
9	2743	{FB_SUN3}	4	3
10	2470	{SPARC64}	8	9
11	2407	{SPARC32}	10	9
12	2139	{FB_BW2}	2	11
13	1498	{SUN3}	7	12
14	1479	{SUN3X}	13	12
15	693	{FB}	2	14
# END BDD 913 (T 1 380)

# BEGIN BDD 914 (T 1 381)
BDD tree for ({x190} || !({FB_VIRGE} && {FB} && {ZORRO} && {BROKEN})) && (!({x190}) || {FB_VIRGE} && {FB} && {ZORRO} && {BROKEN})
Variables: 3886. 
Variable ordering: 693, 2059, 2306, 2526, 3565
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3565	{x190}	1	0
3	3565	{x190}	0	1
4	2526	{ZORRO}	2	3
5	2306	{FB_VIRGE}	2	4
6	2059	{BROKEN}	2	5
7	693	{FB}	2	6
# END BDD 914 (T 1 381)

# BEGIN BDD 915 (T 1 382)
BDD tree for ({x191} || !({FB_TCX} && {FB_SBUS})) && (!({x191}) || {FB_TCX} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 2773, 3371, 3566
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3566	{x191}	1	0
3	3566	{x191}	0	1
4	3371	{FB_SBUS}	2	3
5	2773	{FB_TCX}	2	4
# END BDD 915 (T 1 382)

# BEGIN BDD 916 (T 1 383)
BDD tree for ({x192} || !({FB_MAC} && {FB} && {MAC})) && (!({x192}) || {FB_MAC} && {FB} && {MAC})
Variables: 3886. 
Variable ordering: 76, 693, 3205, 3567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3567	{x192}	1	0
3	3567	{x192}	0	1
4	3205	{FB_MAC}	2	3
5	693	{FB}	2	4
6	76	{MAC}	2	5
# END BDD 916 (T 1 383)

# BEGIN BDD 917 (T 1 384)
BDD tree for ({x193} || !({FB_MAXINE} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x193}) || {FB_MAXINE} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 693, 3089, 3166, 3568
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3568	{x193}	1	0
3	3568	{x193}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	3089	{FB_MAXINE}	2	4
6	693	{FB}	2	5
7	179	{TC}	2	6
# END BDD 917 (T 1 384)

# BEGIN BDD 918 (T 1 385)
BDD tree for ({x194} || !({FB_ASILIANT} && {FB} && {PCI})) && (!({x194}) || {FB_ASILIANT} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 630, 693, 3569
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3569	{x194}	1	0
3	3569	{x194}	0	1
4	693	{FB}	2	3
5	630	{FB_ASILIANT}	2	4
6	210	{PCI}	2	5
# END BDD 918 (T 1 385)

# BEGIN BDD 919 (T 1 386)
BDD tree for ({x195} || !({FB_RADEON_OLD} && {FB} && {PCI})) && (!({x195}) || {FB_RADEON_OLD} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1522, 3570
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3570	{x195}	1	0
3	3570	{x195}	0	1
4	1522	{FB_RADEON_OLD}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 919 (T 1 386)

# BEGIN BDD 920 (T 1 387)
BDD tree for ({x196} || !({FB_PMAG_BA} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x196}) || {FB_PMAG_BA} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 398, 693, 3166, 3571
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3571	{x196}	1	0
3	3571	{x196}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	693	{FB}	2	4
6	398	{FB_PMAG_BA}	2	5
7	179	{TC}	2	6
# END BDD 920 (T 1 387)

# BEGIN BDD 921 (T 1 388)
BDD tree for ({x197} || !({FB_IGA} && {SPARC32} && {FB_PCI})) && (!({x197}) || {FB_IGA} && {SPARC32} && {FB_PCI})
Variables: 3886. 
Variable ordering: 1765, 2407, 3299, 3572
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3572	{x197}	1	0
3	3572	{x197}	0	1
4	3299	{FB_IGA}	2	3
5	2407	{SPARC32}	2	4
6	1765	{FB_PCI}	2	5
# END BDD 921 (T 1 388)

# BEGIN BDD 922 (T 1 389)
BDD tree for ({x198} || !({FB_KYRO} && {FB} && {PCI})) && (!({x198}) || {FB_KYRO} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2670, 3573
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3573	{x198}	1	0
3	3573	{x198}	0	1
4	2670	{FB_KYRO}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 922 (T 1 389)

# BEGIN BDD 923 (T 1 390)
BDD tree for ({x199} || !({FB_TRIDENT} && {FB} && {PCI})) && (!({x199}) || {FB_TRIDENT} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2733, 3574
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3574	{x199}	1	0
3	3574	{x199}	0	1
4	2733	{FB_TRIDENT}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 923 (T 1 390)

# BEGIN BDD 924 (T 1 391)
BDD tree for (!({x134} || {x135} || {x136} || {x138} || {x139} || {x140} || {x142} || {x145} || {x146} || {x149} || {x150} || {x153} || {x154} || {x155} || {x159} || {x160} || {x161} || {x162} || {x164} || {x165} || {x166} || {x167} || {x168} || {x169} || {x170} || {x171} || {x173} || {x174} || {x176} || {x177} || {x178} || {x179} || {x180} || {x181} || {x182} || {x187} || {x191} || {x195} || {x197} || {x198} || {x199}) || ({FB_CFB_FILLRECT})) && (!({FB_CFB_FILLRECT}) || ({x134} || {x135} || {x136} || {x137} || {x138} || {x139} || {x140} || {x142} || {x143} || {x144} || {x145} || {x146} || {x148} || {x149} || {x150} || {x151} || {x152} || {x153} || {x154} || {x155} || {x156} || {x157} || {x158} || {x159} || {x160} || {x161} || {x162} || {x163} || {x164} || {x165} || {x166} || {x167} || {x168} || {x169} || {x170} || {x171} || {x172} || {x173} || {x174} || {x175} || {x176} || {x177} || {x178} || {x179} || {x200} || {x180} || {x181} || {x182} || {x183} || {x184} || {x185} || {x186} || {x187} || {x189} || {x190} || {x191} || {x192} || {x201} || {x193} || {x194} || {x195} || {x196} || {x197} || {x198} || {x199}))
Variables: 3886. 
Variable ordering: 3167, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3517, 3518, 3519, 3520, 3521, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576
Vertices: 109
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3574	{x199}	1	0
3	3573	{x198}	2	0
4	3572	{x197}	3	0
5	3570	{x195}	4	0
6	3566	{x191}	5	0
7	3562	{x187}	6	0
8	3557	{x182}	7	0
9	3556	{x181}	8	0
10	3555	{x180}	9	0
11	3554	{x179}	10	0
12	3553	{x178}	11	0
13	3552	{x177}	12	0
14	3551	{x176}	13	0
15	3549	{x174}	14	0
17	3546	{x171}	16	0
16	3548	{x173}	15	0
19	3544	{x169}	18	0
18	3545	{x170}	17	0
21	3542	{x167}	20	0
20	3543	{x168}	19	0
23	3540	{x165}	22	0
22	3541	{x166}	21	0
25	3537	{x162}	24	0
24	3539	{x164}	23	0
27	3535	{x160}	26	0
26	3536	{x161}	25	0
29	3530	{x155}	28	0
28	3534	{x159}	27	0
31	3528	{x153}	30	0
30	3529	{x154}	29	0
34	3521	{x146}	33	0
35	3520	{x145}	34	0
32	3525	{x150}	31	0
33	3524	{x149}	32	0
38	3514	{x139}	37	0
39	3513	{x138}	38	0
36	3517	{x142}	35	0
37	3515	{x140}	36	0
42	3509	{x134}	41	0
43	3576	{x201}	0	1
40	3511	{x136}	39	0
41	3510	{x135}	40	0
46	3573	{x198}	45	1
47	3572	{x197}	46	1
44	3575	{x200}	43	1
45	3574	{x199}	44	1
51	3568	{x193}	50	1
50	3569	{x194}	49	1
49	3570	{x195}	48	1
48	3571	{x196}	47	1
55	3564	{x189}	54	1
54	3565	{x190}	53	1
53	3566	{x191}	52	1
52	3567	{x192}	51	1
59	3559	{x184}	58	1
58	3560	{x185}	57	1
57	3561	{x186}	56	1
56	3562	{x187}	55	1
63	3555	{x180}	62	1
62	3556	{x181}	61	1
61	3557	{x182}	60	1
60	3558	{x183}	59	1
68	3550	{x175}	67	1
69	3549	{x174}	68	1
70	3548	{x173}	69	1
71	3547	{x172}	70	1
64	3554	{x179}	63	1
65	3553	{x178}	64	1
66	3552	{x177}	65	1
67	3551	{x176}	66	1
76	3542	{x167}	75	1
77	3541	{x166}	76	1
78	3540	{x165}	77	1
79	3539	{x164}	78	1
72	3546	{x171}	71	1
73	3545	{x170}	72	1
74	3544	{x169}	73	1
75	3543	{x168}	74	1
85	3533	{x158}	84	1
84	3534	{x159}	83	1
87	3531	{x156}	86	1
86	3532	{x157}	85	1
81	3537	{x162}	80	1
80	3538	{x163}	79	1
83	3535	{x160}	82	1
82	3536	{x161}	81	1
93	3525	{x150}	92	1
92	3526	{x151}	91	1
95	3523	{x148}	94	1
94	3524	{x149}	93	1
89	3529	{x154}	88	1
88	3530	{x155}	87	1
91	3527	{x152}	90	1
90	3528	{x153}	89	1
102	3514	{x139}	101	1
103	3513	{x138}	102	1
100	3517	{x142}	99	1
101	3515	{x140}	100	1
98	3519	{x144}	97	1
99	3518	{x143}	98	1
96	3521	{x146}	95	1
97	3520	{x145}	96	1
108	3167	{FB_CFB_FILLRECT}	42	107
106	3510	{x135}	105	1
107	3509	{x134}	106	1
104	3512	{x137}	103	1
105	3511	{x136}	104	1
# END BDD 924 (T 1 391)

# BEGIN BDD 925 (T 1 392)
BDD tree for ({x134} || !({FB_SGIVW} && {FB} && {X86_VISWS})) && (!({x134}) || {FB_SGIVW} && {FB} && {X86_VISWS})
Variables: 3886. 
Variable ordering: 362, 693, 1735, 3509
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3509	{x134}	1	0
3	3509	{x134}	0	1
4	1735	{FB_SGIVW}	2	3
5	693	{FB}	2	4
6	362	{X86_VISWS}	2	5
# END BDD 925 (T 1 392)

# BEGIN BDD 926 (T 1 393)
BDD tree for ({x135} || !({FB_MATROX} && {FB} && {PCI})) && (!({x135}) || {FB_MATROX} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1205, 3510
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3510	{x135}	1	0
3	3510	{x135}	0	1
4	1205	{FB_MATROX}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 926 (T 1 393)

# BEGIN BDD 927 (T 1 394)
BDD tree for ({x136} || !({FB_W100} && {FB} && {PXA_SHARPSL})) && (!({x136}) || {FB_W100} && {FB} && {PXA_SHARPSL})
Variables: 3886. 
Variable ordering: 693, 1186, 2098, 3511
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3511	{x136}	1	0
3	3511	{x136}	0	1
4	2098	{FB_W100}	2	3
5	1186	{PXA_SHARPSL}	2	4
6	693	{FB}	2	5
# END BDD 927 (T 1 394)

# BEGIN BDD 928 (T 1 395)
BDD tree for ({x137} || !({FB_CLPS711X} && {FB} && {ARM} && {ARCH_CLPS711X})) && (!({x137}) || {FB_CLPS711X} && {FB} && {ARM} && {ARCH_CLPS711X})
Variables: 3886. 
Variable ordering: 209, 626, 693, 2969, 3512
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3512	{x137}	1	0
3	3512	{x137}	0	1
4	2969	{ARCH_CLPS711X}	2	3
5	693	{FB}	2	4
6	626	{FB_CLPS711X}	2	5
7	209	{ARM}	2	6
# END BDD 928 (T 1 395)

# BEGIN BDD 929 (T 1 396)
BDD tree for ({x138} || !({FB_PXA} && {FB} && {ARCH_PXA})) && (!({x138}) || {FB_PXA} && {FB} && {ARCH_PXA})
Variables: 3886. 
Variable ordering: 693, 826, 970, 3513
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3513	{x138}	1	0
3	3513	{x138}	0	1
4	970	{ARCH_PXA}	2	3
5	826	{FB_PXA}	2	4
6	693	{FB}	2	5
# END BDD 929 (T 1 396)

# BEGIN BDD 930 (T 1 397)
BDD tree for ({x139} || !({FB_CIRRUS} && {FB} && {ZORRO} || {PCI})) && (!({x139}) || {FB_CIRRUS} && {FB} && {ZORRO} || {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2397, 2526, 3514
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3514	{x139}	1	0
3	3514	{x139}	0	1
4	2526	{ZORRO}	2	3
5	2397	{FB_CIRRUS}	2	4
6	693	{FB}	2	5
7	2397	{FB_CIRRUS}	2	3
8	693	{FB}	2	7
9	210	{PCI}	6	8
# END BDD 930 (T 1 397)

# BEGIN BDD 931 (T 1 398)
BDD tree for ({x140} || !({FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})) && (!({x140}) || {FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1673, 1711, 3515
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3515	{x140}	1	0
3	3515	{x140}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1673	{FB_I810}	2	4
6	1244	{X86}	2	5
7	1184	{X86_64}	2	6
8	693	{FB}	2	7
9	210	{PCI}	2	8
# END BDD 931 (T 1 398)

# BEGIN BDD 932 (T 1 399)
BDD tree for ({x142} || !({FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL})) && (!({x142}) || {FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 693, 753, 1711, 3517
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3517	{x142}	1	0
3	3517	{x142}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	753	{FB_SAVAGE}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 932 (T 1 399)

# BEGIN BDD 933 (T 1 400)
BDD tree for ({x143} || !({FB_EPSON1355} && {FB} && {SUPERH} || {ARCH_CEIVA})) && (!({x143}) || {FB_EPSON1355} && {FB} && {SUPERH} || {ARCH_CEIVA})
Variables: 3886. 
Variable ordering: 693, 969, 1272, 1320, 3518
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3518	{x143}	1	0
3	3518	{x143}	0	1
4	1320	{ARCH_CEIVA}	2	3
5	1272	{SUPERH}	4	3
6	969	{FB_EPSON1355}	2	5
7	693	{FB}	2	6
# END BDD 933 (T 1 400)

# BEGIN BDD 934 (T 1 401)
BDD tree for ({x144} || !({FB_PLATINUM} && {FB} && {PPC_PMAC})) && (!({x144}) || {FB_PLATINUM} && {FB} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 693, 1505, 2475, 3519
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3519	{x144}	1	0
3	3519	{x144}	0	1
4	2475	{FB_PLATINUM}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
# END BDD 934 (T 1 401)

# BEGIN BDD 935 (T 1 402)
BDD tree for ({x145} || !({FB_CYBER2000} && {FB} && {PCI} && {BROKEN} || {SPARC64})) && (!({x145}) || {FB_CYBER2000} && {FB} && {PCI} && {BROKEN} || {SPARC64})
Variables: 3886. 
Variable ordering: 210, 693, 2059, 2470, 3074, 3520
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3520	{x145}	1	0
3	3520	{x145}	0	1
4	3074	{FB_CYBER2000}	2	3
5	2470	{SPARC64}	2	4
6	2059	{BROKEN}	5	4
7	693	{FB}	2	6
8	210	{PCI}	2	7
# END BDD 935 (T 1 402)

# BEGIN BDD 936 (T 1 403)
BDD tree for ({x146} || !({FB_S1D13XXX} && {FB})) && (!({x146}) || {FB_S1D13XXX} && {FB})
Variables: 3886. 
Variable ordering: 693, 834, 3521
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3521	{x146}	1	0
3	3521	{x146}	0	1
4	834	{FB_S1D13XXX}	2	3
5	693	{FB}	2	4
# END BDD 936 (T 1 403)

# BEGIN BDD 937 (T 1 404)
BDD tree for ({x148} || !({FB_PMAGB_B} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x148}) || {FB_PMAGB_B} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 693, 1247, 3166, 3523
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3523	{x148}	1	0
3	3523	{x148}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	1247	{FB_PMAGB_B}	2	4
6	693	{FB}	2	5
7	179	{TC}	2	6
# END BDD 937 (T 1 404)

# BEGIN BDD 938 (T 1 405)
BDD tree for ({x149} || !({FB_G364} && {MIPS_MAGNUM_4000} || {OLIVETTI_M700})) && (!({x149}) || {FB_G364} && {MIPS_MAGNUM_4000} || {OLIVETTI_M700})
Variables: 3886. 
Variable ordering: 164, 2312, 2722, 3524
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3524	{x149}	1	0
3	3524	{x149}	0	1
4	2722	{OLIVETTI_M700}	2	3
5	2312	{FB_G364}	2	4
6	2312	{FB_G364}	2	3
7	164	{MIPS_MAGNUM_4000}	5	6
# END BDD 938 (T 1 405)

# BEGIN BDD 939 (T 1 406)
BDD tree for ({x150} || !({FB_ATY} && {FB})) && (!({x150}) || {FB_ATY} && {FB})
Variables: 3886. 
Variable ordering: 26, 693, 3525
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3525	{x150}	1	0
3	3525	{x150}	0	1
4	693	{FB}	2	3
5	26	{FB_ATY}	2	4
# END BDD 939 (T 1 406)

# BEGIN BDD 940 (T 1 407)
BDD tree for ({x151} || !({FB_OF} && {FB} && {PPC64} || {PPC_OF})) && (!({x151}) || {FB_OF} && {FB} && {PPC64} || {PPC_OF})
Variables: 3886. 
Variable ordering: 693, 1958, 2347, 3362, 3526
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3526	{x151}	1	0
3	3526	{x151}	0	1
4	3362	{PPC64}	2	3
5	2347	{PPC_OF}	4	3
6	1958	{FB_OF}	2	5
7	693	{FB}	2	6
# END BDD 940 (T 1 407)

# BEGIN BDD 941 (T 1 408)
BDD tree for ({x152} || !({FB_CONTROL} && {FB} && {PPC_PMAC})) && (!({x152}) || {FB_CONTROL} && {FB} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 693, 1505, 1586, 3527
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3527	{x152}	1	0
3	3527	{x152}	0	1
4	1586	{FB_CONTROL}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
# END BDD 941 (T 1 408)

# BEGIN BDD 942 (T 1 409)
BDD tree for ({x153} || !({FB_VOODOO1} && {FB} && {PCI})) && (!({x153}) || {FB_VOODOO1} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1135, 3528
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3528	{x153}	1	0
3	3528	{x153}	0	1
4	1135	{FB_VOODOO1}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 942 (T 1 409)

# BEGIN BDD 943 (T 1 410)
BDD tree for ({x154} || !({FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})) && (!({x154}) || {FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1711, 2744, 3529
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3529	{x154}	1	0
3	3529	{x154}	0	1
4	2744	{FB_INTEL}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1244	{X86}	2	5
7	1184	{X86_64}	2	6
8	693	{FB}	2	7
9	210	{PCI}	2	8
# END BDD 943 (T 1 410)

# BEGIN BDD 944 (T 1 411)
BDD tree for ({x155} || !({FB_IMX} && {FB} && {ARM} && {ARCH_IMX})) && (!({x155}) || {FB_IMX} && {FB} && {ARM} && {ARCH_IMX})
Variables: 3886. 
Variable ordering: 209, 693, 1319, 2902, 3530
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3530	{x155}	1	0
3	3530	{x155}	0	1
4	2902	{ARCH_IMX}	2	3
5	1319	{FB_IMX}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 944 (T 1 411)

# BEGIN BDD 945 (T 1 412)
BDD tree for ({x156} || !({FB_GBE} && {FB} && {SGI_IP32} || {X86_VISWS})) && (!({x156}) || {FB_GBE} && {FB} && {SGI_IP32} || {X86_VISWS})
Variables: 3886. 
Variable ordering: 362, 693, 995, 2751, 3531
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3531	{x156}	1	0
3	3531	{x156}	0	1
4	2751	{SGI_IP32}	2	3
5	995	{FB_GBE}	2	4
6	693	{FB}	2	5
7	995	{FB_GBE}	2	3
8	693	{FB}	2	7
9	362	{X86_VISWS}	6	8
# END BDD 945 (T 1 412)

# BEGIN BDD 946 (T 1 413)
BDD tree for ({x157} || !({FB_VESA} && {FB} && {X86} || {X86_64})) && (!({x157}) || {FB_VESA} && {FB} && {X86} || {X86_64})
Variables: 3886. 
Variable ordering: 430, 693, 1184, 1244, 3532
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3532	{x157}	1	0
3	3532	{x157}	0	1
4	1244	{X86}	2	3
5	1184	{X86_64}	4	3
6	693	{FB}	2	5
7	430	{FB_VESA}	2	6
# END BDD 946 (T 1 413)

# BEGIN BDD 947 (T 1 414)
BDD tree for ({x158} || !({FB_TX3912} && {FB} && {NINO})) && (!({x158}) || {FB_TX3912} && {FB} && {NINO})
Variables: 3886. 
Variable ordering: 422, 426, 693, 3533
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3533	{x158}	1	0
3	3533	{x158}	0	1
4	693	{FB}	2	3
5	426	{NINO}	2	4
6	422	{FB_TX3912}	2	5
# END BDD 947 (T 1 414)

# BEGIN BDD 948 (T 1 415)
BDD tree for ({x159} || !({FB_68328} && {FB} && {M68328} || {M68EZ328} || {M68VZ328})) && (!({x159}) || {FB_68328} && {FB} && {M68328} || {M68EZ328} || {M68VZ328})
Variables: 3886. 
Variable ordering: 364, 693, 1310, 1461, 2857, 3534
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3534	{x159}	1	0
3	3534	{x159}	0	1
4	2857	{M68328}	2	3
5	1461	{M68EZ328}	4	3
6	1310	{M68VZ328}	5	3
7	693	{FB}	2	6
8	364	{FB_68328}	2	7
# END BDD 948 (T 1 415)

# BEGIN BDD 949 (T 1 416)
BDD tree for ({x160} || !({FB_HIT} && {FB} && {HD64461})) && (!({x160}) || {FB_HIT} && {FB} && {HD64461})
Variables: 3886. 
Variable ordering: 693, 711, 3148, 3535
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3535	{x160}	1	0
3	3535	{x160}	0	1
4	3148	{FB_HIT}	2	3
5	711	{HD64461}	2	4
6	693	{FB}	2	5
# END BDD 949 (T 1 416)

# BEGIN BDD 950 (T 1 417)
BDD tree for ({x161} || !({FB_ARMCLCD} && {FB} && {ARM} && {ARM_AMBA})) && (!({x161}) || {FB_ARMCLCD} && {FB} && {ARM} && {ARM_AMBA})
Variables: 3886. 
Variable ordering: 209, 693, 768, 853, 3536
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3536	{x161}	1	0
3	3536	{x161}	0	1
4	853	{ARM_AMBA}	2	3
5	768	{FB_ARMCLCD}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 950 (T 1 417)

# BEGIN BDD 951 (T 1 418)
BDD tree for ({x162} || !({FB_P9100} && {FB_SBUS})) && (!({x162}) || {FB_P9100} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 178, 3371, 3537
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3537	{x162}	1	0
3	3537	{x162}	0	1
4	3371	{FB_SBUS}	2	3
5	178	{FB_P9100}	2	4
# END BDD 951 (T 1 418)

# BEGIN BDD 952 (T 1 419)
BDD tree for ({x163} || !({FB_VALKYRIE} && {FB} && {MAC} || {PPC_PMAC})) && (!({x163}) || {FB_VALKYRIE} && {FB} && {MAC} || {PPC_PMAC})
Variables: 3886. 
Variable ordering: 76, 693, 1505, 2173, 3538
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3538	{x163}	1	0
3	3538	{x163}	0	1
4	2173	{FB_VALKYRIE}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
7	693	{FB}	2	4
8	76	{MAC}	6	7
# END BDD 952 (T 1 419)

# BEGIN BDD 953 (T 1 420)
BDD tree for ({x164} || !({FB_VIRTUAL} && {FB})) && (!({x164}) || {FB_VIRTUAL} && {FB})
Variables: 3886. 
Variable ordering: 693, 2707, 3539
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3539	{x164}	1	0
3	3539	{x164}	0	1
4	2707	{FB_VIRTUAL}	2	3
5	693	{FB}	2	4
# END BDD 953 (T 1 420)

# BEGIN BDD 954 (T 1 421)
BDD tree for ({x165} || !({FB_RIVA} && {FB} && {PCI})) && (!({x165}) || {FB_RIVA} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3068, 3540
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3540	{x165}	1	0
3	3540	{x165}	0	1
4	3068	{FB_RIVA}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 954 (T 1 421)

# BEGIN BDD 955 (T 1 422)
BDD tree for ({x166} || !({FB_NVIDIA} && {FB} && {PCI})) && (!({x166}) || {FB_NVIDIA} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3004, 3541
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3541	{x166}	1	0
3	3541	{x166}	0	1
4	3004	{FB_NVIDIA}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 955 (T 1 422)

# BEGIN BDD 956 (T 1 423)
BDD tree for ({x167} || !({FB_PVR2} && {FB} && {SH_DREAMCAST})) && (!({x167}) || {FB_PVR2} && {FB} && {SH_DREAMCAST})
Variables: 3886. 
Variable ordering: 32, 693, 3024, 3542
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3542	{x167}	1	0
3	3542	{x167}	0	1
4	3024	{FB_PVR2}	2	3
5	693	{FB}	2	4
6	32	{SH_DREAMCAST}	2	5
# END BDD 956 (T 1 423)

# BEGIN BDD 957 (T 1 424)
BDD tree for ({x168} || !({FB_NEOMAGIC} && {FB} && {PCI})) && (!({x168}) || {FB_NEOMAGIC} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2275, 3543
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3543	{x168}	1	0
3	3543	{x168}	0	1
4	2275	{FB_NEOMAGIC}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 957 (T 1 424)

# BEGIN BDD 958 (T 1 425)
BDD tree for ({x169} || !({FB_PM2} && {FB} && {AMIGA} && {BROKEN} || {PCI})) && (!({x169}) || {FB_PM2} && {FB} && {AMIGA} && {BROKEN} || {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1589, 2059, 2592, 3544
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3544	{x169}	1	0
3	3544	{x169}	0	1
4	2592	{AMIGA}	2	3
5	2059	{BROKEN}	2	4
6	1589	{FB_PM2}	2	5
7	693	{FB}	2	6
8	1589	{FB_PM2}	2	3
9	693	{FB}	2	8
10	210	{PCI}	7	9
# END BDD 958 (T 1 425)

# BEGIN BDD 959 (T 1 426)
BDD tree for ({x170} || !({FB_HGA} && {FB} && {X86})) && (!({x170}) || {FB_HGA} && {FB} && {X86})
Variables: 3886. 
Variable ordering: 693, 944, 1244, 3545
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3545	{x170}	1	0
3	3545	{x170}	0	1
4	1244	{X86}	2	3
5	944	{FB_HGA}	2	4
6	693	{FB}	2	5
# END BDD 959 (T 1 426)

# BEGIN BDD 960 (T 1 427)
BDD tree for ({x171} || !({FB_GEODE_GX1} && {FB_GEODE} && {EXPERIMENTAL})) && (!({x171}) || {FB_GEODE_GX1} && {FB_GEODE} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1711, 2276, 2582, 3546
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3546	{x171}	1	0
3	3546	{x171}	0	1
4	2582	{FB_GEODE_GX1}	2	3
5	2276	{FB_GEODE}	2	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 960 (T 1 427)

# BEGIN BDD 961 (T 1 428)
BDD tree for ({x172} || !({FB_Q40} && {FB} && {Q40})) && (!({x172}) || {FB_Q40} && {FB} && {Q40})
Variables: 3886. 
Variable ordering: 693, 804, 2762, 3547
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3547	{x172}	1	0
3	3547	{x172}	0	1
4	2762	{Q40}	2	3
5	804	{FB_Q40}	2	4
6	693	{FB}	2	5
# END BDD 961 (T 1 428)

# BEGIN BDD 962 (T 1 429)
BDD tree for ({x173} || !({FB_VGA16} && {FB} && {X86} || {PPC})) && (!({x173}) || {FB_VGA16} && {FB} && {X86} || {PPC})
Variables: 3886. 
Variable ordering: 693, 1244, 2673, 3298, 3548
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3548	{x173}	1	0
3	3548	{x173}	0	1
4	3298	{FB_VGA16}	2	3
5	2673	{PPC}	2	4
6	1244	{X86}	5	4
7	693	{FB}	2	6
# END BDD 962 (T 1 429)

# BEGIN BDD 963 (T 1 430)
BDD tree for ({x174} || !({FB_3DFX} && {FB} && {PCI})) && (!({x174}) || {FB_3DFX} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3037, 3549
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3549	{x174}	1	0
3	3549	{x174}	0	1
4	3037	{FB_3DFX}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 963 (T 1 430)

# BEGIN BDD 964 (T 1 431)
BDD tree for ({x175} || !({FB_ACORN} && {FB} && {ARM} && {ARCH_ACORN} || {ARCH_CLPS7500})) && (!({x175}) || {FB_ACORN} && {FB} && {ARM} && {ARCH_ACORN} || {ARCH_CLPS7500})
Variables: 3886. 
Variable ordering: 209, 693, 1273, 2406, 2542, 3550
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3550	{x175}	1	0
3	3550	{x175}	0	1
4	2542	{ARCH_ACORN}	2	3
5	2406	{FB_ACORN}	2	4
6	2406	{FB_ACORN}	2	3
7	1273	{ARCH_CLPS7500}	5	6
8	693	{FB}	2	7
9	209	{ARM}	2	8
# END BDD 964 (T 1 431)

# BEGIN BDD 965 (T 1 432)
BDD tree for ({x176} || !({FB_RADEON} && {FB} && {PCI})) && (!({x176}) || {FB_RADEON} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2754, 3551
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3551	{x176}	1	0
3	3551	{x176}	0	1
4	2754	{FB_RADEON}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 965 (T 1 432)

# BEGIN BDD 966 (T 1 433)
BDD tree for ({x177} || !({FB_ATY128} && {FB} && {PCI})) && (!({x177}) || {FB_ATY128} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 950, 3552
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3552	{x177}	1	0
3	3552	{x177}	0	1
4	950	{FB_ATY128}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 966 (T 1 433)

# BEGIN BDD 967 (T 1 434)
BDD tree for ({x178} || !({FB_TGA} && {FB} && {ALPHA})) && (!({x178}) || {FB_TGA} && {FB} && {ALPHA})
Variables: 3886. 
Variable ordering: 642, 693, 1878, 3553
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3553	{x178}	1	0
3	3553	{x178}	0	1
4	1878	{ALPHA}	2	3
5	693	{FB}	2	4
6	642	{FB_TGA}	2	5
# END BDD 967 (T 1 434)

# BEGIN BDD 968 (T 1 435)
BDD tree for ({x179} || !({FB_CYBER} && {FB} && {ZORRO} && {BROKEN})) && (!({x179}) || {FB_CYBER} && {FB} && {ZORRO} && {BROKEN})
Variables: 3886. 
Variable ordering: 686, 693, 2059, 2526, 3554
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3554	{x179}	1	0
3	3554	{x179}	0	1
4	2526	{ZORRO}	2	3
5	2059	{BROKEN}	2	4
6	693	{FB}	2	5
7	686	{FB_CYBER}	2	6
# END BDD 968 (T 1 435)

# BEGIN BDD 969 (T 1 436)
BDD tree for ({x200} || !({FB_APOLLO} && {FB} && {APOLLO})) && (!({x200}) || {FB_APOLLO} && {FB} && {APOLLO})
Variables: 3886. 
Variable ordering: 693, 3189, 3278, 3575
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3575	{x200}	1	0
3	3575	{x200}	0	1
4	3278	{FB_APOLLO}	2	3
5	3189	{APOLLO}	2	4
6	693	{FB}	2	5
# END BDD 969 (T 1 436)

# BEGIN BDD 970 (T 1 437)
BDD tree for ({x180} || !({FB_STI} && {FB} && {PARISC})) && (!({x180}) || {FB_STI} && {FB} && {PARISC})
Variables: 3886. 
Variable ordering: 693, 1430, 2575, 3555
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3555	{x180}	1	0
3	3555	{x180}	0	1
4	2575	{PARISC}	2	3
5	1430	{FB_STI}	2	4
6	693	{FB}	2	5
# END BDD 970 (T 1 437)

# BEGIN BDD 971 (T 1 438)
BDD tree for ({x181} || !({FB_LEO} && {FB_SBUS})) && (!({x181}) || {FB_LEO} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 1065, 3371, 3556
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3556	{x181}	1	0
3	3556	{x181}	0	1
4	3371	{FB_SBUS}	2	3
5	1065	{FB_LEO}	2	4
# END BDD 971 (T 1 438)

# BEGIN BDD 972 (T 1 439)
BDD tree for ({x182} || !({FB_CG14} && {FB_SBUS})) && (!({x182}) || {FB_CG14} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 1769, 3371, 3557
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3557	{x182}	1	0
3	3557	{x182}	0	1
4	3371	{FB_SBUS}	2	3
5	1769	{FB_CG14}	2	4
# END BDD 972 (T 1 439)

# BEGIN BDD 973 (T 1 440)
BDD tree for ({x183} || !({FB_CT65550} && {FB} && {PPC})) && (!({x183}) || {FB_CT65550} && {FB} && {PPC})
Variables: 3886. 
Variable ordering: 0, 693, 2673, 3558
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3558	{x183}	1	0
3	3558	{x183}	0	1
4	2673	{PPC}	2	3
5	693	{FB}	2	4
6	0	{FB_CT65550}	2	5
# END BDD 973 (T 1 440)

# BEGIN BDD 974 (T 1 441)
BDD tree for ({x184} || !({FB_PMAG_AA} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x184}) || {FB_PMAG_AA} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 667, 693, 3166, 3559
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3559	{x184}	1	0
3	3559	{x184}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	693	{FB}	2	4
6	667	{FB_PMAG_AA}	2	5
7	179	{TC}	2	6
# END BDD 974 (T 1 441)

# BEGIN BDD 975 (T 1 442)
BDD tree for ({x185} || !({FB_FM2} && {FB} && {ZORRO})) && (!({x185}) || {FB_FM2} && {FB} && {ZORRO})
Variables: 3886. 
Variable ordering: 692, 693, 2526, 3560
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3560	{x185}	1	0
3	3560	{x185}	0	1
4	2526	{ZORRO}	2	3
5	693	{FB}	2	4
6	692	{FB_FM2}	2	5
# END BDD 975 (T 1 442)

# BEGIN BDD 976 (T 1 443)
BDD tree for ({x186} || !({FB_SA1100} && {FB} && {ARM} && {ARCH_SA1100})) && (!({x186}) || {FB_SA1100} && {FB} && {ARM} && {ARCH_SA1100})
Variables: 3886. 
Variable ordering: 209, 693, 1034, 1203, 3561
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3561	{x186}	1	0
3	3561	{x186}	0	1
4	1203	{FB_SA1100}	2	3
5	1034	{ARCH_SA1100}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 976 (T 1 443)

# BEGIN BDD 977 (T 1 444)
BDD tree for ({x187} || !({FB_SIS} && {FB} && {PCI})) && (!({x187}) || {FB_SIS} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 436, 693, 3562
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3562	{x187}	1	0
3	3562	{x187}	0	1
4	693	{FB}	2	3
5	436	{FB_SIS}	2	4
6	210	{PCI}	2	5
# END BDD 977 (T 1 444)

# BEGIN BDD 978 (T 1 445)
BDD tree for ({x189} || !({FB_BW2} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})) && (!({x189}) || {FB_BW2} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})
Variables: 3886. 
Variable ordering: 693, 1479, 1498, 2139, 2407, 2470, 2743, 3371, 3564
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3564	{x189}	1	0
3	3564	{x189}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	2139	{FB_BW2}	2	6
8	2743	{FB_SUN3}	2	3
9	2743	{FB_SUN3}	4	3
10	2470	{SPARC64}	8	9
11	2407	{SPARC32}	10	9
12	2139	{FB_BW2}	2	11
13	1498	{SUN3}	7	12
14	1479	{SUN3X}	13	12
15	693	{FB}	2	14
# END BDD 978 (T 1 445)

# BEGIN BDD 979 (T 1 446)
BDD tree for ({x190} || !({FB_VIRGE} && {FB} && {ZORRO} && {BROKEN})) && (!({x190}) || {FB_VIRGE} && {FB} && {ZORRO} && {BROKEN})
Variables: 3886. 
Variable ordering: 693, 2059, 2306, 2526, 3565
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3565	{x190}	1	0
3	3565	{x190}	0	1
4	2526	{ZORRO}	2	3
5	2306	{FB_VIRGE}	2	4
6	2059	{BROKEN}	2	5
7	693	{FB}	2	6
# END BDD 979 (T 1 446)

# BEGIN BDD 980 (T 1 447)
BDD tree for ({x191} || !({FB_TCX} && {FB_SBUS})) && (!({x191}) || {FB_TCX} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 2773, 3371, 3566
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3566	{x191}	1	0
3	3566	{x191}	0	1
4	3371	{FB_SBUS}	2	3
5	2773	{FB_TCX}	2	4
# END BDD 980 (T 1 447)

# BEGIN BDD 981 (T 1 448)
BDD tree for ({x192} || !({FB_MAC} && {FB} && {MAC})) && (!({x192}) || {FB_MAC} && {FB} && {MAC})
Variables: 3886. 
Variable ordering: 76, 693, 3205, 3567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3567	{x192}	1	0
3	3567	{x192}	0	1
4	3205	{FB_MAC}	2	3
5	693	{FB}	2	4
6	76	{MAC}	2	5
# END BDD 981 (T 1 448)

# BEGIN BDD 982 (T 1 449)
BDD tree for ({x201} || !({FB_HP300} && {FB} && {HP300})) && (!({x201}) || {FB_HP300} && {FB} && {HP300})
Variables: 3886. 
Variable ordering: 693, 1144, 2080, 3576
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3576	{x201}	1	0
3	3576	{x201}	0	1
4	2080	{FB_HP300}	2	3
5	1144	{HP300}	2	4
6	693	{FB}	2	5
# END BDD 982 (T 1 449)

# BEGIN BDD 983 (T 1 450)
BDD tree for ({x193} || !({FB_MAXINE} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x193}) || {FB_MAXINE} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 693, 3089, 3166, 3568
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3568	{x193}	1	0
3	3568	{x193}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	3089	{FB_MAXINE}	2	4
6	693	{FB}	2	5
7	179	{TC}	2	6
# END BDD 983 (T 1 450)

# BEGIN BDD 984 (T 1 451)
BDD tree for ({x194} || !({FB_ASILIANT} && {FB} && {PCI})) && (!({x194}) || {FB_ASILIANT} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 630, 693, 3569
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3569	{x194}	1	0
3	3569	{x194}	0	1
4	693	{FB}	2	3
5	630	{FB_ASILIANT}	2	4
6	210	{PCI}	2	5
# END BDD 984 (T 1 451)

# BEGIN BDD 985 (T 1 452)
BDD tree for ({x195} || !({FB_RADEON_OLD} && {FB} && {PCI})) && (!({x195}) || {FB_RADEON_OLD} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1522, 3570
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3570	{x195}	1	0
3	3570	{x195}	0	1
4	1522	{FB_RADEON_OLD}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 985 (T 1 452)

# BEGIN BDD 986 (T 1 453)
BDD tree for ({x196} || !({FB_PMAG_BA} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x196}) || {FB_PMAG_BA} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 398, 693, 3166, 3571
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3571	{x196}	1	0
3	3571	{x196}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	693	{FB}	2	4
6	398	{FB_PMAG_BA}	2	5
7	179	{TC}	2	6
# END BDD 986 (T 1 453)

# BEGIN BDD 987 (T 1 454)
BDD tree for ({x197} || !({FB_IGA} && {SPARC32} && {FB_PCI})) && (!({x197}) || {FB_IGA} && {SPARC32} && {FB_PCI})
Variables: 3886. 
Variable ordering: 1765, 2407, 3299, 3572
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3572	{x197}	1	0
3	3572	{x197}	0	1
4	3299	{FB_IGA}	2	3
5	2407	{SPARC32}	2	4
6	1765	{FB_PCI}	2	5
# END BDD 987 (T 1 454)

# BEGIN BDD 988 (T 1 455)
BDD tree for ({x198} || !({FB_KYRO} && {FB} && {PCI})) && (!({x198}) || {FB_KYRO} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2670, 3573
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3573	{x198}	1	0
3	3573	{x198}	0	1
4	2670	{FB_KYRO}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 988 (T 1 455)

# BEGIN BDD 989 (T 1 456)
BDD tree for ({x199} || !({FB_TRIDENT} && {FB} && {PCI})) && (!({x199}) || {FB_TRIDENT} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2733, 3574
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3574	{x199}	1	0
3	3574	{x199}	0	1
4	2733	{FB_TRIDENT}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 989 (T 1 456)

# BEGIN BDD 990 (T 1 457)
BDD tree for (!({x134} || {x135} || {x136} || {x138} || {x139} || {x140} || {x141} || {x142} || {x145} || {x146} || {x149} || {x150} || {x153} || {x154} || {x155} || {x159} || {x160} || {x161} || {x162} || {x164} || {x165} || {x166} || {x167} || {x168} || {x169} || {x170} || {x171} || {x173} || {x174} || {x176} || {x177} || {x178} || {x179} || {x180} || {x181} || {x182} || {x187} || {x191} || {x195} || {x197} || {x198} || {x199}) || ({FB_CFB_IMAGEBLIT})) && (!({FB_CFB_IMAGEBLIT}) || ({x134} || {x135} || {x136} || {x137} || {x138} || {x139} || {x140} || {x141} || {x142} || {x143} || {x144} || {x145} || {x146} || {x147} || {x148} || {x149} || {x150} || {x151} || {x152} || {x153} || {x154} || {x155} || {x156} || {x157} || {x158} || {x159} || {x160} || {x161} || {x162} || {x163} || {x164} || {x165} || {x166} || {x167} || {x168} || {x169} || {x170} || {x171} || {x172} || {x173} || {x174} || {x175} || {x176} || {x177} || {x178} || {x179} || {x200} || {x180} || {x181} || {x182} || {x183} || {x184} || {x185} || {x186} || {x187} || {x188} || {x189} || {x190} || {x191} || {x192} || {x201} || {x193} || {x194} || {x195} || {x202} || {x196} || {x197} || {x198} || {x199}))
Variables: 3886. 
Variable ordering: 281, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577
Vertices: 114
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3574	{x199}	1	0
3	3573	{x198}	2	0
4	3572	{x197}	3	0
5	3570	{x195}	4	0
6	3566	{x191}	5	0
7	3562	{x187}	6	0
8	3557	{x182}	7	0
9	3556	{x181}	8	0
10	3555	{x180}	9	0
11	3554	{x179}	10	0
12	3553	{x178}	11	0
13	3552	{x177}	12	0
14	3551	{x176}	13	0
15	3549	{x174}	14	0
17	3546	{x171}	16	0
16	3548	{x173}	15	0
19	3544	{x169}	18	0
18	3545	{x170}	17	0
21	3542	{x167}	20	0
20	3543	{x168}	19	0
23	3540	{x165}	22	0
22	3541	{x166}	21	0
25	3537	{x162}	24	0
24	3539	{x164}	23	0
27	3535	{x160}	26	0
26	3536	{x161}	25	0
29	3530	{x155}	28	0
28	3534	{x159}	27	0
31	3528	{x153}	30	0
30	3529	{x154}	29	0
34	3521	{x146}	33	0
35	3520	{x145}	34	0
32	3525	{x150}	31	0
33	3524	{x149}	32	0
38	3515	{x140}	37	0
39	3514	{x139}	38	0
36	3517	{x142}	35	0
37	3516	{x141}	36	0
42	3510	{x135}	41	0
43	3509	{x134}	42	0
40	3513	{x138}	39	0
41	3511	{x136}	40	0
46	3575	{x200}	45	1
47	3574	{x199}	46	1
44	3577	{x202}	0	1
45	3576	{x201}	44	1
51	3570	{x195}	50	1
50	3571	{x196}	49	1
49	3572	{x197}	48	1
48	3573	{x198}	47	1
55	3566	{x191}	54	1
54	3567	{x192}	53	1
53	3568	{x193}	52	1
52	3569	{x194}	51	1
59	3562	{x187}	58	1
58	3563	{x188}	57	1
57	3564	{x189}	56	1
56	3565	{x190}	55	1
63	3558	{x183}	62	1
62	3559	{x184}	61	1
61	3560	{x185}	60	1
60	3561	{x186}	59	1
68	3553	{x178}	67	1
69	3552	{x177}	68	1
70	3551	{x176}	69	1
71	3550	{x175}	70	1
64	3557	{x182}	63	1
65	3556	{x181}	64	1
66	3555	{x180}	65	1
67	3554	{x179}	66	1
76	3545	{x170}	75	1
77	3544	{x169}	76	1
78	3543	{x168}	77	1
79	3542	{x167}	78	1
72	3549	{x174}	71	1
73	3548	{x173}	72	1
74	3547	{x172}	73	1
75	3546	{x171}	74	1
85	3536	{x161}	84	1
84	3537	{x162}	83	1
87	3534	{x159}	86	1
86	3535	{x160}	85	1
81	3540	{x165}	80	1
80	3541	{x166}	79	1
83	3538	{x163}	82	1
82	3539	{x164}	81	1
93	3528	{x153}	92	1
92	3529	{x154}	91	1
95	3526	{x151}	94	1
94	3527	{x152}	93	1
89	3532	{x157}	88	1
88	3533	{x158}	87	1
91	3530	{x155}	90	1
90	3531	{x156}	89	1
102	3519	{x144}	101	1
103	3518	{x143}	102	1
100	3521	{x146}	99	1
101	3520	{x145}	100	1
98	3523	{x148}	97	1
99	3522	{x147}	98	1
96	3525	{x150}	95	1
97	3524	{x149}	96	1
110	3511	{x136}	109	1
111	3510	{x135}	110	1
108	3513	{x138}	107	1
109	3512	{x137}	108	1
106	3515	{x140}	105	1
107	3514	{x139}	106	1
104	3517	{x142}	103	1
105	3516	{x141}	104	1
113	281	{FB_CFB_IMAGEBLIT}	43	112
112	3509	{x134}	111	1
# END BDD 990 (T 1 457)

# BEGIN BDD 991 (T 1 458)
BDD tree for ({x134} || !({FB_SGIVW} && {FB} && {X86_VISWS})) && (!({x134}) || {FB_SGIVW} && {FB} && {X86_VISWS})
Variables: 3886. 
Variable ordering: 362, 693, 1735, 3509
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3509	{x134}	1	0
3	3509	{x134}	0	1
4	1735	{FB_SGIVW}	2	3
5	693	{FB}	2	4
6	362	{X86_VISWS}	2	5
# END BDD 991 (T 1 458)

# BEGIN BDD 992 (T 1 459)
BDD tree for ({x135} || !({FB_MATROX} && {FB} && {PCI})) && (!({x135}) || {FB_MATROX} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1205, 3510
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3510	{x135}	1	0
3	3510	{x135}	0	1
4	1205	{FB_MATROX}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 992 (T 1 459)

# BEGIN BDD 993 (T 1 460)
BDD tree for ({x136} || !({FB_W100} && {FB} && {PXA_SHARPSL})) && (!({x136}) || {FB_W100} && {FB} && {PXA_SHARPSL})
Variables: 3886. 
Variable ordering: 693, 1186, 2098, 3511
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3511	{x136}	1	0
3	3511	{x136}	0	1
4	2098	{FB_W100}	2	3
5	1186	{PXA_SHARPSL}	2	4
6	693	{FB}	2	5
# END BDD 993 (T 1 460)

# BEGIN BDD 994 (T 1 461)
BDD tree for ({x137} || !({FB_CLPS711X} && {FB} && {ARM} && {ARCH_CLPS711X})) && (!({x137}) || {FB_CLPS711X} && {FB} && {ARM} && {ARCH_CLPS711X})
Variables: 3886. 
Variable ordering: 209, 626, 693, 2969, 3512
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3512	{x137}	1	0
3	3512	{x137}	0	1
4	2969	{ARCH_CLPS711X}	2	3
5	693	{FB}	2	4
6	626	{FB_CLPS711X}	2	5
7	209	{ARM}	2	6
# END BDD 994 (T 1 461)

# BEGIN BDD 995 (T 1 462)
BDD tree for ({x138} || !({FB_PXA} && {FB} && {ARCH_PXA})) && (!({x138}) || {FB_PXA} && {FB} && {ARCH_PXA})
Variables: 3886. 
Variable ordering: 693, 826, 970, 3513
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3513	{x138}	1	0
3	3513	{x138}	0	1
4	970	{ARCH_PXA}	2	3
5	826	{FB_PXA}	2	4
6	693	{FB}	2	5
# END BDD 995 (T 1 462)

# BEGIN BDD 996 (T 1 463)
BDD tree for ({x139} || !({FB_CIRRUS} && {FB} && {ZORRO} || {PCI})) && (!({x139}) || {FB_CIRRUS} && {FB} && {ZORRO} || {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2397, 2526, 3514
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3514	{x139}	1	0
3	3514	{x139}	0	1
4	2526	{ZORRO}	2	3
5	2397	{FB_CIRRUS}	2	4
6	693	{FB}	2	5
7	2397	{FB_CIRRUS}	2	3
8	693	{FB}	2	7
9	210	{PCI}	6	8
# END BDD 996 (T 1 463)

# BEGIN BDD 997 (T 1 464)
BDD tree for ({x140} || !({FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})) && (!({x140}) || {FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1673, 1711, 3515
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3515	{x140}	1	0
3	3515	{x140}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1673	{FB_I810}	2	4
6	1244	{X86}	2	5
7	1184	{X86_64}	2	6
8	693	{FB}	2	7
9	210	{PCI}	2	8
# END BDD 997 (T 1 464)

# BEGIN BDD 998 (T 1 465)
BDD tree for ({x141} || !({FB_FFB} && {FB_SBUS} && {SPARC64})) && (!({x141}) || {FB_FFB} && {FB_SBUS} && {SPARC64})
Variables: 3886. 
Variable ordering: 1478, 2470, 3371, 3516
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3516	{x141}	1	0
3	3516	{x141}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	1478	{FB_FFB}	2	5
# END BDD 998 (T 1 465)

# BEGIN BDD 999 (T 1 466)
BDD tree for ({x142} || !({FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL})) && (!({x142}) || {FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 693, 753, 1711, 3517
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3517	{x142}	1	0
3	3517	{x142}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	753	{FB_SAVAGE}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 999 (T 1 466)

# BEGIN BDD 1000 (T 1 467)
BDD tree for ({x143} || !({FB_EPSON1355} && {FB} && {SUPERH} || {ARCH_CEIVA})) && (!({x143}) || {FB_EPSON1355} && {FB} && {SUPERH} || {ARCH_CEIVA})
Variables: 3886. 
Variable ordering: 693, 969, 1272, 1320, 3518
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3518	{x143}	1	0
3	3518	{x143}	0	1
4	1320	{ARCH_CEIVA}	2	3
5	1272	{SUPERH}	4	3
6	969	{FB_EPSON1355}	2	5
7	693	{FB}	2	6
# END BDD 1000 (T 1 467)

# BEGIN BDD 1001 (T 1 468)
BDD tree for ({x144} || !({FB_PLATINUM} && {FB} && {PPC_PMAC})) && (!({x144}) || {FB_PLATINUM} && {FB} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 693, 1505, 2475, 3519
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3519	{x144}	1	0
3	3519	{x144}	0	1
4	2475	{FB_PLATINUM}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
# END BDD 1001 (T 1 468)

# BEGIN BDD 1002 (T 1 469)
BDD tree for ({x145} || !({FB_CYBER2000} && {FB} && {PCI} && {BROKEN} || {SPARC64})) && (!({x145}) || {FB_CYBER2000} && {FB} && {PCI} && {BROKEN} || {SPARC64})
Variables: 3886. 
Variable ordering: 210, 693, 2059, 2470, 3074, 3520
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3520	{x145}	1	0
3	3520	{x145}	0	1
4	3074	{FB_CYBER2000}	2	3
5	2470	{SPARC64}	2	4
6	2059	{BROKEN}	5	4
7	693	{FB}	2	6
8	210	{PCI}	2	7
# END BDD 1002 (T 1 469)

# BEGIN BDD 1003 (T 1 470)
BDD tree for ({x146} || !({FB_S1D13XXX} && {FB})) && (!({x146}) || {FB_S1D13XXX} && {FB})
Variables: 3886. 
Variable ordering: 693, 834, 3521
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3521	{x146}	1	0
3	3521	{x146}	0	1
4	834	{FB_S1D13XXX}	2	3
5	693	{FB}	2	4
# END BDD 1003 (T 1 470)

# BEGIN BDD 1004 (T 1 471)
BDD tree for ({x147} || !({FB_CG3} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})) && (!({x147}) || {FB_CG3} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})
Variables: 3886. 
Variable ordering: 693, 766, 1479, 1498, 2407, 2470, 2743, 3371, 3522
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3522	{x147}	1	0
3	3522	{x147}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	2743	{FB_SUN3}	2	3
8	2743	{FB_SUN3}	4	3
9	2470	{SPARC64}	7	8
10	2407	{SPARC32}	9	8
11	1498	{SUN3}	6	10
12	1479	{SUN3X}	11	10
13	766	{FB_CG3}	2	12
14	693	{FB}	2	13
# END BDD 1004 (T 1 471)

# BEGIN BDD 1005 (T 1 472)
BDD tree for ({x148} || !({FB_PMAGB_B} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x148}) || {FB_PMAGB_B} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 693, 1247, 3166, 3523
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3523	{x148}	1	0
3	3523	{x148}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	1247	{FB_PMAGB_B}	2	4
6	693	{FB}	2	5
7	179	{TC}	2	6
# END BDD 1005 (T 1 472)

# BEGIN BDD 1006 (T 1 473)
BDD tree for ({x149} || !({FB_G364} && {MIPS_MAGNUM_4000} || {OLIVETTI_M700})) && (!({x149}) || {FB_G364} && {MIPS_MAGNUM_4000} || {OLIVETTI_M700})
Variables: 3886. 
Variable ordering: 164, 2312, 2722, 3524
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3524	{x149}	1	0
3	3524	{x149}	0	1
4	2722	{OLIVETTI_M700}	2	3
5	2312	{FB_G364}	2	4
6	2312	{FB_G364}	2	3
7	164	{MIPS_MAGNUM_4000}	5	6
# END BDD 1006 (T 1 473)

# BEGIN BDD 1007 (T 1 474)
BDD tree for ({x150} || !({FB_ATY} && {FB})) && (!({x150}) || {FB_ATY} && {FB})
Variables: 3886. 
Variable ordering: 26, 693, 3525
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3525	{x150}	1	0
3	3525	{x150}	0	1
4	693	{FB}	2	3
5	26	{FB_ATY}	2	4
# END BDD 1007 (T 1 474)

# BEGIN BDD 1008 (T 1 475)
BDD tree for ({x151} || !({FB_OF} && {FB} && {PPC64} || {PPC_OF})) && (!({x151}) || {FB_OF} && {FB} && {PPC64} || {PPC_OF})
Variables: 3886. 
Variable ordering: 693, 1958, 2347, 3362, 3526
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3526	{x151}	1	0
3	3526	{x151}	0	1
4	3362	{PPC64}	2	3
5	2347	{PPC_OF}	4	3
6	1958	{FB_OF}	2	5
7	693	{FB}	2	6
# END BDD 1008 (T 1 475)

# BEGIN BDD 1009 (T 1 476)
BDD tree for ({x152} || !({FB_CONTROL} && {FB} && {PPC_PMAC})) && (!({x152}) || {FB_CONTROL} && {FB} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 693, 1505, 1586, 3527
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3527	{x152}	1	0
3	3527	{x152}	0	1
4	1586	{FB_CONTROL}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
# END BDD 1009 (T 1 476)

# BEGIN BDD 1010 (T 1 477)
BDD tree for ({x153} || !({FB_VOODOO1} && {FB} && {PCI})) && (!({x153}) || {FB_VOODOO1} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1135, 3528
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3528	{x153}	1	0
3	3528	{x153}	0	1
4	1135	{FB_VOODOO1}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1010 (T 1 477)

# BEGIN BDD 1011 (T 1 478)
BDD tree for ({x154} || !({FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})) && (!({x154}) || {FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1711, 2744, 3529
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3529	{x154}	1	0
3	3529	{x154}	0	1
4	2744	{FB_INTEL}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1244	{X86}	2	5
7	1184	{X86_64}	2	6
8	693	{FB}	2	7
9	210	{PCI}	2	8
# END BDD 1011 (T 1 478)

# BEGIN BDD 1012 (T 1 479)
BDD tree for ({x155} || !({FB_IMX} && {FB} && {ARM} && {ARCH_IMX})) && (!({x155}) || {FB_IMX} && {FB} && {ARM} && {ARCH_IMX})
Variables: 3886. 
Variable ordering: 209, 693, 1319, 2902, 3530
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3530	{x155}	1	0
3	3530	{x155}	0	1
4	2902	{ARCH_IMX}	2	3
5	1319	{FB_IMX}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 1012 (T 1 479)

# BEGIN BDD 1013 (T 1 480)
BDD tree for ({x156} || !({FB_GBE} && {FB} && {SGI_IP32} || {X86_VISWS})) && (!({x156}) || {FB_GBE} && {FB} && {SGI_IP32} || {X86_VISWS})
Variables: 3886. 
Variable ordering: 362, 693, 995, 2751, 3531
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3531	{x156}	1	0
3	3531	{x156}	0	1
4	2751	{SGI_IP32}	2	3
5	995	{FB_GBE}	2	4
6	693	{FB}	2	5
7	995	{FB_GBE}	2	3
8	693	{FB}	2	7
9	362	{X86_VISWS}	6	8
# END BDD 1013 (T 1 480)

# BEGIN BDD 1014 (T 1 481)
BDD tree for ({x157} || !({FB_VESA} && {FB} && {X86} || {X86_64})) && (!({x157}) || {FB_VESA} && {FB} && {X86} || {X86_64})
Variables: 3886. 
Variable ordering: 430, 693, 1184, 1244, 3532
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3532	{x157}	1	0
3	3532	{x157}	0	1
4	1244	{X86}	2	3
5	1184	{X86_64}	4	3
6	693	{FB}	2	5
7	430	{FB_VESA}	2	6
# END BDD 1014 (T 1 481)

# BEGIN BDD 1015 (T 1 482)
BDD tree for ({x158} || !({FB_TX3912} && {FB} && {NINO})) && (!({x158}) || {FB_TX3912} && {FB} && {NINO})
Variables: 3886. 
Variable ordering: 422, 426, 693, 3533
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3533	{x158}	1	0
3	3533	{x158}	0	1
4	693	{FB}	2	3
5	426	{NINO}	2	4
6	422	{FB_TX3912}	2	5
# END BDD 1015 (T 1 482)

# BEGIN BDD 1016 (T 1 483)
BDD tree for ({x159} || !({FB_68328} && {FB} && {M68328} || {M68EZ328} || {M68VZ328})) && (!({x159}) || {FB_68328} && {FB} && {M68328} || {M68EZ328} || {M68VZ328})
Variables: 3886. 
Variable ordering: 364, 693, 1310, 1461, 2857, 3534
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3534	{x159}	1	0
3	3534	{x159}	0	1
4	2857	{M68328}	2	3
5	1461	{M68EZ328}	4	3
6	1310	{M68VZ328}	5	3
7	693	{FB}	2	6
8	364	{FB_68328}	2	7
# END BDD 1016 (T 1 483)

# BEGIN BDD 1017 (T 1 484)
BDD tree for ({x160} || !({FB_HIT} && {FB} && {HD64461})) && (!({x160}) || {FB_HIT} && {FB} && {HD64461})
Variables: 3886. 
Variable ordering: 693, 711, 3148, 3535
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3535	{x160}	1	0
3	3535	{x160}	0	1
4	3148	{FB_HIT}	2	3
5	711	{HD64461}	2	4
6	693	{FB}	2	5
# END BDD 1017 (T 1 484)

# BEGIN BDD 1018 (T 1 485)
BDD tree for ({x161} || !({FB_ARMCLCD} && {FB} && {ARM} && {ARM_AMBA})) && (!({x161}) || {FB_ARMCLCD} && {FB} && {ARM} && {ARM_AMBA})
Variables: 3886. 
Variable ordering: 209, 693, 768, 853, 3536
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3536	{x161}	1	0
3	3536	{x161}	0	1
4	853	{ARM_AMBA}	2	3
5	768	{FB_ARMCLCD}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 1018 (T 1 485)

# BEGIN BDD 1019 (T 1 486)
BDD tree for ({x162} || !({FB_P9100} && {FB_SBUS})) && (!({x162}) || {FB_P9100} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 178, 3371, 3537
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3537	{x162}	1	0
3	3537	{x162}	0	1
4	3371	{FB_SBUS}	2	3
5	178	{FB_P9100}	2	4
# END BDD 1019 (T 1 486)

# BEGIN BDD 1020 (T 1 487)
BDD tree for ({x163} || !({FB_VALKYRIE} && {FB} && {MAC} || {PPC_PMAC})) && (!({x163}) || {FB_VALKYRIE} && {FB} && {MAC} || {PPC_PMAC})
Variables: 3886. 
Variable ordering: 76, 693, 1505, 2173, 3538
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3538	{x163}	1	0
3	3538	{x163}	0	1
4	2173	{FB_VALKYRIE}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
7	693	{FB}	2	4
8	76	{MAC}	6	7
# END BDD 1020 (T 1 487)

# BEGIN BDD 1021 (T 1 488)
BDD tree for ({x164} || !({FB_VIRTUAL} && {FB})) && (!({x164}) || {FB_VIRTUAL} && {FB})
Variables: 3886. 
Variable ordering: 693, 2707, 3539
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3539	{x164}	1	0
3	3539	{x164}	0	1
4	2707	{FB_VIRTUAL}	2	3
5	693	{FB}	2	4
# END BDD 1021 (T 1 488)

# BEGIN BDD 1022 (T 1 489)
BDD tree for ({x165} || !({FB_RIVA} && {FB} && {PCI})) && (!({x165}) || {FB_RIVA} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3068, 3540
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3540	{x165}	1	0
3	3540	{x165}	0	1
4	3068	{FB_RIVA}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1022 (T 1 489)

# BEGIN BDD 1023 (T 1 490)
BDD tree for ({x166} || !({FB_NVIDIA} && {FB} && {PCI})) && (!({x166}) || {FB_NVIDIA} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3004, 3541
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3541	{x166}	1	0
3	3541	{x166}	0	1
4	3004	{FB_NVIDIA}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1023 (T 1 490)

# BEGIN BDD 1024 (T 1 491)
BDD tree for ({x167} || !({FB_PVR2} && {FB} && {SH_DREAMCAST})) && (!({x167}) || {FB_PVR2} && {FB} && {SH_DREAMCAST})
Variables: 3886. 
Variable ordering: 32, 693, 3024, 3542
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3542	{x167}	1	0
3	3542	{x167}	0	1
4	3024	{FB_PVR2}	2	3
5	693	{FB}	2	4
6	32	{SH_DREAMCAST}	2	5
# END BDD 1024 (T 1 491)

# BEGIN BDD 1025 (T 1 492)
BDD tree for ({x168} || !({FB_NEOMAGIC} && {FB} && {PCI})) && (!({x168}) || {FB_NEOMAGIC} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2275, 3543
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3543	{x168}	1	0
3	3543	{x168}	0	1
4	2275	{FB_NEOMAGIC}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1025 (T 1 492)

# BEGIN BDD 1026 (T 1 493)
BDD tree for ({x169} || !({FB_PM2} && {FB} && {AMIGA} && {BROKEN} || {PCI})) && (!({x169}) || {FB_PM2} && {FB} && {AMIGA} && {BROKEN} || {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1589, 2059, 2592, 3544
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3544	{x169}	1	0
3	3544	{x169}	0	1
4	2592	{AMIGA}	2	3
5	2059	{BROKEN}	2	4
6	1589	{FB_PM2}	2	5
7	693	{FB}	2	6
8	1589	{FB_PM2}	2	3
9	693	{FB}	2	8
10	210	{PCI}	7	9
# END BDD 1026 (T 1 493)

# BEGIN BDD 1027 (T 1 494)
BDD tree for ({x170} || !({FB_HGA} && {FB} && {X86})) && (!({x170}) || {FB_HGA} && {FB} && {X86})
Variables: 3886. 
Variable ordering: 693, 944, 1244, 3545
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3545	{x170}	1	0
3	3545	{x170}	0	1
4	1244	{X86}	2	3
5	944	{FB_HGA}	2	4
6	693	{FB}	2	5
# END BDD 1027 (T 1 494)

# BEGIN BDD 1028 (T 1 495)
BDD tree for ({x171} || !({FB_GEODE_GX1} && {FB_GEODE} && {EXPERIMENTAL})) && (!({x171}) || {FB_GEODE_GX1} && {FB_GEODE} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1711, 2276, 2582, 3546
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3546	{x171}	1	0
3	3546	{x171}	0	1
4	2582	{FB_GEODE_GX1}	2	3
5	2276	{FB_GEODE}	2	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 1028 (T 1 495)

# BEGIN BDD 1029 (T 1 496)
BDD tree for ({x172} || !({FB_Q40} && {FB} && {Q40})) && (!({x172}) || {FB_Q40} && {FB} && {Q40})
Variables: 3886. 
Variable ordering: 693, 804, 2762, 3547
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3547	{x172}	1	0
3	3547	{x172}	0	1
4	2762	{Q40}	2	3
5	804	{FB_Q40}	2	4
6	693	{FB}	2	5
# END BDD 1029 (T 1 496)

# BEGIN BDD 1030 (T 1 497)
BDD tree for ({x173} || !({FB_VGA16} && {FB} && {X86} || {PPC})) && (!({x173}) || {FB_VGA16} && {FB} && {X86} || {PPC})
Variables: 3886. 
Variable ordering: 693, 1244, 2673, 3298, 3548
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3548	{x173}	1	0
3	3548	{x173}	0	1
4	3298	{FB_VGA16}	2	3
5	2673	{PPC}	2	4
6	1244	{X86}	5	4
7	693	{FB}	2	6
# END BDD 1030 (T 1 497)

# BEGIN BDD 1031 (T 1 498)
BDD tree for ({x174} || !({FB_3DFX} && {FB} && {PCI})) && (!({x174}) || {FB_3DFX} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3037, 3549
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3549	{x174}	1	0
3	3549	{x174}	0	1
4	3037	{FB_3DFX}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1031 (T 1 498)

# BEGIN BDD 1032 (T 1 499)
BDD tree for ({x175} || !({FB_ACORN} && {FB} && {ARM} && {ARCH_ACORN} || {ARCH_CLPS7500})) && (!({x175}) || {FB_ACORN} && {FB} && {ARM} && {ARCH_ACORN} || {ARCH_CLPS7500})
Variables: 3886. 
Variable ordering: 209, 693, 1273, 2406, 2542, 3550
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3550	{x175}	1	0
3	3550	{x175}	0	1
4	2542	{ARCH_ACORN}	2	3
5	2406	{FB_ACORN}	2	4
6	2406	{FB_ACORN}	2	3
7	1273	{ARCH_CLPS7500}	5	6
8	693	{FB}	2	7
9	209	{ARM}	2	8
# END BDD 1032 (T 1 499)

# BEGIN BDD 1033 (T 1 500)
BDD tree for ({x176} || !({FB_RADEON} && {FB} && {PCI})) && (!({x176}) || {FB_RADEON} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2754, 3551
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3551	{x176}	1	0
3	3551	{x176}	0	1
4	2754	{FB_RADEON}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1033 (T 1 500)

# BEGIN BDD 1034 (T 1 501)
BDD tree for ({x177} || !({FB_ATY128} && {FB} && {PCI})) && (!({x177}) || {FB_ATY128} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 950, 3552
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3552	{x177}	1	0
3	3552	{x177}	0	1
4	950	{FB_ATY128}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1034 (T 1 501)

# BEGIN BDD 1035 (T 1 502)
BDD tree for ({x178} || !({FB_TGA} && {FB} && {ALPHA})) && (!({x178}) || {FB_TGA} && {FB} && {ALPHA})
Variables: 3886. 
Variable ordering: 642, 693, 1878, 3553
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3553	{x178}	1	0
3	3553	{x178}	0	1
4	1878	{ALPHA}	2	3
5	693	{FB}	2	4
6	642	{FB_TGA}	2	5
# END BDD 1035 (T 1 502)

# BEGIN BDD 1036 (T 1 503)
BDD tree for ({x179} || !({FB_CYBER} && {FB} && {ZORRO} && {BROKEN})) && (!({x179}) || {FB_CYBER} && {FB} && {ZORRO} && {BROKEN})
Variables: 3886. 
Variable ordering: 686, 693, 2059, 2526, 3554
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3554	{x179}	1	0
3	3554	{x179}	0	1
4	2526	{ZORRO}	2	3
5	2059	{BROKEN}	2	4
6	693	{FB}	2	5
7	686	{FB_CYBER}	2	6
# END BDD 1036 (T 1 503)

# BEGIN BDD 1037 (T 1 504)
BDD tree for ({x200} || !({FB_APOLLO} && {FB} && {APOLLO})) && (!({x200}) || {FB_APOLLO} && {FB} && {APOLLO})
Variables: 3886. 
Variable ordering: 693, 3189, 3278, 3575
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3575	{x200}	1	0
3	3575	{x200}	0	1
4	3278	{FB_APOLLO}	2	3
5	3189	{APOLLO}	2	4
6	693	{FB}	2	5
# END BDD 1037 (T 1 504)

# BEGIN BDD 1038 (T 1 505)
BDD tree for ({x180} || !({FB_STI} && {FB} && {PARISC})) && (!({x180}) || {FB_STI} && {FB} && {PARISC})
Variables: 3886. 
Variable ordering: 693, 1430, 2575, 3555
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3555	{x180}	1	0
3	3555	{x180}	0	1
4	2575	{PARISC}	2	3
5	1430	{FB_STI}	2	4
6	693	{FB}	2	5
# END BDD 1038 (T 1 505)

# BEGIN BDD 1039 (T 1 506)
BDD tree for ({x181} || !({FB_LEO} && {FB_SBUS})) && (!({x181}) || {FB_LEO} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 1065, 3371, 3556
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3556	{x181}	1	0
3	3556	{x181}	0	1
4	3371	{FB_SBUS}	2	3
5	1065	{FB_LEO}	2	4
# END BDD 1039 (T 1 506)

# BEGIN BDD 1040 (T 1 507)
BDD tree for ({x182} || !({FB_CG14} && {FB_SBUS})) && (!({x182}) || {FB_CG14} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 1769, 3371, 3557
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3557	{x182}	1	0
3	3557	{x182}	0	1
4	3371	{FB_SBUS}	2	3
5	1769	{FB_CG14}	2	4
# END BDD 1040 (T 1 507)

# BEGIN BDD 1041 (T 1 508)
BDD tree for ({x183} || !({FB_CT65550} && {FB} && {PPC})) && (!({x183}) || {FB_CT65550} && {FB} && {PPC})
Variables: 3886. 
Variable ordering: 0, 693, 2673, 3558
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3558	{x183}	1	0
3	3558	{x183}	0	1
4	2673	{PPC}	2	3
5	693	{FB}	2	4
6	0	{FB_CT65550}	2	5
# END BDD 1041 (T 1 508)

# BEGIN BDD 1042 (T 1 509)
BDD tree for ({x184} || !({FB_PMAG_AA} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x184}) || {FB_PMAG_AA} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 667, 693, 3166, 3559
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3559	{x184}	1	0
3	3559	{x184}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	693	{FB}	2	4
6	667	{FB_PMAG_AA}	2	5
7	179	{TC}	2	6
# END BDD 1042 (T 1 509)

# BEGIN BDD 1043 (T 1 510)
BDD tree for ({x185} || !({FB_FM2} && {FB} && {ZORRO})) && (!({x185}) || {FB_FM2} && {FB} && {ZORRO})
Variables: 3886. 
Variable ordering: 692, 693, 2526, 3560
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3560	{x185}	1	0
3	3560	{x185}	0	1
4	2526	{ZORRO}	2	3
5	693	{FB}	2	4
6	692	{FB_FM2}	2	5
# END BDD 1043 (T 1 510)

# BEGIN BDD 1044 (T 1 511)
BDD tree for ({x186} || !({FB_SA1100} && {FB} && {ARM} && {ARCH_SA1100})) && (!({x186}) || {FB_SA1100} && {FB} && {ARM} && {ARCH_SA1100})
Variables: 3886. 
Variable ordering: 209, 693, 1034, 1203, 3561
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3561	{x186}	1	0
3	3561	{x186}	0	1
4	1203	{FB_SA1100}	2	3
5	1034	{ARCH_SA1100}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 1044 (T 1 511)

# BEGIN BDD 1045 (T 1 512)
BDD tree for ({x187} || !({FB_SIS} && {FB} && {PCI})) && (!({x187}) || {FB_SIS} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 436, 693, 3562
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3562	{x187}	1	0
3	3562	{x187}	0	1
4	693	{FB}	2	3
5	436	{FB_SIS}	2	4
6	210	{PCI}	2	5
# END BDD 1045 (T 1 512)

# BEGIN BDD 1046 (T 1 513)
BDD tree for ({x188} || !({FB_CG6} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})) && (!({x188}) || {FB_CG6} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})
Variables: 3886. 
Variable ordering: 693, 905, 1479, 1498, 2407, 2470, 2743, 3371, 3563
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3563	{x188}	1	0
3	3563	{x188}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	2743	{FB_SUN3}	2	3
8	2743	{FB_SUN3}	4	3
9	2470	{SPARC64}	7	8
10	2407	{SPARC32}	9	8
11	1498	{SUN3}	6	10
12	1479	{SUN3X}	11	10
13	905	{FB_CG6}	2	12
14	693	{FB}	2	13
# END BDD 1046 (T 1 513)

# BEGIN BDD 1047 (T 1 514)
BDD tree for ({x189} || !({FB_BW2} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})) && (!({x189}) || {FB_BW2} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})
Variables: 3886. 
Variable ordering: 693, 1479, 1498, 2139, 2407, 2470, 2743, 3371, 3564
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3564	{x189}	1	0
3	3564	{x189}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	2139	{FB_BW2}	2	6
8	2743	{FB_SUN3}	2	3
9	2743	{FB_SUN3}	4	3
10	2470	{SPARC64}	8	9
11	2407	{SPARC32}	10	9
12	2139	{FB_BW2}	2	11
13	1498	{SUN3}	7	12
14	1479	{SUN3X}	13	12
15	693	{FB}	2	14
# END BDD 1047 (T 1 514)

# BEGIN BDD 1048 (T 1 515)
BDD tree for ({x190} || !({FB_VIRGE} && {FB} && {ZORRO} && {BROKEN})) && (!({x190}) || {FB_VIRGE} && {FB} && {ZORRO} && {BROKEN})
Variables: 3886. 
Variable ordering: 693, 2059, 2306, 2526, 3565
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3565	{x190}	1	0
3	3565	{x190}	0	1
4	2526	{ZORRO}	2	3
5	2306	{FB_VIRGE}	2	4
6	2059	{BROKEN}	2	5
7	693	{FB}	2	6
# END BDD 1048 (T 1 515)

# BEGIN BDD 1049 (T 1 516)
BDD tree for ({x191} || !({FB_TCX} && {FB_SBUS})) && (!({x191}) || {FB_TCX} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 2773, 3371, 3566
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3566	{x191}	1	0
3	3566	{x191}	0	1
4	3371	{FB_SBUS}	2	3
5	2773	{FB_TCX}	2	4
# END BDD 1049 (T 1 516)

# BEGIN BDD 1050 (T 1 517)
BDD tree for ({x192} || !({FB_MAC} && {FB} && {MAC})) && (!({x192}) || {FB_MAC} && {FB} && {MAC})
Variables: 3886. 
Variable ordering: 76, 693, 3205, 3567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3567	{x192}	1	0
3	3567	{x192}	0	1
4	3205	{FB_MAC}	2	3
5	693	{FB}	2	4
6	76	{MAC}	2	5
# END BDD 1050 (T 1 517)

# BEGIN BDD 1051 (T 1 518)
BDD tree for ({x201} || !({FB_HP300} && {FB} && {HP300})) && (!({x201}) || {FB_HP300} && {FB} && {HP300})
Variables: 3886. 
Variable ordering: 693, 1144, 2080, 3576
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3576	{x201}	1	0
3	3576	{x201}	0	1
4	2080	{FB_HP300}	2	3
5	1144	{HP300}	2	4
6	693	{FB}	2	5
# END BDD 1051 (T 1 518)

# BEGIN BDD 1052 (T 1 519)
BDD tree for ({x193} || !({FB_MAXINE} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x193}) || {FB_MAXINE} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 693, 3089, 3166, 3568
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3568	{x193}	1	0
3	3568	{x193}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	3089	{FB_MAXINE}	2	4
6	693	{FB}	2	5
7	179	{TC}	2	6
# END BDD 1052 (T 1 519)

# BEGIN BDD 1053 (T 1 520)
BDD tree for ({x194} || !({FB_ASILIANT} && {FB} && {PCI})) && (!({x194}) || {FB_ASILIANT} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 630, 693, 3569
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3569	{x194}	1	0
3	3569	{x194}	0	1
4	693	{FB}	2	3
5	630	{FB_ASILIANT}	2	4
6	210	{PCI}	2	5
# END BDD 1053 (T 1 520)

# BEGIN BDD 1054 (T 1 521)
BDD tree for ({x195} || !({FB_RADEON_OLD} && {FB} && {PCI})) && (!({x195}) || {FB_RADEON_OLD} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1522, 3570
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3570	{x195}	1	0
3	3570	{x195}	0	1
4	1522	{FB_RADEON_OLD}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1054 (T 1 521)

# BEGIN BDD 1055 (T 1 522)
BDD tree for ({x202} || !({FB_IMSTT} && {FB} && {PCI})) && (!({x202}) || {FB_IMSTT} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2017, 3577
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3577	{x202}	1	0
3	3577	{x202}	0	1
4	2017	{FB_IMSTT}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1055 (T 1 522)

# BEGIN BDD 1056 (T 1 523)
BDD tree for ({x196} || !({FB_PMAG_BA} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x196}) || {FB_PMAG_BA} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 398, 693, 3166, 3571
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3571	{x196}	1	0
3	3571	{x196}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	693	{FB}	2	4
6	398	{FB_PMAG_BA}	2	5
7	179	{TC}	2	6
# END BDD 1056 (T 1 523)

# BEGIN BDD 1057 (T 1 524)
BDD tree for ({x197} || !({FB_IGA} && {SPARC32} && {FB_PCI})) && (!({x197}) || {FB_IGA} && {SPARC32} && {FB_PCI})
Variables: 3886. 
Variable ordering: 1765, 2407, 3299, 3572
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3572	{x197}	1	0
3	3572	{x197}	0	1
4	3299	{FB_IGA}	2	3
5	2407	{SPARC32}	2	4
6	1765	{FB_PCI}	2	5
# END BDD 1057 (T 1 524)

# BEGIN BDD 1058 (T 1 525)
BDD tree for ({x198} || !({FB_KYRO} && {FB} && {PCI})) && (!({x198}) || {FB_KYRO} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2670, 3573
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3573	{x198}	1	0
3	3573	{x198}	0	1
4	2670	{FB_KYRO}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1058 (T 1 525)

# BEGIN BDD 1059 (T 1 526)
BDD tree for ({x199} || !({FB_TRIDENT} && {FB} && {PCI})) && (!({x199}) || {FB_TRIDENT} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2733, 3574
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3574	{x199}	1	0
3	3574	{x199}	0	1
4	2733	{FB_TRIDENT}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1059 (T 1 526)

# BEGIN BDD 1060 (T 1 527)
BDD tree for {FB_SBUS} || (!(false) || ({FB_CG14})) && (!({FB_CG14}) || (false))
Variables: 3886. 
Variable ordering: 1769, 3371
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3371	{FB_SBUS}	0	1
3	1769	{FB_CG14}	1	2
# END BDD 1060 (T 1 527)

# BEGIN BDD 1061 (T 1 528)
BDD tree for {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3} || (!(false) || ({FB_CG3})) && (!({FB_CG3}) || (false))
Variables: 3886. 
Variable ordering: 693, 766, 1479, 1498, 2407, 2470, 2743, 3371
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	766	{FB_CG3}	1	0
3	3371	{FB_SBUS}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	4	3
6	2743	{FB_SUN3}	0	1
7	2743	{FB_SUN3}	3	1
8	2470	{SPARC64}	6	7
9	2407	{SPARC32}	8	7
10	1498	{SUN3}	5	9
11	1479	{SUN3X}	10	9
12	766	{FB_CG3}	1	11
13	693	{FB}	2	12
# END BDD 1061 (T 1 528)

# BEGIN BDD 1062 (T 1 529)
BDD tree for {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3} || (!(false) || ({FB_CG6})) && (!({FB_CG6}) || (false))
Variables: 3886. 
Variable ordering: 693, 905, 1479, 1498, 2407, 2470, 2743, 3371
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	905	{FB_CG6}	1	0
3	3371	{FB_SBUS}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	4	3
6	2743	{FB_SUN3}	0	1
7	2743	{FB_SUN3}	3	1
8	2470	{SPARC64}	6	7
9	2407	{SPARC32}	8	7
10	1498	{SUN3}	5	9
11	1479	{SUN3X}	10	9
12	905	{FB_CG6}	1	11
13	693	{FB}	2	12
# END BDD 1062 (T 1 529)

# BEGIN BDD 1063 (T 1 530)
BDD tree for {FB} && {ZORRO} || {PCI} || (!(false) || ({FB_CIRRUS})) && (!({FB_CIRRUS}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 2397, 2526
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2397	{FB_CIRRUS}	1	0
3	2526	{ZORRO}	0	1
4	2397	{FB_CIRRUS}	1	3
5	693	{FB}	2	4
6	693	{FB}	2	1
7	210	{PCI}	5	6
# END BDD 1063 (T 1 530)

# BEGIN BDD 1064 (T 1 531)
BDD tree for {FB} && {ARM} && {ARCH_CLPS711X} || (!(false) || ({FB_CLPS711X})) && (!({FB_CLPS711X}) || (false))
Variables: 3886. 
Variable ordering: 209, 626, 693, 2969
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	626	{FB_CLPS711X}	1	0
3	2969	{ARCH_CLPS711X}	0	1
4	693	{FB}	0	3
5	626	{FB_CLPS711X}	1	4
6	209	{ARM}	2	5
# END BDD 1064 (T 1 531)

# BEGIN BDD 1065 (T 1 532)
BDD tree for {FB} && {PPC_PMAC} || (!(false) || ({FB_CONTROL})) && (!({FB_CONTROL}) || (false))
Variables: 3886. 
Variable ordering: 693, 1505, 1586
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1586	{FB_CONTROL}	1	0
3	1505	{PPC_PMAC}	2	1
4	693	{FB}	2	3
# END BDD 1065 (T 1 532)

# BEGIN BDD 1066 (T 1 533)
BDD tree for {FB} && {PPC} || (!(false) || ({FB_CT65550})) && (!({FB_CT65550}) || (false))
Variables: 3886. 
Variable ordering: 0, 693, 2673
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2673	{PPC}	0	1
3	693	{FB}	0	2
4	0	{FB_CT65550}	1	3
# END BDD 1066 (T 1 533)

# BEGIN BDD 1067 (T 2 1)
BDD tree for {FB} && {ZORRO} && {BROKEN} || (!(false) || ({FB_CYBER})) && (!({FB_CYBER}) || (false)) && true || (!({x210} || {x21} || {x211} || {x212} || {x213} || {x214} || {x215} || {x216} || {x217} || {x58} || {x70} || {x218} || {x219} || {x133} || {x127} || {x220} || {x221} || {x222} || {x223} || {x224}) || ({FW_LOADER})) && (!({FW_LOADER}) || ({x210} || {x21} || {x211} || {x212} || {x213} || {x214} || {x215} || {x216} || {x217} || {x58} || {x70} || {x218} || {x219} || {x133} || {x127} || {x220} || {x221} || {x222} || {x223} || {x224})) && true || (!({x225} || {x226} || {x227} || {x228} || {x229} || {x230} || {x231} || {x232} || {x233} || {x234} || {x235} || {x236}) || ({GAMEPORT})) && (!({GAMEPORT}) || ({x225} || {x226} || {x227} || {x228} || {x229} || {x230} || {x231} || {x232} || {x233} || {x234} || {x235} || {x236})) && true || (!(false) || ({HFSPLUS_FS})) && (!({HFSPLUS_FS}) || (false)) && true || (!(false) || ({HIGHMEM4G})) && (!({HIGHMEM4G}) || (false)) && true || (!(false) || ({HIGHMEM64G})) && (!({HIGHMEM64G}) || (false)) && true || (!(false) || ({HPET_TIMER})) && (!({HPET_TIMER}) || (false)) && true || (!(false) || ({HPFS_FS})) && (!({HPFS_FS}) || (false)) && true || (!({x237} || {x238} || {x239} || {x240} || {x241}) || ({I2C})) && (!({I2C}) || ({x237} || {x238} || {x239} || {x240} || {x241})) && true || (!(false) || ({I8K})) && (!({I8K}) || (false)) && true || (!(false) || ({IDE})) && (!({IDE}) || (false))
Variables: 3886. 
Variable ordering: 88, 686, 693, 756, 913, 1032, 1110, 1770, 2059, 2399, 2404, 2510, 2526, 3270, 3396, 3433, 3445, 3502, 3508, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2526	{ZORRO}	0	1
3	2059	{BROKEN}	0	2
4	693	{FB}	0	3
5	686	{FB_CYBER}	1	4
# END BDD 1067 (T 2 1)

# BEGIN BDD 1068 (T 2 2)
BDD tree for {FB} && {PCI} && {BROKEN} || {SPARC64} || (!(false) || ({FB_CYBER2000})) && (!({FB_CYBER2000}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 2059, 2470, 3074
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3074	{FB_CYBER2000}	1	0
3	2470	{SPARC64}	2	1
4	2059	{BROKEN}	3	1
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1068 (T 2 2)

# BEGIN BDD 1069 (T 2 3)
BDD tree for {FB} && {EXPERIMENTAL} && {PCI} && {MIPS} || (!(false) || ({FB_E1356})) && (!({FB_E1356}) || (false))
Variables: 3886. 
Variable ordering: 69, 210, 693, 1711, 3017
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3017	{FB_E1356}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	693	{FB}	2	3
5	210	{PCI}	2	4
6	69	{MIPS}	2	5
# END BDD 1069 (T 2 3)

# BEGIN BDD 1070 (T 2 4)
BDD tree for {FB} && {SUPERH} || {ARCH_CEIVA} || (!(false) || ({FB_EPSON1355})) && (!({FB_EPSON1355}) || (false))
Variables: 3886. 
Variable ordering: 693, 969, 1272, 1320
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	969	{FB_EPSON1355}	1	0
3	1320	{ARCH_CEIVA}	0	1
4	1272	{SUPERH}	3	1
5	969	{FB_EPSON1355}	1	4
6	693	{FB}	2	5
# END BDD 1070 (T 2 4)

# BEGIN BDD 1071 (T 2 5)
BDD tree for {FB_SBUS} && {SPARC64} || (!(false) || ({FB_FFB})) && (!({FB_FFB}) || (false))
Variables: 3886. 
Variable ordering: 1478, 2470, 3371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3371	{FB_SBUS}	0	1
3	2470	{SPARC64}	0	2
4	1478	{FB_FFB}	1	3
# END BDD 1071 (T 2 5)

# BEGIN BDD 1072 (T 2 6)
BDD tree for {FB} && {ZORRO} || (!(false) || ({FB_FM2})) && (!({FB_FM2}) || (false))
Variables: 3886. 
Variable ordering: 692, 693, 2526
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2526	{ZORRO}	0	1
3	693	{FB}	0	2
4	692	{FB_FM2}	1	3
# END BDD 1072 (T 2 6)

# BEGIN BDD 1073 (T 2 7)
BDD tree for (!(false) || ({FB_G364})) && (!({FB_G364}) || (false))
Variables: 3886. 
Variable ordering: 2312
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2312	{FB_G364}	1	0
# END BDD 1073 (T 2 7)

# BEGIN BDD 1074 (T 2 8)
BDD tree for {FB} && {SGI_IP32} || {X86_VISWS} || (!(false) || ({FB_GBE})) && (!({FB_GBE}) || (false))
Variables: 3886. 
Variable ordering: 362, 693, 995, 2751
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	995	{FB_GBE}	1	0
3	2751	{SGI_IP32}	0	1
4	995	{FB_GBE}	1	3
5	693	{FB}	2	4
6	693	{FB}	2	1
7	362	{X86_VISWS}	5	6
# END BDD 1074 (T 2 8)

# BEGIN BDD 1075 (T 2 9)
BDD tree for {FB_GBE} || (!({FB_GBE}) || ({FB_GBE_MEM})) && (!({FB_GBE_MEM}) || ({FB_GBE}))
Variables: 3886. 
Variable ordering: 995, 3195
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3195	{FB_GBE_MEM}	1	0
3	995	{FB_GBE}	2	1
# END BDD 1075 (T 2 9)

# BEGIN BDD 1076 (T 2 10)
BDD tree for {FB} && {EXPERIMENTAL} && {X86} || (!(false) || ({FB_GEODE})) && (!({FB_GEODE}) || (false))
Variables: 3886. 
Variable ordering: 693, 1244, 1711, 2276
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2276	{FB_GEODE}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1244	{X86}	2	3
5	693	{FB}	2	4
# END BDD 1076 (T 2 10)

# BEGIN BDD 1077 (T 2 11)
BDD tree for {FB_GEODE} && {EXPERIMENTAL} || (!(false) || ({FB_GEODE_GX1})) && (!({FB_GEODE_GX1}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2276, 2582
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2582	{FB_GEODE_GX1}	1	0
3	2276	{FB_GEODE}	2	1
4	1711	{EXPERIMENTAL}	2	3
# END BDD 1077 (T 2 11)

# BEGIN BDD 1078 (T 2 12)
BDD tree for {FB} && {X86} || (!(false) || ({FB_HGA})) && (!({FB_HGA}) || (false))
Variables: 3886. 
Variable ordering: 693, 944, 1244
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	944	{FB_HGA}	1	0
3	1244	{X86}	0	1
4	944	{FB_HGA}	1	3
5	693	{FB}	2	4
# END BDD 1078 (T 2 12)

# BEGIN BDD 1079 (T 2 13)
BDD tree for {FB_HGA} && {EXPERIMENTAL} || (!(false) || ({FB_HGA_ACCEL})) && (!({FB_HGA_ACCEL}) || (false))
Variables: 3886. 
Variable ordering: 944, 1711, 1918
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1918	{FB_HGA_ACCEL}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	944	{FB_HGA}	2	3
# END BDD 1079 (T 2 13)

# BEGIN BDD 1080 (T 2 14)
BDD tree for {FB} && {HD64461} || (!(false) || ({FB_HIT})) && (!({FB_HIT}) || (false))
Variables: 3886. 
Variable ordering: 693, 711, 3148
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3148	{FB_HIT}	1	0
3	711	{HD64461}	2	1
4	693	{FB}	2	3
# END BDD 1080 (T 2 14)

# BEGIN BDD 1081 (T 2 15)
BDD tree for (!(false) || ({FB_HP300})) && (!({FB_HP300}) || ({FB} && {HP300}))
Variables: 3886. 
Variable ordering: 693, 1144, 2080
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2080	{FB_HP300}	1	0
3	1144	{HP300}	2	1
4	693	{FB}	2	3
# END BDD 1081 (T 2 15)

# BEGIN BDD 1082 (T 2 16)
BDD tree for {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64} || (!(false) || ({FB_I810})) && (!({FB_I810}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1673, 1711
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1673	{FB_I810}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1673	{FB_I810}	1	3
5	1244	{X86}	2	4
6	1184	{X86_64}	2	5
7	693	{FB}	2	6
8	210	{PCI}	2	7
# END BDD 1082 (T 2 16)

# BEGIN BDD 1083 (T 2 17)
BDD tree for {FB_I810} || (!(false) || ({FB_I810_GTF})) && (!({FB_I810_GTF}) || (false))
Variables: 3886. 
Variable ordering: 1673, 2889
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2889	{FB_I810_GTF}	1	0
3	1673	{FB_I810}	2	1
# END BDD 1083 (T 2 17)

# BEGIN BDD 1084 (T 2 18)
BDD tree for {SPARC32} && {FB_PCI} || (!(false) || ({FB_IGA})) && (!({FB_IGA}) || (false))
Variables: 3886. 
Variable ordering: 1765, 2407, 3299
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3299	{FB_IGA}	1	0
3	2407	{SPARC32}	2	1
4	1765	{FB_PCI}	2	3
# END BDD 1084 (T 2 18)

# BEGIN BDD 1085 (T 2 19)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_IMSTT})) && (!({FB_IMSTT}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 2017
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2017	{FB_IMSTT}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 1085 (T 2 19)

# BEGIN BDD 1086 (T 2 20)
BDD tree for {FB} && {ARM} && {ARCH_IMX} || (!(false) || ({FB_IMX})) && (!({FB_IMX}) || (false))
Variables: 3886. 
Variable ordering: 209, 693, 1319, 2902
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1319	{FB_IMX}	1	0
3	2902	{ARCH_IMX}	0	1
4	1319	{FB_IMX}	1	3
5	693	{FB}	2	4
6	209	{ARM}	2	5
# END BDD 1086 (T 2 20)

# BEGIN BDD 1087 (T 2 21)
BDD tree for {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64} || (!(false) || ({FB_INTEL})) && (!({FB_INTEL}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1711, 2744
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2744	{FB_INTEL}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1244	{X86}	2	3
5	1184	{X86_64}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1087 (T 2 21)

# BEGIN BDD 1088 (T 2 22)
BDD tree for {FB_INTEL} || (!(false) || ({FB_INTEL_DEBUG})) && (!({FB_INTEL_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 13, 2744
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2744	{FB_INTEL}	0	1
3	13	{FB_INTEL_DEBUG}	1	2
# END BDD 1088 (T 2 22)

# BEGIN BDD 1089 (T 2 23)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_KYRO})) && (!({FB_KYRO}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 2670
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2670	{FB_KYRO}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 1089 (T 2 23)

# BEGIN BDD 1090 (T 2 24)
BDD tree for {FB_SBUS} || (!(false) || ({FB_LEO})) && (!({FB_LEO}) || (false))
Variables: 3886. 
Variable ordering: 1065, 3371
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3371	{FB_SBUS}	0	1
3	1065	{FB_LEO}	1	2
# END BDD 1090 (T 2 24)

# BEGIN BDD 1091 (T 2 25)
BDD tree for {FB} && {MAC} || (!(false) || ({FB_MAC})) && (!({FB_MAC}) || (false))
Variables: 3886. 
Variable ordering: 76, 693, 3205
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3205	{FB_MAC}	1	0
3	693	{FB}	2	1
4	76	{MAC}	2	3
# END BDD 1091 (T 2 25)

# BEGIN BDD 1092 (T 2 26)
BDD tree for (!({x203} || {x204} || {x205} || {x206} || {x207}) || ({FB_MACMODES})) && (!({FB_MACMODES}) || ({x203} || {x204} || {x144} || {x151} || {x152} || {x205} || {x163} || {x206} || {x207} || {x192} || {x208}))
Variables: 3886. 
Variable ordering: 1798, 3519, 3526, 3527, 3538, 3567, 3578, 3579, 3580, 3581, 3582, 3583
Vertices: 19
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3582	{x207}	1	0
3	3581	{x206}	2	0
4	3580	{x205}	3	0
5	3579	{x204}	4	0
6	3578	{x203}	5	0
7	3583	{x208}	0	1
8	3582	{x207}	7	1
9	3581	{x206}	8	1
10	3580	{x205}	9	1
11	3579	{x204}	10	1
12	3578	{x203}	11	1
13	3567	{x192}	12	1
14	3538	{x163}	13	1
15	3527	{x152}	14	1
17	3519	{x144}	16	1
16	3526	{x151}	15	1
18	1798	{FB_MACMODES}	6	17
# END BDD 1092 (T 2 26)

# BEGIN BDD 1093 (T 2 27)
BDD tree for ({x203} || !({FB_ATY} && {FB} && {PPC})) && (!({x203}) || {FB_ATY} && {FB} && {PPC})
Variables: 3886. 
Variable ordering: 26, 693, 2673, 3578
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3578	{x203}	1	0
3	3578	{x203}	0	1
4	2673	{PPC}	2	3
5	693	{FB}	2	4
6	26	{FB_ATY}	2	5
# END BDD 1093 (T 2 27)

# BEGIN BDD 1094 (T 2 28)
BDD tree for ({x204} || !({FB_ATY128} && {FB} && {PCI} && {PPC_PMAC})) && (!({x204}) || {FB_ATY128} && {FB} && {PCI} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 210, 693, 950, 1505, 3579
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3579	{x204}	1	0
3	3579	{x204}	0	1
4	1505	{PPC_PMAC}	2	3
5	950	{FB_ATY128}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1094 (T 2 28)

# BEGIN BDD 1095 (T 2 29)
BDD tree for ({x144} || !({FB_PLATINUM} && {FB} && {PPC_PMAC})) && (!({x144}) || {FB_PLATINUM} && {FB} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 693, 1505, 2475, 3519
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3519	{x144}	1	0
3	3519	{x144}	0	1
4	2475	{FB_PLATINUM}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
# END BDD 1095 (T 2 29)

# BEGIN BDD 1096 (T 2 30)
BDD tree for ({x151} || !({FB_OF} && {FB} && {PPC64} || {PPC_OF})) && (!({x151}) || {FB_OF} && {FB} && {PPC64} || {PPC_OF})
Variables: 3886. 
Variable ordering: 693, 1958, 2347, 3362, 3526
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3526	{x151}	1	0
3	3526	{x151}	0	1
4	3362	{PPC64}	2	3
5	2347	{PPC_OF}	4	3
6	1958	{FB_OF}	2	5
7	693	{FB}	2	6
# END BDD 1096 (T 2 30)

# BEGIN BDD 1097 (T 2 31)
BDD tree for ({x152} || !({FB_CONTROL} && {FB} && {PPC_PMAC})) && (!({x152}) || {FB_CONTROL} && {FB} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 693, 1505, 1586, 3527
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3527	{x152}	1	0
3	3527	{x152}	0	1
4	1586	{FB_CONTROL}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
# END BDD 1097 (T 2 31)

# BEGIN BDD 1098 (T 2 32)
BDD tree for ({x205} || !({FB_RADEON} && {FB} && {PCI} && {PPC_OF})) && (!({x205}) || {FB_RADEON} && {FB} && {PCI} && {PPC_OF})
Variables: 3886. 
Variable ordering: 210, 693, 2347, 2754, 3580
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3580	{x205}	1	0
3	3580	{x205}	0	1
4	2754	{FB_RADEON}	2	3
5	2347	{PPC_OF}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1098 (T 2 32)

# BEGIN BDD 1099 (T 2 33)
BDD tree for ({x163} || !({FB_VALKYRIE} && {FB} && {MAC} || {PPC_PMAC})) && (!({x163}) || {FB_VALKYRIE} && {FB} && {MAC} || {PPC_PMAC})
Variables: 3886. 
Variable ordering: 76, 693, 1505, 2173, 3538
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3538	{x163}	1	0
3	3538	{x163}	0	1
4	2173	{FB_VALKYRIE}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
7	693	{FB}	2	4
8	76	{MAC}	6	7
# END BDD 1099 (T 2 33)

# BEGIN BDD 1100 (T 2 34)
BDD tree for ({x206} || !({FB_RADEON_OLD} && {FB} && {PCI} && {PPC})) && (!({x206}) || {FB_RADEON_OLD} && {FB} && {PCI} && {PPC})
Variables: 3886. 
Variable ordering: 210, 693, 1522, 2673, 3581
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3581	{x206}	1	0
3	3581	{x206}	0	1
4	2673	{PPC}	2	3
5	1522	{FB_RADEON_OLD}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1100 (T 2 34)

# BEGIN BDD 1101 (T 2 35)
BDD tree for ({x207} || !({FB_MATROX} && {FB} && {PCI} && {PPC_PMAC})) && (!({x207}) || {FB_MATROX} && {FB} && {PCI} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 210, 693, 1205, 1505, 3582
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3582	{x207}	1	0
3	3582	{x207}	0	1
4	1505	{PPC_PMAC}	2	3
5	1205	{FB_MATROX}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1101 (T 2 35)

# BEGIN BDD 1102 (T 2 36)
BDD tree for ({x192} || !({FB_MAC} && {FB} && {MAC})) && (!({x192}) || {FB_MAC} && {FB} && {MAC})
Variables: 3886. 
Variable ordering: 76, 693, 3205, 3567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3567	{x192}	1	0
3	3567	{x192}	0	1
4	3205	{FB_MAC}	2	3
5	693	{FB}	2	4
6	76	{MAC}	2	5
# END BDD 1102 (T 2 36)

# BEGIN BDD 1103 (T 2 37)
BDD tree for ({x208} || !({FB_IMSTT} && {FB} && {PCI} && {PPC})) && (!({x208}) || {FB_IMSTT} && {FB} && {PCI} && {PPC})
Variables: 3886. 
Variable ordering: 210, 693, 2017, 2673, 3583
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3583	{x208}	1	0
3	3583	{x208}	0	1
4	2673	{PPC}	2	3
5	2017	{FB_IMSTT}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1103 (T 2 37)

# BEGIN BDD 1104 (T 2 38)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_MATROX})) && (!({FB_MATROX}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 1205
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1205	{FB_MATROX}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 1104 (T 2 38)

# BEGIN BDD 1105 (T 2 39)
BDD tree for {FB_MATROX} || (!(false) || ({FB_MATROX_G})) && (!({FB_MATROX_G}) || (false))
Variables: 3886. 
Variable ordering: 589, 1205
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1205	{FB_MATROX}	0	1
3	589	{FB_MATROX_G}	1	2
# END BDD 1105 (T 2 39)

# BEGIN BDD 1106 (T 2 40)
BDD tree for {FB_MATROX} && {I2C} || (!(false) || ({FB_MATROX_I2C})) && (!({FB_MATROX_I2C}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1205, 2066
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2066	{FB_MATROX_I2C}	1	0
3	1205	{FB_MATROX}	2	1
4	1032	{I2C}	2	3
# END BDD 1106 (T 2 40)

# BEGIN BDD 1107 (T 2 41)
BDD tree for {FB_MATROX_G} && {FB_MATROX_I2C} || (!(false) || ({FB_MATROX_MAVEN})) && (!({FB_MATROX_MAVEN}) || (false))
Variables: 3886. 
Variable ordering: 589, 2066, 2203
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2203	{FB_MATROX_MAVEN}	1	0
3	2066	{FB_MATROX_I2C}	2	1
4	589	{FB_MATROX_G}	2	3
# END BDD 1107 (T 2 41)

# BEGIN BDD 1108 (T 2 42)
BDD tree for {FB_MATROX} || (!(false) || ({FB_MATROX_MILLENIUM})) && (!({FB_MATROX_MILLENIUM}) || (false))
Variables: 3886. 
Variable ordering: 1205, 2124
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2124	{FB_MATROX_MILLENIUM}	1	0
3	1205	{FB_MATROX}	2	1
# END BDD 1108 (T 2 42)

# BEGIN BDD 1109 (T 2 43)
BDD tree for {FB_MATROX} || (!(false) || ({FB_MATROX_MULTIHEAD})) && (!({FB_MATROX_MULTIHEAD}) || (false))
Variables: 3886. 
Variable ordering: 1205, 2658
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2658	{FB_MATROX_MULTIHEAD}	1	0
3	1205	{FB_MATROX}	2	1
# END BDD 1109 (T 2 43)

# BEGIN BDD 1110 (T 2 44)
BDD tree for {FB_MATROX} || (!(false) || ({FB_MATROX_MYSTIQUE})) && (!({FB_MATROX_MYSTIQUE}) || (false))
Variables: 3886. 
Variable ordering: 1205, 2614
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2614	{FB_MATROX_MYSTIQUE}	1	0
3	1205	{FB_MATROX}	2	1
# END BDD 1110 (T 2 44)

# BEGIN BDD 1111 (T 2 45)
BDD tree for {FB} && {MACH_DECSTATION} && {TC} || (!(false) || ({FB_MAXINE})) && (!({FB_MAXINE}) || (false))
Variables: 3886. 
Variable ordering: 179, 693, 3089, 3166
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3089	{FB_MAXINE}	1	0
3	3166	{MACH_DECSTATION}	0	1
4	3089	{FB_MAXINE}	1	3
5	693	{FB}	2	4
6	179	{TC}	2	5
# END BDD 1111 (T 2 45)

# BEGIN BDD 1112 (T 2 46)
BDD tree for {FB} || (!({x140} || {x142} || {x154} || {x165} || {x166} || {x168} || {x176}) || ({FB_MODE_HELPERS})) && (!({FB_MODE_HELPERS}) || ({x140} || {x142} || {x154} || {x165} || {x166} || {x168} || {x176}))
Variables: 3886. 
Variable ordering: 693, 2037, 3515, 3517, 3529, 3540, 3541, 3543, 3551
Vertices: 18
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3551	{x176}	1	0
3	3543	{x168}	2	0
4	3541	{x166}	3	0
5	3540	{x165}	4	0
6	3529	{x154}	5	0
7	3517	{x142}	6	0
8	3515	{x140}	7	0
9	3551	{x176}	0	1
10	3543	{x168}	9	1
11	3541	{x166}	10	1
12	3540	{x165}	11	1
13	3529	{x154}	12	1
14	3517	{x142}	13	1
15	3515	{x140}	14	1
17	693	{FB}	16	1
16	2037	{FB_MODE_HELPERS}	8	15
# END BDD 1112 (T 2 46)

# BEGIN BDD 1113 (T 2 47)
BDD tree for ({x140} || !({FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})) && (!({x140}) || {FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1673, 1711, 3515
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3515	{x140}	1	0
3	3515	{x140}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1673	{FB_I810}	2	4
6	1244	{X86}	2	5
7	1184	{X86_64}	2	6
8	693	{FB}	2	7
9	210	{PCI}	2	8
# END BDD 1113 (T 2 47)

# BEGIN BDD 1114 (T 2 48)
BDD tree for ({x142} || !({FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL})) && (!({x142}) || {FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 693, 753, 1711, 3517
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3517	{x142}	1	0
3	3517	{x142}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	753	{FB_SAVAGE}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1114 (T 2 48)

# BEGIN BDD 1115 (T 2 49)
BDD tree for ({x154} || !({FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})) && (!({x154}) || {FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1711, 2744, 3529
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3529	{x154}	1	0
3	3529	{x154}	0	1
4	2744	{FB_INTEL}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1244	{X86}	2	5
7	1184	{X86_64}	2	6
8	693	{FB}	2	7
9	210	{PCI}	2	8
# END BDD 1115 (T 2 49)

# BEGIN BDD 1116 (T 2 50)
BDD tree for ({x165} || !({FB_RIVA} && {FB} && {PCI})) && (!({x165}) || {FB_RIVA} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3068, 3540
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3540	{x165}	1	0
3	3540	{x165}	0	1
4	3068	{FB_RIVA}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1116 (T 2 50)

# BEGIN BDD 1117 (T 2 51)
BDD tree for ({x166} || !({FB_NVIDIA} && {FB} && {PCI})) && (!({x166}) || {FB_NVIDIA} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3004, 3541
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3541	{x166}	1	0
3	3541	{x166}	0	1
4	3004	{FB_NVIDIA}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1117 (T 2 51)

# BEGIN BDD 1118 (T 2 52)
BDD tree for ({x168} || !({FB_NEOMAGIC} && {FB} && {PCI})) && (!({x168}) || {FB_NEOMAGIC} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2275, 3543
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3543	{x168}	1	0
3	3543	{x168}	0	1
4	2275	{FB_NEOMAGIC}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1118 (T 2 52)

# BEGIN BDD 1119 (T 2 53)
BDD tree for ({x176} || !({FB_RADEON} && {FB} && {PCI})) && (!({x176}) || {FB_RADEON} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2754, 3551
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3551	{x176}	1	0
3	3551	{x176}	0	1
4	2754	{FB_RADEON}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1119 (T 2 53)

# BEGIN BDD 1120 (T 2 54)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_NEOMAGIC})) && (!({FB_NEOMAGIC}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 2275
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2275	{FB_NEOMAGIC}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 1120 (T 2 54)

# BEGIN BDD 1121 (T 2 55)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_NVIDIA})) && (!({FB_NVIDIA}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 3004
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3004	{FB_NVIDIA}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 1121 (T 2 55)

# BEGIN BDD 1122 (T 2 56)
BDD tree for {FB_NVIDIA} && {PPC_OF} || (!(false) || ({FB_NVIDIA_I2C})) && (!({FB_NVIDIA_I2C}) || (false))
Variables: 3886. 
Variable ordering: 2347, 2412, 3004
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2412	{FB_NVIDIA_I2C}	1	0
3	3004	{FB_NVIDIA}	0	1
4	2412	{FB_NVIDIA_I2C}	1	3
5	2347	{PPC_OF}	2	4
# END BDD 1122 (T 2 56)

# BEGIN BDD 1123 (T 2 57)
BDD tree for {FB} && {PPC64} || {PPC_OF} || (!(false) || ({FB_OF})) && (!({FB_OF}) || (false))
Variables: 3886. 
Variable ordering: 693, 1958, 2347, 3362
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1958	{FB_OF}	1	0
3	3362	{PPC64}	0	1
4	2347	{PPC_OF}	3	1
5	1958	{FB_OF}	1	4
6	693	{FB}	2	5
# END BDD 1123 (T 2 57)

# BEGIN BDD 1124 (T 2 58)
BDD tree for {FB_SBUS} || (!(false) || ({FB_P9100})) && (!({FB_P9100}) || (false))
Variables: 3886. 
Variable ordering: 178, 3371
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3371	{FB_SBUS}	0	1
3	178	{FB_P9100}	1	2
# END BDD 1124 (T 2 58)

# BEGIN BDD 1125 (T 2 59)
BDD tree for {FB} && {PCI} && {SPARC64} || {SPARC32} || (!(false) || ({FB_PCI})) && (!({FB_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 1765, 2407, 2470
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1765	{FB_PCI}	1	0
3	2470	{SPARC64}	0	1
4	2407	{SPARC32}	3	1
5	1765	{FB_PCI}	1	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1125 (T 2 59)

# BEGIN BDD 1126 (T 2 60)
BDD tree for {FB} && {PPC_PMAC} || (!(false) || ({FB_PLATINUM})) && (!({FB_PLATINUM}) || (false))
Variables: 3886. 
Variable ordering: 693, 1505, 2475
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2475	{FB_PLATINUM}	1	0
3	1505	{PPC_PMAC}	2	1
4	693	{FB}	2	3
# END BDD 1126 (T 2 60)

# BEGIN BDD 1127 (T 2 61)
BDD tree for {FB} && {AMIGA} && {BROKEN} || {PCI} || (!(false) || ({FB_PM2})) && (!({FB_PM2}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 1589, 2059, 2592
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1589	{FB_PM2}	1	0
3	2592	{AMIGA}	0	1
4	2059	{BROKEN}	0	3
5	1589	{FB_PM2}	1	4
6	693	{FB}	2	5
7	693	{FB}	2	1
8	210	{PCI}	6	7
# END BDD 1127 (T 2 61)

# BEGIN BDD 1128 (T 2 62)
BDD tree for {FB_PM2} && {PCI} || (!(false) || ({FB_PM2_FIFO_DISCONNECT})) && (!({FB_PM2_FIFO_DISCONNECT}) || (false))
Variables: 3886. 
Variable ordering: 210, 1589, 2853
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2853	{FB_PM2_FIFO_DISCONNECT}	1	0
3	1589	{FB_PM2}	2	1
4	210	{PCI}	2	3
# END BDD 1128 (T 2 62)

# BEGIN BDD 1129 (T 2 63)
BDD tree for {FB} && {PCI} && {BROKEN} || (!(false) || ({FB_PM3})) && (!({FB_PM3}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 2059, 2075
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2075	{FB_PM3}	1	0
3	2059	{BROKEN}	2	1
4	693	{FB}	2	3
5	210	{PCI}	2	4
# END BDD 1129 (T 2 63)

# BEGIN BDD 1130 (T 2 64)
BDD tree for {FB} && {MACH_DECSTATION} && {TC} || (!(false) || ({FB_PMAGB_B})) && (!({FB_PMAGB_B}) || (false))
Variables: 3886. 
Variable ordering: 179, 693, 1247, 3166
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1247	{FB_PMAGB_B}	1	0
3	3166	{MACH_DECSTATION}	0	1
4	1247	{FB_PMAGB_B}	1	3
5	693	{FB}	2	4
6	179	{TC}	2	5
# END BDD 1130 (T 2 64)

# BEGIN BDD 1131 (T 2 65)
BDD tree for {FB} && {MACH_DECSTATION} && {TC} || (!(false) || ({FB_PMAG_AA})) && (!({FB_PMAG_AA}) || (false))
Variables: 3886. 
Variable ordering: 179, 667, 693, 3166
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	667	{FB_PMAG_AA}	1	0
3	3166	{MACH_DECSTATION}	0	1
4	693	{FB}	0	3
5	667	{FB_PMAG_AA}	1	4
6	179	{TC}	2	5
# END BDD 1131 (T 2 65)

# BEGIN BDD 1132 (T 2 66)
BDD tree for {FB} && {MACH_DECSTATION} && {TC} || (!(false) || ({FB_PMAG_BA})) && (!({FB_PMAG_BA}) || (false))
Variables: 3886. 
Variable ordering: 179, 398, 693, 3166
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	398	{FB_PMAG_BA}	1	0
3	3166	{MACH_DECSTATION}	0	1
4	693	{FB}	0	3
5	398	{FB_PMAG_BA}	1	4
6	179	{TC}	2	5
# END BDD 1132 (T 2 66)

# BEGIN BDD 1133 (T 2 67)
BDD tree for {FB} && {SH_DREAMCAST} || (!(false) || ({FB_PVR2})) && (!({FB_PVR2}) || (false))
Variables: 3886. 
Variable ordering: 32, 693, 3024
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3024	{FB_PVR2}	1	0
3	693	{FB}	2	1
4	32	{SH_DREAMCAST}	2	3
# END BDD 1133 (T 2 67)

# BEGIN BDD 1134 (T 2 68)
BDD tree for {FB} && {ARCH_PXA} || (!(false) || ({FB_PXA})) && (!({FB_PXA}) || (false))
Variables: 3886. 
Variable ordering: 693, 826, 970
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	826	{FB_PXA}	1	0
3	970	{ARCH_PXA}	0	1
4	826	{FB_PXA}	1	3
5	693	{FB}	2	4
# END BDD 1134 (T 2 68)

# BEGIN BDD 1135 (T 2 69)
BDD tree for {FB_PXA} || (!(false) || ({FB_PXA_PARAMETERS})) && (!({FB_PXA_PARAMETERS}) || (false))
Variables: 3886. 
Variable ordering: 826, 898
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	898	{FB_PXA_PARAMETERS}	1	0
3	826	{FB_PXA}	2	1
# END BDD 1135 (T 2 69)

# BEGIN BDD 1136 (T 2 70)
BDD tree for (!(false) || ({FB_Q40})) && (!({FB_Q40}) || ({FB} && {Q40}))
Variables: 3886. 
Variable ordering: 693, 804, 2762
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	804	{FB_Q40}	1	0
3	2762	{Q40}	0	1
4	804	{FB_Q40}	1	3
5	693	{FB}	2	4
# END BDD 1136 (T 2 70)

# BEGIN BDD 1137 (T 2 71)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_RADEON})) && (!({FB_RADEON}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 2754
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2754	{FB_RADEON}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 1137 (T 2 71)

# BEGIN BDD 1138 (T 2 72)
BDD tree for {FB_RADEON} || (!(false) || ({FB_RADEON_DEBUG})) && (!({FB_RADEON_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1588, 2754
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2754	{FB_RADEON}	0	1
3	1588	{FB_RADEON_DEBUG}	1	2
# END BDD 1138 (T 2 72)

# BEGIN BDD 1139 (T 2 73)
BDD tree for {FB_RADEON} || (!({FB_RADEON}) || ({FB_RADEON_I2C})) && (!({FB_RADEON_I2C}) || ({FB_RADEON}))
Variables: 3886. 
Variable ordering: 814, 2754
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2754	{FB_RADEON}	0	1
3	814	{FB_RADEON_I2C}	1	2
# END BDD 1139 (T 2 73)

# BEGIN BDD 1140 (T 2 74)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_RADEON_OLD})) && (!({FB_RADEON_OLD}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 1522
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1522	{FB_RADEON_OLD}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 1140 (T 2 74)

# BEGIN BDD 1141 (T 2 75)
BDD tree for {FB} && {ZORRO} && {BROKEN} || (!(false) || ({FB_RETINAZ3})) && (!({FB_RETINAZ3}) || (false))
Variables: 3886. 
Variable ordering: 177, 693, 2059, 2526
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2526	{ZORRO}	0	1
3	2059	{BROKEN}	0	2
4	693	{FB}	0	3
5	177	{FB_RETINAZ3}	1	4
# END BDD 1141 (T 2 75)

# BEGIN BDD 1142 (T 2 76)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_RIVA})) && (!({FB_RIVA}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 3068
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3068	{FB_RIVA}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 1142 (T 2 76)

# BEGIN BDD 1143 (T 2 77)
BDD tree for {FB_RIVA} || (!(false) || ({FB_RIVA_DEBUG})) && (!({FB_RIVA_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 330, 3068
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3068	{FB_RIVA}	0	1
3	330	{FB_RIVA_DEBUG}	1	2
# END BDD 1143 (T 2 77)

# BEGIN BDD 1144 (T 2 78)
BDD tree for {FB_RIVA} || (!(false) || ({FB_RIVA_I2C})) && (!({FB_RIVA_I2C}) || (false))
Variables: 3886. 
Variable ordering: 3068, 3180
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3180	{FB_RIVA_I2C}	1	0
3	3068	{FB_RIVA}	2	1
# END BDD 1144 (T 2 78)

# BEGIN BDD 1145 (T 2 79)
BDD tree for {FB} || (!(false) || ({FB_S1D13XXX})) && (!({FB_S1D13XXX}) || (false))
Variables: 3886. 
Variable ordering: 693, 834
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	834	{FB_S1D13XXX}	1	0
3	693	{FB}	2	1
# END BDD 1145 (T 2 79)

# BEGIN BDD 1146 (T 2 80)
BDD tree for {FB} && {PPC} && {BROKEN} || (!(false) || ({FB_S3TRIO})) && (!({FB_S3TRIO}) || (false))
Variables: 3886. 
Variable ordering: 693, 1761, 2059, 2673
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1761	{FB_S3TRIO}	1	0
3	2673	{PPC}	0	1
4	2059	{BROKEN}	0	3
5	1761	{FB_S3TRIO}	1	4
6	693	{FB}	2	5
# END BDD 1146 (T 2 80)

# BEGIN BDD 1147 (T 2 81)
BDD tree for {FB} && {ARM} && {ARCH_SA1100} || (!(false) || ({FB_SA1100})) && (!({FB_SA1100}) || (false))
Variables: 3886. 
Variable ordering: 209, 693, 1034, 1203
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1203	{FB_SA1100}	1	0
3	1034	{ARCH_SA1100}	2	1
4	693	{FB}	2	3
5	209	{ARM}	2	4
# END BDD 1147 (T 2 81)

# BEGIN BDD 1148 (T 2 82)
BDD tree for {FB} && {PCI} && {EXPERIMENTAL} || (!(false) || ({FB_SAVAGE})) && (!({FB_SAVAGE}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 753, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	753	{FB_SAVAGE}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	753	{FB_SAVAGE}	1	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1148 (T 2 82)

# BEGIN BDD 1149 (T 2 83)
BDD tree for {FB_SAVAGE} || (!(false) || ({FB_SAVAGE_ACCEL})) && (!({FB_SAVAGE_ACCEL}) || (false))
Variables: 3886. 
Variable ordering: 753, 2436
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2436	{FB_SAVAGE_ACCEL}	1	0
3	753	{FB_SAVAGE}	2	1
# END BDD 1149 (T 2 83)

# BEGIN BDD 1150 (T 2 84)
BDD tree for {FB_SAVAGE} || (!(false) || ({FB_SAVAGE_I2C})) && (!({FB_SAVAGE_I2C}) || (false))
Variables: 3886. 
Variable ordering: 753, 1477
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1477	{FB_SAVAGE_I2C}	1	0
3	753	{FB_SAVAGE}	2	1
# END BDD 1150 (T 2 84)

# BEGIN BDD 1151 (T 2 85)
BDD tree for {FB} && {SPARC32} || {SPARC64} || (!(false) || ({FB_SBUS})) && (!({FB_SBUS}) || (false))
Variables: 3886. 
Variable ordering: 693, 2407, 2470, 3371
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3371	{FB_SBUS}	1	0
3	2470	{SPARC64}	2	1
4	2407	{SPARC32}	3	1
5	693	{FB}	2	4
# END BDD 1151 (T 2 85)

# BEGIN BDD 1152 (T 2 86)
BDD tree for {FB} && {X86_VISWS} || (!(false) || ({FB_SGIVW})) && (!({FB_SGIVW}) || (false))
Variables: 3886. 
Variable ordering: 362, 693, 1735
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1735	{FB_SGIVW}	1	0
3	693	{FB}	2	1
4	362	{X86_VISWS}	2	3
# END BDD 1152 (T 2 86)

# BEGIN BDD 1153 (T 2 87)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_SIS})) && (!({FB_SIS}) || (false))
Variables: 3886. 
Variable ordering: 210, 436, 693
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	436	{FB_SIS}	1	0
3	693	{FB}	0	1
4	436	{FB_SIS}	1	3
5	210	{PCI}	2	4
# END BDD 1153 (T 2 87)

# BEGIN BDD 1154 (T 2 88)
BDD tree for {FB_SIS} || (!(false) || ({FB_SIS_300})) && (!({FB_SIS_300}) || (false))
Variables: 3886. 
Variable ordering: 436, 2507
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2507	{FB_SIS_300}	1	0
3	436	{FB_SIS}	2	1
# END BDD 1154 (T 2 88)

# BEGIN BDD 1155 (T 2 89)
BDD tree for {FB_SIS} || (!(false) || ({FB_SIS_315})) && (!({FB_SIS_315}) || (false))
Variables: 3886. 
Variable ordering: 436, 1029
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1029	{FB_SIS_315}	1	0
3	436	{FB_SIS}	2	1
# END BDD 1155 (T 2 89)

# BEGIN BDD 1156 (T 2 90)
BDD tree for (!({x134} || {x135} || {x136} || {x138} || {x139} || {x140} || {x141} || {x142} || {x145} || {x146} || {x149} || {x150} || {x153} || {x154} || {x155} || {x159} || {x160} || {x161} || {x162} || {x164} || {x165} || {x166} || {x167} || {x168} || {x169} || {x170} || {x171} || {x173} || {x174} || {x176} || {x177} || {x178} || {x179} || {x180} || {x181} || {x182} || {x187} || {x191} || {x195} || {x197} || {x198} || {x209} || {x199}) || ({FB_SOFT_CURSOR})) && (!({FB_SOFT_CURSOR}) || ({x134} || {x135} || {x136} || {x137} || {x138} || {x139} || {x140} || {x141} || {x142} || {x143} || {x144} || {x145} || {x146} || {x147} || {x148} || {x149} || {x150} || {x151} || {x152} || {x153} || {x154} || {x155} || {x156} || {x157} || {x158} || {x159} || {x160} || {x161} || {x162} || {x163} || {x164} || {x165} || {x166} || {x167} || {x168} || {x169} || {x170} || {x171} || {x172} || {x173} || {x174} || {x175} || {x176} || {x177} || {x178} || {x179} || {x200} || {x180} || {x181} || {x182} || {x183} || {x184} || {x185} || {x186} || {x187} || {x188} || {x189} || {x190} || {x191} || {x192} || {x201} || {x193} || {x194} || {x195} || {x202} || {x196} || {x197} || {x198} || {x209} || {x199}))
Variables: 3886. 
Variable ordering: 2319, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3584
Vertices: 116
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3584	{x209}	1	0
3	3574	{x199}	2	0
4	3573	{x198}	3	0
5	3572	{x197}	4	0
6	3570	{x195}	5	0
7	3566	{x191}	6	0
8	3562	{x187}	7	0
9	3557	{x182}	8	0
10	3556	{x181}	9	0
11	3555	{x180}	10	0
12	3554	{x179}	11	0
13	3553	{x178}	12	0
14	3552	{x177}	13	0
15	3551	{x176}	14	0
17	3548	{x173}	16	0
16	3549	{x174}	15	0
19	3545	{x170}	18	0
18	3546	{x171}	17	0
21	3543	{x168}	20	0
20	3544	{x169}	19	0
23	3541	{x166}	22	0
22	3542	{x167}	21	0
25	3539	{x164}	24	0
24	3540	{x165}	23	0
27	3536	{x161}	26	0
26	3537	{x162}	25	0
29	3534	{x159}	28	0
28	3535	{x160}	27	0
31	3529	{x154}	30	0
30	3530	{x155}	29	0
34	3524	{x149}	33	0
35	3521	{x146}	34	0
32	3528	{x153}	31	0
33	3525	{x150}	32	0
38	3516	{x141}	37	0
39	3515	{x140}	38	0
36	3520	{x145}	35	0
37	3517	{x142}	36	0
42	3511	{x136}	41	0
43	3510	{x135}	42	0
40	3514	{x139}	39	0
41	3513	{x138}	40	0
46	3577	{x202}	45	1
47	3576	{x201}	46	1
44	3509	{x134}	43	0
45	3584	{x209}	0	1
51	3572	{x197}	50	1
50	3573	{x198}	49	1
49	3574	{x199}	48	1
48	3575	{x200}	47	1
55	3568	{x193}	54	1
54	3569	{x194}	53	1
53	3570	{x195}	52	1
52	3571	{x196}	51	1
59	3564	{x189}	58	1
58	3565	{x190}	57	1
57	3566	{x191}	56	1
56	3567	{x192}	55	1
63	3560	{x185}	62	1
62	3561	{x186}	61	1
61	3562	{x187}	60	1
60	3563	{x188}	59	1
68	3555	{x180}	67	1
69	3554	{x179}	68	1
70	3553	{x178}	69	1
71	3552	{x177}	70	1
64	3559	{x184}	63	1
65	3558	{x183}	64	1
66	3557	{x182}	65	1
67	3556	{x181}	66	1
76	3547	{x172}	75	1
77	3546	{x171}	76	1
78	3545	{x170}	77	1
79	3544	{x169}	78	1
72	3551	{x176}	71	1
73	3550	{x175}	72	1
74	3549	{x174}	73	1
75	3548	{x173}	74	1
85	3538	{x163}	84	1
84	3539	{x164}	83	1
87	3536	{x161}	86	1
86	3537	{x162}	85	1
81	3542	{x167}	80	1
80	3543	{x168}	79	1
83	3540	{x165}	82	1
82	3541	{x166}	81	1
93	3530	{x155}	92	1
92	3531	{x156}	91	1
95	3528	{x153}	94	1
94	3529	{x154}	93	1
89	3534	{x159}	88	1
88	3535	{x160}	87	1
91	3532	{x157}	90	1
90	3533	{x158}	89	1
102	3521	{x146}	101	1
103	3520	{x145}	102	1
100	3523	{x148}	99	1
101	3522	{x147}	100	1
98	3525	{x150}	97	1
99	3524	{x149}	98	1
96	3527	{x152}	95	1
97	3526	{x151}	96	1
110	3513	{x138}	109	1
111	3512	{x137}	110	1
108	3515	{x140}	107	1
109	3514	{x139}	108	1
106	3517	{x142}	105	1
107	3516	{x141}	106	1
104	3519	{x144}	103	1
105	3518	{x143}	104	1
115	2319	{FB_SOFT_CURSOR}	44	114
114	3509	{x134}	113	1
113	3510	{x135}	112	1
112	3511	{x136}	111	1
# END BDD 1156 (T 2 90)

# BEGIN BDD 1157 (T 2 91)
BDD tree for ({x134} || !({FB_SGIVW} && {FB} && {X86_VISWS})) && (!({x134}) || {FB_SGIVW} && {FB} && {X86_VISWS})
Variables: 3886. 
Variable ordering: 362, 693, 1735, 3509
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3509	{x134}	1	0
3	3509	{x134}	0	1
4	1735	{FB_SGIVW}	2	3
5	693	{FB}	2	4
6	362	{X86_VISWS}	2	5
# END BDD 1157 (T 2 91)

# BEGIN BDD 1158 (T 2 92)
BDD tree for ({x135} || !({FB_MATROX} && {FB} && {PCI})) && (!({x135}) || {FB_MATROX} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1205, 3510
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3510	{x135}	1	0
3	3510	{x135}	0	1
4	1205	{FB_MATROX}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1158 (T 2 92)

# BEGIN BDD 1159 (T 2 93)
BDD tree for ({x136} || !({FB_W100} && {FB} && {PXA_SHARPSL})) && (!({x136}) || {FB_W100} && {FB} && {PXA_SHARPSL})
Variables: 3886. 
Variable ordering: 693, 1186, 2098, 3511
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3511	{x136}	1	0
3	3511	{x136}	0	1
4	2098	{FB_W100}	2	3
5	1186	{PXA_SHARPSL}	2	4
6	693	{FB}	2	5
# END BDD 1159 (T 2 93)

# BEGIN BDD 1160 (T 2 94)
BDD tree for ({x137} || !({FB_CLPS711X} && {FB} && {ARM} && {ARCH_CLPS711X})) && (!({x137}) || {FB_CLPS711X} && {FB} && {ARM} && {ARCH_CLPS711X})
Variables: 3886. 
Variable ordering: 209, 626, 693, 2969, 3512
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3512	{x137}	1	0
3	3512	{x137}	0	1
4	2969	{ARCH_CLPS711X}	2	3
5	693	{FB}	2	4
6	626	{FB_CLPS711X}	2	5
7	209	{ARM}	2	6
# END BDD 1160 (T 2 94)

# BEGIN BDD 1161 (T 2 95)
BDD tree for ({x138} || !({FB_PXA} && {FB} && {ARCH_PXA})) && (!({x138}) || {FB_PXA} && {FB} && {ARCH_PXA})
Variables: 3886. 
Variable ordering: 693, 826, 970, 3513
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3513	{x138}	1	0
3	3513	{x138}	0	1
4	970	{ARCH_PXA}	2	3
5	826	{FB_PXA}	2	4
6	693	{FB}	2	5
# END BDD 1161 (T 2 95)

# BEGIN BDD 1162 (T 2 96)
BDD tree for ({x139} || !({FB_CIRRUS} && {FB} && {ZORRO} || {PCI})) && (!({x139}) || {FB_CIRRUS} && {FB} && {ZORRO} || {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2397, 2526, 3514
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3514	{x139}	1	0
3	3514	{x139}	0	1
4	2526	{ZORRO}	2	3
5	2397	{FB_CIRRUS}	2	4
6	693	{FB}	2	5
7	2397	{FB_CIRRUS}	2	3
8	693	{FB}	2	7
9	210	{PCI}	6	8
# END BDD 1162 (T 2 96)

# BEGIN BDD 1163 (T 2 97)
BDD tree for ({x140} || !({FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})) && (!({x140}) || {FB_I810} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1673, 1711, 3515
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3515	{x140}	1	0
3	3515	{x140}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1673	{FB_I810}	2	4
6	1244	{X86}	2	5
7	1184	{X86_64}	2	6
8	693	{FB}	2	7
9	210	{PCI}	2	8
# END BDD 1163 (T 2 97)

# BEGIN BDD 1164 (T 2 98)
BDD tree for ({x141} || !({FB_FFB} && {FB_SBUS} && {SPARC64})) && (!({x141}) || {FB_FFB} && {FB_SBUS} && {SPARC64})
Variables: 3886. 
Variable ordering: 1478, 2470, 3371, 3516
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3516	{x141}	1	0
3	3516	{x141}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	1478	{FB_FFB}	2	5
# END BDD 1164 (T 2 98)

# BEGIN BDD 1165 (T 2 99)
BDD tree for ({x142} || !({FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL})) && (!({x142}) || {FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 693, 753, 1711, 3517
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3517	{x142}	1	0
3	3517	{x142}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	753	{FB_SAVAGE}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1165 (T 2 99)

# BEGIN BDD 1166 (T 2 100)
BDD tree for ({x143} || !({FB_EPSON1355} && {FB} && {SUPERH} || {ARCH_CEIVA})) && (!({x143}) || {FB_EPSON1355} && {FB} && {SUPERH} || {ARCH_CEIVA})
Variables: 3886. 
Variable ordering: 693, 969, 1272, 1320, 3518
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3518	{x143}	1	0
3	3518	{x143}	0	1
4	1320	{ARCH_CEIVA}	2	3
5	1272	{SUPERH}	4	3
6	969	{FB_EPSON1355}	2	5
7	693	{FB}	2	6
# END BDD 1166 (T 2 100)

# BEGIN BDD 1167 (T 2 101)
BDD tree for ({x144} || !({FB_PLATINUM} && {FB} && {PPC_PMAC})) && (!({x144}) || {FB_PLATINUM} && {FB} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 693, 1505, 2475, 3519
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3519	{x144}	1	0
3	3519	{x144}	0	1
4	2475	{FB_PLATINUM}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
# END BDD 1167 (T 2 101)

# BEGIN BDD 1168 (T 2 102)
BDD tree for ({x145} || !({FB_CYBER2000} && {FB} && {PCI} && {BROKEN} || {SPARC64})) && (!({x145}) || {FB_CYBER2000} && {FB} && {PCI} && {BROKEN} || {SPARC64})
Variables: 3886. 
Variable ordering: 210, 693, 2059, 2470, 3074, 3520
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3520	{x145}	1	0
3	3520	{x145}	0	1
4	3074	{FB_CYBER2000}	2	3
5	2470	{SPARC64}	2	4
6	2059	{BROKEN}	5	4
7	693	{FB}	2	6
8	210	{PCI}	2	7
# END BDD 1168 (T 2 102)

# BEGIN BDD 1169 (T 2 103)
BDD tree for ({x146} || !({FB_S1D13XXX} && {FB})) && (!({x146}) || {FB_S1D13XXX} && {FB})
Variables: 3886. 
Variable ordering: 693, 834, 3521
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3521	{x146}	1	0
3	3521	{x146}	0	1
4	834	{FB_S1D13XXX}	2	3
5	693	{FB}	2	4
# END BDD 1169 (T 2 103)

# BEGIN BDD 1170 (T 2 104)
BDD tree for ({x147} || !({FB_CG3} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})) && (!({x147}) || {FB_CG3} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})
Variables: 3886. 
Variable ordering: 693, 766, 1479, 1498, 2407, 2470, 2743, 3371, 3522
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3522	{x147}	1	0
3	3522	{x147}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	2743	{FB_SUN3}	2	3
8	2743	{FB_SUN3}	4	3
9	2470	{SPARC64}	7	8
10	2407	{SPARC32}	9	8
11	1498	{SUN3}	6	10
12	1479	{SUN3X}	11	10
13	766	{FB_CG3}	2	12
14	693	{FB}	2	13
# END BDD 1170 (T 2 104)

# BEGIN BDD 1171 (T 2 105)
BDD tree for ({x148} || !({FB_PMAGB_B} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x148}) || {FB_PMAGB_B} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 693, 1247, 3166, 3523
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3523	{x148}	1	0
3	3523	{x148}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	1247	{FB_PMAGB_B}	2	4
6	693	{FB}	2	5
7	179	{TC}	2	6
# END BDD 1171 (T 2 105)

# BEGIN BDD 1172 (T 2 106)
BDD tree for ({x149} || !({FB_G364} && {MIPS_MAGNUM_4000} || {OLIVETTI_M700})) && (!({x149}) || {FB_G364} && {MIPS_MAGNUM_4000} || {OLIVETTI_M700})
Variables: 3886. 
Variable ordering: 164, 2312, 2722, 3524
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3524	{x149}	1	0
3	3524	{x149}	0	1
4	2722	{OLIVETTI_M700}	2	3
5	2312	{FB_G364}	2	4
6	2312	{FB_G364}	2	3
7	164	{MIPS_MAGNUM_4000}	5	6
# END BDD 1172 (T 2 106)

# BEGIN BDD 1173 (T 2 107)
BDD tree for ({x150} || !({FB_ATY} && {FB})) && (!({x150}) || {FB_ATY} && {FB})
Variables: 3886. 
Variable ordering: 26, 693, 3525
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3525	{x150}	1	0
3	3525	{x150}	0	1
4	693	{FB}	2	3
5	26	{FB_ATY}	2	4
# END BDD 1173 (T 2 107)

# BEGIN BDD 1174 (T 2 108)
BDD tree for ({x151} || !({FB_OF} && {FB} && {PPC64} || {PPC_OF})) && (!({x151}) || {FB_OF} && {FB} && {PPC64} || {PPC_OF})
Variables: 3886. 
Variable ordering: 693, 1958, 2347, 3362, 3526
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3526	{x151}	1	0
3	3526	{x151}	0	1
4	3362	{PPC64}	2	3
5	2347	{PPC_OF}	4	3
6	1958	{FB_OF}	2	5
7	693	{FB}	2	6
# END BDD 1174 (T 2 108)

# BEGIN BDD 1175 (T 2 109)
BDD tree for ({x152} || !({FB_CONTROL} && {FB} && {PPC_PMAC})) && (!({x152}) || {FB_CONTROL} && {FB} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 693, 1505, 1586, 3527
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3527	{x152}	1	0
3	3527	{x152}	0	1
4	1586	{FB_CONTROL}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
# END BDD 1175 (T 2 109)

# BEGIN BDD 1176 (T 2 110)
BDD tree for ({x153} || !({FB_VOODOO1} && {FB} && {PCI})) && (!({x153}) || {FB_VOODOO1} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1135, 3528
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3528	{x153}	1	0
3	3528	{x153}	0	1
4	1135	{FB_VOODOO1}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1176 (T 2 110)

# BEGIN BDD 1177 (T 2 111)
BDD tree for ({x154} || !({FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})) && (!({x154}) || {FB_INTEL} && {FB} && {EXPERIMENTAL} && {PCI} && {X86} && {X86_64})
Variables: 3886. 
Variable ordering: 210, 693, 1184, 1244, 1711, 2744, 3529
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3529	{x154}	1	0
3	3529	{x154}	0	1
4	2744	{FB_INTEL}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1244	{X86}	2	5
7	1184	{X86_64}	2	6
8	693	{FB}	2	7
9	210	{PCI}	2	8
# END BDD 1177 (T 2 111)

# BEGIN BDD 1178 (T 2 112)
BDD tree for ({x155} || !({FB_IMX} && {FB} && {ARM} && {ARCH_IMX})) && (!({x155}) || {FB_IMX} && {FB} && {ARM} && {ARCH_IMX})
Variables: 3886. 
Variable ordering: 209, 693, 1319, 2902, 3530
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3530	{x155}	1	0
3	3530	{x155}	0	1
4	2902	{ARCH_IMX}	2	3
5	1319	{FB_IMX}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 1178 (T 2 112)

# BEGIN BDD 1179 (T 2 113)
BDD tree for ({x156} || !({FB_GBE} && {FB} && {SGI_IP32} || {X86_VISWS})) && (!({x156}) || {FB_GBE} && {FB} && {SGI_IP32} || {X86_VISWS})
Variables: 3886. 
Variable ordering: 362, 693, 995, 2751, 3531
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3531	{x156}	1	0
3	3531	{x156}	0	1
4	2751	{SGI_IP32}	2	3
5	995	{FB_GBE}	2	4
6	693	{FB}	2	5
7	995	{FB_GBE}	2	3
8	693	{FB}	2	7
9	362	{X86_VISWS}	6	8
# END BDD 1179 (T 2 113)

# BEGIN BDD 1180 (T 2 114)
BDD tree for ({x157} || !({FB_VESA} && {FB} && {X86} || {X86_64})) && (!({x157}) || {FB_VESA} && {FB} && {X86} || {X86_64})
Variables: 3886. 
Variable ordering: 430, 693, 1184, 1244, 3532
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3532	{x157}	1	0
3	3532	{x157}	0	1
4	1244	{X86}	2	3
5	1184	{X86_64}	4	3
6	693	{FB}	2	5
7	430	{FB_VESA}	2	6
# END BDD 1180 (T 2 114)

# BEGIN BDD 1181 (T 2 115)
BDD tree for ({x158} || !({FB_TX3912} && {FB} && {NINO})) && (!({x158}) || {FB_TX3912} && {FB} && {NINO})
Variables: 3886. 
Variable ordering: 422, 426, 693, 3533
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3533	{x158}	1	0
3	3533	{x158}	0	1
4	693	{FB}	2	3
5	426	{NINO}	2	4
6	422	{FB_TX3912}	2	5
# END BDD 1181 (T 2 115)

# BEGIN BDD 1182 (T 2 116)
BDD tree for ({x159} || !({FB_68328} && {FB} && {M68328} || {M68EZ328} || {M68VZ328})) && (!({x159}) || {FB_68328} && {FB} && {M68328} || {M68EZ328} || {M68VZ328})
Variables: 3886. 
Variable ordering: 364, 693, 1310, 1461, 2857, 3534
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3534	{x159}	1	0
3	3534	{x159}	0	1
4	2857	{M68328}	2	3
5	1461	{M68EZ328}	4	3
6	1310	{M68VZ328}	5	3
7	693	{FB}	2	6
8	364	{FB_68328}	2	7
# END BDD 1182 (T 2 116)

# BEGIN BDD 1183 (T 2 117)
BDD tree for ({x160} || !({FB_HIT} && {FB} && {HD64461})) && (!({x160}) || {FB_HIT} && {FB} && {HD64461})
Variables: 3886. 
Variable ordering: 693, 711, 3148, 3535
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3535	{x160}	1	0
3	3535	{x160}	0	1
4	3148	{FB_HIT}	2	3
5	711	{HD64461}	2	4
6	693	{FB}	2	5
# END BDD 1183 (T 2 117)

# BEGIN BDD 1184 (T 2 118)
BDD tree for ({x161} || !({FB_ARMCLCD} && {FB} && {ARM} && {ARM_AMBA})) && (!({x161}) || {FB_ARMCLCD} && {FB} && {ARM} && {ARM_AMBA})
Variables: 3886. 
Variable ordering: 209, 693, 768, 853, 3536
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3536	{x161}	1	0
3	3536	{x161}	0	1
4	853	{ARM_AMBA}	2	3
5	768	{FB_ARMCLCD}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 1184 (T 2 118)

# BEGIN BDD 1185 (T 2 119)
BDD tree for ({x162} || !({FB_P9100} && {FB_SBUS})) && (!({x162}) || {FB_P9100} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 178, 3371, 3537
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3537	{x162}	1	0
3	3537	{x162}	0	1
4	3371	{FB_SBUS}	2	3
5	178	{FB_P9100}	2	4
# END BDD 1185 (T 2 119)

# BEGIN BDD 1186 (T 2 120)
BDD tree for ({x163} || !({FB_VALKYRIE} && {FB} && {MAC} || {PPC_PMAC})) && (!({x163}) || {FB_VALKYRIE} && {FB} && {MAC} || {PPC_PMAC})
Variables: 3886. 
Variable ordering: 76, 693, 1505, 2173, 3538
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3538	{x163}	1	0
3	3538	{x163}	0	1
4	2173	{FB_VALKYRIE}	2	3
5	1505	{PPC_PMAC}	2	4
6	693	{FB}	2	5
7	693	{FB}	2	4
8	76	{MAC}	6	7
# END BDD 1186 (T 2 120)

# BEGIN BDD 1187 (T 2 121)
BDD tree for ({x164} || !({FB_VIRTUAL} && {FB})) && (!({x164}) || {FB_VIRTUAL} && {FB})
Variables: 3886. 
Variable ordering: 693, 2707, 3539
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3539	{x164}	1	0
3	3539	{x164}	0	1
4	2707	{FB_VIRTUAL}	2	3
5	693	{FB}	2	4
# END BDD 1187 (T 2 121)

# BEGIN BDD 1188 (T 2 122)
BDD tree for ({x165} || !({FB_RIVA} && {FB} && {PCI})) && (!({x165}) || {FB_RIVA} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3068, 3540
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3540	{x165}	1	0
3	3540	{x165}	0	1
4	3068	{FB_RIVA}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1188 (T 2 122)

# BEGIN BDD 1189 (T 2 123)
BDD tree for ({x166} || !({FB_NVIDIA} && {FB} && {PCI})) && (!({x166}) || {FB_NVIDIA} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3004, 3541
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3541	{x166}	1	0
3	3541	{x166}	0	1
4	3004	{FB_NVIDIA}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1189 (T 2 123)

# BEGIN BDD 1190 (T 2 124)
BDD tree for ({x167} || !({FB_PVR2} && {FB} && {SH_DREAMCAST})) && (!({x167}) || {FB_PVR2} && {FB} && {SH_DREAMCAST})
Variables: 3886. 
Variable ordering: 32, 693, 3024, 3542
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3542	{x167}	1	0
3	3542	{x167}	0	1
4	3024	{FB_PVR2}	2	3
5	693	{FB}	2	4
6	32	{SH_DREAMCAST}	2	5
# END BDD 1190 (T 2 124)

# BEGIN BDD 1191 (T 2 125)
BDD tree for ({x168} || !({FB_NEOMAGIC} && {FB} && {PCI})) && (!({x168}) || {FB_NEOMAGIC} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2275, 3543
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3543	{x168}	1	0
3	3543	{x168}	0	1
4	2275	{FB_NEOMAGIC}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1191 (T 2 125)

# BEGIN BDD 1192 (T 2 126)
BDD tree for ({x169} || !({FB_PM2} && {FB} && {AMIGA} && {BROKEN} || {PCI})) && (!({x169}) || {FB_PM2} && {FB} && {AMIGA} && {BROKEN} || {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1589, 2059, 2592, 3544
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3544	{x169}	1	0
3	3544	{x169}	0	1
4	2592	{AMIGA}	2	3
5	2059	{BROKEN}	2	4
6	1589	{FB_PM2}	2	5
7	693	{FB}	2	6
8	1589	{FB_PM2}	2	3
9	693	{FB}	2	8
10	210	{PCI}	7	9
# END BDD 1192 (T 2 126)

# BEGIN BDD 1193 (T 2 127)
BDD tree for ({x170} || !({FB_HGA} && {FB} && {X86})) && (!({x170}) || {FB_HGA} && {FB} && {X86})
Variables: 3886. 
Variable ordering: 693, 944, 1244, 3545
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3545	{x170}	1	0
3	3545	{x170}	0	1
4	1244	{X86}	2	3
5	944	{FB_HGA}	2	4
6	693	{FB}	2	5
# END BDD 1193 (T 2 127)

# BEGIN BDD 1194 (T 2 128)
BDD tree for ({x171} || !({FB_GEODE_GX1} && {FB_GEODE} && {EXPERIMENTAL})) && (!({x171}) || {FB_GEODE_GX1} && {FB_GEODE} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1711, 2276, 2582, 3546
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3546	{x171}	1	0
3	3546	{x171}	0	1
4	2582	{FB_GEODE_GX1}	2	3
5	2276	{FB_GEODE}	2	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 1194 (T 2 128)

# BEGIN BDD 1195 (T 2 129)
BDD tree for ({x172} || !({FB_Q40} && {FB} && {Q40})) && (!({x172}) || {FB_Q40} && {FB} && {Q40})
Variables: 3886. 
Variable ordering: 693, 804, 2762, 3547
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3547	{x172}	1	0
3	3547	{x172}	0	1
4	2762	{Q40}	2	3
5	804	{FB_Q40}	2	4
6	693	{FB}	2	5
# END BDD 1195 (T 2 129)

# BEGIN BDD 1196 (T 2 130)
BDD tree for ({x173} || !({FB_VGA16} && {FB} && {X86} || {PPC})) && (!({x173}) || {FB_VGA16} && {FB} && {X86} || {PPC})
Variables: 3886. 
Variable ordering: 693, 1244, 2673, 3298, 3548
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3548	{x173}	1	0
3	3548	{x173}	0	1
4	3298	{FB_VGA16}	2	3
5	2673	{PPC}	2	4
6	1244	{X86}	5	4
7	693	{FB}	2	6
# END BDD 1196 (T 2 130)

# BEGIN BDD 1197 (T 2 131)
BDD tree for ({x174} || !({FB_3DFX} && {FB} && {PCI})) && (!({x174}) || {FB_3DFX} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 3037, 3549
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3549	{x174}	1	0
3	3549	{x174}	0	1
4	3037	{FB_3DFX}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1197 (T 2 131)

# BEGIN BDD 1198 (T 2 132)
BDD tree for ({x175} || !({FB_ACORN} && {FB} && {ARM} && {ARCH_ACORN} || {ARCH_CLPS7500})) && (!({x175}) || {FB_ACORN} && {FB} && {ARM} && {ARCH_ACORN} || {ARCH_CLPS7500})
Variables: 3886. 
Variable ordering: 209, 693, 1273, 2406, 2542, 3550
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3550	{x175}	1	0
3	3550	{x175}	0	1
4	2542	{ARCH_ACORN}	2	3
5	2406	{FB_ACORN}	2	4
6	2406	{FB_ACORN}	2	3
7	1273	{ARCH_CLPS7500}	5	6
8	693	{FB}	2	7
9	209	{ARM}	2	8
# END BDD 1198 (T 2 132)

# BEGIN BDD 1199 (T 2 133)
BDD tree for ({x176} || !({FB_RADEON} && {FB} && {PCI})) && (!({x176}) || {FB_RADEON} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2754, 3551
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3551	{x176}	1	0
3	3551	{x176}	0	1
4	2754	{FB_RADEON}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1199 (T 2 133)

# BEGIN BDD 1200 (T 2 134)
BDD tree for ({x177} || !({FB_ATY128} && {FB} && {PCI})) && (!({x177}) || {FB_ATY128} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 950, 3552
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3552	{x177}	1	0
3	3552	{x177}	0	1
4	950	{FB_ATY128}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1200 (T 2 134)

# BEGIN BDD 1201 (T 2 135)
BDD tree for ({x178} || !({FB_TGA} && {FB} && {ALPHA})) && (!({x178}) || {FB_TGA} && {FB} && {ALPHA})
Variables: 3886. 
Variable ordering: 642, 693, 1878, 3553
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3553	{x178}	1	0
3	3553	{x178}	0	1
4	1878	{ALPHA}	2	3
5	693	{FB}	2	4
6	642	{FB_TGA}	2	5
# END BDD 1201 (T 2 135)

# BEGIN BDD 1202 (T 2 136)
BDD tree for ({x179} || !({FB_CYBER} && {FB} && {ZORRO} && {BROKEN})) && (!({x179}) || {FB_CYBER} && {FB} && {ZORRO} && {BROKEN})
Variables: 3886. 
Variable ordering: 686, 693, 2059, 2526, 3554
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3554	{x179}	1	0
3	3554	{x179}	0	1
4	2526	{ZORRO}	2	3
5	2059	{BROKEN}	2	4
6	693	{FB}	2	5
7	686	{FB_CYBER}	2	6
# END BDD 1202 (T 2 136)

# BEGIN BDD 1203 (T 2 137)
BDD tree for ({x200} || !({FB_APOLLO} && {FB} && {APOLLO})) && (!({x200}) || {FB_APOLLO} && {FB} && {APOLLO})
Variables: 3886. 
Variable ordering: 693, 3189, 3278, 3575
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3575	{x200}	1	0
3	3575	{x200}	0	1
4	3278	{FB_APOLLO}	2	3
5	3189	{APOLLO}	2	4
6	693	{FB}	2	5
# END BDD 1203 (T 2 137)

# BEGIN BDD 1204 (T 2 138)
BDD tree for ({x180} || !({FB_STI} && {FB} && {PARISC})) && (!({x180}) || {FB_STI} && {FB} && {PARISC})
Variables: 3886. 
Variable ordering: 693, 1430, 2575, 3555
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3555	{x180}	1	0
3	3555	{x180}	0	1
4	2575	{PARISC}	2	3
5	1430	{FB_STI}	2	4
6	693	{FB}	2	5
# END BDD 1204 (T 2 138)

# BEGIN BDD 1205 (T 2 139)
BDD tree for ({x181} || !({FB_LEO} && {FB_SBUS})) && (!({x181}) || {FB_LEO} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 1065, 3371, 3556
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3556	{x181}	1	0
3	3556	{x181}	0	1
4	3371	{FB_SBUS}	2	3
5	1065	{FB_LEO}	2	4
# END BDD 1205 (T 2 139)

# BEGIN BDD 1206 (T 2 140)
BDD tree for ({x182} || !({FB_CG14} && {FB_SBUS})) && (!({x182}) || {FB_CG14} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 1769, 3371, 3557
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3557	{x182}	1	0
3	3557	{x182}	0	1
4	3371	{FB_SBUS}	2	3
5	1769	{FB_CG14}	2	4
# END BDD 1206 (T 2 140)

# BEGIN BDD 1207 (T 2 141)
BDD tree for ({x183} || !({FB_CT65550} && {FB} && {PPC})) && (!({x183}) || {FB_CT65550} && {FB} && {PPC})
Variables: 3886. 
Variable ordering: 0, 693, 2673, 3558
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3558	{x183}	1	0
3	3558	{x183}	0	1
4	2673	{PPC}	2	3
5	693	{FB}	2	4
6	0	{FB_CT65550}	2	5
# END BDD 1207 (T 2 141)

# BEGIN BDD 1208 (T 2 142)
BDD tree for ({x184} || !({FB_PMAG_AA} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x184}) || {FB_PMAG_AA} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 667, 693, 3166, 3559
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3559	{x184}	1	0
3	3559	{x184}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	693	{FB}	2	4
6	667	{FB_PMAG_AA}	2	5
7	179	{TC}	2	6
# END BDD 1208 (T 2 142)

# BEGIN BDD 1209 (T 2 143)
BDD tree for ({x185} || !({FB_FM2} && {FB} && {ZORRO})) && (!({x185}) || {FB_FM2} && {FB} && {ZORRO})
Variables: 3886. 
Variable ordering: 692, 693, 2526, 3560
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3560	{x185}	1	0
3	3560	{x185}	0	1
4	2526	{ZORRO}	2	3
5	693	{FB}	2	4
6	692	{FB_FM2}	2	5
# END BDD 1209 (T 2 143)

# BEGIN BDD 1210 (T 2 144)
BDD tree for ({x186} || !({FB_SA1100} && {FB} && {ARM} && {ARCH_SA1100})) && (!({x186}) || {FB_SA1100} && {FB} && {ARM} && {ARCH_SA1100})
Variables: 3886. 
Variable ordering: 209, 693, 1034, 1203, 3561
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3561	{x186}	1	0
3	3561	{x186}	0	1
4	1203	{FB_SA1100}	2	3
5	1034	{ARCH_SA1100}	2	4
6	693	{FB}	2	5
7	209	{ARM}	2	6
# END BDD 1210 (T 2 144)

# BEGIN BDD 1211 (T 2 145)
BDD tree for ({x187} || !({FB_SIS} && {FB} && {PCI})) && (!({x187}) || {FB_SIS} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 436, 693, 3562
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3562	{x187}	1	0
3	3562	{x187}	0	1
4	693	{FB}	2	3
5	436	{FB_SIS}	2	4
6	210	{PCI}	2	5
# END BDD 1211 (T 2 145)

# BEGIN BDD 1212 (T 2 146)
BDD tree for ({x188} || !({FB_CG6} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})) && (!({x188}) || {FB_CG6} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})
Variables: 3886. 
Variable ordering: 693, 905, 1479, 1498, 2407, 2470, 2743, 3371, 3563
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3563	{x188}	1	0
3	3563	{x188}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	2743	{FB_SUN3}	2	3
8	2743	{FB_SUN3}	4	3
9	2470	{SPARC64}	7	8
10	2407	{SPARC32}	9	8
11	1498	{SUN3}	6	10
12	1479	{SUN3X}	11	10
13	905	{FB_CG6}	2	12
14	693	{FB}	2	13
# END BDD 1212 (T 2 146)

# BEGIN BDD 1213 (T 2 147)
BDD tree for ({x189} || !({FB_BW2} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})) && (!({x189}) || {FB_BW2} && {FB} && {SPARC32} || {SPARC64} && {FB_SBUS} || {SUN3} || {SUN3X} && {FB_SUN3})
Variables: 3886. 
Variable ordering: 693, 1479, 1498, 2139, 2407, 2470, 2743, 3371, 3564
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3564	{x189}	1	0
3	3564	{x189}	0	1
4	3371	{FB_SBUS}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	2139	{FB_BW2}	2	6
8	2743	{FB_SUN3}	2	3
9	2743	{FB_SUN3}	4	3
10	2470	{SPARC64}	8	9
11	2407	{SPARC32}	10	9
12	2139	{FB_BW2}	2	11
13	1498	{SUN3}	7	12
14	1479	{SUN3X}	13	12
15	693	{FB}	2	14
# END BDD 1213 (T 2 147)

# BEGIN BDD 1214 (T 2 148)
BDD tree for ({x190} || !({FB_VIRGE} && {FB} && {ZORRO} && {BROKEN})) && (!({x190}) || {FB_VIRGE} && {FB} && {ZORRO} && {BROKEN})
Variables: 3886. 
Variable ordering: 693, 2059, 2306, 2526, 3565
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3565	{x190}	1	0
3	3565	{x190}	0	1
4	2526	{ZORRO}	2	3
5	2306	{FB_VIRGE}	2	4
6	2059	{BROKEN}	2	5
7	693	{FB}	2	6
# END BDD 1214 (T 2 148)

# BEGIN BDD 1215 (T 2 149)
BDD tree for ({x191} || !({FB_TCX} && {FB_SBUS})) && (!({x191}) || {FB_TCX} && {FB_SBUS})
Variables: 3886. 
Variable ordering: 2773, 3371, 3566
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3566	{x191}	1	0
3	3566	{x191}	0	1
4	3371	{FB_SBUS}	2	3
5	2773	{FB_TCX}	2	4
# END BDD 1215 (T 2 149)

# BEGIN BDD 1216 (T 2 150)
BDD tree for ({x192} || !({FB_MAC} && {FB} && {MAC})) && (!({x192}) || {FB_MAC} && {FB} && {MAC})
Variables: 3886. 
Variable ordering: 76, 693, 3205, 3567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3567	{x192}	1	0
3	3567	{x192}	0	1
4	3205	{FB_MAC}	2	3
5	693	{FB}	2	4
6	76	{MAC}	2	5
# END BDD 1216 (T 2 150)

# BEGIN BDD 1217 (T 2 151)
BDD tree for ({x201} || !({FB_HP300} && {FB} && {HP300})) && (!({x201}) || {FB_HP300} && {FB} && {HP300})
Variables: 3886. 
Variable ordering: 693, 1144, 2080, 3576
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3576	{x201}	1	0
3	3576	{x201}	0	1
4	2080	{FB_HP300}	2	3
5	1144	{HP300}	2	4
6	693	{FB}	2	5
# END BDD 1217 (T 2 151)

# BEGIN BDD 1218 (T 2 152)
BDD tree for ({x193} || !({FB_MAXINE} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x193}) || {FB_MAXINE} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 693, 3089, 3166, 3568
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3568	{x193}	1	0
3	3568	{x193}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	3089	{FB_MAXINE}	2	4
6	693	{FB}	2	5
7	179	{TC}	2	6
# END BDD 1218 (T 2 152)

# BEGIN BDD 1219 (T 2 153)
BDD tree for ({x194} || !({FB_ASILIANT} && {FB} && {PCI})) && (!({x194}) || {FB_ASILIANT} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 630, 693, 3569
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3569	{x194}	1	0
3	3569	{x194}	0	1
4	693	{FB}	2	3
5	630	{FB_ASILIANT}	2	4
6	210	{PCI}	2	5
# END BDD 1219 (T 2 153)

# BEGIN BDD 1220 (T 2 154)
BDD tree for ({x195} || !({FB_RADEON_OLD} && {FB} && {PCI})) && (!({x195}) || {FB_RADEON_OLD} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 1522, 3570
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3570	{x195}	1	0
3	3570	{x195}	0	1
4	1522	{FB_RADEON_OLD}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1220 (T 2 154)

# BEGIN BDD 1221 (T 2 155)
BDD tree for ({x202} || !({FB_IMSTT} && {FB} && {PCI})) && (!({x202}) || {FB_IMSTT} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2017, 3577
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3577	{x202}	1	0
3	3577	{x202}	0	1
4	2017	{FB_IMSTT}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1221 (T 2 155)

# BEGIN BDD 1222 (T 2 156)
BDD tree for ({x196} || !({FB_PMAG_BA} && {FB} && {MACH_DECSTATION} && {TC})) && (!({x196}) || {FB_PMAG_BA} && {FB} && {MACH_DECSTATION} && {TC})
Variables: 3886. 
Variable ordering: 179, 398, 693, 3166, 3571
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3571	{x196}	1	0
3	3571	{x196}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	693	{FB}	2	4
6	398	{FB_PMAG_BA}	2	5
7	179	{TC}	2	6
# END BDD 1222 (T 2 156)

# BEGIN BDD 1223 (T 2 157)
BDD tree for ({x197} || !({FB_IGA} && {SPARC32} && {FB_PCI})) && (!({x197}) || {FB_IGA} && {SPARC32} && {FB_PCI})
Variables: 3886. 
Variable ordering: 1765, 2407, 3299, 3572
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3572	{x197}	1	0
3	3572	{x197}	0	1
4	3299	{FB_IGA}	2	3
5	2407	{SPARC32}	2	4
6	1765	{FB_PCI}	2	5
# END BDD 1223 (T 2 157)

# BEGIN BDD 1224 (T 2 158)
BDD tree for ({x198} || !({FB_KYRO} && {FB} && {PCI})) && (!({x198}) || {FB_KYRO} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2670, 3573
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3573	{x198}	1	0
3	3573	{x198}	0	1
4	2670	{FB_KYRO}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1224 (T 2 158)

# BEGIN BDD 1225 (T 2 159)
BDD tree for ({x209} || !({FB_AMIGA} && {FB} && {AMIGA})) && (!({x209}) || {FB_AMIGA} && {FB} && {AMIGA})
Variables: 3886. 
Variable ordering: 693, 1403, 2592, 3584
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3584	{x209}	1	0
3	3584	{x209}	0	1
4	2592	{AMIGA}	2	3
5	1403	{FB_AMIGA}	2	4
6	693	{FB}	2	5
# END BDD 1225 (T 2 159)

# BEGIN BDD 1226 (T 2 160)
BDD tree for ({x199} || !({FB_TRIDENT} && {FB} && {PCI})) && (!({x199}) || {FB_TRIDENT} && {FB} && {PCI})
Variables: 3886. 
Variable ordering: 210, 693, 2733, 3574
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3574	{x199}	1	0
3	3574	{x199}	0	1
4	2733	{FB_TRIDENT}	2	3
5	693	{FB}	2	4
6	210	{PCI}	2	5
# END BDD 1226 (T 2 160)

# BEGIN BDD 1227 (T 2 161)
BDD tree for {FB} && {PARISC} || (!({FB} && {PARISC}) || ({FB_STI})) && (!({FB_STI}) || ({FB} && {PARISC}))
Variables: 3886. 
Variable ordering: 693, 1430, 2575
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1430	{FB_STI}	1	0
3	2575	{PARISC}	0	1
4	1430	{FB_STI}	1	3
5	693	{FB}	2	4
# END BDD 1227 (T 2 161)

# BEGIN BDD 1228 (T 2 162)
BDD tree for {FB} && {SUN3} || {SUN3X} && {BROKEN} || (!(false) || ({FB_SUN3})) && (!({FB_SUN3}) || (false))
Variables: 3886. 
Variable ordering: 693, 1479, 1498, 2059, 2743
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2743	{FB_SUN3}	1	0
3	2059	{BROKEN}	2	1
4	1498	{SUN3}	2	3
5	1479	{SUN3X}	4	3
6	693	{FB}	2	5
# END BDD 1228 (T 2 162)

# BEGIN BDD 1229 (T 2 163)
BDD tree for {FB_SBUS} || (!(false) || ({FB_TCX})) && (!({FB_TCX}) || (false))
Variables: 3886. 
Variable ordering: 2773, 3371
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3371	{FB_SBUS}	0	1
3	2773	{FB_TCX}	1	2
# END BDD 1229 (T 2 163)

# BEGIN BDD 1230 (T 2 164)
BDD tree for {FB} && {ALPHA} || (!(false) || ({FB_TGA})) && (!({FB_TGA}) || (false))
Variables: 3886. 
Variable ordering: 642, 693, 1878
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1878	{ALPHA}	0	1
3	693	{FB}	0	2
4	642	{FB_TGA}	1	3
# END BDD 1230 (T 2 164)

# BEGIN BDD 1231 (T 2 165)
BDD tree for {FB} || (!({FB_MATROX} && {FB} && {PCI}) || ({FB_TILEBLITTING})) && (!({FB_TILEBLITTING}) || ({FB_MATROX} && {FB} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 693, 1205, 1444
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1444	{FB_TILEBLITTING}	1	0
3	693	{FB}	2	1
# END BDD 1231 (T 2 165)

# BEGIN BDD 1232 (T 2 166)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_TRIDENT})) && (!({FB_TRIDENT}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 2733
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2733	{FB_TRIDENT}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 1232 (T 2 166)

# BEGIN BDD 1233 (T 2 167)
BDD tree for {FB_TRIDENT} && {EXPERIMENTAL} || (!(false) || ({FB_TRIDENT_ACCEL})) && (!({FB_TRIDENT_ACCEL}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2733, 3232
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3232	{FB_TRIDENT_ACCEL}	1	0
3	2733	{FB_TRIDENT}	2	1
4	1711	{EXPERIMENTAL}	2	3
# END BDD 1233 (T 2 167)

# BEGIN BDD 1234 (T 2 168)
BDD tree for {FB} && {NINO} || (!(false) || ({FB_TX3912})) && (!({FB_TX3912}) || (false))
Variables: 3886. 
Variable ordering: 422, 426, 693
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	693	{FB}	0	1
3	426	{NINO}	0	2
4	422	{FB_TX3912}	1	3
# END BDD 1234 (T 2 168)

# BEGIN BDD 1235 (T 2 169)
BDD tree for {FB} && {MAC} || {PPC_PMAC} || (!(false) || ({FB_VALKYRIE})) && (!({FB_VALKYRIE}) || (false))
Variables: 3886. 
Variable ordering: 76, 693, 1505, 2173
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2173	{FB_VALKYRIE}	1	0
3	1505	{PPC_PMAC}	2	1
4	693	{FB}	2	3
5	693	{FB}	2	1
6	76	{MAC}	4	5
# END BDD 1235 (T 2 169)

# BEGIN BDD 1236 (T 2 170)
BDD tree for {FB} && {X86} || {X86_64} || (!(false) || ({FB_VESA})) && (!({FB_VESA}) || (false))
Variables: 3886. 
Variable ordering: 430, 693, 1184, 1244
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1244	{X86}	0	1
3	1184	{X86_64}	2	1
4	693	{FB}	0	3
5	430	{FB_VESA}	1	4
# END BDD 1236 (T 2 170)

# BEGIN BDD 1237 (T 2 171)
BDD tree for {FB} && {X86} || {PPC} || (!(false) || ({FB_VGA16})) && (!({FB_VGA16}) || (false))
Variables: 3886. 
Variable ordering: 693, 1244, 2673, 3298
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3298	{FB_VGA16}	1	0
3	2673	{PPC}	2	1
4	1244	{X86}	3	1
5	693	{FB}	2	4
# END BDD 1237 (T 2 171)

# BEGIN BDD 1238 (T 2 172)
BDD tree for {FB} && {ZORRO} && {BROKEN} || (!(false) || ({FB_VIRGE})) && (!({FB_VIRGE}) || (false))
Variables: 3886. 
Variable ordering: 693, 2059, 2306, 2526
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2306	{FB_VIRGE}	1	0
3	2526	{ZORRO}	0	1
4	2306	{FB_VIRGE}	1	3
5	2059	{BROKEN}	2	4
6	693	{FB}	2	5
# END BDD 1238 (T 2 172)

# BEGIN BDD 1239 (T 2 173)
BDD tree for {FB} || (!(false) || ({FB_VIRTUAL})) && (!({FB_VIRTUAL}) || (false))
Variables: 3886. 
Variable ordering: 693, 2707
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2707	{FB_VIRTUAL}	1	0
3	693	{FB}	2	1
# END BDD 1239 (T 2 173)

# BEGIN BDD 1240 (T 2 174)
BDD tree for {FB} && {PCI} || (!(false) || ({FB_VOODOO1})) && (!({FB_VOODOO1}) || (false))
Variables: 3886. 
Variable ordering: 210, 693, 1135
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1135	{FB_VOODOO1}	1	0
3	693	{FB}	2	1
4	210	{PCI}	2	3
# END BDD 1240 (T 2 174)

# BEGIN BDD 1241 (T 2 175)
BDD tree for {FB} && {PXA_SHARPSL} || (!(false) || ({FB_W100})) && (!({FB_W100}) || (false))
Variables: 3886. 
Variable ordering: 693, 1186, 2098
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2098	{FB_W100}	1	0
3	1186	{PXA_SHARPSL}	2	1
4	693	{FB}	2	3
# END BDD 1241 (T 2 175)

# BEGIN BDD 1242 (T 2 176)
BDD tree for {NETDEVICES} && {PCI} || {EISA} || (!(false) || ({FDDI})) && (!({FDDI}) || (false))
Variables: 3886. 
Variable ordering: 210, 1262, 2054, 2196
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2054	{FDDI}	1	0
3	2196	{NETDEVICES}	0	1
4	2054	{FDDI}	1	3
5	1262	{EISA}	2	4
6	210	{PCI}	5	4
# END BDD 1242 (T 2 176)

# BEGIN BDD 1243 (T 2 177)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({FEALNX})) && (!({FEALNX}) || (false))
Variables: 3886. 
Variable ordering: 33, 210, 2196, 2228, 2587
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2587	{NET_PCI}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	210	{PCI}	0	4
6	33	{FEALNX}	1	5
# END BDD 1243 (T 2 177)

# BEGIN BDD 1244 (T 2 178)
BDD tree for {NETDEVICES} && {UML} && {M5272} || {M5282} || (!(false) || ({FEC})) && (!({FEC}) || (false))
Variables: 3886. 
Variable ordering: 553, 1390, 2023, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2023	{M5272}	0	3
5	1390	{M5282}	4	3
6	553	{FEC}	1	5
# END BDD 1244 (T 2 178)

# BEGIN BDD 1245 (T 2 179)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {8xx} && {NETTA} || {NETPHONE} || (!(false) || ({FEC_8XX})) && (!({FEC_8XX}) || (false))
Variables: 3886. 
Variable ordering: 273, 822, 1743, 2056, 2196, 2228, 3091
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1743	{FEC_8XX}	1	0
3	3091	{NETPHONE}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2056	{NET_ETHERNET}	0	5
7	1743	{FEC_8XX}	1	6
8	822	{8xx}	2	7
9	2228	{UML}	0	1
10	2196	{NETDEVICES}	0	9
11	2056	{NET_ETHERNET}	0	10
12	1743	{FEC_8XX}	1	11
13	822	{8xx}	2	12
14	273	{NETTA}	8	13
# END BDD 1245 (T 2 179)

# BEGIN BDD 1246 (T 2 180)
BDD tree for {NETDEVICES} && {UML} && {FEC_8XX} || (!(false) || ({FEC_8XX_DM9161_PHY})) && (!({FEC_8XX_DM9161_PHY}) || (false))
Variables: 3886. 
Variable ordering: 1743, 2004, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2004	{FEC_8XX_DM9161_PHY}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2004	{FEC_8XX_DM9161_PHY}	1	4
6	1743	{FEC_8XX}	2	5
# END BDD 1246 (T 2 180)

# BEGIN BDD 1247 (T 2 181)
BDD tree for {NETDEVICES} && {UML} && {FEC_8XX} || (!({NETDEVICES} && {UML} && {FEC_8XX}) || ({FEC_8XX_GENERIC_PHY})) && (!({FEC_8XX_GENERIC_PHY}) || ({NETDEVICES} && {UML} && {FEC_8XX}))
Variables: 3886. 
Variable ordering: 909, 1743, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	1743	{FEC_8XX}	0	3
5	909	{FEC_8XX_GENERIC_PHY}	1	4
# END BDD 1247 (T 2 181)

# BEGIN BDD 1248 (T 2 182)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} && {OBSOLETE} || (!(false) || ({FMV18X})) && (!({FMV18X}) || (false))
Variables: 3886. 
Variable ordering: 446, 1404, 1934, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1934	{FMV18X}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1934	{FMV18X}	1	4
6	1404	{NET_ISA}	2	5
7	446	{OBSOLETE}	2	6
# END BDD 1248 (T 2 182)

# BEGIN BDD 1249 (T 2 183)
BDD tree for {VT} && {FRAMEBUFFER_CONSOLE} || (!(false) || ({FONTS})) && (!({FONTS}) || (false))
Variables: 3886. 
Variable ordering: 105, 809, 2703
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2703	{FONTS}	1	0
3	809	{VT}	2	1
4	105	{FRAMEBUFFER_CONSOLE}	2	3
# END BDD 1249 (T 2 183)

# BEGIN BDD 1250 (T 2 184)
BDD tree for {VT} && {FRAMEBUFFER_CONSOLE} && {FONTS} || (!({VT} && {FRAMEBUFFER_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS} && {MAC}) || ({FONT_6x11})) && (!({FONT_6x11}) || ({VT} && {FRAMEBUFFER_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS} && {MAC}))
Variables: 3886. 
Variable ordering: 76, 105, 809, 2407, 2470, 2703, 3000
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3000	{FONT_6x11}	1	0
3	2703	{FONTS}	2	1
4	809	{VT}	2	3
5	105	{FRAMEBUFFER_CONSOLE}	2	4
# END BDD 1250 (T 2 184)

# BEGIN BDD 1251 (T 2 185)
BDD tree for {VT} && {FRAMEBUFFER_CONSOLE} || {SGI_NEWPORT_CONSOLE} && {FONTS} || (!(false) || ({FONT_8x16})) && (!({FONT_8x16}) || ({VT} && {FRAMEBUFFER_CONSOLE} || {SGI_NEWPORT_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS}))
Variables: 3886. 
Variable ordering: 82, 105, 809, 1838, 2407, 2470, 2703
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2703	{FONTS}	0	1
3	1838	{SGI_NEWPORT_CONSOLE}	0	2
4	809	{VT}	0	3
5	809	{VT}	0	2
6	105	{FRAMEBUFFER_CONSOLE}	4	5
7	82	{FONT_8x16}	1	6
# END BDD 1251 (T 2 185)

# BEGIN BDD 1252 (T 2 186)
BDD tree for {VT} && {FRAMEBUFFER_CONSOLE} && {FONTS} || (!({VT} && {FRAMEBUFFER_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS}) || ({FONT_8x8})) && (!({FONT_8x8}) || ({VT} && {FRAMEBUFFER_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS}))
Variables: 3886. 
Variable ordering: 105, 809, 2407, 2470, 2703, 2730
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2730	{FONT_8x8}	1	0
3	2703	{FONTS}	2	1
4	809	{VT}	2	3
5	105	{FRAMEBUFFER_CONSOLE}	2	4
# END BDD 1252 (T 2 186)

# BEGIN BDD 1253 (T 2 187)
BDD tree for {VT} && {FRAMEBUFFER_CONSOLE} && {FONTS} || (!({VT} && {FRAMEBUFFER_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS} && {ARM} && {ARCH_ACORN}) || ({FONT_ACORN_8x8})) && (!({FONT_ACORN_8x8}) || ({VT} && {FRAMEBUFFER_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS} && {ARM} && {ARCH_ACORN}))
Variables: 3886. 
Variable ordering: 105, 209, 809, 1066, 2407, 2470, 2542, 2703
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1066	{FONT_ACORN_8x8}	1	0
3	2703	{FONTS}	0	1
4	1066	{FONT_ACORN_8x8}	1	3
5	809	{VT}	2	4
6	105	{FRAMEBUFFER_CONSOLE}	2	5
# END BDD 1253 (T 2 187)

# BEGIN BDD 1254 (T 2 188)
BDD tree for {VT} && {SPARC32} && {SPARC64} && {FONTS} || (!(false) || ({FONT_MINI_4x6})) && (!({FONT_MINI_4x6}) || (false))
Variables: 3886. 
Variable ordering: 809, 2407, 2470, 2551, 2703
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2551	{FONT_MINI_4x6}	1	0
3	2703	{FONTS}	0	1
4	2551	{FONT_MINI_4x6}	1	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	2	5
7	809	{VT}	2	6
# END BDD 1254 (T 2 188)

# BEGIN BDD 1255 (T 2 189)
BDD tree for {VT} && {FRAMEBUFFER_CONSOLE} && {FONTS} || (!({VT} && {FRAMEBUFFER_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS} && {AMIGA}) || ({FONT_PEARL_8x8})) && (!({FONT_PEARL_8x8}) || ({VT} && {FRAMEBUFFER_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS} && {AMIGA}))
Variables: 3886. 
Variable ordering: 7, 105, 809, 2407, 2470, 2592, 2703
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2703	{FONTS}	0	1
3	809	{VT}	0	2
4	105	{FRAMEBUFFER_CONSOLE}	0	3
5	7	{FONT_PEARL_8x8}	1	4
# END BDD 1255 (T 2 189)

# BEGIN BDD 1256 (T 2 190)
BDD tree for {VT} && {FRAMEBUFFER_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS} || {SPARC32} || {SPARC64} || (!(false) || ({FONT_SUN12x22})) && (!({FONT_SUN12x22}) || (false))
Variables: 3886. 
Variable ordering: 105, 809, 2407, 2470, 2703, 3199
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3199	{FONT_SUN12x22}	1	0
3	2470	{SPARC64}	2	1
4	2407	{SPARC32}	3	1
5	809	{VT}	2	4
6	105	{FRAMEBUFFER_CONSOLE}	2	5
# END BDD 1256 (T 2 190)

# BEGIN BDD 1257 (T 2 191)
BDD tree for {VT} && {FRAMEBUFFER_CONSOLE} && {SPARC32} && {SPARC64} && {FONTS} || {SPARC32} || {SPARC64} || (!(false) || ({FONT_SUN8x16})) && (!({FONT_SUN8x16}) || (false))
Variables: 3886. 
Variable ordering: 105, 367, 809, 2407, 2470, 2703
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	367	{FONT_SUN8x16}	1	0
3	2470	{SPARC64}	0	1
4	2407	{SPARC32}	3	1
5	809	{VT}	0	4
6	367	{FONT_SUN8x16}	1	5
7	105	{FRAMEBUFFER_CONSOLE}	2	6
# END BDD 1257 (T 2 191)

# BEGIN BDD 1258 (T 2 192)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} && {EXPERIMENTAL} || (!(false) || ({FORCEDETH})) && (!({FORCEDETH}) || (false))
Variables: 3886. 
Variable ordering: 210, 1711, 1812, 2196, 2228, 2587
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1812	{FORCEDETH}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1812	{FORCEDETH}	1	5
7	1711	{EXPERIMENTAL}	2	6
8	210	{PCI}	2	7
# END BDD 1258 (T 2 192)

# BEGIN BDD 1259 (T 2 193)
BDD tree for {VT} && {FB} || (!(false) || ({FRAMEBUFFER_CONSOLE})) && (!({FRAMEBUFFER_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 105, 693, 809
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	809	{VT}	0	1
3	693	{FB}	0	2
4	105	{FRAMEBUFFER_CONSOLE}	1	3
# END BDD 1259 (T 2 193)

# BEGIN BDD 1260 (T 2 194)
BDD tree for {DEBUG_KERNEL} && {X86} && {X86_64} || {CRIS} || {M68K} || {M68KNOMMU} || {FRV} || {UML} || (!({DEBUG_KERNEL} && {X86} && {X86_64} || {CRIS} || {M68K} || {M68KNOMMU} || {FRV} || {UML} && {DEBUG_INFO} && {UML}) || ({FRAME_POINTER})) && (!({FRAME_POINTER}) || ({DEBUG_KERNEL} && {X86} && {X86_64} || {CRIS} || {M68K} || {M68KNOMMU} || {FRV} || {UML} && {DEBUG_INFO} && {UML}))
Variables: 3886. 
Variable ordering: 1184, 1244, 1663, 1875, 2034, 2149, 2228, 2618, 2770, 3246
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2618	{FRAME_POINTER}	1	0
3	3246	{FRV}	0	1
4	2770	{M68K}	3	1
5	2618	{FRAME_POINTER}	1	4
6	2228	{UML}	5	1
7	2034	{CRIS}	6	1
8	1875	{DEBUG_KERNEL}	2	7
9	1875	{DEBUG_KERNEL}	2	1
10	1663	{M68KNOMMU}	8	9
11	1244	{X86}	10	9
12	1184	{X86_64}	10	11
# END BDD 1260 (T 2 194)

# BEGIN BDD 1261 (T 2 195)
BDD tree for (!(false) || ({FS_MBCACHE})) && (!({FS_MBCACHE}) || ({EXT2_FS_XATTR} || {EXT3_FS_XATTR} && {EXT2_FS} || {EXT3_FS} || {EXT2_FS_XATTR} || {EXT3_FS_XATTR} && {EXT2_FS} || {EXT3_FS} && {EXT2_FS_XATTR} || {EXT3_FS_XATTR} && {EXT2_FS} || {EXT3_FS}))
Variables: 3886. 
Variable ordering: 431, 500, 699, 2631, 3109
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3109	{EXT2_FS}	0	1
3	2631	{EXT2_FS_XATTR}	0	2
4	699	{EXT3_FS_XATTR}	3	2
5	500	{FS_MBCACHE}	1	4
6	2631	{EXT2_FS_XATTR}	0	1
7	699	{EXT3_FS_XATTR}	6	1
8	500	{FS_MBCACHE}	1	7
9	431	{EXT3_FS}	5	8
# END BDD 1261 (T 2 195)

# BEGIN BDD 1262 (T 2 196)
BDD tree for (!({EXT2_FS_POSIX_ACL} || {EXT3_FS_POSIX_ACL} || {JFS_POSIX_ACL} || {REISERFS_FS_POSIX_ACL} || {NFSD_V4}) || ({FS_POSIX_ACL})) && (!({FS_POSIX_ACL}) || ({EXT2_FS_POSIX_ACL} || {EXT3_FS_POSIX_ACL} || {JFS_POSIX_ACL} || {REISERFS_FS_POSIX_ACL} || {NFSD_V4}))
Variables: 3886. 
Variable ordering: 119, 979, 1579, 2220, 2924, 3090
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3090	{EXT2_FS_POSIX_ACL}	1	0
3	2924	{JFS_POSIX_ACL}	2	0
4	2220	{EXT3_FS_POSIX_ACL}	3	0
5	1579	{NFSD_V4}	4	0
6	3090	{EXT2_FS_POSIX_ACL}	0	1
7	2924	{JFS_POSIX_ACL}	6	1
8	2220	{EXT3_FS_POSIX_ACL}	7	1
9	1579	{NFSD_V4}	8	1
10	979	{FS_POSIX_ACL}	5	9
11	979	{FS_POSIX_ACL}	0	1
12	119	{REISERFS_FS_POSIX_ACL}	10	11
# END BDD 1262 (T 2 196)

# BEGIN BDD 1263 (T 2 197)
BDD tree for {BROKEN_ON_SMP} && {ALPHA} || {X86} || (!(false) || ({FTAPE})) && (!({FTAPE}) || (false))
Variables: 3886. 
Variable ordering: 357, 1244, 1878, 2982
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2982	{BROKEN_ON_SMP}	0	1
3	1878	{ALPHA}	0	2
4	1244	{X86}	3	2
5	357	{FTAPE}	1	4
# END BDD 1263 (T 2 197)

# BEGIN BDD 1264 (T 2 198)
BDD tree for {MTD} || (!(false) || ({FTL})) && (!({FTL}) || (false))
Variables: 3886. 
Variable ordering: 551, 2356
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2356	{FTL}	1	0
3	551	{MTD}	2	1
# END BDD 1264 (T 2 198)

# BEGIN BDD 1265 (T 2 199)
BDD tree for {FTAPE} && {ALPHA} || (!({FTAPE}) || ({FT_ALPHA_CLOCK})) && (!({FT_ALPHA_CLOCK}) || ({FTAPE}))
Variables: 3886. 
Variable ordering: 357, 1878, 2912
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2912	{FT_ALPHA_CLOCK}	1	0
3	2912	{FT_ALPHA_CLOCK}	0	1
4	1878	{ALPHA}	3	1
5	357	{FTAPE}	2	4
# END BDD 1265 (T 2 199)

# BEGIN BDD 1266 (T 2 200)
BDD tree for {FTAPE} || (!(false) || ({FT_ALT_FDC})) && (!({FT_ALT_FDC}) || (false))
Variables: 3886. 
Variable ordering: 357, 1667
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1667	{FT_ALT_FDC}	1	0
3	357	{FTAPE}	2	1
# END BDD 1266 (T 2 200)

# BEGIN BDD 1267 (T 2 201)
BDD tree for {FTAPE} && {FT_STD_FDC} || (!({FTAPE} && {FT_STD_FDC}) || ({FT_FDC_BASE})) && (!({FT_FDC_BASE}) || ({FTAPE} && {FT_STD_FDC}))
Variables: 3886. 
Variable ordering: 192, 357, 1515
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1515	{FT_STD_FDC}	0	1
3	357	{FTAPE}	0	2
4	192	{FT_FDC_BASE}	1	3
# END BDD 1267 (T 2 201)

# BEGIN BDD 1268 (T 2 202)
BDD tree for {FTAPE} && {FT_STD_FDC} || (!({FTAPE} && {FT_STD_FDC}) || ({FT_FDC_DMA})) && (!({FT_FDC_DMA}) || ({FTAPE} && {FT_STD_FDC}))
Variables: 3886. 
Variable ordering: 357, 460, 1515
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	460	{FT_FDC_DMA}	1	0
3	1515	{FT_STD_FDC}	0	1
4	460	{FT_FDC_DMA}	1	3
5	357	{FTAPE}	2	4
# END BDD 1268 (T 2 202)

# BEGIN BDD 1269 (T 2 203)
BDD tree for {FTAPE} && {FT_STD_FDC} || (!({FTAPE} && {FT_STD_FDC}) || ({FT_FDC_IRQ})) && (!({FT_FDC_IRQ}) || ({FTAPE} && {FT_STD_FDC}))
Variables: 3886. 
Variable ordering: 357, 1515, 1709
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1709	{FT_FDC_IRQ}	1	0
3	1515	{FT_STD_FDC}	2	1
4	357	{FTAPE}	2	3
# END BDD 1269 (T 2 203)

# BEGIN BDD 1270 (T 2 204)
BDD tree for {FTAPE} && {EXPERIMENTAL} || (!({FTAPE} && {EXPERIMENTAL}) || ({FT_FDC_MAX_RATE})) && (!({FT_FDC_MAX_RATE}) || ({FTAPE} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 357, 1711, 1767
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1767	{FT_FDC_MAX_RATE}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	357	{FTAPE}	2	3
# END BDD 1270 (T 2 204)

# BEGIN BDD 1271 (T 2 205)
BDD tree for {FTAPE} && {EXPERIMENTAL} || (!({FTAPE} && {EXPERIMENTAL}) || ({FT_FDC_THR})) && (!({FT_FDC_THR}) || ({FTAPE} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 357, 889, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	889	{FT_FDC_THR}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	889	{FT_FDC_THR}	1	3
5	357	{FTAPE}	2	4
# END BDD 1271 (T 2 205)

# BEGIN BDD 1272 (T 2 206)
BDD tree for {FTAPE} || (!(false) || ({FT_FULL_DEBUG})) && (!({FT_FULL_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 357, 2107
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2107	{FT_FULL_DEBUG}	1	0
3	357	{FTAPE}	2	1
# END BDD 1272 (T 2 206)

# BEGIN BDD 1273 (T 2 207)
BDD tree for {FTAPE} || (!(false) || ({FT_MACH2})) && (!({FT_MACH2}) || (false))
Variables: 3886. 
Variable ordering: 357, 1049
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1049	{FT_MACH2}	1	0
3	357	{FTAPE}	2	1
# END BDD 1273 (T 2 207)

# BEGIN BDD 1274 (T 2 208)
BDD tree for {FTAPE} || (!(false) || ({FT_NORMAL_DEBUG})) && (!({FT_NORMAL_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 357, 1600
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1600	{FT_NORMAL_DEBUG}	1	0
3	357	{FTAPE}	2	1
# END BDD 1274 (T 2 208)

# BEGIN BDD 1275 (T 2 209)
BDD tree for {FTAPE} || (!(false) || ({FT_NO_TRACE})) && (!({FT_NO_TRACE}) || (false))
Variables: 3886. 
Variable ordering: 357, 3182
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3182	{FT_NO_TRACE}	1	0
3	357	{FTAPE}	2	1
# END BDD 1275 (T 2 209)

# BEGIN BDD 1276 (T 2 210)
BDD tree for {FTAPE} || (!(false) || ({FT_NO_TRACE_AT_ALL})) && (!({FT_NO_TRACE_AT_ALL}) || (false))
Variables: 3886. 
Variable ordering: 357, 2253
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2253	{FT_NO_TRACE_AT_ALL}	1	0
3	357	{FTAPE}	2	1
# END BDD 1276 (T 2 210)

# BEGIN BDD 1277 (T 2 211)
BDD tree for {FTAPE} && {EXPERIMENTAL} || (!({FTAPE} && {EXPERIMENTAL}) || ({FT_NR_BUFFERS})) && (!({FT_NR_BUFFERS}) || ({FTAPE} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 308, 357, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	357	{FTAPE}	0	2
4	308	{FT_NR_BUFFERS}	1	3
# END BDD 1277 (T 2 211)

# BEGIN BDD 1278 (T 2 212)
BDD tree for {FTAPE} || (!(false) || ({FT_PROBE_FC10})) && (!({FT_PROBE_FC10}) || (false))
Variables: 3886. 
Variable ordering: 357, 1361
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1361	{FT_PROBE_FC10}	1	0
3	357	{FTAPE}	2	1
# END BDD 1278 (T 2 212)

# BEGIN BDD 1279 (T 2 213)
BDD tree for {FTAPE} && {PROC_FS} || (!(false) || ({FT_PROC_FS})) && (!({FT_PROC_FS}) || (false))
Variables: 3886. 
Variable ordering: 357, 869, 1115
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	869	{FT_PROC_FS}	1	0
3	1115	{PROC_FS}	0	1
4	869	{FT_PROC_FS}	1	3
5	357	{FTAPE}	2	4
# END BDD 1279 (T 2 213)

# BEGIN BDD 1280 (T 2 214)
BDD tree for {FTAPE} || (!(false) || ({FT_STD_FDC})) && (!({FT_STD_FDC}) || (false))
Variables: 3886. 
Variable ordering: 357, 1515
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1515	{FT_STD_FDC}	1	0
3	357	{FTAPE}	2	1
# END BDD 1280 (T 2 214)

# BEGIN BDD 1281 (T 2 215)
BDD tree for {PCI} && {SCSI} || (!(false) || ({FUSION})) && (!({FUSION}) || (false))
Variables: 3886. 
Variable ordering: 210, 2567, 3196
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3196	{FUSION}	1	0
3	2567	{SCSI}	2	1
4	210	{PCI}	2	3
# END BDD 1281 (T 2 215)

# BEGIN BDD 1282 (T 2 216)
BDD tree for {FUSION} || (!(false) || ({FUSION_CTL})) && (!({FUSION_CTL}) || (false))
Variables: 3886. 
Variable ordering: 964, 3196
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3196	{FUSION}	0	1
3	964	{FUSION_CTL}	1	2
# END BDD 1282 (T 2 216)

# BEGIN BDD 1283 (T 2 217)
BDD tree for {FUSION} && {NET_FC} || (!(false) || ({FUSION_LAN})) && (!({FUSION_LAN}) || (false))
Variables: 3886. 
Variable ordering: 3085, 3196, 3361
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3361	{NET_FC}	0	1
3	3196	{FUSION}	0	2
4	3085	{FUSION_LAN}	1	3
# END BDD 1283 (T 2 217)

# BEGIN BDD 1284 (T 2 218)
BDD tree for {FUSION} || (!({FUSION}) || ({FUSION_MAX_SGE})) && (!({FUSION_MAX_SGE}) || ({FUSION}))
Variables: 3886. 
Variable ordering: 1036, 3196
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3196	{FUSION}	0	1
3	1036	{FUSION_MAX_SGE}	1	2
# END BDD 1284 (T 2 218)

# BEGIN BDD 1285 (T 2 219)
BDD tree for {EMBEDDED} || (!(true) || ({FUTEX})) && (!({FUTEX}) || (true))
Variables: 3886. 
Variable ordering: 2549, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2549	{FUTEX}	2	1
# END BDD 1285 (T 2 219)

# BEGIN BDD 1286 (T 2 220)
BDD tree for ({x210} || !({TMS380TR} && {UML} && {NETDEVICES} && {TR} && {PCI} || {ISA})) && (!({x210}) || {TMS380TR} && {UML} && {NETDEVICES} && {TR} && {PCI} || {ISA})
Variables: 3886. 
Variable ordering: 210, 239, 1185, 2196, 2228, 2864, 3585
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3585	{x210}	1	0
3	3585	{x210}	0	1
4	2864	{TMS380TR}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1185	{ISA}	2	6
8	239	{TR}	2	7
9	239	{TR}	2	6
10	210	{PCI}	8	9
# END BDD 1286 (T 2 220)

# BEGIN BDD 1287 (T 2 221)
BDD tree for ({x21} || !({ATMEL} && {UML} && {NETDEVICES} && {NET_RADIO} && {EXPERIMENTAL})) && (!({x21}) || {ATMEL} && {UML} && {NETDEVICES} && {NET_RADIO} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 468, 1711, 1787, 2196, 2228, 3396
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3396	{x21}	1	0
3	3396	{x21}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1787	{ATMEL}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	468	{NET_RADIO}	2	7
# END BDD 1287 (T 2 221)

# BEGIN BDD 1288 (T 2 222)
BDD tree for ({x211} || !({DVB_SP8870} && {DVB_CORE})) && (!({x211}) || {DVB_SP8870} && {DVB_CORE})
Variables: 3886. 
Variable ordering: 1214, 1842, 3586
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3586	{x211}	1	0
3	3586	{x211}	0	1
4	1842	{DVB_SP8870}	2	3
5	1214	{DVB_CORE}	2	4
# END BDD 1288 (T 2 222)

# BEGIN BDD 1289 (T 2 223)
BDD tree for ({x212} || !({DVB_OR51132} && {DVB_CORE})) && (!({x212}) || {DVB_OR51132} && {DVB_CORE})
Variables: 3886. 
Variable ordering: 1214, 2428, 3587
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3587	{x212}	1	0
3	3587	{x212}	0	1
4	2428	{DVB_OR51132}	2	3
5	1214	{DVB_CORE}	2	4
# END BDD 1289 (T 2 223)

# BEGIN BDD 1290 (T 2 224)
BDD tree for ({x213} || !({DVB_NXT2002} && {DVB_CORE})) && (!({x213}) || {DVB_NXT2002} && {DVB_CORE})
Variables: 3886. 
Variable ordering: 1214, 2393, 3588
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3588	{x213}	1	0
3	3588	{x213}	0	1
4	2393	{DVB_NXT2002}	2	3
5	1214	{DVB_CORE}	2	4
# END BDD 1290 (T 2 224)

# BEGIN BDD 1291 (T 2 225)
BDD tree for ({x214} || !({PRISM54} && {UML} && {NETDEVICES} && {PCI} && {NET_RADIO} && {EXPERIMENTAL})) && (!({x214}) || {PRISM54} && {UML} && {NETDEVICES} && {PCI} && {NET_RADIO} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 468, 1711, 2196, 2228, 3151, 3589
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3589	{x214}	1	0
3	3589	{x214}	0	1
4	3151	{PRISM54}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	468	{NET_RADIO}	2	7
9	210	{PCI}	2	8
# END BDD 1291 (T 2 225)

# BEGIN BDD 1292 (T 2 226)
BDD tree for ({x215} || !({VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C})) && (!({x215}) || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C})
Variables: 3886. 
Variable ordering: 210, 859, 1032, 2259, 3590
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3590	{x215}	1	0
3	3590	{x215}	0	1
4	2259	{VIDEO_DEV}	2	3
5	1032	{I2C}	2	4
6	859	{VIDEO_BT848}	2	5
7	210	{PCI}	2	6
# END BDD 1292 (T 2 226)

# BEGIN BDD 1293 (T 2 227)
BDD tree for ({x216} || !({VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL})) && (!({x216}) || {VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2259, 2785, 3591
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3591	{x216}	1	0
3	3591	{x216}	0	1
4	2785	{VIDEO_CX88}	2	3
5	2259	{VIDEO_DEV}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	1032	{I2C}	2	6
8	210	{PCI}	2	7
# END BDD 1293 (T 2 227)

# BEGIN BDD 1294 (T 2 228)
BDD tree for ({x217} || !({BT_HCIBCM203X} && {BT} && {USB})) && (!({x217}) || {BT_HCIBCM203X} && {BT} && {USB})
Variables: 3886. 
Variable ordering: 2370, 2705, 2823, 3592
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3592	{x217}	1	0
3	3592	{x217}	0	1
4	2823	{BT}	2	3
5	2705	{USB}	2	4
6	2370	{BT_HCIBCM203X}	2	5
# END BDD 1294 (T 2 228)

# BEGIN BDD 1295 (T 2 229)
BDD tree for ({x58} || !({DVB_TTUSB_DEC} && {DVB_CORE} && {USB})) && (!({x58}) || {DVB_TTUSB_DEC} && {DVB_CORE} && {USB})
Variables: 3886. 
Variable ordering: 1214, 2705, 2775, 3433
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3433	{x58}	1	0
3	3433	{x58}	0	1
4	2775	{DVB_TTUSB_DEC}	2	3
5	2705	{USB}	2	4
6	1214	{DVB_CORE}	2	5
# END BDD 1295 (T 2 229)

# BEGIN BDD 1296 (T 2 230)
BDD tree for ({x70} || !({PCMCIA_ATMEL} && {UML} && {NETDEVICES} && {NET_RADIO} && {ATMEL} && {PCMCIA})) && (!({x70}) || {PCMCIA_ATMEL} && {UML} && {NETDEVICES} && {NET_RADIO} && {ATMEL} && {PCMCIA})
Variables: 3886. 
Variable ordering: 468, 1512, 1787, 2001, 2196, 2228, 3445
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3445	{x70}	1	0
3	3445	{x70}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2001	{PCMCIA}	2	5
7	1787	{ATMEL}	2	6
8	1512	{PCMCIA_ATMEL}	2	7
9	468	{NET_RADIO}	2	8
# END BDD 1296 (T 2 230)

# BEGIN BDD 1297 (T 2 231)
BDD tree for ({x218} || !({DVB_SP887X} && {DVB_CORE})) && (!({x218}) || {DVB_SP887X} && {DVB_CORE})
Variables: 3886. 
Variable ordering: 301, 1214, 3593
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3593	{x218}	1	0
3	3593	{x218}	0	1
4	1214	{DVB_CORE}	2	3
5	301	{DVB_SP887X}	2	4
# END BDD 1297 (T 2 231)

# BEGIN BDD 1298 (T 2 232)
BDD tree for ({x219} || !({BT_HCIBFUSB} && {BT} && {USB})) && (!({x219}) || {BT_HCIBFUSB} && {BT} && {USB})
Variables: 3886. 
Variable ordering: 691, 2705, 2823, 3594
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3594	{x219}	1	0
3	3594	{x219}	0	1
4	2823	{BT}	2	3
5	2705	{USB}	2	4
6	691	{BT_HCIBFUSB}	2	5
# END BDD 1298 (T 2 232)

# BEGIN BDD 1299 (T 2 233)
BDD tree for ({x133} || !({DVB_AV7110} && {DVB_CORE} && {PCI})) && (!({x133}) || {DVB_AV7110} && {DVB_CORE} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1214, 2532, 3508
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3508	{x133}	1	0
3	3508	{x133}	0	1
4	2532	{DVB_AV7110}	2	3
5	1214	{DVB_CORE}	2	4
6	210	{PCI}	2	5
# END BDD 1299 (T 2 233)

# BEGIN BDD 1300 (T 2 234)
BDD tree for ({x127} || !({DVB_DIBUSB} && {DVB_CORE} && {USB})) && (!({x127}) || {DVB_DIBUSB} && {DVB_CORE} && {USB})
Variables: 3886. 
Variable ordering: 1214, 2127, 2705, 3502
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3502	{x127}	1	0
3	3502	{x127}	0	1
4	2705	{USB}	2	3
5	2127	{DVB_DIBUSB}	2	4
6	1214	{DVB_CORE}	2	5
# END BDD 1300 (T 2 234)

# BEGIN BDD 1301 (T 2 235)
BDD tree for ({x220} || !({DVB_OR51211} && {DVB_CORE})) && (!({x220}) || {DVB_OR51211} && {DVB_CORE})
Variables: 3886. 
Variable ordering: 1214, 2761, 3595
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3595	{x220}	1	0
3	3595	{x220}	0	1
4	2761	{DVB_OR51211}	2	3
5	1214	{DVB_CORE}	2	4
# END BDD 1301 (T 2 235)

# BEGIN BDD 1302 (T 2 236)
BDD tree for ({x221} || !({SCSI_IPR} && {PCI} && {SCSI})) && (!({x221}) || {SCSI_IPR} && {PCI} && {SCSI})
Variables: 3886. 
Variable ordering: 210, 2567, 3223, 3596
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3596	{x221}	1	0
3	3596	{x221}	0	1
4	3223	{SCSI_IPR}	2	3
5	2567	{SCSI}	2	4
6	210	{PCI}	2	5
# END BDD 1302 (T 2 236)

# BEGIN BDD 1303 (T 2 237)
BDD tree for ({x222} || !({BT_HCIBT3C} && {BT} && {PCMCIA})) && (!({x222}) || {BT_HCIBT3C} && {BT} && {PCMCIA})
Variables: 3886. 
Variable ordering: 1165, 2001, 2823, 3597
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3597	{x222}	1	0
3	3597	{x222}	0	1
4	2823	{BT}	2	3
5	2001	{PCMCIA}	2	4
6	1165	{BT_HCIBT3C}	2	5
# END BDD 1303 (T 2 237)

# BEGIN BDD 1304 (T 2 238)
BDD tree for ({x223} || !({USB_ZD1201} && {USB} && {NET} && {NET_RADIO})) && (!({x223}) || {USB_ZD1201} && {USB} && {NET} && {NET_RADIO})
Variables: 3886. 
Variable ordering: 468, 573, 1371, 2705, 3598
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3598	{x223}	1	0
3	3598	{x223}	0	1
4	2705	{USB}	2	3
5	1371	{NET}	2	4
6	573	{USB_ZD1201}	2	5
7	468	{NET_RADIO}	2	6
# END BDD 1304 (T 2 238)

# BEGIN BDD 1305 (T 2 239)
BDD tree for ({x224} || !({DVB_TDA1004X} && {DVB_CORE})) && (!({x224}) || {DVB_TDA1004X} && {DVB_CORE})
Variables: 3886. 
Variable ordering: 1214, 2010, 3599
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3599	{x224}	1	0
3	3599	{x224}	0	1
4	2010	{DVB_TDA1004X}	2	3
5	1214	{DVB_CORE}	2	4
# END BDD 1305 (T 2 239)

# BEGIN BDD 1306 (T 2 240)
BDD tree for {NET} && {NET_ACT_GACT} || (!(false) || ({GACT_PROB})) && (!({GACT_PROB}) || (false))
Variables: 3886. 
Variable ordering: 508, 1371, 2734
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2734	{NET_ACT_GACT}	0	1
3	1371	{NET}	0	2
4	508	{GACT_PROB}	1	3
# END BDD 1306 (T 2 240)

# BEGIN BDD 1307 (T 2 241)
BDD tree for ({x225} || !({JOYSTICK_TMDC} && {INPUT} && {INPUT_JOYSTICK})) && (!({x225}) || {JOYSTICK_TMDC} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 1755, 2830, 2910, 3600
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3600	{x225}	1	0
3	3600	{x225}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	1755	{JOYSTICK_TMDC}	2	5
# END BDD 1307 (T 2 241)

# BEGIN BDD 1308 (T 2 242)
BDD tree for ({x226} || !({JOYSTICK_ADI} && {INPUT} && {INPUT_JOYSTICK})) && (!({x226}) || {JOYSTICK_ADI} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 2605, 2830, 2910, 3601
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3601	{x226}	1	0
3	3601	{x226}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	2605	{JOYSTICK_ADI}	2	5
# END BDD 1308 (T 2 242)

# BEGIN BDD 1309 (T 2 243)
BDD tree for ({x227} || !({JOYSTICK_GUILLEMOT} && {INPUT} && {INPUT_JOYSTICK})) && (!({x227}) || {JOYSTICK_GUILLEMOT} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 609, 2830, 2910, 3602
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3602	{x227}	1	0
3	3602	{x227}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	609	{JOYSTICK_GUILLEMOT}	2	5
# END BDD 1309 (T 2 243)

# BEGIN BDD 1310 (T 2 244)
BDD tree for ({x228} || !({JOYSTICK_SIDEWINDER} && {INPUT} && {INPUT_JOYSTICK})) && (!({x228}) || {JOYSTICK_SIDEWINDER} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 2612, 2830, 2910, 3603
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3603	{x228}	1	0
3	3603	{x228}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	2612	{JOYSTICK_SIDEWINDER}	2	5
# END BDD 1310 (T 2 244)

# BEGIN BDD 1311 (T 2 245)
BDD tree for ({x229} || !({JOYSTICK_A3D} && {INPUT} && {INPUT_JOYSTICK})) && (!({x229}) || {JOYSTICK_A3D} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 2138, 2830, 2910, 3604
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3604	{x229}	1	0
3	3604	{x229}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	2138	{JOYSTICK_A3D}	2	5
# END BDD 1311 (T 2 245)

# BEGIN BDD 1312 (T 2 246)
BDD tree for ({x230} || !({JOYSTICK_JOYDUMP} && {INPUT} && {INPUT_JOYSTICK})) && (!({x230}) || {JOYSTICK_JOYDUMP} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 2087, 2830, 2910, 3605
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3605	{x230}	1	0
3	3605	{x230}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	2087	{JOYSTICK_JOYDUMP}	2	5
# END BDD 1312 (T 2 246)

# BEGIN BDD 1313 (T 2 247)
BDD tree for ({x231} || !({JOYSTICK_ANALOG} && {INPUT} && {INPUT_JOYSTICK})) && (!({x231}) || {JOYSTICK_ANALOG} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 1452, 2830, 2910, 3606
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3606	{x231}	1	0
3	3606	{x231}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	1452	{JOYSTICK_ANALOG}	2	5
# END BDD 1313 (T 2 247)

# BEGIN BDD 1314 (T 2 248)
BDD tree for ({x232} || !({JOYSTICK_COBRA} && {INPUT} && {INPUT_JOYSTICK})) && (!({x232}) || {JOYSTICK_COBRA} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 2830, 2910, 3287, 3607
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3607	{x232}	1	0
3	3607	{x232}	0	1
4	3287	{JOYSTICK_COBRA}	2	3
5	2910	{INPUT_JOYSTICK}	2	4
6	2830	{INPUT}	2	5
# END BDD 1314 (T 2 248)

# BEGIN BDD 1315 (T 2 249)
BDD tree for ({x233} || !({JOYSTICK_GRIP_MP} && {INPUT} && {INPUT_JOYSTICK})) && (!({x233}) || {JOYSTICK_GRIP_MP} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 2830, 2910, 3008, 3608
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3608	{x233}	1	0
3	3608	{x233}	0	1
4	3008	{JOYSTICK_GRIP_MP}	2	3
5	2910	{INPUT_JOYSTICK}	2	4
6	2830	{INPUT}	2	5
# END BDD 1315 (T 2 249)

# BEGIN BDD 1316 (T 2 250)
BDD tree for ({x234} || !({JOYSTICK_GF2K} && {INPUT} && {INPUT_JOYSTICK})) && (!({x234}) || {JOYSTICK_GF2K} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 349, 2830, 2910, 3609
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3609	{x234}	1	0
3	3609	{x234}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	349	{JOYSTICK_GF2K}	2	5
# END BDD 1316 (T 2 250)

# BEGIN BDD 1317 (T 2 251)
BDD tree for ({x235} || !({JOYSTICK_GRIP} && {INPUT} && {INPUT_JOYSTICK})) && (!({x235}) || {JOYSTICK_GRIP} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 2224, 2830, 2910, 3610
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3610	{x235}	1	0
3	3610	{x235}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	2224	{JOYSTICK_GRIP}	2	5
# END BDD 1317 (T 2 251)

# BEGIN BDD 1318 (T 2 252)
BDD tree for ({x236} || !({JOYSTICK_INTERACT} && {INPUT} && {INPUT_JOYSTICK})) && (!({x236}) || {JOYSTICK_INTERACT} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 1391, 2830, 2910, 3611
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3611	{x236}	1	0
3	3611	{x236}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	1391	{JOYSTICK_INTERACT}	2	5
# END BDD 1318 (T 2 252)

# BEGIN BDD 1319 (T 2 253)
BDD tree for {GAMEPORT} && {PCI} || (!(false) || ({GAMEPORT_CS461X})) && (!({GAMEPORT_CS461X}) || (false))
Variables: 3886. 
Variable ordering: 210, 512, 2399
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	512	{GAMEPORT_CS461X}	1	0
3	2399	{GAMEPORT}	0	1
4	512	{GAMEPORT_CS461X}	1	3
5	210	{PCI}	2	4
# END BDD 1319 (T 2 253)

# BEGIN BDD 1320 (T 2 254)
BDD tree for {GAMEPORT} && {PCI} || (!(false) || ({GAMEPORT_EMU10K1})) && (!({GAMEPORT_EMU10K1}) || (false))
Variables: 3886. 
Variable ordering: 210, 1574, 2399
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1574	{GAMEPORT_EMU10K1}	1	0
3	2399	{GAMEPORT}	0	1
4	1574	{GAMEPORT_EMU10K1}	1	3
5	210	{PCI}	2	4
# END BDD 1320 (T 2 254)

# BEGIN BDD 1321 (T 2 255)
BDD tree for {GAMEPORT} && {PCI} || (!(false) || ({GAMEPORT_FM801})) && (!({GAMEPORT_FM801}) || (false))
Variables: 3886. 
Variable ordering: 210, 2399, 3207
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3207	{GAMEPORT_FM801}	1	0
3	2399	{GAMEPORT}	2	1
4	210	{PCI}	2	3
# END BDD 1321 (T 2 255)

# BEGIN BDD 1322 (T 2 256)
BDD tree for {GAMEPORT} || (!(false) || ({GAMEPORT_L4})) && (!({GAMEPORT_L4}) || (false))
Variables: 3886. 
Variable ordering: 785, 2399
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2399	{GAMEPORT}	0	1
3	785	{GAMEPORT_L4}	1	2
# END BDD 1322 (T 2 256)

# BEGIN BDD 1323 (T 2 257)
BDD tree for {GAMEPORT} || (!(false) || ({GAMEPORT_NS558})) && (!({GAMEPORT_NS558}) || (false))
Variables: 3886. 
Variable ordering: 152, 2399
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2399	{GAMEPORT}	0	1
3	152	{GAMEPORT_NS558}	1	2
# END BDD 1323 (T 2 257)

# BEGIN BDD 1324 (T 2 258)
BDD tree for {GAMEPORT} && {PCI} || (!(false) || ({GAMEPORT_VORTEX})) && (!({GAMEPORT_VORTEX}) || (false))
Variables: 3886. 
Variable ordering: 210, 2399, 2518
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2518	{GAMEPORT_VORTEX}	1	0
3	2399	{GAMEPORT}	2	1
4	210	{PCI}	2	3
# END BDD 1324 (T 2 258)

# BEGIN BDD 1325 (T 2 259)
BDD tree for (!(true) || ({GENERIC_CALIBRATE_DELAY})) && (!({GENERIC_CALIBRATE_DELAY}) || (true))
Variables: 3886. 
Variable ordering: 737
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	737	{GENERIC_CALIBRATE_DELAY}	0	1
# END BDD 1325 (T 2 259)

# BEGIN BDD 1326 (T 2 260)
BDD tree for (!(true) || ({GENERIC_HARDIRQS})) && (!({GENERIC_HARDIRQS}) || (true))
Variables: 3886. 
Variable ordering: 411
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	411	{GENERIC_HARDIRQS}	0	1
# END BDD 1326 (T 2 260)

# BEGIN BDD 1327 (T 2 261)
BDD tree for (!(true) || ({GENERIC_IOMAP})) && (!({GENERIC_IOMAP}) || (true))
Variables: 3886. 
Variable ordering: 957
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	957	{GENERIC_IOMAP}	0	1
# END BDD 1327 (T 2 261)

# BEGIN BDD 1328 (T 2 262)
BDD tree for (!(true) || ({GENERIC_IRQ_PROBE})) && (!({GENERIC_IRQ_PROBE}) || (true))
Variables: 3886. 
Variable ordering: 2788
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2788	{GENERIC_IRQ_PROBE}	0	1
# END BDD 1328 (T 2 262)

# BEGIN BDD 1329 (T 2 263)
BDD tree for (!(true) || ({GENERIC_ISA_DMA})) && (!({GENERIC_ISA_DMA}) || (true))
Variables: 3886. 
Variable ordering: 1302
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1302	{GENERIC_ISA_DMA}	0	1
# END BDD 1329 (T 2 263)

# BEGIN BDD 1330 (T 2 264)
BDD tree for true && {IA64} && {ARM} || (!(false) || ({GEN_RTC})) && (!({GEN_RTC}) || (false))
Variables: 3886. 
Variable ordering: 209, 2544, 2980
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2544	{GEN_RTC}	1	0
3	2980	{IA64}	0	1
4	2544	{GEN_RTC}	1	3
5	209	{ARM}	2	4
# END BDD 1330 (T 2 264)

# BEGIN BDD 1331 (T 2 265)
BDD tree for {GEN_RTC} || (!(false) || ({GEN_RTC_X})) && (!({GEN_RTC_X}) || (false))
Variables: 3886. 
Variable ordering: 2341, 2544
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2544	{GEN_RTC}	0	1
3	2341	{GEN_RTC_X}	1	2
# END BDD 1331 (T 2 265)

# BEGIN BDD 1332 (T 2 266)
BDD tree for {NETDEVICES} && {UML} && {GIANFAR} || (!(false) || ({GFAR_NAPI})) && (!({GFAR_NAPI}) || (false))
Variables: 3886. 
Variable ordering: 683, 1903, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	1903	{GIANFAR}	0	3
5	683	{GFAR_NAPI}	1	4
# END BDD 1332 (T 2 266)

# BEGIN BDD 1333 (T 2 267)
BDD tree for {NETDEVICES} && {UML} && {85xx} || {83xx} || (!(false) || ({GIANFAR})) && (!({GIANFAR}) || (false))
Variables: 3886. 
Variable ordering: 361, 548, 1903, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1903	{GIANFAR}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1903	{GIANFAR}	1	4
6	548	{85xx}	2	5
7	361	{83xx}	6	5
# END BDD 1333 (T 2 267)

# BEGIN BDD 1334 (T 2 268)
BDD tree for {DONGLE} && {IRDA} && {EXPERIMENTAL} || (!(false) || ({GIRBIL_DONGLE})) && (!({GIRBIL_DONGLE}) || (false))
Variables: 3886. 
Variable ordering: 858, 1711, 2142, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2142	{GIRBIL_DONGLE}	1	0
3	3242	{IRDA}	0	1
4	2142	{GIRBIL_DONGLE}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	858	{DONGLE}	2	5
# END BDD 1334 (T 2 268)

# BEGIN BDD 1335 (T 2 269)
BDD tree for {DONGLE_OLD} && {IRDA} || (!(false) || ({GIRBIL_DONGLE_OLD})) && (!({GIRBIL_DONGLE_OLD}) || (false))
Variables: 3886. 
Variable ordering: 324, 2516, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2516	{GIRBIL_DONGLE_OLD}	1	0
3	3242	{IRDA}	0	1
4	2516	{GIRBIL_DONGLE_OLD}	1	3
5	324	{DONGLE_OLD}	2	4
# END BDD 1335 (T 2 269)

# BEGIN BDD 1336 (T 2 270)
BDD tree for {ISA} && {CD_NO_IDESCSI} || (!(false) || ({GSCD})) && (!({GSCD}) || (false))
Variables: 3886. 
Variable ordering: 111, 1038, 1185
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1038	{GSCD}	1	0
3	1185	{ISA}	0	1
4	1038	{GSCD}	1	3
5	111	{CD_NO_IDESCSI}	2	4
# END BDD 1336 (T 2 270)

# BEGIN BDD 1337 (T 2 271)
BDD tree for {ZORRO} && {SCSI} || (!(false) || ({GVP11_SCSI})) && (!({GVP11_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 1456, 2526, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2526	{ZORRO}	0	2
4	1456	{GVP11_SCSI}	1	3
# END BDD 1337 (T 2 271)

# BEGIN BDD 1338 (T 2 272)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({HAMACHI})) && (!({HAMACHI}) || (false))
Variables: 3886. 
Variable ordering: 210, 1639, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1639	{HAMACHI}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1639	{HAMACHI}	1	4
6	210	{PCI}	2	5
# END BDD 1338 (T 2 272)

# BEGIN BDD 1339 (T 2 273)
BDD tree for {NET} || (!(false) || ({HAMRADIO})) && (!({HAMRADIO}) || (false))
Variables: 3886. 
Variable ordering: 1371, 3217
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3217	{HAMRADIO}	1	0
3	1371	{NET}	2	1
# END BDD 1339 (T 2 273)

# BEGIN BDD 1340 (T 2 274)
BDD tree for {X86_64} || {X86} || {IA64} || {PPC64} || {ARCH_S390} || (!(false) || ({HANGCHECK_TIMER})) && (!({HANGCHECK_TIMER}) || (false))
Variables: 3886. 
Variable ordering: 1184, 1244, 1552, 2728, 2980, 3362
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3362	{PPC64}	0	1
3	2980	{IA64}	2	1
4	2728	{ARCH_S390}	3	1
5	1552	{HANGCHECK_TIMER}	1	4
6	1244	{X86}	5	1
7	1184	{X86_64}	6	1
# END BDD 1340 (T 2 274)

# BEGIN BDD 1341 (T 2 275)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS} || {PCI} || (!(false) || ({HAPPYMEAL})) && (!({HAPPYMEAL}) || (false))
Variables: 3886. 
Variable ordering: 210, 1619, 2056, 2196, 2228, 3105
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3105	{SBUS}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1619	{HAPPYMEAL}	1	5
7	2228	{UML}	0	1
8	2196	{NETDEVICES}	0	7
9	2056	{NET_ETHERNET}	0	8
10	1619	{HAPPYMEAL}	1	9
11	210	{PCI}	6	10
# END BDD 1341 (T 2 275)

# BEGIN BDD 1342 (T 2 276)
BDD tree for (!(false) || ({HAS_TXX9_SERIAL})) && (!({HAS_TXX9_SERIAL}) || (false))
Variables: 3886. 
Variable ordering: 930
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	930	{HAS_TXX9_SERIAL}	1	0
# END BDD 1342 (T 2 276)

# BEGIN BDD 1343 (T 2 277)
BDD tree for (!({NUMA}) || ({HAVE_ARCH_BOOTMEM_NODE})) && (!({HAVE_ARCH_BOOTMEM_NODE}) || ({NUMA}))
Variables: 3886. 
Variable ordering: 1658, 2660
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2660	{HAVE_ARCH_BOOTMEM_NODE}	1	0
3	2660	{HAVE_ARCH_BOOTMEM_NODE}	0	1
4	1658	{NUMA}	2	3
# END BDD 1343 (T 2 277)

# BEGIN BDD 1344 (T 2 278)
BDD tree for (!({SMP} || {PREEMPT} && {X86_CMPXCHG}) || ({HAVE_DEC_LOCK})) && (!({HAVE_DEC_LOCK}) || ({SMP} || {PREEMPT} && {X86_CMPXCHG}))
Variables: 3886. 
Variable ordering: 378, 607, 782, 2727
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	782	{HAVE_DEC_LOCK}	1	0
3	2727	{PREEMPT}	1	0
4	2727	{PREEMPT}	0	1
5	782	{HAVE_DEC_LOCK}	3	4
6	782	{HAVE_DEC_LOCK}	0	1
7	607	{SMP}	5	6
8	378	{X86_CMPXCHG}	2	7
# END BDD 1344 (T 2 278)

# BEGIN BDD 1345 (T 2 279)
BDD tree for (!({DISCONTIGMEM}) || ({HAVE_MEMORY_PRESENT})) && (!({HAVE_MEMORY_PRESENT}) || ({DISCONTIGMEM}))
Variables: 3886. 
Variable ordering: 1556, 2974
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2974	{DISCONTIGMEM}	1	0
3	2974	{DISCONTIGMEM}	0	1
4	1556	{HAVE_MEMORY_PRESENT}	2	3
# END BDD 1345 (T 2 279)

# BEGIN BDD 1346 (T 2 280)
BDD tree for {PCCARD} && {HD64465} && {PCMCIA} || (!(false) || ({HD64465_PCMCIA})) && (!({HD64465_PCMCIA}) || (false))
Variables: 3886. 
Variable ordering: 166, 1338, 2001, 2284
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2284	{HD64465_PCMCIA}	1	0
3	2001	{PCMCIA}	2	1
4	1338	{HD64465}	2	3
5	166	{PCCARD}	2	4
# END BDD 1346 (T 2 280)

# BEGIN BDD 1347 (T 2 281)
BDD tree for {NETDEVICES} && {WAN} || (!(false) || ({HDLC})) && (!({HDLC}) || (false))
Variables: 3886. 
Variable ordering: 180, 2196, 2304
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2304	{WAN}	0	1
3	2196	{NETDEVICES}	0	2
4	180	{HDLC}	1	3
# END BDD 1347 (T 2 281)

# BEGIN BDD 1348 (T 2 282)
BDD tree for {NETDEVICES} && {HDLC} || (!(false) || ({HDLC_CISCO})) && (!({HDLC_CISCO}) || (false))
Variables: 3886. 
Variable ordering: 180, 879, 2196
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	879	{HDLC_CISCO}	1	0
3	2196	{NETDEVICES}	0	1
4	879	{HDLC_CISCO}	1	3
5	180	{HDLC}	2	4
# END BDD 1348 (T 2 282)

# BEGIN BDD 1349 (T 2 283)
BDD tree for {NETDEVICES} && {HDLC} || (!(false) || ({HDLC_FR})) && (!({HDLC_FR}) || (false))
Variables: 3886. 
Variable ordering: 180, 540, 2196
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	540	{HDLC_FR}	1	0
3	2196	{NETDEVICES}	0	1
4	540	{HDLC_FR}	1	3
5	180	{HDLC}	2	4
# END BDD 1349 (T 2 283)

# BEGIN BDD 1350 (T 2 284)
BDD tree for {NETDEVICES} && {HDLC} || (!(false) || ({HDLC_PPP})) && (!({HDLC_PPP}) || (false))
Variables: 3886. 
Variable ordering: 180, 2196, 3344
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3344	{HDLC_PPP}	1	0
3	2196	{NETDEVICES}	2	1
4	180	{HDLC}	2	3
# END BDD 1350 (T 2 284)

# BEGIN BDD 1351 (T 2 285)
BDD tree for {NETDEVICES} && {HDLC} || (!(false) || ({HDLC_RAW})) && (!({HDLC_RAW}) || (false))
Variables: 3886. 
Variable ordering: 180, 1867, 2196
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1867	{HDLC_RAW}	1	0
3	2196	{NETDEVICES}	0	1
4	1867	{HDLC_RAW}	1	3
5	180	{HDLC}	2	4
# END BDD 1351 (T 2 285)

# BEGIN BDD 1352 (T 2 286)
BDD tree for {NETDEVICES} && {HDLC} || (!(false) || ({HDLC_RAW_ETH})) && (!({HDLC_RAW_ETH}) || (false))
Variables: 3886. 
Variable ordering: 180, 1860, 2196
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1860	{HDLC_RAW_ETH}	1	0
3	2196	{NETDEVICES}	0	1
4	1860	{HDLC_RAW_ETH}	1	3
5	180	{HDLC}	2	4
# END BDD 1352 (T 2 286)

# BEGIN BDD 1353 (T 2 287)
BDD tree for {NETDEVICES} && {HDLC} && {LAPB} && {HDLC} || {LAPB} || (!(false) || ({HDLC_X25})) && (!({HDLC_X25}) || (false))
Variables: 3886. 
Variable ordering: 180, 1259, 1340, 2196
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1259	{HDLC_X25}	1	0
3	2196	{NETDEVICES}	0	1
4	1340	{LAPB}	0	3
5	1259	{HDLC_X25}	1	4
6	180	{HDLC}	2	5
# END BDD 1353 (T 2 287)

# BEGIN BDD 1354 (T 2 288)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {PPC_PMAC} || {PCI} || {PCMCIA} || (!(false) || ({HERMES})) && (!({HERMES}) || (false))
Variables: 3886. 
Variable ordering: 210, 468, 1505, 2001, 2196, 2228, 3209
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3209	{HERMES}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2001	{PCMCIA}	2	4
6	1505	{PPC_PMAC}	5	4
7	468	{NET_RADIO}	2	6
8	468	{NET_RADIO}	2	4
9	210	{PCI}	7	8
# END BDD 1354 (T 2 288)

# BEGIN BDD 1355 (T 2 289)
BDD tree for {EXPERIMENTAL} || (!(false) || ({HFS_FS})) && (!({HFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 1347, 1711
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1347	{HFS_FS}	1	2
# END BDD 1355 (T 2 289)

# BEGIN BDD 1356 (T 2 290)
BDD tree for {USB_HIDINPUT} && {EXPERIMENTAL} || (!(false) || ({HID_FF})) && (!({HID_FF}) || (false))
Variables: 3886. 
Variable ordering: 482, 769, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	769	{HID_FF}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	769	{HID_FF}	1	3
5	482	{USB_HIDINPUT}	2	4
# END BDD 1356 (T 2 290)

# BEGIN BDD 1357 (T 2 291)
BDD tree for {HID_FF} || (!(false) || ({HID_PID})) && (!({HID_PID}) || (false))
Variables: 3886. 
Variable ordering: 769, 3050
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3050	{HID_PID}	1	0
3	769	{HID_FF}	2	1
# END BDD 1357 (T 2 291)

# BEGIN BDD 1358 (T 2 292)
BDD tree for (!({HIGHMEM64G} || {HIGHMEM4G}) || ({HIGHMEM})) && (!({HIGHMEM}) || ({HIGHMEM64G} || {HIGHMEM4G}))
Variables: 3886. 
Variable ordering: 368, 1770, 2510
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2510	{HIGHMEM64G}	1	0
3	1770	{HIGHMEM4G}	2	0
4	2510	{HIGHMEM64G}	0	1
5	1770	{HIGHMEM4G}	4	1
6	368	{HIGHMEM}	3	5
# END BDD 1358 (T 2 292)

# BEGIN BDD 1359 (T 2 293)
BDD tree for {HIGHMEM4G} || {HIGHMEM64G} || (!(false) || ({HIGHPTE})) && (!({HIGHPTE}) || (false))
Variables: 3886. 
Variable ordering: 1475, 1770, 2510
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2510	{HIGHMEM64G}	0	1
3	1770	{HIGHMEM4G}	2	1
4	1475	{HIGHPTE}	1	3
# END BDD 1359 (T 2 293)

# BEGIN BDD 1360 (T 2 294)
BDD tree for {SERIO} && {HP_SDC} || (!({KEYBOARD_HIL} && {INPUT} && {INPUT_KEYBOARD} && {GSC} || {MOUSE_HIL} && {INPUT} && {INPUT_MOUSE} && {GSC}) || ({HIL_MLC})) && (!({HIL_MLC}) || ({KEYBOARD_HIL} && {INPUT} && {INPUT_KEYBOARD} && {GSC} || {MOUSE_HIL} && {INPUT} && {INPUT_MOUSE} && {GSC}))
Variables: 3886. 
Variable ordering: 6, 940, 1055, 1587, 1719, 1776, 1858, 2830, 3102
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3102	{HIL_MLC}	1	0
3	3102	{HIL_MLC}	0	1
4	2830	{INPUT}	2	3
5	1858	{INPUT_KEYBOARD}	2	4
6	1776	{GSC}	2	5
7	1719	{KEYBOARD_HIL}	2	6
8	1587	{HP_SDC}	7	1
9	940	{SERIO}	7	8
10	1776	{GSC}	2	4
11	1055	{MOUSE_HIL}	7	10
12	1587	{HP_SDC}	10	1
13	1055	{MOUSE_HIL}	8	12
14	940	{SERIO}	11	13
15	6	{INPUT_MOUSE}	9	14
# END BDD 1360 (T 2 294)

# BEGIN BDD 1361 (T 2 295)
BDD tree for {NETDEVICES} && {EXPERIMENTAL} && {INET} && {PCI} || (!(false) || ({HIPPI})) && (!({HIPPI}) || (false))
Variables: 3886. 
Variable ordering: 210, 759, 1711, 2196, 3042
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	759	{HIPPI}	1	0
3	3042	{INET}	0	1
4	2196	{NETDEVICES}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	759	{HIPPI}	1	5
7	210	{PCI}	2	6
# END BDD 1361 (T 2 295)

# BEGIN BDD 1362 (T 2 296)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {ISA} || (!(false) || ({HISAX_16_0})) && (!({HISAX_16_0}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1185, 1371, 1671, 1713
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1713	{HISAX_16_0}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	1185	{ISA}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1362 (T 2 296)

# BEGIN BDD 1363 (T 2 297)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_16_3})) && (!({HISAX_16_3}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1529, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1529	{HISAX_16_3}	1	0
3	1671	{ISDN}	0	1
4	1529	{HISAX_16_3}	1	3
5	1371	{NET}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1363 (T 2 297)

# BEGIN BDD 1364 (T 2 298)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_1TR6})) && (!({HISAX_1TR6}) || (false))
Variables: 3886. 
Variable ordering: 188, 687, 839, 1371, 1671
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	0	1
3	1371	{NET}	0	2
4	839	{ISDN_DRV_HISAX}	0	3
5	687	{ISDN_I4L}	0	4
6	188	{HISAX_1TR6}	1	5
# END BDD 1364 (T 2 298)

# BEGIN BDD 1365 (T 2 299)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {EXPERIMENTAL} && {SPARC32} || {SPARC64} || (!(false) || ({HISAX_AMD7930})) && (!({HISAX_AMD7930}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 1711, 1985, 2407, 2470
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1985	{HISAX_AMD7930}	1	0
3	2470	{SPARC64}	0	1
4	2407	{SPARC32}	3	1
5	1985	{HISAX_AMD7930}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1671	{ISDN}	2	6
8	1371	{NET}	2	7
9	839	{ISDN_DRV_HISAX}	2	8
10	687	{ISDN_I4L}	2	9
# END BDD 1365 (T 2 299)

# BEGIN BDD 1366 (T 2 300)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {ISA} || (!(false) || ({HISAX_ASUSCOM})) && (!({HISAX_ASUSCOM}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1185, 1371, 1671, 2402
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2402	{HISAX_ASUSCOM}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	1185	{ISA}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1366 (T 2 300)

# BEGIN BDD 1367 (T 2 301)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {ISA} || (!(false) || ({HISAX_AVM_A1})) && (!({HISAX_AVM_A1}) || (false))
Variables: 3886. 
Variable ordering: 687, 772, 839, 1185, 1371, 1671
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	772	{HISAX_AVM_A1}	1	0
3	1671	{ISDN}	0	1
4	1371	{NET}	0	3
5	1185	{ISA}	0	4
6	839	{ISDN_DRV_HISAX}	0	5
7	772	{HISAX_AVM_A1}	1	6
8	687	{ISDN_I4L}	2	7
# END BDD 1367 (T 2 301)

# BEGIN BDD 1368 (T 2 302)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {PCMCIA} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_AVM_A1_CS})) && (!({HISAX_AVM_A1_CS}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 2001, 2051
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2051	{HISAX_AVM_A1_CS}	1	0
3	2001	{PCMCIA}	2	1
4	1671	{ISDN}	2	3
5	1371	{NET}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1368 (T 2 302)

# BEGIN BDD 1369 (T 2 303)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!({NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {HISAX_AVM_A1_CS}) || ({HISAX_AVM_A1_PCMCIA})) && (!({HISAX_AVM_A1_PCMCIA}) || ({NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {HISAX_AVM_A1_CS}))
Variables: 3886. 
Variable ordering: 252, 687, 839, 1371, 1671, 2051
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	0	1
3	1371	{NET}	0	2
4	839	{ISDN_DRV_HISAX}	0	3
5	687	{ISDN_I4L}	0	4
6	252	{HISAX_AVM_A1_PCMCIA}	1	5
# END BDD 1369 (T 2 303)

# BEGIN BDD 1370 (T 2 304)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCI} || (!(false) || ({HISAX_BKM_A4T})) && (!({HISAX_BKM_A4T}) || (false))
Variables: 3886. 
Variable ordering: 190, 210, 687, 839, 1371, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	0	1
3	1371	{NET}	0	2
4	839	{ISDN_DRV_HISAX}	0	3
5	687	{ISDN_I4L}	0	4
6	210	{PCI}	0	5
7	190	{HISAX_BKM_A4T}	1	6
# END BDD 1370 (T 2 304)

# BEGIN BDD 1371 (T 2 305)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_DEBUG})) && (!({HISAX_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 259, 687, 839, 1371, 1671
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	0	1
3	1371	{NET}	0	2
4	839	{ISDN_DRV_HISAX}	0	3
5	687	{ISDN_I4L}	0	4
6	259	{HISAX_DEBUG}	1	5
# END BDD 1371 (T 2 305)

# BEGIN BDD 1372 (T 2 306)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_DIEHLDIVA})) && (!({HISAX_DIEHLDIVA}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1373, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1373	{HISAX_DIEHLDIVA}	1	0
3	1671	{ISDN}	0	1
4	1373	{HISAX_DIEHLDIVA}	1	3
5	1371	{NET}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1372 (T 2 306)

# BEGIN BDD 1373 (T 2 307)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_ELSA})) && (!({HISAX_ELSA}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 1933
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1933	{HISAX_ELSA}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	839	{ISDN_DRV_HISAX}	2	4
6	687	{ISDN_I4L}	2	5
# END BDD 1373 (T 2 307)

# BEGIN BDD 1374 (T 2 308)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCMCIA} && {HISAX_ELSA} || (!(false) || ({HISAX_ELSA_CS})) && (!({HISAX_ELSA_CS}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 1933, 2001, 2597
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2597	{HISAX_ELSA_CS}	1	0
3	2001	{PCMCIA}	2	1
4	1933	{HISAX_ELSA}	2	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	839	{ISDN_DRV_HISAX}	2	6
8	687	{ISDN_I4L}	2	7
# END BDD 1374 (T 2 308)

# BEGIN BDD 1375 (T 2 309)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCI} && {BROKEN} || {SPARC64} && {PPC} || (!(false) || ({HISAX_ENTERNOW_PCI})) && (!({HISAX_ENTERNOW_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 687, 839, 1371, 1671, 1796, 2059, 2470, 2673
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1796	{HISAX_ENTERNOW_PCI}	1	0
3	2673	{PPC}	0	1
4	2470	{SPARC64}	0	3
5	2059	{BROKEN}	4	1
6	1796	{HISAX_ENTERNOW_PCI}	1	5
7	1671	{ISDN}	2	6
8	1371	{NET}	2	7
9	839	{ISDN_DRV_HISAX}	2	8
10	687	{ISDN_I4L}	2	9
11	210	{PCI}	2	10
# END BDD 1375 (T 2 309)

# BEGIN BDD 1376 (T 2 310)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_EURO})) && (!({HISAX_EURO}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 3237
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3237	{HISAX_EURO}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	839	{ISDN_DRV_HISAX}	2	4
6	687	{ISDN_I4L}	2	5
# END BDD 1376 (T 2 310)

# BEGIN BDD 1377 (T 2 311)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_FRITZPCI})) && (!({HISAX_FRITZPCI}) || (false))
Variables: 3886. 
Variable ordering: 300, 687, 839, 1371, 1671
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	0	1
3	1371	{NET}	0	2
4	839	{ISDN_DRV_HISAX}	0	3
5	687	{ISDN_I4L}	0	4
6	300	{HISAX_FRITZPCI}	1	5
# END BDD 1377 (T 2 311)

# BEGIN BDD 1378 (T 2 312)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCI} && {EXPERIMENTAL} || (!(false) || ({HISAX_FRITZ_PCIPNP})) && (!({HISAX_FRITZ_PCIPNP}) || (false))
Variables: 3886. 
Variable ordering: 210, 687, 839, 1371, 1671, 1711, 2633
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2633	{HISAX_FRITZ_PCIPNP}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1671	{ISDN}	2	3
5	1371	{NET}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
8	210	{PCI}	2	7
# END BDD 1378 (T 2 312)

# BEGIN BDD 1379 (T 2 313)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_GAZEL})) && (!({HISAX_GAZEL}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 3322
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3322	{HISAX_GAZEL}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	839	{ISDN_DRV_HISAX}	2	4
6	687	{ISDN_I4L}	2	5
# END BDD 1379 (T 2 313)

# BEGIN BDD 1380 (T 2 314)
BDD tree for (!({NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {HISAX_ST5481}) || ({HISAX_HDLC})) && (!({HISAX_HDLC}) || ({NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {HISAX_ST5481}))
Variables: 3886. 
Variable ordering: 687, 839, 1042, 1371, 1671, 2501
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1042	{HISAX_HDLC}	1	0
3	2501	{HISAX_ST5481}	1	0
4	1671	{ISDN}	1	3
5	1371	{NET}	1	4
6	2501	{HISAX_ST5481}	0	1
7	1671	{ISDN}	0	6
8	1371	{NET}	0	7
9	1042	{HISAX_HDLC}	5	8
10	839	{ISDN_DRV_HISAX}	2	9
11	687	{ISDN_I4L}	2	10
# END BDD 1380 (T 2 314)

# BEGIN BDD 1381 (T 2 315)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {EXPERIMENTAL} || (!(false) || ({HISAX_HFC4S8S})) && (!({HISAX_HFC4S8S}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 1711, 2740
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2740	{HISAX_HFC4S8S}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1671	{ISDN}	2	3
5	1371	{NET}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1381 (T 2 315)

# BEGIN BDD 1382 (T 2 316)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {ISA} || (!(false) || ({HISAX_HFCS})) && (!({HISAX_HFCS}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1185, 1371, 1625, 1671
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1625	{HISAX_HFCS}	1	0
3	1671	{ISDN}	0	1
4	1625	{HISAX_HFCS}	1	3
5	1371	{NET}	2	4
6	1185	{ISA}	2	5
7	839	{ISDN_DRV_HISAX}	2	6
8	687	{ISDN_I4L}	2	7
# END BDD 1382 (T 2 316)

# BEGIN BDD 1383 (T 2 317)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {USB} && {EXPERIMENTAL} || (!(false) || ({HISAX_HFCUSB})) && (!({HISAX_HFCUSB}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 1711, 2222, 2705
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2222	{HISAX_HFCUSB}	1	0
3	2705	{USB}	0	1
4	2222	{HISAX_HFCUSB}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	1671	{ISDN}	2	5
7	1371	{NET}	2	6
8	839	{ISDN_DRV_HISAX}	2	7
9	687	{ISDN_I4L}	2	8
# END BDD 1383 (T 2 317)

# BEGIN BDD 1384 (T 2 318)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCI} && {BROKEN} || {SPARC64} && {PPC} || (!(false) || ({HISAX_HFC_PCI})) && (!({HISAX_HFC_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 687, 839, 1364, 1371, 1671, 2059, 2470, 2673
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1364	{HISAX_HFC_PCI}	1	0
3	2673	{PPC}	0	1
4	2470	{SPARC64}	0	3
5	2059	{BROKEN}	4	1
6	1671	{ISDN}	0	5
7	1371	{NET}	0	6
8	1364	{HISAX_HFC_PCI}	1	7
9	839	{ISDN_DRV_HISAX}	2	8
10	687	{ISDN_I4L}	2	9
11	210	{PCI}	2	10
# END BDD 1384 (T 2 318)

# BEGIN BDD 1385 (T 2 319)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_HFC_SX})) && (!({HISAX_HFC_SX}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1582, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1582	{HISAX_HFC_SX}	1	0
3	1671	{ISDN}	0	1
4	1582	{HISAX_HFC_SX}	1	3
5	1371	{NET}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1385 (T 2 319)

# BEGIN BDD 1386 (T 2 320)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {ISA} || (!(false) || ({HISAX_HSTSAPHIR})) && (!({HISAX_HSTSAPHIR}) || (false))
Variables: 3886. 
Variable ordering: 35, 687, 839, 1185, 1371, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	0	1
3	1371	{NET}	0	2
4	1185	{ISA}	0	3
5	839	{ISDN_DRV_HISAX}	0	4
6	687	{ISDN_I4L}	0	5
7	35	{HISAX_HSTSAPHIR}	1	6
# END BDD 1386 (T 2 320)

# BEGIN BDD 1387 (T 2 321)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {ISA} || (!(false) || ({HISAX_ISURF})) && (!({HISAX_ISURF}) || (false))
Variables: 3886. 
Variable ordering: 238, 687, 839, 1185, 1371, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	0	1
3	1371	{NET}	0	2
4	1185	{ISA}	0	3
5	839	{ISDN_DRV_HISAX}	0	4
6	687	{ISDN_I4L}	0	5
7	238	{HISAX_ISURF}	1	6
# END BDD 1387 (T 2 321)

# BEGIN BDD 1388 (T 2 322)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {ISA} || (!(false) || ({HISAX_IX1MICROR2})) && (!({HISAX_IX1MICROR2}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1185, 1371, 1591, 1671
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1591	{HISAX_IX1MICROR2}	1	0
3	1671	{ISDN}	0	1
4	1591	{HISAX_IX1MICROR2}	1	3
5	1371	{NET}	2	4
6	1185	{ISA}	2	5
7	839	{ISDN_DRV_HISAX}	2	6
8	687	{ISDN_I4L}	2	7
# END BDD 1388 (T 2 322)

# BEGIN BDD 1389 (T 2 323)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!({NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX}) || ({HISAX_MAX_CARDS})) && (!({HISAX_MAX_CARDS}) || ({NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX}))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 2467
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2467	{HISAX_MAX_CARDS}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	839	{ISDN_DRV_HISAX}	2	4
6	687	{ISDN_I4L}	2	5
# END BDD 1389 (T 2 323)

# BEGIN BDD 1390 (T 2 324)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {ISA} || (!(false) || ({HISAX_MIC})) && (!({HISAX_MIC}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1102, 1185, 1371, 1671
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1102	{HISAX_MIC}	1	0
3	1671	{ISDN}	0	1
4	1371	{NET}	0	3
5	1185	{ISA}	0	4
6	1102	{HISAX_MIC}	1	5
7	839	{ISDN_DRV_HISAX}	2	6
8	687	{ISDN_I4L}	2	7
# END BDD 1390 (T 2 324)

# BEGIN BDD 1391 (T 2 325)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCI} && {BROKEN} || {SPARC64} && {PPC} || (!(false) || ({HISAX_NETJET})) && (!({HISAX_NETJET}) || (false))
Variables: 3886. 
Variable ordering: 210, 687, 839, 1371, 1671, 2059, 2470, 2654, 2673
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2654	{HISAX_NETJET}	1	0
3	2673	{PPC}	0	1
4	2654	{HISAX_NETJET}	1	3
5	2470	{SPARC64}	2	4
6	2059	{BROKEN}	5	1
7	1671	{ISDN}	2	6
8	1371	{NET}	2	7
9	839	{ISDN_DRV_HISAX}	2	8
10	687	{ISDN_I4L}	2	9
11	210	{PCI}	2	10
# END BDD 1391 (T 2 325)

# BEGIN BDD 1392 (T 2 326)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCI} && {BROKEN} || {SPARC64} && {PPC} || (!(false) || ({HISAX_NETJET_U})) && (!({HISAX_NETJET_U}) || (false))
Variables: 3886. 
Variable ordering: 210, 687, 839, 1281, 1371, 1671, 2059, 2470, 2673
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1281	{HISAX_NETJET_U}	1	0
3	2673	{PPC}	0	1
4	2470	{SPARC64}	0	3
5	2059	{BROKEN}	4	1
6	1671	{ISDN}	0	5
7	1371	{NET}	0	6
8	1281	{HISAX_NETJET_U}	1	7
9	839	{ISDN_DRV_HISAX}	2	8
10	687	{ISDN_I4L}	2	9
11	210	{PCI}	2	10
# END BDD 1392 (T 2 326)

# BEGIN BDD 1393 (T 2 327)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_NI1})) && (!({HISAX_NI1}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1486, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1486	{HISAX_NI1}	1	0
3	1671	{ISDN}	0	1
4	1486	{HISAX_NI1}	1	3
5	1371	{NET}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1393 (T 2 327)

# BEGIN BDD 1394 (T 2 328)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_NICCY})) && (!({HISAX_NICCY}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1174, 1371, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1174	{HISAX_NICCY}	1	0
3	1671	{ISDN}	0	1
4	1371	{NET}	0	3
5	1174	{HISAX_NICCY}	1	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1394 (T 2 328)

# BEGIN BDD 1395 (T 2 329)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {HISAX_EURO} || (!(false) || ({HISAX_NO_KEYPAD})) && (!({HISAX_NO_KEYPAD}) || (false))
Variables: 3886. 
Variable ordering: 352, 687, 839, 1371, 1671, 3237
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3237	{HISAX_EURO}	0	1
3	1671	{ISDN}	0	2
4	1371	{NET}	0	3
5	839	{ISDN_DRV_HISAX}	0	4
6	687	{ISDN_I4L}	0	5
7	352	{HISAX_NO_KEYPAD}	1	6
# END BDD 1395 (T 2 329)

# BEGIN BDD 1396 (T 2 330)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {HISAX_EURO} || (!(false) || ({HISAX_NO_LLC})) && (!({HISAX_NO_LLC}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 2256, 3237
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2256	{HISAX_NO_LLC}	1	0
3	3237	{HISAX_EURO}	0	1
4	2256	{HISAX_NO_LLC}	1	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	839	{ISDN_DRV_HISAX}	2	6
8	687	{ISDN_I4L}	2	7
# END BDD 1396 (T 2 330)

# BEGIN BDD 1397 (T 2 331)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {HISAX_EURO} || (!(false) || ({HISAX_NO_SENDCOMPLETE})) && (!({HISAX_NO_SENDCOMPLETE}) || (false))
Variables: 3886. 
Variable ordering: 687, 797, 839, 1371, 1671, 3237
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	797	{HISAX_NO_SENDCOMPLETE}	1	0
3	3237	{HISAX_EURO}	0	1
4	1671	{ISDN}	0	3
5	1371	{NET}	0	4
6	839	{ISDN_DRV_HISAX}	0	5
7	797	{HISAX_NO_SENDCOMPLETE}	1	6
8	687	{ISDN_I4L}	2	7
# END BDD 1397 (T 2 331)

# BEGIN BDD 1398 (T 2 332)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_S0BOX})) && (!({HISAX_S0BOX}) || (false))
Variables: 3886. 
Variable ordering: 687, 778, 839, 1371, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	778	{HISAX_S0BOX}	1	0
3	1671	{ISDN}	0	1
4	1371	{NET}	0	3
5	839	{ISDN_DRV_HISAX}	0	4
6	778	{HISAX_S0BOX}	1	5
7	687	{ISDN_I4L}	2	6
# END BDD 1398 (T 2 332)

# BEGIN BDD 1399 (T 2 333)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCI} || (!(false) || ({HISAX_SCT_QUADRO})) && (!({HISAX_SCT_QUADRO}) || (false))
Variables: 3886. 
Variable ordering: 210, 637, 687, 839, 1371, 1671
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	637	{HISAX_SCT_QUADRO}	1	0
3	1671	{ISDN}	0	1
4	1371	{NET}	0	3
5	839	{ISDN_DRV_HISAX}	0	4
6	687	{ISDN_I4L}	0	5
7	637	{HISAX_SCT_QUADRO}	1	6
8	210	{PCI}	2	7
# END BDD 1399 (T 2 333)

# BEGIN BDD 1400 (T 2 334)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} || (!(false) || ({HISAX_SEDLBAUER})) && (!({HISAX_SEDLBAUER}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1435, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1435	{HISAX_SEDLBAUER}	1	0
3	1671	{ISDN}	0	1
4	1435	{HISAX_SEDLBAUER}	1	3
5	1371	{NET}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1400 (T 2 334)

# BEGIN BDD 1401 (T 2 335)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCMCIA} && {HISAX_SEDLBAUER} || (!(false) || ({HISAX_SEDLBAUER_CS})) && (!({HISAX_SEDLBAUER_CS}) || (false))
Variables: 3886. 
Variable ordering: 687, 708, 839, 1371, 1435, 1671, 2001
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	708	{HISAX_SEDLBAUER_CS}	1	0
3	2001	{PCMCIA}	0	1
4	1671	{ISDN}	0	3
5	1435	{HISAX_SEDLBAUER}	0	4
6	1371	{NET}	0	5
7	839	{ISDN_DRV_HISAX}	0	6
8	708	{HISAX_SEDLBAUER_CS}	1	7
9	687	{ISDN_I4L}	2	8
# END BDD 1401 (T 2 335)

# BEGIN BDD 1402 (T 2 336)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {ISA} || (!(false) || ({HISAX_SPORTSTER})) && (!({HISAX_SPORTSTER}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1185, 1371, 1671, 3138
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3138	{HISAX_SPORTSTER}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	1185	{ISA}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1402 (T 2 336)

# BEGIN BDD 1403 (T 2 337)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {USB} && {EXPERIMENTAL} || (!(false) || ({HISAX_ST5481})) && (!({HISAX_ST5481}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671, 1711, 2501, 2705
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2501	{HISAX_ST5481}	1	0
3	2705	{USB}	0	1
4	2501	{HISAX_ST5481}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	1671	{ISDN}	2	5
7	1371	{NET}	2	6
8	839	{ISDN_DRV_HISAX}	2	7
9	687	{ISDN_I4L}	2	8
# END BDD 1403 (T 2 337)

# BEGIN BDD 1404 (T 2 338)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {ISA} || (!(false) || ({HISAX_TELEINT})) && (!({HISAX_TELEINT}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1185, 1371, 1671, 2748
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2748	{HISAX_TELEINT}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	1185	{ISA}	2	4
6	839	{ISDN_DRV_HISAX}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1404 (T 2 338)

# BEGIN BDD 1405 (T 2 339)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCI} && {BROKEN} || {SPARC64} && {PPC} || (!(false) || ({HISAX_TELESPCI})) && (!({HISAX_TELESPCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 687, 839, 1371, 1671, 2014, 2059, 2470, 2673
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2014	{HISAX_TELESPCI}	1	0
3	2673	{PPC}	0	1
4	2470	{SPARC64}	0	3
5	2059	{BROKEN}	4	1
6	2014	{HISAX_TELESPCI}	1	5
7	1671	{ISDN}	2	6
8	1371	{NET}	2	7
9	839	{ISDN_DRV_HISAX}	2	8
10	687	{ISDN_I4L}	2	9
11	210	{PCI}	2	10
# END BDD 1405 (T 2 339)

# BEGIN BDD 1406 (T 2 340)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCMCIA} && {HISAX_16_3} || (!(false) || ({HISAX_TELES_CS})) && (!({HISAX_TELES_CS}) || (false))
Variables: 3886. 
Variable ordering: 644, 687, 839, 1371, 1529, 1671, 2001
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2001	{PCMCIA}	0	1
3	1671	{ISDN}	0	2
4	1529	{HISAX_16_3}	0	3
5	1371	{NET}	0	4
6	839	{ISDN_DRV_HISAX}	0	5
7	687	{ISDN_I4L}	0	6
8	644	{HISAX_TELES_CS}	1	7
# END BDD 1406 (T 2 340)

# BEGIN BDD 1407 (T 2 341)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_DRV_HISAX} && {PCI} || (!(false) || ({HISAX_W6692})) && (!({HISAX_W6692}) || (false))
Variables: 3886. 
Variable ordering: 210, 687, 839, 1371, 1671, 2298
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2298	{HISAX_W6692}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	839	{ISDN_DRV_HISAX}	2	4
6	687	{ISDN_I4L}	2	5
7	210	{PCI}	2	6
# END BDD 1407 (T 2 341)

# BEGIN BDD 1408 (T 2 342)
BDD tree for {NETDEVICES} && {WAN} && {ISA} && true && true && {ISA_DMA_API} || (!(false) || ({HOSTESS_SV11})) && (!({HOSTESS_SV11}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1380, 2196, 2304, 3257
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1380	{HOSTESS_SV11}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2304	{WAN}	0	3
5	2196	{NETDEVICES}	0	4
6	1380	{HOSTESS_SV11}	1	5
7	1185	{ISA}	2	6
# END BDD 1408 (T 2 342)

# BEGIN BDD 1409 (T 2 343)
BDD tree for {ARCH_S390} || (!({PCCARD} || {HOTPLUG_PCI} && {PCI} && {EXPERIMENTAL} || {FW_LOADER} || {ARCH_S390}) || ({HOTPLUG})) && (!({HOTPLUG}) || ({PCCARD} || {HOTPLUG_PCI} && {PCI} && {EXPERIMENTAL} || {FW_LOADER} || {ARCH_S390}))
Variables: 3886. 
Variable ordering: 88, 166, 210, 695, 1003, 1711, 2728
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	1003	{HOTPLUG}	1	2
4	1711	{EXPERIMENTAL}	1	2
5	1711	{EXPERIMENTAL}	2	1
6	1003	{HOTPLUG}	4	5
7	695	{HOTPLUG_PCI}	3	6
8	210	{PCI}	3	7
9	1003	{HOTPLUG}	2	1
10	166	{PCCARD}	8	9
11	88	{FW_LOADER}	10	9
# END BDD 1409 (T 2 343)

# BEGIN BDD 1410 (T 2 344)
BDD tree for {PCI} && {EXPERIMENTAL} || (!(false) || ({HOTPLUG_PCI})) && (!({HOTPLUG_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 695, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	695	{HOTPLUG_PCI}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	695	{HOTPLUG_PCI}	1	3
5	210	{PCI}	2	4
# END BDD 1410 (T 2 344)

# BEGIN BDD 1411 (T 2 345)
BDD tree for {ACPI_BUS} && {HOTPLUG_PCI} || (!(false) || ({HOTPLUG_PCI_ACPI})) && (!({HOTPLUG_PCI_ACPI}) || (false))
Variables: 3886. 
Variable ordering: 298, 695, 1308
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1308	{HOTPLUG_PCI_ACPI}	1	0
3	695	{HOTPLUG_PCI}	2	1
4	298	{ACPI_BUS}	2	3
# END BDD 1411 (T 2 345)

# BEGIN BDD 1412 (T 2 346)
BDD tree for {HOTPLUG_PCI_ACPI} || (!(false) || ({HOTPLUG_PCI_ACPI_IBM})) && (!({HOTPLUG_PCI_ACPI_IBM}) || (false))
Variables: 3886. 
Variable ordering: 1308, 3185
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3185	{HOTPLUG_PCI_ACPI_IBM}	1	0
3	1308	{HOTPLUG_PCI_ACPI}	2	1
# END BDD 1412 (T 2 346)

# BEGIN BDD 1413 (T 2 347)
BDD tree for {HOTPLUG_PCI} && {X86} && {PCI_BIOS} || (!(false) || ({HOTPLUG_PCI_COMPAQ})) && (!({HOTPLUG_PCI_COMPAQ}) || (false))
Variables: 3886. 
Variable ordering: 695, 1244, 1632, 2861
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1632	{HOTPLUG_PCI_COMPAQ}	1	0
3	2861	{PCI_BIOS}	0	1
4	1632	{HOTPLUG_PCI_COMPAQ}	1	3
5	1244	{X86}	2	4
6	695	{HOTPLUG_PCI}	2	5
# END BDD 1413 (T 2 347)

# BEGIN BDD 1414 (T 2 348)
BDD tree for {HOTPLUG_PCI_COMPAQ} || (!(false) || ({HOTPLUG_PCI_COMPAQ_NVRAM})) && (!({HOTPLUG_PCI_COMPAQ_NVRAM}) || (false))
Variables: 3886. 
Variable ordering: 137, 1632
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1632	{HOTPLUG_PCI_COMPAQ}	0	1
3	137	{HOTPLUG_PCI_COMPAQ_NVRAM}	1	2
# END BDD 1414 (T 2 348)

# BEGIN BDD 1415 (T 2 349)
BDD tree for {HOTPLUG_PCI} || (!(false) || ({HOTPLUG_PCI_CPCI})) && (!({HOTPLUG_PCI_CPCI}) || (false))
Variables: 3886. 
Variable ordering: 695, 3336
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3336	{HOTPLUG_PCI_CPCI}	1	0
3	695	{HOTPLUG_PCI}	2	1
# END BDD 1415 (T 2 349)

# BEGIN BDD 1416 (T 2 350)
BDD tree for {HOTPLUG_PCI} && {HOTPLUG_PCI_CPCI} && {X86} || (!(false) || ({HOTPLUG_PCI_CPCI_GENERIC})) && (!({HOTPLUG_PCI_CPCI_GENERIC}) || (false))
Variables: 3886. 
Variable ordering: 695, 1244, 3260, 3336
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3260	{HOTPLUG_PCI_CPCI_GENERIC}	1	0
3	3336	{HOTPLUG_PCI_CPCI}	0	1
4	3260	{HOTPLUG_PCI_CPCI_GENERIC}	1	3
5	1244	{X86}	2	4
6	695	{HOTPLUG_PCI}	2	5
# END BDD 1416 (T 2 350)

# BEGIN BDD 1417 (T 2 351)
BDD tree for {HOTPLUG_PCI} && {HOTPLUG_PCI_CPCI} && {X86} || (!(false) || ({HOTPLUG_PCI_CPCI_ZT5550})) && (!({HOTPLUG_PCI_CPCI_ZT5550}) || (false))
Variables: 3886. 
Variable ordering: 546, 695, 1244, 3336
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3336	{HOTPLUG_PCI_CPCI}	0	1
3	1244	{X86}	0	2
4	695	{HOTPLUG_PCI}	0	3
5	546	{HOTPLUG_PCI_CPCI_ZT5550}	1	4
# END BDD 1417 (T 2 351)

# BEGIN BDD 1418 (T 2 352)
BDD tree for {HOTPLUG_PCI} || (!(false) || ({HOTPLUG_PCI_FAKE})) && (!({HOTPLUG_PCI_FAKE}) || (false))
Variables: 3886. 
Variable ordering: 695, 3221
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3221	{HOTPLUG_PCI_FAKE}	1	0
3	695	{HOTPLUG_PCI}	2	1
# END BDD 1418 (T 2 352)

# BEGIN BDD 1419 (T 2 353)
BDD tree for {HOTPLUG_PCI} && {X86_IO_APIC} && {X86} && {PCI_BIOS} || (!(false) || ({HOTPLUG_PCI_IBM})) && (!({HOTPLUG_PCI_IBM}) || (false))
Variables: 3886. 
Variable ordering: 566, 695, 1163, 1244, 2861
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1163	{HOTPLUG_PCI_IBM}	1	0
3	2861	{PCI_BIOS}	0	1
4	1244	{X86}	0	3
5	1163	{HOTPLUG_PCI_IBM}	1	4
6	695	{HOTPLUG_PCI}	2	5
7	566	{X86_IO_APIC}	2	6
# END BDD 1419 (T 2 353)

# BEGIN BDD 1420 (T 2 354)
BDD tree for {HOTPLUG_PCI} && {PCIEPORTBUS} || (!(false) || ({HOTPLUG_PCI_PCIE})) && (!({HOTPLUG_PCI_PCIE}) || (false))
Variables: 3886. 
Variable ordering: 678, 695, 1175
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1175	{HOTPLUG_PCI_PCIE}	1	0
3	695	{HOTPLUG_PCI}	2	1
4	678	{PCIEPORTBUS}	2	3
# END BDD 1420 (T 2 354)

# BEGIN BDD 1421 (T 2 355)
BDD tree for {HOTPLUG_PCI_PCIE} || (!(false) || ({HOTPLUG_PCI_PCIE_POLL_EVENT_MODE})) && (!({HOTPLUG_PCI_PCIE_POLL_EVENT_MODE}) || (false))
Variables: 3886. 
Variable ordering: 1149, 1175
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1175	{HOTPLUG_PCI_PCIE}	0	1
3	1149	{HOTPLUG_PCI_PCIE_POLL_EVENT_MODE}	1	2
# END BDD 1421 (T 2 355)

# BEGIN BDD 1422 (T 2 356)
BDD tree for {HOTPLUG_PCI} && {PPC_PSERIES} && {PPC64} && {HOTPLUG_PCI_FAKE} || (!(false) || ({HOTPLUG_PCI_RPA})) && (!({HOTPLUG_PCI_RPA}) || (false))
Variables: 3886. 
Variable ordering: 695, 784, 2759, 3221, 3362
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2759	{HOTPLUG_PCI_RPA}	1	0
3	3362	{PPC64}	0	1
4	3221	{HOTPLUG_PCI_FAKE}	0	3
5	2759	{HOTPLUG_PCI_RPA}	1	4
6	784	{PPC_PSERIES}	2	5
7	695	{HOTPLUG_PCI}	2	6
# END BDD 1422 (T 2 356)

# BEGIN BDD 1423 (T 2 357)
BDD tree for {HOTPLUG_PCI_RPA} || (!(false) || ({HOTPLUG_PCI_RPA_DLPAR})) && (!({HOTPLUG_PCI_RPA_DLPAR}) || (false))
Variables: 3886. 
Variable ordering: 1988, 2759
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2759	{HOTPLUG_PCI_RPA}	0	1
3	1988	{HOTPLUG_PCI_RPA_DLPAR}	1	2
# END BDD 1423 (T 2 357)

# BEGIN BDD 1424 (T 2 358)
BDD tree for {HOTPLUG_PCI} && {IA64_SGI_SN2} || (!(false) || ({HOTPLUG_PCI_SGI})) && (!({HOTPLUG_PCI_SGI}) || (false))
Variables: 3886. 
Variable ordering: 28, 681, 695
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	681	{HOTPLUG_PCI_SGI}	1	0
3	695	{HOTPLUG_PCI}	0	1
4	681	{HOTPLUG_PCI_SGI}	1	3
5	28	{IA64_SGI_SN2}	2	4
# END BDD 1424 (T 2 358)

# BEGIN BDD 1425 (T 2 359)
BDD tree for {HOTPLUG_PCI} || (!(false) || ({HOTPLUG_PCI_SHPC})) && (!({HOTPLUG_PCI_SHPC}) || (false))
Variables: 3886. 
Variable ordering: 263, 695
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	695	{HOTPLUG_PCI}	0	1
3	263	{HOTPLUG_PCI_SHPC}	1	2
# END BDD 1425 (T 2 359)

# BEGIN BDD 1426 (T 2 360)
BDD tree for {HOTPLUG_PCI_SHPC} && {ACPI_BUS} || (!(false) || ({HOTPLUG_PCI_SHPC_PHPRM_LEGACY})) && (!({HOTPLUG_PCI_SHPC_PHPRM_LEGACY}) || (false))
Variables: 3886. 
Variable ordering: 263, 298, 1654
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1654	{HOTPLUG_PCI_SHPC_PHPRM_LEGACY}	1	0
3	298	{ACPI_BUS}	2	1
4	263	{HOTPLUG_PCI_SHPC}	2	3
# END BDD 1426 (T 2 360)

# BEGIN BDD 1427 (T 2 361)
BDD tree for {HOTPLUG_PCI_SHPC} || (!(false) || ({HOTPLUG_PCI_SHPC_POLL_EVENT_MODE})) && (!({HOTPLUG_PCI_SHPC_POLL_EVENT_MODE}) || (false))
Variables: 3886. 
Variable ordering: 263, 560
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	560	{HOTPLUG_PCI_SHPC_POLL_EVENT_MODE}	1	0
3	263	{HOTPLUG_PCI_SHPC}	2	1
# END BDD 1427 (T 2 361)

# BEGIN BDD 1428 (T 2 362)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || {EISA} || {PCI} || (!(false) || ({HP100})) && (!({HP100}) || (false))
Variables: 3886. 
Variable ordering: 210, 595, 1185, 1262, 2056, 2196, 2228
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2056	{NET_ETHERNET}	0	3
5	1262	{EISA}	0	4
6	1185	{ISA}	5	4
7	595	{HP100}	1	6
8	595	{HP100}	1	4
9	210	{PCI}	7	8
# END BDD 1428 (T 2 362)

# BEGIN BDD 1429 (T 2 363)
BDD tree for {ACPI} && {X86} || {IA64} || (!(false) || ({HPET})) && (!({HPET}) || (false))
Variables: 3886. 
Variable ordering: 384, 1244, 1869, 2980
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2980	{IA64}	0	1
3	1869	{ACPI}	0	2
4	1869	{ACPI}	0	1
5	1244	{X86}	3	4
6	384	{HPET}	1	5
# END BDD 1429 (T 2 363)

# BEGIN BDD 1430 (T 2 364)
BDD tree for {HPET_TIMER} && {RTC} || (!(false) || ({HPET_EMULATE_RTC})) && (!({HPET_EMULATE_RTC}) || (false))
Variables: 3886. 
Variable ordering: 373, 967, 2404
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2404	{HPET_TIMER}	0	1
3	967	{RTC}	0	2
4	373	{HPET_EMULATE_RTC}	1	3
# END BDD 1430 (T 2 364)

# BEGIN BDD 1431 (T 2 365)
BDD tree for {HPET} || (!({HPET}) || ({HPET_MMAP})) && (!({HPET_MMAP}) || ({HPET}))
Variables: 3886. 
Variable ordering: 106, 384
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	384	{HPET}	0	1
3	106	{HPET_MMAP}	1	2
# END BDD 1431 (T 2 365)

# BEGIN BDD 1432 (T 2 366)
BDD tree for {HPET} && {HPET_EMULATE_RTC} || (!(false) || ({HPET_RTC_IRQ})) && (!({HPET_RTC_IRQ}) || (false))
Variables: 3886. 
Variable ordering: 373, 384, 947
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	947	{HPET_RTC_IRQ}	1	0
3	384	{HPET}	2	1
4	373	{HPET_EMULATE_RTC}	2	3
# END BDD 1432 (T 2 366)

# BEGIN BDD 1433 (T 2 367)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} || (!(false) || ({HPLAN})) && (!({HPLAN}) || (false))
Variables: 3886. 
Variable ordering: 873, 1404, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	1404	{NET_ISA}	0	3
5	873	{HPLAN}	1	4
# END BDD 1433 (T 2 367)

# BEGIN BDD 1434 (T 2 368)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {DIO} || (!(false) || ({HPLANCE})) && (!({HPLANCE}) || (false))
Variables: 3886. 
Variable ordering: 689, 1399, 2056, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1399	{HPLANCE}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1399	{HPLANCE}	1	5
7	689	{DIO}	2	6
# END BDD 1434 (T 2 368)

# BEGIN BDD 1435 (T 2 369)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} || (!(false) || ({HPLAN_PLUS})) && (!({HPLAN_PLUS}) || (false))
Variables: 3886. 
Variable ordering: 896, 1404, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	1404	{NET_ISA}	0	3
5	896	{HPLAN_PLUS}	1	4
# END BDD 1435 (T 2 369)

# BEGIN BDD 1436 (T 2 370)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} && {BLK_DEV_HPT34X} && {EXPERIMENTAL} || (!(false) || ({HPT34X_AUTODMA})) && (!({HPT34X_AUTODMA}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1711, 2036, 2326, 3125
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3125	{HPT34X_AUTODMA}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	2036	{BLK_DEV_HPT34X}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1110	{IDE}	2	5
7	878	{BLK_DEV_IDE}	2	6
# END BDD 1436 (T 2 370)

# BEGIN BDD 1437 (T 2 371)
BDD tree for {GSC} && {SERIO} || (!({HP_SDC_RTC} && {INPUT} && {INPUT_MISC} && {GSC} || {KEYBOARD_HIL} && {INPUT} && {INPUT_KEYBOARD} && {GSC} || {MOUSE_HIL} && {INPUT} && {INPUT_MOUSE} && {GSC} || {GSC} && {SERIO}) || ({HP_SDC})) && (!({HP_SDC}) || ({HP_SDC_RTC} && {INPUT} && {INPUT_MISC} && {GSC} || {KEYBOARD_HIL} && {INPUT} && {INPUT_KEYBOARD} && {GSC} || {MOUSE_HIL} && {INPUT} && {INPUT_MOUSE} && {GSC} || {GSC} && {SERIO}))
Variables: 3886. 
Variable ordering: 6, 940, 1055, 1587, 1719, 1776, 1858, 2105, 2629, 2830
Vertices: 26
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	1	0
3	2629	{HP_SDC_RTC}	1	2
4	2105	{INPUT_MISC}	1	3
5	1776	{GSC}	1	4
6	1858	{INPUT_KEYBOARD}	4	2
7	1776	{GSC}	1	6
8	1719	{KEYBOARD_HIL}	5	7
9	2830	{INPUT}	0	1
10	2629	{HP_SDC_RTC}	0	9
11	2105	{INPUT_MISC}	0	10
12	1776	{GSC}	0	11
13	1858	{INPUT_KEYBOARD}	11	9
14	1776	{GSC}	0	13
15	1719	{KEYBOARD_HIL}	12	14
17	1776	{GSC}	0	1
16	1587	{HP_SDC}	8	15
19	940	{SERIO}	16	18
18	1587	{HP_SDC}	1	17
21	1776	{GSC}	0	9
20	1776	{GSC}	1	2
23	1055	{MOUSE_HIL}	16	22
22	1587	{HP_SDC}	20	21
25	6	{INPUT_MOUSE}	19	24
24	940	{SERIO}	23	18
# END BDD 1437 (T 2 371)

# BEGIN BDD 1438 (T 2 372)
BDD tree for {INPUT} && {INPUT_MISC} && {GSC} || (!(false) || ({HP_SDC_RTC})) && (!({HP_SDC_RTC}) || (false))
Variables: 3886. 
Variable ordering: 1776, 2105, 2629, 2830
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2629	{HP_SDC_RTC}	1	0
3	2830	{INPUT}	0	1
4	2629	{HP_SDC_RTC}	1	3
5	2105	{INPUT_MISC}	2	4
6	1776	{GSC}	2	5
# END BDD 1438 (T 2 372)

# BEGIN BDD 1439 (T 2 373)
BDD tree for {X86} || {IA64} || {PPC64} || {SPARC64} || {SUPERH} || {X86_64} || {BROKEN} || (!(false) || ({HUGETLBFS})) && (!({HUGETLBFS}) || (false))
Variables: 3886. 
Variable ordering: 1184, 1244, 1272, 2059, 2470, 2663, 2980, 3362
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3362	{PPC64}	0	1
3	2980	{IA64}	2	1
4	2663	{HUGETLBFS}	1	3
5	2470	{SPARC64}	4	1
6	2059	{BROKEN}	5	1
7	1272	{SUPERH}	6	1
8	1244	{X86}	7	1
9	1184	{X86_64}	8	1
# END BDD 1439 (T 2 373)

# BEGIN BDD 1440 (T 2 374)
BDD tree for (!({HUGETLBFS}) || ({HUGETLB_PAGE})) && (!({HUGETLB_PAGE}) || ({HUGETLBFS}))
Variables: 3886. 
Variable ordering: 1406, 2663
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2663	{HUGETLBFS}	1	0
3	2663	{HUGETLBFS}	0	1
4	1406	{HUGETLB_PAGE}	2	3
# END BDD 1440 (T 2 374)

# BEGIN BDD 1441 (T 2 375)
BDD tree for {PPC_PSERIES} || (!(false) || ({HVCS})) && (!({HVCS}) || (false))
Variables: 3886. 
Variable ordering: 784, 1816
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1816	{HVCS}	1	0
3	784	{PPC_PSERIES}	2	1
# END BDD 1441 (T 2 375)

# BEGIN BDD 1442 (T 2 376)
BDD tree for {PPC_PSERIES} || (!(false) || ({HVC_CONSOLE})) && (!({HVC_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 784, 2121
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2121	{HVC_CONSOLE}	1	0
3	784	{PPC_PSERIES}	2	1
# END BDD 1442 (T 2 376)

# BEGIN BDD 1443 (T 2 377)
BDD tree for (!({VT} && {S390} && {UML}) || ({HW_CONSOLE})) && (!({HW_CONSOLE}) || ({VT} && {S390} && {UML}))
Variables: 3886. 
Variable ordering: 809, 958, 1494, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	958	{HW_CONSOLE}	1	0
3	2228	{UML}	1	0
4	1494	{S390}	1	3
5	2228	{UML}	0	1
6	1494	{S390}	0	5
7	958	{HW_CONSOLE}	4	6
8	809	{VT}	2	7
# END BDD 1443 (T 2 377)

# BEGIN BDD 1444 (T 2 378)
BDD tree for {X86} || {IA64} && {PCI} || (!(false) || ({HW_RANDOM})) && (!({HW_RANDOM}) || (false))
Variables: 3886. 
Variable ordering: 210, 1244, 1804, 2980
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1804	{HW_RANDOM}	1	0
3	2980	{IA64}	0	1
4	1804	{HW_RANDOM}	1	3
5	1244	{X86}	4	1
6	210	{PCI}	2	5
# END BDD 1444 (T 2 378)

# BEGIN BDD 1445 (T 2 379)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ZORRO} || (!(false) || ({HYDRA})) && (!({HYDRA}) || (false))
Variables: 3886. 
Variable ordering: 2056, 2196, 2228, 2430, 2526
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2430	{HYDRA}	1	0
3	2526	{ZORRO}	0	1
4	2430	{HYDRA}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
# END BDD 1445 (T 2 379)

# BEGIN BDD 1446 (T 2 380)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && true && true && {PROC_FS} && {PCI} && {BROKEN_ON_SMP} || (!(false) || ({HYSDN})) && (!({HYSDN}) || (false))
Variables: 3886. 
Variable ordering: 210, 687, 1115, 1371, 1671, 1822, 2982
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1822	{HYSDN}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	1822	{HYSDN}	1	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	1115	{PROC_FS}	2	6
8	687	{ISDN_I4L}	2	7
9	210	{PCI}	2	8
# END BDD 1446 (T 2 380)

# BEGIN BDD 1447 (T 2 381)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {HYSDN} && {ISDN_CAPI} || (!(false) || ({HYSDN_CAPI})) && (!({HYSDN_CAPI}) || (false))
Variables: 3886. 
Variable ordering: 687, 1371, 1510, 1671, 1822, 2795
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1510	{HYSDN_CAPI}	1	0
3	2795	{ISDN_CAPI}	0	1
4	1822	{HYSDN}	0	3
5	1671	{ISDN}	0	4
6	1510	{HYSDN_CAPI}	1	5
7	1371	{NET}	2	6
8	687	{ISDN_I4L}	2	7
# END BDD 1447 (T 2 381)

# BEGIN BDD 1448 (T 2 382)
BDD tree for ({x237} || !({FB_NVIDIA} && {FB} && {PCI} && {FB_NVIDIA_I2C})) && (!({x237}) || {FB_NVIDIA} && {FB} && {PCI} && {FB_NVIDIA_I2C})
Variables: 3886. 
Variable ordering: 210, 693, 2412, 3004, 3612
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3612	{x237}	1	0
3	3612	{x237}	0	1
4	3004	{FB_NVIDIA}	2	3
5	2412	{FB_NVIDIA_I2C}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1448 (T 2 382)

# BEGIN BDD 1449 (T 2 383)
BDD tree for ({x238} || !({FB_RIVA} && {FB} && {PCI} && {FB_RIVA_I2C})) && (!({x238}) || {FB_RIVA} && {FB} && {PCI} && {FB_RIVA_I2C})
Variables: 3886. 
Variable ordering: 210, 693, 3068, 3180, 3613
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3613	{x238}	1	0
3	3613	{x238}	0	1
4	3180	{FB_RIVA_I2C}	2	3
5	3068	{FB_RIVA}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1449 (T 2 383)

# BEGIN BDD 1450 (T 2 384)
BDD tree for ({x239} || !({FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL} && {FB_SAVAGE_I2C})) && (!({x239}) || {FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL} && {FB_SAVAGE_I2C})
Variables: 3886. 
Variable ordering: 210, 693, 753, 1477, 1711, 3614
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3614	{x239}	1	0
3	3614	{x239}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1477	{FB_SAVAGE_I2C}	2	4
6	753	{FB_SAVAGE}	2	5
7	693	{FB}	2	6
8	210	{PCI}	2	7
# END BDD 1450 (T 2 384)

# BEGIN BDD 1451 (T 2 385)
BDD tree for ({x240} || !({VIDEO_SAA7146})) && (!({x240}) || {VIDEO_SAA7146})
Variables: 3886. 
Variable ordering: 1551, 3615
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3615	{x240}	1	0
3	3615	{x240}	0	1
4	1551	{VIDEO_SAA7146}	2	3
# END BDD 1451 (T 2 385)

# BEGIN BDD 1452 (T 2 386)
BDD tree for ({x241} || !({FB_RADEON} && {FB} && {PCI} && {FB_RADEON_I2C})) && (!({x241}) || {FB_RADEON} && {FB} && {PCI} && {FB_RADEON_I2C})
Variables: 3886. 
Variable ordering: 210, 693, 814, 2754, 3616
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3616	{x241}	1	0
3	3616	{x241}	0	1
4	2754	{FB_RADEON}	2	3
5	814	{FB_RADEON_I2C}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1452 (T 2 386)

# BEGIN BDD 1453 (T 2 387)
BDD tree for {8xx} && {I2C} || (!({I2C_RPXLITE} && {RPXLITE} || {RPXCLASSIC} && {I2C}) || ({I2C_ALGO8XX})) && (!({I2C_ALGO8XX}) || ({I2C_RPXLITE} && {RPXLITE} || {RPXCLASSIC} && {I2C}))
Variables: 3886. 
Variable ordering: 822, 1032, 2324, 3241, 3266, 3310
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2324	{I2C_ALGO8XX}	1	0
3	3310	{I2C_RPXLITE}	1	0
4	3266	{RPXCLASSIC}	1	3
5	3241	{RPXLITE}	4	3
6	3310	{I2C_RPXLITE}	0	1
7	3266	{RPXCLASSIC}	0	6
8	3241	{RPXLITE}	7	6
9	2324	{I2C_ALGO8XX}	5	8
10	1032	{I2C}	2	9
11	1032	{I2C}	2	1
12	822	{8xx}	10	11
# END BDD 1453 (T 2 387)

# BEGIN BDD 1454 (T 2 388)
BDD tree for {I2C} || (!({x237} || {x242} || {x243} || {x244} || {x245} || {x215} || {x216} || {x238} || {x239} || {x246} || {x247} || {x248} || {x249} || {x250} || {x241} || {x251} || {x252} || {x253} || {x254}) || ({I2C_ALGOBIT})) && (!({I2C_ALGOBIT}) || ({x237} || {x242} || {x243} || {x244} || {x245} || {x215} || {x216} || {x238} || {x239} || {x246} || {x247} || {x248} || {x249} || {x250} || {x241} || {x251} || {x252} || {x253} || {x254}))
Variables: 3886. 
Variable ordering: 985, 1032, 3590, 3591, 3612, 3613, 3614, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629
Vertices: 43
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3629	{x254}	1	0
3	3628	{x253}	2	0
4	3627	{x252}	3	0
5	3626	{x251}	4	0
6	3625	{x250}	5	0
7	3624	{x249}	6	0
8	3623	{x248}	7	0
9	3622	{x247}	8	0
10	3621	{x246}	9	0
11	3620	{x245}	10	0
12	3619	{x244}	11	0
13	3618	{x243}	12	0
14	3617	{x242}	13	0
15	3616	{x241}	14	0
17	3613	{x238}	16	0
16	3614	{x239}	15	0
19	3591	{x216}	18	0
18	3612	{x237}	17	0
21	1032	{I2C}	20	1
20	3590	{x215}	19	0
23	3628	{x253}	22	1
22	3629	{x254}	0	1
25	3626	{x251}	24	1
24	3627	{x252}	23	1
27	3624	{x249}	26	1
26	3625	{x250}	25	1
29	3622	{x247}	28	1
28	3623	{x248}	27	1
31	3620	{x245}	30	1
30	3621	{x246}	29	1
34	3617	{x242}	33	1
35	3616	{x241}	34	1
32	3619	{x244}	31	1
33	3618	{x243}	32	1
38	3612	{x237}	37	1
39	3591	{x216}	38	1
36	3614	{x239}	35	1
37	3613	{x238}	36	1
42	985	{I2C_ALGOBIT}	21	41
40	3590	{x215}	39	1
41	1032	{I2C}	40	1
# END BDD 1454 (T 2 388)

# BEGIN BDD 1455 (T 2 389)
BDD tree for ({x237} || !({FB_NVIDIA} && {FB} && {PCI} && {FB_NVIDIA_I2C})) && (!({x237}) || {FB_NVIDIA} && {FB} && {PCI} && {FB_NVIDIA_I2C})
Variables: 3886. 
Variable ordering: 210, 693, 2412, 3004, 3612
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3612	{x237}	1	0
3	3612	{x237}	0	1
4	3004	{FB_NVIDIA}	2	3
5	2412	{FB_NVIDIA_I2C}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1455 (T 2 389)

# BEGIN BDD 1456 (T 2 390)
BDD tree for ({x242} || !({I2C_I810} && {I2C} && {PCI} && {EXPERIMENTAL})) && (!({x242}) || {I2C_I810} && {I2C} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 464, 1032, 1711, 3617
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3617	{x242}	1	0
3	3617	{x242}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	464	{I2C_I810}	2	5
7	210	{PCI}	2	6
# END BDD 1456 (T 2 390)

# BEGIN BDD 1457 (T 2 391)
BDD tree for ({x243} || !({I2C_PARPORT_LIGHT} && {I2C})) && (!({x243}) || {I2C_PARPORT_LIGHT} && {I2C})
Variables: 3886. 
Variable ordering: 96, 1032, 3618
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3618	{x243}	1	0
3	3618	{x243}	0	1
4	1032	{I2C}	2	3
5	96	{I2C_PARPORT_LIGHT}	2	4
# END BDD 1457 (T 2 391)

# BEGIN BDD 1458 (T 2 392)
BDD tree for ({x244} || !({FB_MATROX_I2C} && {FB_MATROX} && {I2C})) && (!({x244}) || {FB_MATROX_I2C} && {FB_MATROX} && {I2C})
Variables: 3886. 
Variable ordering: 1032, 1205, 2066, 3619
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3619	{x244}	1	0
3	3619	{x244}	0	1
4	2066	{FB_MATROX_I2C}	2	3
5	1205	{FB_MATROX}	2	4
6	1032	{I2C}	2	5
# END BDD 1458 (T 2 392)

# BEGIN BDD 1459 (T 2 393)
BDD tree for ({x245} || !({I2C_PARPORT} && {I2C} && {PARPORT})) && (!({x245}) || {I2C_PARPORT} && {I2C} && {PARPORT})
Variables: 3886. 
Variable ordering: 863, 1032, 1603, 3620
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3620	{x245}	1	0
3	3620	{x245}	0	1
4	1603	{I2C_PARPORT}	2	3
5	1032	{I2C}	2	4
6	863	{PARPORT}	2	5
# END BDD 1459 (T 2 393)

# BEGIN BDD 1460 (T 2 394)
BDD tree for ({x215} || !({VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C})) && (!({x215}) || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C})
Variables: 3886. 
Variable ordering: 210, 859, 1032, 2259, 3590
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3590	{x215}	1	0
3	3590	{x215}	0	1
4	2259	{VIDEO_DEV}	2	3
5	1032	{I2C}	2	4
6	859	{VIDEO_BT848}	2	5
7	210	{PCI}	2	6
# END BDD 1460 (T 2 394)

# BEGIN BDD 1461 (T 2 395)
BDD tree for ({x216} || !({VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL})) && (!({x216}) || {VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2259, 2785, 3591
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3591	{x216}	1	0
3	3591	{x216}	0	1
4	2785	{VIDEO_CX88}	2	3
5	2259	{VIDEO_DEV}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	1032	{I2C}	2	6
8	210	{PCI}	2	7
# END BDD 1461 (T 2 395)

# BEGIN BDD 1462 (T 2 396)
BDD tree for ({x238} || !({FB_RIVA} && {FB} && {PCI} && {FB_RIVA_I2C})) && (!({x238}) || {FB_RIVA} && {FB} && {PCI} && {FB_RIVA_I2C})
Variables: 3886. 
Variable ordering: 210, 693, 3068, 3180, 3613
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3613	{x238}	1	0
3	3613	{x238}	0	1
4	3180	{FB_RIVA_I2C}	2	3
5	3068	{FB_RIVA}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1462 (T 2 396)

# BEGIN BDD 1463 (T 2 397)
BDD tree for ({x239} || !({FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL} && {FB_SAVAGE_I2C})) && (!({x239}) || {FB_SAVAGE} && {FB} && {PCI} && {EXPERIMENTAL} && {FB_SAVAGE_I2C})
Variables: 3886. 
Variable ordering: 210, 693, 753, 1477, 1711, 3614
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3614	{x239}	1	0
3	3614	{x239}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1477	{FB_SAVAGE_I2C}	2	4
6	753	{FB_SAVAGE}	2	5
7	693	{FB}	2	6
8	210	{PCI}	2	7
# END BDD 1463 (T 2 397)

# BEGIN BDD 1464 (T 2 398)
BDD tree for ({x246} || !({SCx200_I2C} && {SCx200_GPIO} && {I2C})) && (!({x246}) || {SCx200_I2C} && {SCx200_GPIO} && {I2C})
Variables: 3886. 
Variable ordering: 1032, 1311, 2221, 3621
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3621	{x246}	1	0
3	3621	{x246}	0	1
4	2221	{SCx200_GPIO}	2	3
5	1311	{SCx200_I2C}	2	4
6	1032	{I2C}	2	5
# END BDD 1464 (T 2 398)

# BEGIN BDD 1465 (T 2 399)
BDD tree for ({x247} || !({I2C_IXP2000} && {I2C} && {ARCH_IXP2000})) && (!({x247}) || {I2C_IXP2000} && {I2C} && {ARCH_IXP2000})
Variables: 3886. 
Variable ordering: 1032, 1653, 1899, 3622
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3622	{x247}	1	0
3	3622	{x247}	0	1
4	1899	{I2C_IXP2000}	2	3
5	1653	{ARCH_IXP2000}	2	4
6	1032	{I2C}	2	5
# END BDD 1465 (T 2 399)

# BEGIN BDD 1466 (T 2 400)
BDD tree for ({x248} || !({I2C_HYDRA} && {I2C} && {PCI} && {PPC_CHRP} && {EXPERIMENTAL})) && (!({x248}) || {I2C_HYDRA} && {I2C} && {PCI} && {PPC_CHRP} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 783, 1032, 1246, 1711, 3623
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3623	{x248}	1	0
3	3623	{x248}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1246	{I2C_HYDRA}	2	4
6	1032	{I2C}	2	5
7	783	{PPC_CHRP}	2	6
8	210	{PCI}	2	7
# END BDD 1466 (T 2 400)

# BEGIN BDD 1467 (T 2 401)
BDD tree for ({x249} || !({IEEE1394_PCILYNX} && {PCI} && {IEEE1394} && {I2C})) && (!({x249}) || {IEEE1394_PCILYNX} && {PCI} && {IEEE1394} && {I2C})
Variables: 3886. 
Variable ordering: 210, 1032, 2243, 2560, 3624
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3624	{x249}	1	0
3	3624	{x249}	0	1
4	2560	{IEEE1394}	2	3
5	2243	{IEEE1394_PCILYNX}	2	4
6	1032	{I2C}	2	5
7	210	{PCI}	2	6
# END BDD 1467 (T 2 401)

# BEGIN BDD 1468 (T 2 402)
BDD tree for ({x250} || !({I2C_VIA} && {I2C} && {PCI} && {EXPERIMENTAL})) && (!({x250}) || {I2C_VIA} && {I2C} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 951, 1032, 1711, 3625
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3625	{x250}	1	0
3	3625	{x250}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	951	{I2C_VIA}	2	5
7	210	{PCI}	2	6
# END BDD 1468 (T 2 402)

# BEGIN BDD 1469 (T 2 403)
BDD tree for ({x241} || !({FB_RADEON} && {FB} && {PCI} && {FB_RADEON_I2C})) && (!({x241}) || {FB_RADEON} && {FB} && {PCI} && {FB_RADEON_I2C})
Variables: 3886. 
Variable ordering: 210, 693, 814, 2754, 3616
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3616	{x241}	1	0
3	3616	{x241}	0	1
4	2754	{FB_RADEON}	2	3
5	814	{FB_RADEON_I2C}	2	4
6	693	{FB}	2	5
7	210	{PCI}	2	6
# END BDD 1469 (T 2 403)

# BEGIN BDD 1470 (T 2 404)
BDD tree for ({x251} || !({I2C_PROSAVAGE} && {I2C} && {PCI} && {EXPERIMENTAL})) && (!({x251}) || {I2C_PROSAVAGE} && {I2C} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1032, 1651, 1711, 3626
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3626	{x251}	1	0
3	3626	{x251}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1651	{I2C_PROSAVAGE}	2	4
6	1032	{I2C}	2	5
7	210	{PCI}	2	6
# END BDD 1470 (T 2 404)

# BEGIN BDD 1471 (T 2 405)
BDD tree for ({x252} || !({I2C_SAVAGE4} && {I2C} && {PCI} && {EXPERIMENTAL})) && (!({x252}) || {I2C_SAVAGE4} && {I2C} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2524, 3627
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3627	{x252}	1	0
3	3627	{x252}	0	1
4	2524	{I2C_SAVAGE4}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
7	210	{PCI}	2	6
# END BDD 1471 (T 2 405)

# BEGIN BDD 1472 (T 2 406)
BDD tree for ({x253} || !({I2C_VOODOO3} && {I2C} && {PCI} && {EXPERIMENTAL})) && (!({x253}) || {I2C_VOODOO3} && {I2C} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2353, 3628
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3628	{x253}	1	0
3	3628	{x253}	0	1
4	2353	{I2C_VOODOO3}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
7	210	{PCI}	2	6
# END BDD 1472 (T 2 406)

# BEGIN BDD 1473 (T 2 407)
BDD tree for ({x254} || !({I2C_IXP4XX} && {I2C} && {ARCH_IXP4XX})) && (!({x254}) || {I2C_IXP4XX} && {I2C} && {ARCH_IXP4XX})
Variables: 3886. 
Variable ordering: 171, 1032, 3014, 3629
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3629	{x254}	1	0
3	3629	{x254}	0	1
4	3014	{I2C_IXP4XX}	2	3
5	1032	{I2C}	2	4
6	171	{ARCH_IXP4XX}	2	5
# END BDD 1473 (T 2 407)

# BEGIN BDD 1474 (T 2 408)
BDD tree for {MIPS_ITE8172} && {I2C} || (!({I2C_ITE} && {I2C} && {MIPS_ITE8172}) || ({I2C_ALGOITE})) && (!({I2C_ALGOITE}) || ({I2C_ITE} && {I2C} && {MIPS_ITE8172}))
Variables: 3886. 
Variable ordering: 335, 515, 1032, 1777
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1032	{I2C}	0	1
3	515	{MIPS_ITE8172}	0	2
4	335	{I2C_ALGOITE}	1	3
# END BDD 1474 (T 2 408)

# BEGIN BDD 1475 (T 2 409)
BDD tree for {I2C} || (!({I2C_PCA_ISA} && {I2C}) || ({I2C_ALGOPCA})) && (!({I2C_ALGOPCA}) || ({I2C_PCA_ISA} && {I2C}))
Variables: 3886. 
Variable ordering: 199, 1032, 2732
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1032	{I2C}	0	1
3	199	{I2C_ALGOPCA}	1	2
# END BDD 1475 (T 2 409)

# BEGIN BDD 1476 (T 2 410)
BDD tree for {I2C} || (!({I2C_ELEKTOR} && {I2C} && {ISA} && {BROKEN_ON_SMP}) || ({I2C_ALGOPCF})) && (!({I2C_ALGOPCF}) || ({I2C_ELEKTOR} && {I2C} && {ISA} && {BROKEN_ON_SMP}))
Variables: 3886. 
Variable ordering: 1032, 1185, 1275, 2527, 2982
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1275	{I2C_ALGOPCF}	1	0
3	1032	{I2C}	2	1
# END BDD 1476 (T 2 410)

# BEGIN BDD 1477 (T 2 411)
BDD tree for {I2C} && {SGI_IP22} || {SGI_IP32} || {X86_VISWS} || (!({VIDEO_VINO} && {VIDEO_DEV} && {I2C} && {SGI_IP22} && {EXPERIMENTAL}) || ({I2C_ALGO_SGI})) && (!({I2C_ALGO_SGI}) || ({VIDEO_VINO} && {VIDEO_DEV} && {I2C} && {SGI_IP22} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 362, 721, 1032, 1296, 1711, 2259, 2698, 2751
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2698	{I2C_ALGO_SGI}	1	0
3	2751	{SGI_IP32}	0	1
4	2698	{I2C_ALGO_SGI}	1	3
5	1296	{SGI_IP22}	4	1
6	1032	{I2C}	2	5
7	1032	{I2C}	2	1
8	362	{X86_VISWS}	6	7
# END BDD 1477 (T 2 411)

# BEGIN BDD 1478 (T 2 412)
BDD tree for {SIBYTE_SB1xxx_SOC} && {I2C} || (!(false) || ({I2C_ALGO_SIBYTE})) && (!({I2C_ALGO_SIBYTE}) || (false))
Variables: 3886. 
Variable ordering: 1018, 1032, 1501
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1501	{SIBYTE_SB1xxx_SOC}	0	1
3	1032	{I2C}	0	2
4	1018	{I2C_ALGO_SIBYTE}	1	3
# END BDD 1478 (T 2 412)

# BEGIN BDD 1479 (T 2 413)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_ALI1535})) && (!({I2C_ALI1535}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 1909
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1909	{I2C_ALI1535}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
5	210	{PCI}	2	4
# END BDD 1479 (T 2 413)

# BEGIN BDD 1480 (T 2 414)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_ALI1563})) && (!({I2C_ALI1563}) || (false))
Variables: 3886. 
Variable ordering: 210, 215, 1032, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	215	{I2C_ALI1563}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1032	{I2C}	0	3
5	215	{I2C_ALI1563}	1	4
6	210	{PCI}	2	5
# END BDD 1480 (T 2 414)

# BEGIN BDD 1481 (T 2 415)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_ALI15X3})) && (!({I2C_ALI15X3}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1528, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1528	{I2C_ALI15X3}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1528	{I2C_ALI15X3}	1	3
5	1032	{I2C}	2	4
6	210	{PCI}	2	5
# END BDD 1481 (T 2 415)

# BEGIN BDD 1482 (T 2 416)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_AMD756})) && (!({I2C_AMD756}) || (false))
Variables: 3886. 
Variable ordering: 210, 314, 1032, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	314	{I2C_AMD756}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1032	{I2C}	0	3
5	314	{I2C_AMD756}	1	4
6	210	{PCI}	2	5
# END BDD 1482 (T 2 416)

# BEGIN BDD 1483 (T 2 417)
BDD tree for {I2C} && {I2C_AMD756} && {EXPERIMENTAL} || (!(false) || ({I2C_AMD756_S4882})) && (!({I2C_AMD756_S4882}) || (false))
Variables: 3886. 
Variable ordering: 314, 1032, 1711, 2223
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2223	{I2C_AMD756_S4882}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
5	314	{I2C_AMD756}	2	4
# END BDD 1483 (T 2 417)

# BEGIN BDD 1484 (T 2 418)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_AMD8111})) && (!({I2C_AMD8111}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1293, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1293	{I2C_AMD8111}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1293	{I2C_AMD8111}	1	3
5	1032	{I2C}	2	4
6	210	{PCI}	2	5
# END BDD 1484 (T 2 418)

# BEGIN BDD 1485 (T 2 419)
BDD tree for {I2C} && {SOC_AU1550} || (!(false) || ({I2C_AU1550})) && (!({I2C_AU1550}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1299, 3346
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1299	{I2C_AU1550}	1	0
3	3346	{SOC_AU1550}	0	1
4	1299	{I2C_AU1550}	1	3
5	1032	{I2C}	2	4
# END BDD 1485 (T 2 419)

# BEGIN BDD 1486 (T 2 420)
BDD tree for {I2C} || (!(false) || ({I2C_CHARDEV})) && (!({I2C_CHARDEV}) || (false))
Variables: 3886. 
Variable ordering: 1032, 2523
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2523	{I2C_CHARDEV}	1	0
3	1032	{I2C}	2	1
# END BDD 1486 (T 2 420)

# BEGIN BDD 1487 (T 2 421)
BDD tree for {I2C} || (!(false) || ({I2C_DEBUG_ALGO})) && (!({I2C_DEBUG_ALGO}) || (false))
Variables: 3886. 
Variable ordering: 197, 1032
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1032	{I2C}	0	1
3	197	{I2C_DEBUG_ALGO}	1	2
# END BDD 1487 (T 2 421)

# BEGIN BDD 1488 (T 2 422)
BDD tree for {I2C} || (!(false) || ({I2C_DEBUG_BUS})) && (!({I2C_DEBUG_BUS}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1279
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1279	{I2C_DEBUG_BUS}	1	0
3	1032	{I2C}	2	1
# END BDD 1488 (T 2 422)

# BEGIN BDD 1489 (T 2 423)
BDD tree for {I2C} || (!(false) || ({I2C_DEBUG_CHIP})) && (!({I2C_DEBUG_CHIP}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1481
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1481	{I2C_DEBUG_CHIP}	1	0
3	1032	{I2C}	2	1
# END BDD 1489 (T 2 423)

# BEGIN BDD 1490 (T 2 424)
BDD tree for {I2C} || (!(false) || ({I2C_DEBUG_CORE})) && (!({I2C_DEBUG_CORE}) || (false))
Variables: 3886. 
Variable ordering: 1032, 3187
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3187	{I2C_DEBUG_CORE}	1	0
3	1032	{I2C}	2	1
# END BDD 1490 (T 2 424)

# BEGIN BDD 1491 (T 2 425)
BDD tree for {I2C} && {ISA} && {BROKEN_ON_SMP} || (!(false) || ({I2C_ELEKTOR})) && (!({I2C_ELEKTOR}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1185, 2527, 2982
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2527	{I2C_ELEKTOR}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	2527	{I2C_ELEKTOR}	1	3
5	1185	{ISA}	2	4
6	1032	{I2C}	2	5
# END BDD 1491 (T 2 425)

# BEGIN BDD 1492 (T 2 426)
BDD tree for {I2C} && {PCI} && {PPC_CHRP} && {EXPERIMENTAL} || (!(false) || ({I2C_HYDRA})) && (!({I2C_HYDRA}) || (false))
Variables: 3886. 
Variable ordering: 210, 783, 1032, 1246, 1711
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1246	{I2C_HYDRA}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1246	{I2C_HYDRA}	1	3
5	1032	{I2C}	2	4
6	783	{PPC_CHRP}	2	5
7	210	{PCI}	2	6
# END BDD 1492 (T 2 426)

# BEGIN BDD 1493 (T 2 427)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_I801})) && (!({I2C_I801}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1415, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1415	{I2C_I801}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1415	{I2C_I801}	1	3
5	1032	{I2C}	2	4
6	210	{PCI}	2	5
# END BDD 1493 (T 2 427)

# BEGIN BDD 1494 (T 2 428)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_I810})) && (!({I2C_I810}) || (false))
Variables: 3886. 
Variable ordering: 210, 464, 1032, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	464	{I2C_I810}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1032	{I2C}	0	3
5	464	{I2C_I810}	1	4
6	210	{PCI}	2	5
# END BDD 1494 (T 2 428)

# BEGIN BDD 1495 (T 2 429)
BDD tree for {IBM_OCP} && {I2C} || (!(false) || ({I2C_IBM_IIC})) && (!({I2C_IBM_IIC}) || (false))
Variables: 3886. 
Variable ordering: 456, 558, 1032
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	558	{I2C_IBM_IIC}	1	0
3	1032	{I2C}	0	1
4	558	{I2C_IBM_IIC}	1	3
5	456	{IBM_OCP}	2	4
# END BDD 1495 (T 2 429)

# BEGIN BDD 1496 (T 2 430)
BDD tree for {ARCH_IOP3XX} || {ARCH_IXP4XX} && {I2C} || (!(false) || ({I2C_IOP3XX})) && (!({I2C_IOP3XX}) || (false))
Variables: 3886. 
Variable ordering: 171, 1032, 2485, 3007
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2485	{I2C_IOP3XX}	1	0
3	3007	{ARCH_IOP3XX}	0	1
4	2485	{I2C_IOP3XX}	1	3
5	1032	{I2C}	2	4
6	1032	{I2C}	2	1
7	171	{ARCH_IXP4XX}	5	6
# END BDD 1496 (T 2 430)

# BEGIN BDD 1497 (T 2 431)
BDD tree for {I2C} && {EXPERIMENTAL} || (!({x255} || {x256} || {x257} || {x258} || {x259} || {x260}) || ({I2C_ISA})) && (!({I2C_ISA}) || ({x255} || {x256} || {x257} || {x258} || {x259} || {x260}))
Variables: 3886. 
Variable ordering: 931, 1032, 1711, 3630, 3631, 3632, 3633, 3634, 3635
Vertices: 19
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3635	{x260}	1	0
3	3634	{x259}	2	0
4	3633	{x258}	3	0
5	3632	{x257}	4	0
6	3631	{x256}	5	0
7	3630	{x255}	6	0
8	1711	{EXPERIMENTAL}	7	1
9	1032	{I2C}	7	8
10	3635	{x260}	0	1
11	3634	{x259}	10	1
12	3633	{x258}	11	1
13	3632	{x257}	12	1
14	3631	{x256}	13	1
15	3630	{x255}	14	1
17	1032	{I2C}	15	16
16	1711	{EXPERIMENTAL}	15	1
18	931	{I2C_ISA}	9	17
# END BDD 1497 (T 2 431)

# BEGIN BDD 1498 (T 2 432)
BDD tree for ({x255} || !({SENSORS_VIA686A} && {I2C} && {PCI} && {EXPERIMENTAL})) && (!({x255}) || {SENSORS_VIA686A} && {I2C} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2199, 3630
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3630	{x255}	1	0
3	3630	{x255}	0	1
4	2199	{SENSORS_VIA686A}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
7	210	{PCI}	2	6
# END BDD 1498 (T 2 432)

# BEGIN BDD 1499 (T 2 433)
BDD tree for ({x256} || !({SENSORS_SIS5595} && {I2C} && {PCI} && {EXPERIMENTAL})) && (!({x256}) || {SENSORS_SIS5595} && {I2C} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 823, 1032, 1711, 3631
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3631	{x256}	1	0
3	3631	{x256}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	823	{SENSORS_SIS5595}	2	5
7	210	{PCI}	2	6
# END BDD 1499 (T 2 433)

# BEGIN BDD 1500 (T 2 434)
BDD tree for ({x257} || !({SENSORS_SMSC47B397} && {I2C} && {EXPERIMENTAL})) && (!({x257}) || {SENSORS_SMSC47B397} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 771, 1032, 1711, 3632
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3632	{x257}	1	0
3	3632	{x257}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	771	{SENSORS_SMSC47B397}	2	5
# END BDD 1500 (T 2 434)

# BEGIN BDD 1501 (T 2 435)
BDD tree for ({x258} || !({SENSORS_SMSC47M1} && {I2C} && {EXPERIMENTAL})) && (!({x258}) || {SENSORS_SMSC47M1} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 836, 1032, 1711, 3633
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3633	{x258}	1	0
3	3633	{x258}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	836	{SENSORS_SMSC47M1}	2	5
# END BDD 1501 (T 2 435)

# BEGIN BDD 1502 (T 2 436)
BDD tree for ({x259} || !({SENSORS_PC87360} && {I2C} && {EXPERIMENTAL})) && (!({x259}) || {SENSORS_PC87360} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 15, 1032, 1711, 3634
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3634	{x259}	1	0
3	3634	{x259}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	15	{SENSORS_PC87360}	2	5
# END BDD 1502 (T 2 436)

# BEGIN BDD 1503 (T 2 437)
BDD tree for ({x260} || !({SENSORS_W83627HF} && {I2C} && {EXPERIMENTAL})) && (!({x260}) || {SENSORS_W83627HF} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 475, 1032, 1711, 3635
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3635	{x260}	1	0
3	3635	{x260}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	475	{SENSORS_W83627HF}	2	5
# END BDD 1503 (T 2 437)

# BEGIN BDD 1504 (T 2 438)
BDD tree for {I2C} && {MIPS_ITE8172} || (!(false) || ({I2C_ITE})) && (!({I2C_ITE}) || (false))
Variables: 3886. 
Variable ordering: 515, 1032, 1777
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1777	{I2C_ITE}	1	0
3	1032	{I2C}	2	1
4	515	{MIPS_ITE8172}	2	3
# END BDD 1504 (T 2 438)

# BEGIN BDD 1505 (T 2 439)
BDD tree for {I2C} && {ARCH_IXP2000} || (!(false) || ({I2C_IXP2000})) && (!({I2C_IXP2000}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1653, 1899
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1899	{I2C_IXP2000}	1	0
3	1653	{ARCH_IXP2000}	2	1
4	1032	{I2C}	2	3
# END BDD 1505 (T 2 439)

# BEGIN BDD 1506 (T 2 440)
BDD tree for {I2C} && {ARCH_IXP4XX} || (!(false) || ({I2C_IXP4XX})) && (!({I2C_IXP4XX}) || (false))
Variables: 3886. 
Variable ordering: 171, 1032, 3014
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3014	{I2C_IXP4XX}	1	0
3	1032	{I2C}	2	1
4	171	{ARCH_IXP4XX}	2	3
# END BDD 1506 (T 2 440)

# BEGIN BDD 1507 (T 2 441)
BDD tree for {I2C} && {PPC_PMAC} || (!(false) || ({I2C_KEYWEST})) && (!({I2C_KEYWEST}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1505, 2869
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2869	{I2C_KEYWEST}	1	0
3	1505	{PPC_PMAC}	2	1
4	1032	{I2C}	2	3
# END BDD 1507 (T 2 441)

# BEGIN BDD 1508 (T 2 442)
BDD tree for {I2C} && {PPC32} || (!(false) || ({I2C_MPC})) && (!({I2C_MPC}) || (false))
Variables: 3886. 
Variable ordering: 489, 677, 1032
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	677	{I2C_MPC}	1	0
3	1032	{I2C}	0	1
4	677	{I2C_MPC}	1	3
5	489	{PPC32}	2	4
# END BDD 1508 (T 2 442)

# BEGIN BDD 1509 (T 2 443)
BDD tree for {I2C} && {MV64X60} && {EXPERIMENTAL} || (!(false) || ({I2C_MV64XXX})) && (!({I2C_MV64XXX}) || (false))
Variables: 3886. 
Variable ordering: 846, 1032, 1093, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1093	{I2C_MV64XXX}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1093	{I2C_MV64XXX}	1	3
5	1032	{I2C}	2	4
6	846	{MV64X60}	2	5
# END BDD 1509 (T 2 443)

# BEGIN BDD 1510 (T 2 444)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_NFORCE2})) && (!({I2C_NFORCE2}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2052
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2052	{I2C_NFORCE2}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
5	210	{PCI}	2	4
# END BDD 1510 (T 2 444)

# BEGIN BDD 1511 (T 2 445)
BDD tree for {I2C} && {PARPORT} || (!(false) || ({I2C_PARPORT})) && (!({I2C_PARPORT}) || (false))
Variables: 3886. 
Variable ordering: 863, 1032, 1603
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1603	{I2C_PARPORT}	1	0
3	1032	{I2C}	2	1
4	863	{PARPORT}	2	3
# END BDD 1511 (T 2 445)

# BEGIN BDD 1512 (T 2 446)
BDD tree for {I2C} || (!(false) || ({I2C_PARPORT_LIGHT})) && (!({I2C_PARPORT_LIGHT}) || (false))
Variables: 3886. 
Variable ordering: 96, 1032
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1032	{I2C}	0	1
3	96	{I2C_PARPORT_LIGHT}	1	2
# END BDD 1512 (T 2 446)

# BEGIN BDD 1513 (T 2 447)
BDD tree for {I2C} || (!(false) || ({I2C_PCA_ISA})) && (!({I2C_PCA_ISA}) || (false))
Variables: 3886. 
Variable ordering: 1032, 2732
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2732	{I2C_PCA_ISA}	1	0
3	1032	{I2C}	2	1
# END BDD 1513 (T 2 447)

# BEGIN BDD 1514 (T 2 448)
BDD tree for {I2C} && {PCI} || (!(false) || ({I2C_PIIX4})) && (!({I2C_PIIX4}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 3143
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3143	{I2C_PIIX4}	1	0
3	1032	{I2C}	2	1
4	210	{PCI}	2	3
# END BDD 1514 (T 2 448)

# BEGIN BDD 1515 (T 2 449)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_PROSAVAGE})) && (!({I2C_PROSAVAGE}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1651, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1651	{I2C_PROSAVAGE}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1651	{I2C_PROSAVAGE}	1	3
5	1032	{I2C}	2	4
6	210	{PCI}	2	5
# END BDD 1515 (T 2 449)

# BEGIN BDD 1516 (T 2 450)
BDD tree for {RPXLITE} || {RPXCLASSIC} && {I2C} || (!(false) || ({I2C_RPXLITE})) && (!({I2C_RPXLITE}) || (false))
Variables: 3886. 
Variable ordering: 1032, 3241, 3266, 3310
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3310	{I2C_RPXLITE}	1	0
3	3266	{RPXCLASSIC}	2	1
4	3241	{RPXLITE}	3	1
5	1032	{I2C}	2	4
# END BDD 1516 (T 2 450)

# BEGIN BDD 1517 (T 2 451)
BDD tree for {I2C} && {ARCH_S3C2410} || (!(false) || ({I2C_S3C2410})) && (!({I2C_S3C2410}) || (false))
Variables: 3886. 
Variable ordering: 497, 1032, 1376
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1376	{I2C_S3C2410}	1	0
3	1032	{I2C}	2	1
4	497	{ARCH_S3C2410}	2	3
# END BDD 1517 (T 2 451)

# BEGIN BDD 1518 (T 2 452)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_SAVAGE4})) && (!({I2C_SAVAGE4}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2524
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2524	{I2C_SAVAGE4}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
5	210	{PCI}	2	4
# END BDD 1518 (T 2 452)

# BEGIN BDD 1519 (T 2 453)
BDD tree for (!({x261} || {x262} || {x263} || {x264} || {x265} || {x266} || {x267} || {x268} || {x269} || {x270} || {x271} || {x272} || {x273} || {x274} || {x275} || {x255} || {x276} || {x256} || {x277} || {x257} || {x278} || {x279} || {x258} || {x259} || {x260} || {x280} || {x281} || {x282} || {x283} || {x284} || {x285} || {x286} || {x287} || {x288} || {x289}) || ({I2C_SENSOR})) && (!({I2C_SENSOR}) || ({x261} || {x262} || {x263} || {x264} || {x265} || {x266} || {x267} || {x268} || {x269} || {x270} || {x271} || {x272} || {x273} || {x274} || {x275} || {x255} || {x276} || {x256} || {x277} || {x257} || {x278} || {x279} || {x258} || {x259} || {x260} || {x280} || {x281} || {x282} || {x283} || {x284} || {x285} || {x286} || {x287} || {x288} || {x289}))
Variables: 3886. 
Variable ordering: 453, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664
Vertices: 73
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3664	{x289}	1	0
3	3663	{x288}	2	0
4	3662	{x287}	3	0
5	3661	{x286}	4	0
6	3660	{x285}	5	0
7	3659	{x284}	6	0
8	3658	{x283}	7	0
9	3657	{x282}	8	0
10	3656	{x281}	9	0
11	3655	{x280}	10	0
12	3654	{x279}	11	0
13	3653	{x278}	12	0
14	3652	{x277}	13	0
15	3651	{x276}	14	0
17	3649	{x274}	16	0
16	3650	{x275}	15	0
19	3647	{x272}	18	0
18	3648	{x273}	17	0
21	3645	{x270}	20	0
20	3646	{x271}	19	0
23	3643	{x268}	22	0
22	3644	{x269}	21	0
25	3641	{x266}	24	0
24	3642	{x267}	23	0
27	3639	{x264}	26	0
26	3640	{x265}	25	0
29	3637	{x262}	28	0
28	3638	{x263}	27	0
31	3635	{x260}	30	0
30	3636	{x261}	29	0
34	3632	{x257}	33	0
35	3631	{x256}	34	0
32	3634	{x259}	31	0
33	3633	{x258}	32	0
38	3663	{x288}	37	1
39	3662	{x287}	38	1
36	3630	{x255}	35	0
37	3664	{x289}	0	1
42	3659	{x284}	41	1
43	3658	{x283}	42	1
40	3661	{x286}	39	1
41	3660	{x285}	40	1
46	3655	{x280}	45	1
47	3654	{x279}	46	1
44	3657	{x282}	43	1
45	3656	{x281}	44	1
51	3650	{x275}	50	1
50	3651	{x276}	49	1
49	3652	{x277}	48	1
48	3653	{x278}	47	1
55	3646	{x271}	54	1
54	3647	{x272}	53	1
53	3648	{x273}	52	1
52	3649	{x274}	51	1
59	3642	{x267}	58	1
58	3643	{x268}	57	1
57	3644	{x269}	56	1
56	3645	{x270}	55	1
63	3638	{x263}	62	1
62	3639	{x264}	61	1
61	3640	{x265}	60	1
60	3641	{x266}	59	1
68	3633	{x258}	67	1
69	3632	{x257}	68	1
70	3631	{x256}	69	1
71	3630	{x255}	70	1
64	3637	{x262}	63	1
65	3636	{x261}	64	1
66	3635	{x260}	65	1
67	3634	{x259}	66	1
72	453	{I2C_SENSOR}	36	71
# END BDD 1519 (T 2 453)

# BEGIN BDD 1520 (T 2 454)
BDD tree for ({x261} || !({SENSORS_LM77} && {I2C} && {EXPERIMENTAL})) && (!({x261}) || {SENSORS_LM77} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2955, 3636
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3636	{x261}	1	0
3	3636	{x261}	0	1
4	2955	{SENSORS_LM77}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1520 (T 2 454)

# BEGIN BDD 1521 (T 2 455)
BDD tree for ({x262} || !({SENSORS_ADM1031} && {I2C} && {EXPERIMENTAL})) && (!({x262}) || {SENSORS_ADM1031} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2318, 3637
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3637	{x262}	1	0
3	3637	{x262}	0	1
4	2318	{SENSORS_ADM1031}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1521 (T 2 455)

# BEGIN BDD 1522 (T 2 456)
BDD tree for ({x263} || !({SENSORS_W83L785TS} && {I2C} && {EXPERIMENTAL})) && (!({x263}) || {SENSORS_W83L785TS} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1152, 1711, 3638
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3638	{x263}	1	0
3	3638	{x263}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1152	{SENSORS_W83L785TS}	2	4
6	1032	{I2C}	2	5
# END BDD 1522 (T 2 456)

# BEGIN BDD 1523 (T 2 457)
BDD tree for ({x264} || !({SENSORS_FSCPOS} && {I2C} && {EXPERIMENTAL})) && (!({x264}) || {SENSORS_FSCPOS} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2810, 3639
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3639	{x264}	1	0
3	3639	{x264}	0	1
4	2810	{SENSORS_FSCPOS}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1523 (T 2 457)

# BEGIN BDD 1524 (T 2 458)
BDD tree for ({x265} || !({SENSORS_W83781D} && {I2C} && {EXPERIMENTAL})) && (!({x265}) || {SENSORS_W83781D} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 1925, 3640
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3640	{x265}	1	0
3	3640	{x265}	0	1
4	1925	{SENSORS_W83781D}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1524 (T 2 458)

# BEGIN BDD 1525 (T 2 459)
BDD tree for ({x266} || !({SENSORS_LM83} && {I2C})) && (!({x266}) || {SENSORS_LM83} && {I2C})
Variables: 3886. 
Variable ordering: 1032, 2111, 3641
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3641	{x266}	1	0
3	3641	{x266}	0	1
4	2111	{SENSORS_LM83}	2	3
5	1032	{I2C}	2	4
# END BDD 1525 (T 2 459)

# BEGIN BDD 1526 (T 2 460)
BDD tree for ({x267} || !({SENSORS_LM80} && {I2C} && {EXPERIMENTAL})) && (!({x267}) || {SENSORS_LM80} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 425, 1032, 1711, 3642
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3642	{x267}	1	0
3	3642	{x267}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	425	{SENSORS_LM80}	2	5
# END BDD 1526 (T 2 460)

# BEGIN BDD 1527 (T 2 461)
BDD tree for ({x268} || !({SENSORS_FSCHER} && {I2C} && {EXPERIMENTAL})) && (!({x268}) || {SENSORS_FSCHER} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2958, 3643
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3643	{x268}	1	0
3	3643	{x268}	0	1
4	2958	{SENSORS_FSCHER}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1527 (T 2 461)

# BEGIN BDD 1528 (T 2 462)
BDD tree for ({x269} || !({SENSORS_MAX1619} && {I2C} && {EXPERIMENTAL})) && (!({x269}) || {SENSORS_MAX1619} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 1914, 3644
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3644	{x269}	1	0
3	3644	{x269}	0	1
4	1914	{SENSORS_MAX1619}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1528 (T 2 462)

# BEGIN BDD 1529 (T 2 463)
BDD tree for ({x270} || !({SENSORS_LM63} && {I2C} && {EXPERIMENTAL})) && (!({x270}) || {SENSORS_LM63} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2888, 3645
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3645	{x270}	1	0
3	3645	{x270}	0	1
4	2888	{SENSORS_LM63}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1529 (T 2 463)

# BEGIN BDD 1530 (T 2 464)
BDD tree for ({x271} || !({SENSORS_ADM1025} && {I2C} && {EXPERIMENTAL})) && (!({x271}) || {SENSORS_ADM1025} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 3130, 3646
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3646	{x271}	1	0
3	3646	{x271}	0	1
4	3130	{SENSORS_ADM1025}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1530 (T 2 464)

# BEGIN BDD 1531 (T 2 465)
BDD tree for ({x272} || !({SENSORS_LM75} && {I2C} && {EXPERIMENTAL})) && (!({x272}) || {SENSORS_LM75} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1140, 1711, 3647
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3647	{x272}	1	0
3	3647	{x272}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1140	{SENSORS_LM75}	2	4
6	1032	{I2C}	2	5
# END BDD 1531 (T 2 465)

# BEGIN BDD 1532 (T 2 466)
BDD tree for ({x273} || !({SENSORS_IT87} && {I2C} && {EXPERIMENTAL})) && (!({x273}) || {SENSORS_IT87} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 1771, 3648
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3648	{x273}	1	0
3	3648	{x273}	0	1
4	1771	{SENSORS_IT87}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1532 (T 2 466)

# BEGIN BDD 1533 (T 2 467)
BDD tree for ({x274} || !({SENSORS_LM85} && {I2C} && {EXPERIMENTAL})) && (!({x274}) || {SENSORS_LM85} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 584, 1032, 1711, 3649
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3649	{x274}	1	0
3	3649	{x274}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	584	{SENSORS_LM85}	2	5
# END BDD 1533 (T 2 467)

# BEGIN BDD 1534 (T 2 468)
BDD tree for ({x275} || !({SENSORS_LM78} && {I2C} && {EXPERIMENTAL})) && (!({x275}) || {SENSORS_LM78} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 1892, 3650
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3650	{x275}	1	0
3	3650	{x275}	0	1
4	1892	{SENSORS_LM78}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1534 (T 2 468)

# BEGIN BDD 1535 (T 2 469)
BDD tree for ({x255} || !({SENSORS_VIA686A} && {I2C} && {PCI} && {EXPERIMENTAL})) && (!({x255}) || {SENSORS_VIA686A} && {I2C} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2199, 3630
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3630	{x255}	1	0
3	3630	{x255}	0	1
4	2199	{SENSORS_VIA686A}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
7	210	{PCI}	2	6
# END BDD 1535 (T 2 469)

# BEGIN BDD 1536 (T 2 470)
BDD tree for ({x276} || !({SENSORS_PCF8574} && {I2C} && {EXPERIMENTAL})) && (!({x276}) || {SENSORS_PCF8574} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1138, 1711, 3651
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3651	{x276}	1	0
3	3651	{x276}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1138	{SENSORS_PCF8574}	2	4
6	1032	{I2C}	2	5
# END BDD 1536 (T 2 470)

# BEGIN BDD 1537 (T 2 471)
BDD tree for ({x256} || !({SENSORS_SIS5595} && {I2C} && {PCI} && {EXPERIMENTAL})) && (!({x256}) || {SENSORS_SIS5595} && {I2C} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 823, 1032, 1711, 3631
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3631	{x256}	1	0
3	3631	{x256}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	823	{SENSORS_SIS5595}	2	5
7	210	{PCI}	2	6
# END BDD 1537 (T 2 471)

# BEGIN BDD 1538 (T 2 472)
BDD tree for ({x277} || !({SENSORS_DS1337} && {I2C} && {EXPERIMENTAL})) && (!({x277}) || {SENSORS_DS1337} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 129, 1032, 1711, 3652
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3652	{x277}	1	0
3	3652	{x277}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	129	{SENSORS_DS1337}	2	5
# END BDD 1538 (T 2 472)

# BEGIN BDD 1539 (T 2 473)
BDD tree for ({x257} || !({SENSORS_SMSC47B397} && {I2C} && {EXPERIMENTAL})) && (!({x257}) || {SENSORS_SMSC47B397} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 771, 1032, 1711, 3632
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3632	{x257}	1	0
3	3632	{x257}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	771	{SENSORS_SMSC47B397}	2	5
# END BDD 1539 (T 2 473)

# BEGIN BDD 1540 (T 2 474)
BDD tree for ({x278} || !({SENSORS_GL518SM} && {I2C} && {EXPERIMENTAL})) && (!({x278}) || {SENSORS_GL518SM} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2596, 3653
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3653	{x278}	1	0
3	3653	{x278}	0	1
4	2596	{SENSORS_GL518SM}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1540 (T 2 474)

# BEGIN BDD 1541 (T 2 475)
BDD tree for ({x279} || !({SENSORS_LM87} && {I2C} && {EXPERIMENTAL})) && (!({x279}) || {SENSORS_LM87} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 1880, 3654
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3654	{x279}	1	0
3	3654	{x279}	0	1
4	1880	{SENSORS_LM87}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1541 (T 2 475)

# BEGIN BDD 1542 (T 2 476)
BDD tree for ({x258} || !({SENSORS_SMSC47M1} && {I2C} && {EXPERIMENTAL})) && (!({x258}) || {SENSORS_SMSC47M1} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 836, 1032, 1711, 3633
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3633	{x258}	1	0
3	3633	{x258}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	836	{SENSORS_SMSC47M1}	2	5
# END BDD 1542 (T 2 476)

# BEGIN BDD 1543 (T 2 477)
BDD tree for ({x259} || !({SENSORS_PC87360} && {I2C} && {EXPERIMENTAL})) && (!({x259}) || {SENSORS_PC87360} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 15, 1032, 1711, 3634
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3634	{x259}	1	0
3	3634	{x259}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	15	{SENSORS_PC87360}	2	5
# END BDD 1543 (T 2 477)

# BEGIN BDD 1544 (T 2 478)
BDD tree for ({x260} || !({SENSORS_W83627HF} && {I2C} && {EXPERIMENTAL})) && (!({x260}) || {SENSORS_W83627HF} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 475, 1032, 1711, 3635
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3635	{x260}	1	0
3	3635	{x260}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	475	{SENSORS_W83627HF}	2	5
# END BDD 1544 (T 2 478)

# BEGIN BDD 1545 (T 2 479)
BDD tree for ({x280} || !({SENSORS_ASB100} && {I2C} && {EXPERIMENTAL})) && (!({x280}) || {SENSORS_ASB100} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 802, 1032, 1711, 3655
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3655	{x280}	1	0
3	3655	{x280}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	802	{SENSORS_ASB100}	2	5
# END BDD 1545 (T 2 479)

# BEGIN BDD 1546 (T 2 480)
BDD tree for ({x281} || !({SENSORS_LM90} && {I2C})) && (!({x281}) || {SENSORS_LM90} && {I2C})
Variables: 3886. 
Variable ordering: 1032, 2688, 3656
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3656	{x281}	1	0
3	3656	{x281}	0	1
4	2688	{SENSORS_LM90}	2	3
5	1032	{I2C}	2	4
# END BDD 1546 (T 2 480)

# BEGIN BDD 1547 (T 2 481)
BDD tree for ({x282} || !({SENSORS_LM92} && {I2C} && {EXPERIMENTAL})) && (!({x282}) || {SENSORS_LM92} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2920, 3657
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3657	{x282}	1	0
3	3657	{x282}	0	1
4	2920	{SENSORS_LM92}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1547 (T 2 481)

# BEGIN BDD 1548 (T 2 482)
BDD tree for ({x283} || !({SENSORS_PCF8591} && {I2C} && {EXPERIMENTAL})) && (!({x283}) || {SENSORS_PCF8591} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2296, 3658
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3658	{x283}	1	0
3	3658	{x283}	0	1
4	2296	{SENSORS_PCF8591}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1548 (T 2 482)

# BEGIN BDD 1549 (T 2 483)
BDD tree for ({x284} || !({SENSORS_DS1621} && {I2C} && {EXPERIMENTAL})) && (!({x284}) || {SENSORS_DS1621} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 1877, 3659
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3659	{x284}	1	0
3	3659	{x284}	0	1
4	1877	{SENSORS_DS1621}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1549 (T 2 483)

# BEGIN BDD 1550 (T 2 484)
BDD tree for ({x285} || !({SENSORS_EEPROM} && {I2C} && {EXPERIMENTAL})) && (!({x285}) || {SENSORS_EEPROM} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2065, 3660
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3660	{x285}	1	0
3	3660	{x285}	0	1
4	2065	{SENSORS_EEPROM}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1550 (T 2 484)

# BEGIN BDD 1551 (T 2 485)
BDD tree for ({x286} || !({SENSORS_ADM1026} && {I2C} && {EXPERIMENTAL})) && (!({x286}) || {SENSORS_ADM1026} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2610, 3661
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3661	{x286}	1	0
3	3661	{x286}	0	1
4	2610	{SENSORS_ADM1026}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1551 (T 2 485)

# BEGIN BDD 1552 (T 2 486)
BDD tree for ({x287} || !({SENSORS_RTC8564} && {I2C} && {EXPERIMENTAL})) && (!({x287}) || {SENSORS_RTC8564} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 48, 1032, 1711, 3662
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3662	{x287}	1	0
3	3662	{x287}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	48	{SENSORS_RTC8564}	2	5
# END BDD 1552 (T 2 486)

# BEGIN BDD 1553 (T 2 487)
BDD tree for ({x288} || !({SENSORS_GL520SM} && {I2C} && {EXPERIMENTAL})) && (!({x288}) || {SENSORS_GL520SM} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 294, 1032, 1711, 3663
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3663	{x288}	1	0
3	3663	{x288}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	294	{SENSORS_GL520SM}	2	5
# END BDD 1553 (T 2 487)

# BEGIN BDD 1554 (T 2 488)
BDD tree for ({x289} || !({SENSORS_ADM1021} && {I2C} && {EXPERIMENTAL})) && (!({x289}) || {SENSORS_ADM1021} && {I2C} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 1032, 1711, 2892, 3664
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3664	{x289}	1	0
3	3664	{x289}	0	1
4	2892	{SENSORS_ADM1021}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1032	{I2C}	2	5
# END BDD 1554 (T 2 488)

# BEGIN BDD 1555 (T 2 489)
BDD tree for {SIBYTE_SB1xxx_SOC} && {I2C} || (!(false) || ({I2C_SIBYTE})) && (!({I2C_SIBYTE}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1501, 1655
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1655	{I2C_SIBYTE}	1	0
3	1501	{SIBYTE_SB1xxx_SOC}	2	1
4	1032	{I2C}	2	3
# END BDD 1555 (T 2 489)

# BEGIN BDD 1556 (T 2 490)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_SIS5595})) && (!({I2C_SIS5595}) || (false))
Variables: 3886. 
Variable ordering: 210, 271, 1032, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	271	{I2C_SIS5595}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1032	{I2C}	0	3
5	271	{I2C_SIS5595}	1	4
6	210	{PCI}	2	5
# END BDD 1556 (T 2 490)

# BEGIN BDD 1557 (T 2 491)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_SIS630})) && (!({I2C_SIS630}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2877
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2877	{I2C_SIS630}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
5	210	{PCI}	2	4
# END BDD 1557 (T 2 491)

# BEGIN BDD 1558 (T 2 492)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_SIS96X})) && (!({I2C_SIS96X}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2726
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2726	{I2C_SIS96X}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
5	210	{PCI}	2	4
# END BDD 1558 (T 2 492)

# BEGIN BDD 1559 (T 2 493)
BDD tree for {I2C} && {EXPERIMENTAL} && true && true || (!(false) || ({I2C_STUB})) && (!({I2C_STUB}) || (false))
Variables: 3886. 
Variable ordering: 520, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	520	{I2C_STUB}	1	3
# END BDD 1559 (T 2 493)

# BEGIN BDD 1560 (T 2 494)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_VIA})) && (!({I2C_VIA}) || (false))
Variables: 3886. 
Variable ordering: 210, 951, 1032, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	951	{I2C_VIA}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1032	{I2C}	0	3
5	951	{I2C_VIA}	1	4
6	210	{PCI}	2	5
# END BDD 1560 (T 2 494)

# BEGIN BDD 1561 (T 2 495)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_VIAPRO})) && (!({I2C_VIAPRO}) || (false))
Variables: 3886. 
Variable ordering: 210, 961, 1032, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	961	{I2C_VIAPRO}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1032	{I2C}	0	3
5	961	{I2C_VIAPRO}	1	4
6	210	{PCI}	2	5
# END BDD 1561 (T 2 495)

# BEGIN BDD 1562 (T 2 496)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({I2C_VOODOO3})) && (!({I2C_VOODOO3}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2353
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2353	{I2C_VOODOO3}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
5	210	{PCI}	2	4
# END BDD 1562 (T 2 496)

# BEGIN BDD 1563 (T 2 497)
BDD tree for {PCI} || (!(false) || ({I2O})) && (!({I2O}) || (false))
Variables: 3886. 
Variable ordering: 210, 3347
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3347	{I2O}	1	0
3	210	{PCI}	2	1
# END BDD 1563 (T 2 497)

# BEGIN BDD 1564 (T 2 498)
BDD tree for {I2O} || (!(false) || ({I2O_BLOCK})) && (!({I2O_BLOCK}) || (false))
Variables: 3886. 
Variable ordering: 3259, 3347
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3347	{I2O}	0	1
3	3259	{I2O_BLOCK}	1	2
# END BDD 1564 (T 2 498)

# BEGIN BDD 1565 (T 2 499)
BDD tree for {PCI} && {I2O} || (!(false) || ({I2O_CONFIG})) && (!({I2O_CONFIG}) || (false))
Variables: 3886. 
Variable ordering: 210, 1072, 3347
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1072	{I2O_CONFIG}	1	0
3	3347	{I2O}	0	1
4	1072	{I2O_CONFIG}	1	3
5	210	{PCI}	2	4
# END BDD 1565 (T 2 499)

# BEGIN BDD 1566 (T 2 500)
BDD tree for {I2O} || (!(false) || ({I2O_PROC})) && (!({I2O_PROC}) || (false))
Variables: 3886. 
Variable ordering: 2184, 3347
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3347	{I2O}	0	1
3	2184	{I2O_PROC}	1	2
# END BDD 1566 (T 2 500)

# BEGIN BDD 1567 (T 2 501)
BDD tree for {I2O} && {SCSI} || (!(false) || ({I2O_SCSI})) && (!({I2O_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 2567, 3012, 3347
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3012	{I2O_SCSI}	1	0
3	3347	{I2O}	0	1
4	3012	{I2O_SCSI}	1	3
5	2567	{SCSI}	2	4
# END BDD 1567 (T 2 501)

# BEGIN BDD 1568 (T 2 502)
BDD tree for {PCCARD} && {PCMCIA} && {PCI} || (!(false) || ({I82092})) && (!({I82092}) || (false))
Variables: 3886. 
Variable ordering: 166, 210, 336, 2001
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	336	{I82092}	1	0
3	2001	{PCMCIA}	0	1
4	336	{I82092}	1	3
5	210	{PCI}	2	4
6	166	{PCCARD}	2	5
# END BDD 1568 (T 2 502)

# BEGIN BDD 1569 (T 2 503)
BDD tree for {PCCARD} && {PCMCIA} && {ISA} || (!(false) || ({I82365})) && (!({I82365}) || (false))
Variables: 3886. 
Variable ordering: 166, 935, 1185, 2001
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	935	{I82365}	1	0
3	2001	{PCMCIA}	0	1
4	1185	{ISA}	0	3
5	935	{I82365}	1	4
6	166	{PCCARD}	2	5
# END BDD 1569 (T 2 503)

# BEGIN BDD 1570 (T 2 504)
BDD tree for {WATCHDOG} && {X86} || {IA64} && {PCI} || (!(false) || ({I8XX_TCO})) && (!({I8XX_TCO}) || (false))
Variables: 3886. 
Variable ordering: 210, 1244, 1508, 2980, 3365
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1508	{I8XX_TCO}	1	0
3	3365	{WATCHDOG}	0	1
4	2980	{IA64}	0	3
5	1508	{I8XX_TCO}	1	4
6	1508	{I8XX_TCO}	1	3
7	1244	{X86}	5	6
8	210	{PCI}	2	7
# END BDD 1570 (T 2 504)

# BEGIN BDD 1571 (T 2 505)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({IB700_WDT})) && (!({IB700_WDT}) || (false))
Variables: 3886. 
Variable ordering: 291, 1244, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	1244	{X86}	0	2
4	291	{IB700_WDT}	1	3
# END BDD 1571 (T 2 505)

# BEGIN BDD 1572 (T 2 506)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MCA} && {MCA_LEGACY} || (!(false) || ({IBMLANA})) && (!({IBMLANA}) || (false))
Variables: 3886. 
Variable ordering: 360, 1142, 1150, 2056, 2196, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1150	{IBMLANA}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1150	{IBMLANA}	1	5
7	1142	{MCA_LEGACY}	2	6
8	360	{MCA}	2	7
# END BDD 1572 (T 2 506)

# BEGIN BDD 1573 (T 2 507)
BDD tree for {UML} && {NETDEVICES} && {TR} && {PCI} && {64BIT} || (!(false) || ({IBMLS})) && (!({IBMLS}) || (false))
Variables: 3886. 
Variable ordering: 210, 239, 2196, 2228, 2271, 2671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2671	{IBMLS}	1	0
3	2271	{64BIT}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	239	{TR}	2	5
7	210	{PCI}	2	6
# END BDD 1573 (T 2 507)

# BEGIN BDD 1574 (T 2 508)
BDD tree for {SCSI} && {SCSI_IBMMCA} || (!(false) || ({IBMMCA_SCSI_DEV_RESET})) && (!({IBMMCA_SCSI_DEV_RESET}) || (false))
Variables: 3886. 
Variable ordering: 112, 1168, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1168	{IBMMCA_SCSI_DEV_RESET}	1	0
3	2567	{SCSI}	0	1
4	1168	{IBMMCA_SCSI_DEV_RESET}	1	3
5	112	{SCSI_IBMMCA}	2	4
# END BDD 1574 (T 2 508)

# BEGIN BDD 1575 (T 2 509)
BDD tree for {SCSI} && {SCSI_IBMMCA} || (!(false) || ({IBMMCA_SCSI_ORDER_STANDARD})) && (!({IBMMCA_SCSI_ORDER_STANDARD}) || (false))
Variables: 3886. 
Variable ordering: 112, 899, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	899	{IBMMCA_SCSI_ORDER_STANDARD}	1	0
3	2567	{SCSI}	0	1
4	899	{IBMMCA_SCSI_ORDER_STANDARD}	1	3
5	112	{SCSI_IBMMCA}	2	4
# END BDD 1575 (T 2 509)

# BEGIN BDD 1576 (T 2 510)
BDD tree for {UML} && {NETDEVICES} && {TR} && {PCI} || (!(false) || ({IBMOL})) && (!({IBMOL}) || (false))
Variables: 3886. 
Variable ordering: 87, 210, 239, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	239	{TR}	0	3
5	210	{PCI}	0	4
6	87	{IBMOL}	1	5
# END BDD 1576 (T 2 510)

# BEGIN BDD 1577 (T 2 511)
BDD tree for {UML} && {NETDEVICES} && {TR} && {ISA} || {MCA} || (!(false) || ({IBMTR})) && (!({IBMTR}) || (false))
Variables: 3886. 
Variable ordering: 239, 360, 1111, 1185, 2196, 2228
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1111	{IBMTR}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1185	{ISA}	0	4
6	1111	{IBMTR}	1	5
7	1111	{IBMTR}	1	4
8	360	{MCA}	6	7
9	239	{TR}	2	8
# END BDD 1577 (T 2 511)

# BEGIN BDD 1578 (T 2 512)
BDD tree for {UML} && {NETDEVICES} && {NET_ETHERNET} && {PPC_PSERIES} || (!(false) || ({IBMVETH})) && (!({IBMVETH}) || (false))
Variables: 3886. 
Variable ordering: 784, 1814, 2056, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1814	{IBMVETH}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1814	{IBMVETH}	1	5
7	784	{PPC_PSERIES}	2	6
# END BDD 1578 (T 2 512)

# BEGIN BDD 1579 (T 2 513)
BDD tree for {X86} && {EXPERIMENTAL} || (!(false) || ({IBM_ASM})) && (!({IBM_ASM}) || (false))
Variables: 3886. 
Variable ordering: 627, 1244, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1244	{X86}	0	2
4	627	{IBM_ASM}	1	3
# END BDD 1579 (T 2 513)

# BEGIN BDD 1580 (T 2 514)
BDD tree for {NETDEVICES} && {UML} && {4xx} || (!(false) || ({IBM_EMAC})) && (!({IBM_EMAC}) || (false))
Variables: 3886. 
Variable ordering: 590, 2002, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2002	{4xx}	0	3
5	590	{IBM_EMAC}	1	4
# END BDD 1580 (T 2 514)

# BEGIN BDD 1581 (T 2 515)
BDD tree for {NETDEVICES} && {UML} && {IBM_EMAC} || (!(false) || ({IBM_EMAC_ERRMSG})) && (!({IBM_EMAC_ERRMSG}) || (false))
Variables: 3886. 
Variable ordering: 590, 2196, 2228, 2474
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2474	{IBM_EMAC_ERRMSG}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	590	{IBM_EMAC}	2	4
# END BDD 1581 (T 2 515)

# BEGIN BDD 1582 (T 2 516)
BDD tree for {NETDEVICES} && {UML} && {IBM_EMAC} || (!({NETDEVICES} && {UML} && {IBM_EMAC}) || ({IBM_EMAC_FGAP})) && (!({IBM_EMAC_FGAP}) || ({NETDEVICES} && {UML} && {IBM_EMAC}))
Variables: 3886. 
Variable ordering: 89, 590, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	590	{IBM_EMAC}	0	3
5	89	{IBM_EMAC_FGAP}	1	4
# END BDD 1582 (T 2 516)

# BEGIN BDD 1583 (T 2 517)
BDD tree for {NETDEVICES} && {UML} && {IBM_EMAC} || (!({NETDEVICES} && {UML} && {IBM_EMAC} && {IBM_EMAC4} || {NETDEVICES} && {UML} && {IBM_EMAC} && {IBM_EMAC4} && {NETDEVICES} && {UML} && {IBM_EMAC}) || ({IBM_EMAC_RXB})) && (!({IBM_EMAC_RXB}) || ({NETDEVICES} && {UML} && {IBM_EMAC} && {IBM_EMAC4} || {NETDEVICES} && {UML} && {IBM_EMAC} && {IBM_EMAC4} && {NETDEVICES} && {UML} && {IBM_EMAC}))
Variables: 3886. 
Variable ordering: 590, 965, 2070, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	965	{IBM_EMAC_RXB}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	965	{IBM_EMAC_RXB}	1	4
6	590	{IBM_EMAC}	2	5
# END BDD 1583 (T 2 517)

# BEGIN BDD 1584 (T 2 518)
BDD tree for {NETDEVICES} && {UML} && {IBM_EMAC} || (!({NETDEVICES} && {UML} && {IBM_EMAC}) || ({IBM_EMAC_SKBRES})) && (!({IBM_EMAC_SKBRES}) || ({NETDEVICES} && {UML} && {IBM_EMAC}))
Variables: 3886. 
Variable ordering: 590, 1166, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1166	{IBM_EMAC_SKBRES}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1166	{IBM_EMAC_SKBRES}	1	4
6	590	{IBM_EMAC}	2	5
# END BDD 1584 (T 2 518)

# BEGIN BDD 1585 (T 2 519)
BDD tree for {NETDEVICES} && {UML} && {IBM_EMAC} || (!({NETDEVICES} && {UML} && {IBM_EMAC} && {IBM_EMAC4} || {NETDEVICES} && {UML} && {IBM_EMAC} && {IBM_EMAC4} && {NETDEVICES} && {UML} && {IBM_EMAC}) || ({IBM_EMAC_TXB})) && (!({IBM_EMAC_TXB}) || ({NETDEVICES} && {UML} && {IBM_EMAC} && {IBM_EMAC4} || {NETDEVICES} && {UML} && {IBM_EMAC} && {IBM_EMAC4} && {NETDEVICES} && {UML} && {IBM_EMAC}))
Variables: 3886. 
Variable ordering: 590, 2070, 2196, 2228, 3162
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3162	{IBM_EMAC_TXB}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	590	{IBM_EMAC}	2	4
# END BDD 1585 (T 2 519)

# BEGIN BDD 1586 (T 2 520)
BDD tree for {PARTITION_ADVANCED} && {ARCH_S390} || (!(false) || ({IBM_PARTITION})) && (!({IBM_PARTITION}) || (false))
Variables: 3886. 
Variable ordering: 1682, 2016, 2728
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	2016	{PARTITION_ADVANCED}	0	2
4	1682	{IBM_PARTITION}	1	3
# END BDD 1586 (T 2 520)

# BEGIN BDD 1587 (T 2 521)
BDD tree for {IDE} && {BLK_DEV_IDE} || (!(false) || ({IDEDISK_MULTI_MODE})) && (!({IDEDISK_MULTI_MODE}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2125
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2125	{IDEDISK_MULTI_MODE}	1	0
3	1110	{IDE}	2	1
4	878	{BLK_DEV_IDE}	2	3
# END BDD 1587 (T 2 521)

# BEGIN BDD 1588 (T 2 522)
BDD tree for (!({IDE} && {BLK_DEV_IDE} && {IDEDMA_PCI_AUTO} || {IDEDMA_ICS_AUTO}) || ({IDEDMA_AUTO})) && (!({IDEDMA_AUTO}) || ({IDE} && {BLK_DEV_IDE} && {IDEDMA_PCI_AUTO} || {IDEDMA_ICS_AUTO}))
Variables: 3886. 
Variable ordering: 5, 878, 1110, 2926, 3214
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3214	{IDEDMA_ICS_AUTO}	1	0
3	2926	{IDEDMA_PCI_AUTO}	2	0
4	1110	{IDE}	1	3
5	878	{BLK_DEV_IDE}	1	4
6	3214	{IDEDMA_ICS_AUTO}	0	1
7	2926	{IDEDMA_PCI_AUTO}	6	1
8	1110	{IDE}	0	7
9	878	{BLK_DEV_IDE}	0	8
10	5	{IDEDMA_AUTO}	5	9
# END BDD 1588 (T 2 522)

# BEGIN BDD 1589 (T 2 523)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_ICS} || (!(false) || ({IDEDMA_ICS_AUTO})) && (!({IDEDMA_ICS_AUTO}) || (false))
Variables: 3886. 
Variable ordering: 588, 878, 1110, 3214
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3214	{IDEDMA_ICS_AUTO}	1	0
3	1110	{IDE}	2	1
4	878	{BLK_DEV_IDE}	2	3
5	588	{BLK_DEV_IDEDMA_ICS}	2	4
# END BDD 1589 (T 2 523)

# BEGIN BDD 1590 (T 2 524)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || {BLK_DEV_IDEDMA_PMAC} || {BLK_DEV_IDEDMA_ICS} || (!(false) || ({IDEDMA_IVB})) && (!({IDEDMA_IVB}) || (false))
Variables: 3886. 
Variable ordering: 588, 878, 1110, 2326, 2989, 3265
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3265	{IDEDMA_IVB}	1	0
3	2989	{BLK_DEV_IDEDMA_PMAC}	2	1
4	2326	{BLK_DEV_IDEDMA_PCI}	3	1
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
7	1110	{IDE}	2	1
8	878	{BLK_DEV_IDE}	2	7
9	588	{BLK_DEV_IDEDMA_ICS}	6	8
# END BDD 1590 (T 2 524)

# BEGIN BDD 1591 (T 2 525)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} && {IDEDMA_PCI_AUTO} || (!(false) || ({IDEDMA_ONLYDISK})) && (!({IDEDMA_ONLYDISK}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 2926, 3286
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3286	{IDEDMA_ONLYDISK}	1	0
3	2926	{IDEDMA_PCI_AUTO}	2	1
4	2326	{BLK_DEV_IDEDMA_PCI}	2	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 1591 (T 2 525)

# BEGIN BDD 1592 (T 2 526)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} || (!(false) || ({IDEDMA_PCI_AUTO})) && (!({IDEDMA_PCI_AUTO}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 2926
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2926	{IDEDMA_PCI_AUTO}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 1592 (T 2 526)

# BEGIN BDD 1593 (T 2 527)
BDD tree for {IDE} && {BLK_DEV_IDE} && {PCI} && {BLK_DEV_IDEPCI} || (!(false) || ({IDEPCI_SHARE_IRQ})) && (!({IDEPCI_SHARE_IRQ}) || (false))
Variables: 3886. 
Variable ordering: 210, 795, 878, 937, 1110
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	795	{IDEPCI_SHARE_IRQ}	1	0
3	1110	{IDE}	0	1
4	937	{BLK_DEV_IDEPCI}	0	3
5	878	{BLK_DEV_IDE}	0	4
6	795	{IDEPCI_SHARE_IRQ}	1	5
7	210	{PCI}	2	6
# END BDD 1593 (T 2 527)

# BEGIN BDD 1594 (T 2 528)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_MPC8xx_IDE} || (!(false) || ({IDE_8xx_DIRECT})) && (!({IDE_8xx_DIRECT}) || (false))
Variables: 3886. 
Variable ordering: 141, 736, 878, 1110
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	736	{IDE_8xx_DIRECT}	1	0
3	1110	{IDE}	0	1
4	878	{BLK_DEV_IDE}	0	3
5	736	{IDE_8xx_DIRECT}	1	4
6	141	{BLK_DEV_MPC8xx_IDE}	2	5
# END BDD 1594 (T 2 528)

# BEGIN BDD 1595 (T 2 529)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_MPC8xx_IDE} || (!(false) || ({IDE_8xx_PCCARD})) && (!({IDE_8xx_PCCARD}) || (false))
Variables: 3886. 
Variable ordering: 141, 878, 1110, 2644
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2644	{IDE_8xx_PCCARD}	1	0
3	1110	{IDE}	2	1
4	878	{BLK_DEV_IDE}	2	3
5	141	{BLK_DEV_MPC8xx_IDE}	2	4
# END BDD 1595 (T 2 529)

# BEGIN BDD 1596 (T 2 530)
BDD tree for (!({IDE} && {BLK_DEV_IDE} && {ARM} && {ARCH_A5K} || {ARCH_CLPS7500} || {ARCH_RPC} || {ARCH_SHARK}) || ({IDE_ARM})) && (!({IDE_ARM}) || ({IDE} && {BLK_DEV_IDE} && {ARM} && {ARCH_A5K} || {ARCH_CLPS7500} || {ARCH_RPC} || {ARCH_SHARK}))
Variables: 3886. 
Variable ordering: 209, 438, 878, 1110, 1273, 2332, 2481, 3348
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2481	{IDE_ARM}	1	0
3	3348	{ARCH_A5K}	1	0
4	3348	{ARCH_A5K}	0	1
5	2481	{IDE_ARM}	3	4
6	2481	{IDE_ARM}	0	1
7	2332	{ARCH_SHARK}	5	6
8	1273	{ARCH_CLPS7500}	7	6
9	1110	{IDE}	2	8
10	878	{BLK_DEV_IDE}	2	9
11	1110	{IDE}	2	6
12	878	{BLK_DEV_IDE}	2	11
13	438	{ARCH_RPC}	10	12
14	209	{ARM}	2	13
# END BDD 1596 (T 2 530)

# BEGIN BDD 1597 (T 2 531)
BDD tree for {IDE} && {BLK_DEV_IDE} && {ISA} || (!(false) || ({IDE_CHIPSETS})) && (!({IDE_CHIPSETS}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1185, 2528
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2528	{IDE_CHIPSETS}	1	0
3	1185	{ISA}	2	1
4	1110	{IDE}	2	3
5	878	{BLK_DEV_IDE}	2	4
# END BDD 1597 (T 2 531)

# BEGIN BDD 1598 (T 2 532)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_MPC8xx_IDE} || (!(false) || ({IDE_EXT_DIRECT})) && (!({IDE_EXT_DIRECT}) || (false))
Variables: 3886. 
Variable ordering: 141, 878, 1110, 3149
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3149	{IDE_EXT_DIRECT}	1	0
3	1110	{IDE}	2	1
4	878	{BLK_DEV_IDE}	2	3
5	141	{BLK_DEV_MPC8xx_IDE}	2	4
# END BDD 1598 (T 2 532)

# BEGIN BDD 1599 (T 3 1)
BDD tree for {IDE} && {BLK_DEV_IDE} || (!({IDE} && {BLK_DEV_IDE}) || ({IDE_GENERIC})) && (!({IDE_GENERIC}) || ({IDE} && {BLK_DEV_IDE})) && true || (!(false) || ({IKCONFIG})) && (!({IKCONFIG}) || (false)) && true || (!(false) || ({INFINIBAND})) && (!({INFINIBAND}) || (false)) && true || (!(false) || ({INITRAMFS_SOURCE})) && (!({INITRAMFS_SOURCE}) || (false)) && true || (!(true) || ({IOSCHED_AS})) && (!({IOSCHED_AS}) || (true)) && true || (!(true) || ({IOSCHED_CFQ})) && (!({IOSCHED_CFQ}) || (true)) && true || (!(true) || ({IOSCHED_DEADLINE})) && (!({IOSCHED_DEADLINE}) || (true)) && true || (!(false) || ({IPMI_HANDLER})) && (!({IPMI_HANDLER}) || (false)) && true || (!(false) || ({ISO9660_FS})) && (!({ISO9660_FS}) || (false)) && true || (!(false) || ({JFS_FS})) && (!({JFS_FS}) || (false)) && true || (!(false) || ({KEYS})) && (!({KEYS}) || (false)) && true || (!(true) || ({LEGACY_PTYS})) && (!({LEGACY_PTYS}) || (true)) && true || (!({CRYPTO_CRC32C} && {CRYPTO}) || ({LIBCRC32C})) && (!({LIBCRC32C}) || ({CRYPTO_CRC32C} && {CRYPTO})) && true || (!(false) || ({LOCALVERSION})) && (!({LOCALVERSION}) || (false)) && true || (!(false) || ({MATH_EMULATION})) && (!({MATH_EMULATION}) || (false)) && true || (!(false) || ({MD})) && (!({MD}) || (false)) && true || (!(false) || ({MICROCODE})) && (!({MICROCODE}) || (false)) && true || (!(false) || ({MINIX_FS})) && (!({MINIX_FS}) || (false)) && true || (!(false) || ({MMC})) && (!({MMC}) || (false)) && true || (!(false) || ({MODULES})) && (!({MODULES}) || (false)) && true || (!(false) || ({MSDOS_FS})) && (!({MSDOS_FS}) || (false)) && true || (!(false) || ({MTD})) && (!({MTD}) || (false))
Variables: 3886. 
Variable ordering: 131, 146, 551, 720, 813, 878, 908, 1110, 1313, 1526, 1725, 1753, 1803, 2071, 2113, 2186, 2329, 2466, 2987, 3093, 3164, 3194, 3197, 3211, 3269, 3282
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3269	{IDE_GENERIC}	1	0
3	1110	{IDE}	2	1
4	878	{BLK_DEV_IDE}	2	3
# END BDD 1599 (T 3 1)

# BEGIN BDD 1600 (T 3 2)
BDD tree for {IDE} && {ALPHA} || {SUPERH} || (!({IDE} && {ALPHA} || {SUPERH}) || ({IDE_MAX_HWIFS})) && (!({IDE_MAX_HWIFS}) || ({IDE} && {ALPHA} || {SUPERH}))
Variables: 3886. 
Variable ordering: 872, 1110, 1272, 1878
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1878	{ALPHA}	0	1
3	1272	{SUPERH}	2	1
4	1110	{IDE}	0	3
5	872	{IDE_MAX_HWIFS}	1	4
# END BDD 1600 (T 3 2)

# BEGIN BDD 1601 (T 3 3)
BDD tree for {IDE} && {BLK_DEV_IDE} || (!(false) || ({IDE_TASK_IOCTL})) && (!({IDE_TASK_IOCTL}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2886
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2886	{IDE_TASK_IOCTL}	1	0
3	1110	{IDE}	2	1
4	878	{BLK_DEV_IDE}	2	3
# END BDD 1601 (T 3 3)

# BEGIN BDD 1602 (T 3 4)
BDD tree for {PCI} || {BROKEN} || (!(false) || ({IEEE1394})) && (!({IEEE1394}) || (false))
Variables: 3886. 
Variable ordering: 210, 2059, 2560
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2560	{IEEE1394}	1	0
3	2059	{BROKEN}	2	1
4	210	{PCI}	3	1
# END BDD 1602 (T 3 4)

# BEGIN BDD 1603 (T 3 5)
BDD tree for {IEEE1394} && {IEEE1394_OHCI1394} && {IEEE1394_CMP} || (!(false) || ({IEEE1394_AMDTP})) && (!({IEEE1394_AMDTP}) || (false))
Variables: 3886. 
Variable ordering: 972, 2211, 2560, 2774
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2211	{IEEE1394_AMDTP}	1	0
3	2774	{IEEE1394_OHCI1394}	0	1
4	2560	{IEEE1394}	0	3
5	2211	{IEEE1394_AMDTP}	1	4
6	972	{IEEE1394_CMP}	2	5
# END BDD 1603 (T 3 5)

# BEGIN BDD 1604 (T 3 6)
BDD tree for {IEEE1394} || (!(false) || ({IEEE1394_CMP})) && (!({IEEE1394_CMP}) || (false))
Variables: 3886. 
Variable ordering: 972, 2560
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2560	{IEEE1394}	0	1
3	972	{IEEE1394_CMP}	1	2
# END BDD 1604 (T 3 6)

# BEGIN BDD 1605 (T 3 7)
BDD tree for {IEEE1394_EXTRA_CONFIG_ROMS} && {IEEE1394} || (!({IEEE1394_ETH1394} && {IEEE1394} && {EXPERIMENTAL} && {INET}) || ({IEEE1394_CONFIG_ROM_IP1394})) && (!({IEEE1394_CONFIG_ROM_IP1394}) || ({IEEE1394_ETH1394} && {IEEE1394} && {EXPERIMENTAL} && {INET}))
Variables: 3886. 
Variable ordering: 1217, 1711, 1905, 2560, 3042, 3368
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3368	{IEEE1394_CONFIG_ROM_IP1394}	1	0
3	2560	{IEEE1394}	2	1
4	1905	{IEEE1394_EXTRA_CONFIG_ROMS}	2	3
5	3368	{IEEE1394_CONFIG_ROM_IP1394}	0	1
6	3042	{INET}	2	5
7	2560	{IEEE1394}	2	6
8	1905	{IEEE1394_EXTRA_CONFIG_ROMS}	7	3
9	1711	{EXPERIMENTAL}	4	8
10	1217	{IEEE1394_ETH1394}	4	9
# END BDD 1605 (T 3 7)

# BEGIN BDD 1606 (T 3 8)
BDD tree for {IEEE1394} && {IEEE1394_OHCI1394} || (!(false) || ({IEEE1394_DV1394})) && (!({IEEE1394_DV1394}) || (false))
Variables: 3886. 
Variable ordering: 2560, 2625, 2774
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2625	{IEEE1394_DV1394}	1	0
3	2774	{IEEE1394_OHCI1394}	0	1
4	2625	{IEEE1394_DV1394}	1	3
5	2560	{IEEE1394}	2	4
# END BDD 1606 (T 3 8)

# BEGIN BDD 1607 (T 3 9)
BDD tree for {IEEE1394} && {EXPERIMENTAL} && {INET} || (!(false) || ({IEEE1394_ETH1394})) && (!({IEEE1394_ETH1394}) || (false))
Variables: 3886. 
Variable ordering: 1217, 1711, 2560, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	2560	{IEEE1394}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	1217	{IEEE1394_ETH1394}	1	4
# END BDD 1607 (T 3 9)

# BEGIN BDD 1608 (T 3 10)
BDD tree for {IEEE1394} || (!({IEEE1394_ETH1394} && {IEEE1394} && {EXPERIMENTAL} && {INET}) || ({IEEE1394_EXTRA_CONFIG_ROMS})) && (!({IEEE1394_EXTRA_CONFIG_ROMS}) || ({IEEE1394_ETH1394} && {IEEE1394} && {EXPERIMENTAL} && {INET}))
Variables: 3886. 
Variable ordering: 1217, 1711, 1905, 2560, 3042
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2560	{IEEE1394}	0	1
3	1905	{IEEE1394_EXTRA_CONFIG_ROMS}	1	2
# END BDD 1608 (T 3 10)

# BEGIN BDD 1609 (T 3 11)
BDD tree for {PCI} && {IEEE1394} || (!(false) || ({IEEE1394_OHCI1394})) && (!({IEEE1394_OHCI1394}) || (false))
Variables: 3886. 
Variable ordering: 210, 2560, 2774
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2774	{IEEE1394_OHCI1394}	1	0
3	2560	{IEEE1394}	2	1
4	210	{PCI}	2	3
# END BDD 1609 (T 3 11)

# BEGIN BDD 1610 (T 3 12)
BDD tree for {IEEE1394} || (!(false) || ({IEEE1394_OUI_DB})) && (!({IEEE1394_OUI_DB}) || (false))
Variables: 3886. 
Variable ordering: 2560, 2929
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2929	{IEEE1394_OUI_DB}	1	0
3	2560	{IEEE1394}	2	1
# END BDD 1610 (T 3 12)

# BEGIN BDD 1611 (T 3 13)
BDD tree for {PCI} && {IEEE1394} && {I2C} || (!(false) || ({IEEE1394_PCILYNX})) && (!({IEEE1394_PCILYNX}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 2243, 2560
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2243	{IEEE1394_PCILYNX}	1	0
3	2560	{IEEE1394}	0	1
4	2243	{IEEE1394_PCILYNX}	1	3
5	1032	{I2C}	2	4
6	210	{PCI}	2	5
# END BDD 1611 (T 3 13)

# BEGIN BDD 1612 (T 3 14)
BDD tree for {IEEE1394} || (!(false) || ({IEEE1394_RAWIO})) && (!({IEEE1394_RAWIO}) || (false))
Variables: 3886. 
Variable ordering: 891, 2560
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2560	{IEEE1394}	0	1
3	891	{IEEE1394_RAWIO}	1	2
# END BDD 1612 (T 3 14)

# BEGIN BDD 1613 (T 3 15)
BDD tree for {IEEE1394} && {SCSI} && {PCI} || {BROKEN} || (!(false) || ({IEEE1394_SBP2})) && (!({IEEE1394_SBP2}) || (false))
Variables: 3886. 
Variable ordering: 210, 1069, 2059, 2560, 2567
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2560	{IEEE1394}	0	2
4	2059	{BROKEN}	0	3
5	1069	{IEEE1394_SBP2}	1	4
6	1069	{IEEE1394_SBP2}	1	3
7	210	{PCI}	5	6
# END BDD 1613 (T 3 15)

# BEGIN BDD 1614 (T 3 16)
BDD tree for {IEEE1394} && {IEEE1394_SBP2} || (!(false) || ({IEEE1394_SBP2_PHYS_DMA})) && (!({IEEE1394_SBP2_PHYS_DMA}) || (false))
Variables: 3886. 
Variable ordering: 1069, 1213, 2560
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1213	{IEEE1394_SBP2_PHYS_DMA}	1	0
3	2560	{IEEE1394}	0	1
4	1213	{IEEE1394_SBP2_PHYS_DMA}	1	3
5	1069	{IEEE1394_SBP2}	2	4
# END BDD 1614 (T 3 16)

# BEGIN BDD 1615 (T 3 17)
BDD tree for {IEEE1394} || (!(false) || ({IEEE1394_VERBOSEDEBUG})) && (!({IEEE1394_VERBOSEDEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1640, 2560
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2560	{IEEE1394}	0	1
3	1640	{IEEE1394_VERBOSEDEBUG}	1	2
# END BDD 1615 (T 3 17)

# BEGIN BDD 1616 (T 3 18)
BDD tree for {IEEE1394} && {IEEE1394_OHCI1394} || (!(false) || ({IEEE1394_VIDEO1394})) && (!({IEEE1394_VIDEO1394}) || (false))
Variables: 3886. 
Variable ordering: 173, 2560, 2774
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2774	{IEEE1394_OHCI1394}	0	1
3	2560	{IEEE1394}	0	2
4	173	{IEEE1394_VIDEO1394}	1	3
# END BDD 1616 (T 3 18)

# BEGIN BDD 1617 (T 3 19)
BDD tree for {IKCONFIG} && {PROC_FS} || (!(false) || ({IKCONFIG_PROC})) && (!({IKCONFIG_PROC}) || (false))
Variables: 3886. 
Variable ordering: 1115, 1762, 2466
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1762	{IKCONFIG_PROC}	1	0
3	2466	{IKCONFIG}	0	1
4	1762	{IKCONFIG_PROC}	1	3
5	1115	{PROC_FS}	2	4
# END BDD 1617 (T 3 19)

# BEGIN BDD 1618 (T 3 20)
BDD tree for {WATCHDOG} && {SGI_IP22} || (!(false) || ({INDYDOG})) && (!({INDYDOG}) || (false))
Variables: 3886. 
Variable ordering: 506, 1296, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	1296	{SGI_IP22}	0	2
4	506	{INDYDOG}	1	3
# END BDD 1618 (T 3 20)

# BEGIN BDD 1619 (T 3 21)
BDD tree for {NET} || (!(false) || ({INET})) && (!({INET}) || (false))
Variables: 3886. 
Variable ordering: 1371, 3042
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	1	0
3	1371	{NET}	2	1
# END BDD 1619 (T 3 21)

# BEGIN BDD 1620 (T 3 22)
BDD tree for {NET} && {IPV6} || (!(false) || ({INET6_AH})) && (!({INET6_AH}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1437, 3225
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3225	{INET6_AH}	1	0
3	1437	{IPV6}	2	1
4	1371	{NET}	2	3
# END BDD 1620 (T 3 22)

# BEGIN BDD 1621 (T 3 23)
BDD tree for {NET} && {IPV6} || (!(false) || ({INET6_ESP})) && (!({INET6_ESP}) || (false))
Variables: 3886. 
Variable ordering: 1024, 1371, 1437
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1437	{IPV6}	0	1
3	1371	{NET}	0	2
4	1024	{INET6_ESP}	1	3
# END BDD 1621 (T 3 23)

# BEGIN BDD 1622 (T 3 24)
BDD tree for {NET} && {IPV6} || (!(false) || ({INET6_IPCOMP})) && (!({INET6_IPCOMP}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1437, 2736
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2736	{INET6_IPCOMP}	1	0
3	1437	{IPV6}	2	1
4	1371	{NET}	2	3
# END BDD 1622 (T 3 24)

# BEGIN BDD 1623 (T 3 25)
BDD tree for {NET} && {IPV6} || (!({INET6_IPCOMP} && {NET} && {IPV6} || {IPV6_TUNNEL} && {NET} && {IPV6}) || ({INET6_TUNNEL})) && (!({INET6_TUNNEL}) || ({INET6_IPCOMP} && {NET} && {IPV6} || {IPV6_TUNNEL} && {NET} && {IPV6}))
Variables: 3886. 
Variable ordering: 1371, 1437, 2316, 2679, 2736
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2316	{INET6_TUNNEL}	1	0
3	1437	{IPV6}	2	1
4	1371	{NET}	2	3
# END BDD 1623 (T 3 25)

# BEGIN BDD 1624 (T 3 26)
BDD tree for {NET} && {INET} || (!(false) || ({INET_AH})) && (!({INET_AH}) || (false))
Variables: 3886. 
Variable ordering: 1305, 1371, 3042
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	1371	{NET}	0	2
4	1305	{INET_AH}	1	3
# END BDD 1624 (T 3 26)

# BEGIN BDD 1625 (T 3 27)
BDD tree for {NET} && {INET} || (!(false) || ({INET_ESP})) && (!({INET_ESP}) || (false))
Variables: 3886. 
Variable ordering: 194, 1371, 3042
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	1371	{NET}	0	2
4	194	{INET_ESP}	1	3
# END BDD 1625 (T 3 27)

# BEGIN BDD 1626 (T 3 28)
BDD tree for {NET} && {INET} || (!(false) || ({INET_IPCOMP})) && (!({INET_IPCOMP}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1649, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1649	{INET_IPCOMP}	1	0
3	3042	{INET}	0	1
4	1649	{INET_IPCOMP}	1	3
5	1371	{NET}	2	4
# END BDD 1626 (T 3 28)

# BEGIN BDD 1627 (T 3 29)
BDD tree for {NET} && {INET} || (!({NET_IPIP} && {NET} && {INET} || {INET_IPCOMP} && {NET} && {INET}) || ({INET_TUNNEL})) && (!({INET_TUNNEL}) || ({NET_IPIP} && {NET} && {INET} || {INET_IPCOMP} && {NET} && {INET}))
Variables: 3886. 
Variable ordering: 1134, 1371, 1649, 2350, 3042
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	1371	{NET}	0	2
4	1134	{INET_TUNNEL}	1	3
# END BDD 1627 (T 3 29)

# BEGIN BDD 1628 (T 3 30)
BDD tree for {INFINIBAND} && {NETDEVICES} && {INET} || (!(false) || ({INFINIBAND_IPOIB})) && (!({INFINIBAND_IPOIB}) || (false))
Variables: 3886. 
Variable ordering: 131, 2196, 2718, 3042
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2718	{INFINIBAND_IPOIB}	1	0
3	3042	{INET}	0	1
4	2718	{INFINIBAND_IPOIB}	1	3
5	2196	{NETDEVICES}	2	4
6	131	{INFINIBAND}	2	5
# END BDD 1628 (T 3 30)

# BEGIN BDD 1629 (T 3 31)
BDD tree for {INFINIBAND_IPOIB} || (!(false) || ({INFINIBAND_IPOIB_DEBUG})) && (!({INFINIBAND_IPOIB_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 2718, 2972
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2972	{INFINIBAND_IPOIB_DEBUG}	1	0
3	2718	{INFINIBAND_IPOIB}	2	1
# END BDD 1629 (T 3 31)

# BEGIN BDD 1630 (T 3 32)
BDD tree for {INFINIBAND_IPOIB_DEBUG} || (!(false) || ({INFINIBAND_IPOIB_DEBUG_DATA})) && (!({INFINIBAND_IPOIB_DEBUG_DATA}) || (false))
Variables: 3886. 
Variable ordering: 1832, 2972
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2972	{INFINIBAND_IPOIB_DEBUG}	0	1
3	1832	{INFINIBAND_IPOIB_DEBUG_DATA}	1	2
# END BDD 1630 (T 3 32)

# BEGIN BDD 1631 (T 3 33)
BDD tree for {PCI} && {INFINIBAND} || (!(false) || ({INFINIBAND_MTHCA})) && (!({INFINIBAND_MTHCA}) || (false))
Variables: 3886. 
Variable ordering: 131, 210, 2522
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2522	{INFINIBAND_MTHCA}	1	0
3	210	{PCI}	2	1
4	131	{INFINIBAND}	2	3
# END BDD 1631 (T 3 33)

# BEGIN BDD 1632 (T 3 34)
BDD tree for {INFINIBAND_MTHCA} || (!(false) || ({INFINIBAND_MTHCA_DEBUG})) && (!({INFINIBAND_MTHCA_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 744, 2522
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2522	{INFINIBAND_MTHCA}	0	1
3	744	{INFINIBAND_MTHCA_DEBUG}	1	2
# END BDD 1632 (T 3 34)

# BEGIN BDD 1633 (T 3 35)
BDD tree for {MTD} || (!(false) || ({INFTL})) && (!({INFTL}) || (false))
Variables: 3886. 
Variable ordering: 551, 2621
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2621	{INFTL}	1	0
3	551	{MTD}	2	1
# END BDD 1633 (T 3 35)

# BEGIN BDD 1634 (T 3 36)
BDD tree for {INITRAMFS_SOURCE} || (!(false) || ({INITRAMFS_ROOT_GID})) && (!({INITRAMFS_ROOT_GID}) || ({INITRAMFS_SOURCE}))
Variables: 3886. 
Variable ordering: 1803, 1995
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1995	{INITRAMFS_ROOT_GID}	1	0
3	1803	{INITRAMFS_SOURCE}	2	1
# END BDD 1634 (T 3 36)

# BEGIN BDD 1635 (T 3 37)
BDD tree for {INITRAMFS_SOURCE} || (!(false) || ({INITRAMFS_ROOT_UID})) && (!({INITRAMFS_ROOT_UID}) || ({INITRAMFS_SOURCE}))
Variables: 3886. 
Variable ordering: 1387, 1803
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1803	{INITRAMFS_SOURCE}	0	1
3	1387	{INITRAMFS_ROOT_UID}	1	2
# END BDD 1635 (T 3 37)

# BEGIN BDD 1636 (T 3 38)
BDD tree for (!({USERMODE} || {USERMODE} && {USERMODE}) || ({INIT_ENV_ARG_LIMIT})) && (!({INIT_ENV_ARG_LIMIT}) || ({USERMODE} || {USERMODE} && {USERMODE}))
Variables: 3886. 
Variable ordering: 1466, 1724
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1724	{USERMODE}	1	0
3	1724	{USERMODE}	0	1
4	1466	{INIT_ENV_ARG_LIMIT}	2	3
# END BDD 1636 (T 3 38)

# BEGIN BDD 1637 (T 3 39)
BDD tree for {EMBEDDED} || (!({VT} || {BT_HIDP} && {BT} && {BT_L2CAP} || true) || ({INPUT})) && (!({INPUT}) || ({VT} || {BT_HIDP} && {BT} && {BT_L2CAP} || true))
Variables: 3886. 
Variable ordering: 809, 2115, 2503, 2823, 2830, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2830	{INPUT}	2	1
# END BDD 1637 (T 3 39)

# BEGIN BDD 1638 (T 3 40)
BDD tree for {PPC} || {MAC} && {ADB} && {INPUT} || (!(false) || ({INPUT_ADBHID})) && (!({INPUT_ADBHID}) || (false))
Variables: 3886. 
Variable ordering: 76, 1084, 2673, 2830, 3080
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3080	{INPUT_ADBHID}	1	0
3	2830	{INPUT}	2	1
4	2673	{PPC}	2	3
5	1084	{ADB}	2	4
6	1084	{ADB}	2	3
7	76	{MAC}	5	6
# END BDD 1638 (T 3 40)

# BEGIN BDD 1639 (T 3 41)
BDD tree for {INPUT} || (!(false) || ({INPUT_EVBUG})) && (!({INPUT_EVBUG}) || (false))
Variables: 3886. 
Variable ordering: 2798, 2830
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2798	{INPUT_EVBUG}	1	2
# END BDD 1639 (T 3 41)

# BEGIN BDD 1640 (T 3 42)
BDD tree for {INPUT} || (!(false) || ({INPUT_EVDEV})) && (!({INPUT_EVDEV}) || (false))
Variables: 3886. 
Variable ordering: 2068, 2830
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2068	{INPUT_EVDEV}	1	2
# END BDD 1640 (T 3 42)

# BEGIN BDD 1641 (T 3 43)
BDD tree for {INPUT} || (!(false) || ({INPUT_JOYDEV})) && (!({INPUT_JOYDEV}) || (false))
Variables: 3886. 
Variable ordering: 887, 2830
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	887	{INPUT_JOYDEV}	1	2
# END BDD 1641 (T 3 43)

# BEGIN BDD 1642 (T 3 44)
BDD tree for {INPUT} || (!(false) || ({INPUT_JOYSTICK})) && (!({INPUT_JOYSTICK}) || (false))
Variables: 3886. 
Variable ordering: 2830, 2910
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	1	0
3	2830	{INPUT}	2	1
# END BDD 1642 (T 3 44)

# BEGIN BDD 1643 (T 3 45)
BDD tree for {INPUT} && {EMBEDDED} || {X86} || (!({INPUT}) || ({INPUT_KEYBOARD})) && (!({INPUT_KEYBOARD}) || ({INPUT}))
Variables: 3886. 
Variable ordering: 1244, 1858, 2830, 3174
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2830	{INPUT}	1	2
4	2830	{INPUT}	0	1
5	1858	{INPUT_KEYBOARD}	3	4
6	1858	{INPUT_KEYBOARD}	1	4
7	1244	{X86}	5	6
# END BDD 1643 (T 3 45)

# BEGIN BDD 1644 (T 3 46)
BDD tree for {INPUT} && {INPUT_MISC} && {M68K} || (!(false) || ({INPUT_M68K_BEEP})) && (!({INPUT_M68K_BEEP}) || (false))
Variables: 3886. 
Variable ordering: 1318, 2105, 2770, 2830
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2770	{M68K}	0	2
4	2105	{INPUT_MISC}	0	3
5	1318	{INPUT_M68K_BEEP}	1	4
# END BDD 1644 (T 3 46)

# BEGIN BDD 1645 (T 3 47)
BDD tree for {INPUT} || (!(false) || ({INPUT_MISC})) && (!({INPUT_MISC}) || (false))
Variables: 3886. 
Variable ordering: 2105, 2830
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2105	{INPUT_MISC}	1	2
# END BDD 1645 (T 3 47)

# BEGIN BDD 1646 (T 3 48)
BDD tree for {INPUT} || (!({INPUT}) || ({INPUT_MOUSE})) && (!({INPUT_MOUSE}) || ({INPUT}))
Variables: 3886. 
Variable ordering: 6, 2830
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	6	{INPUT_MOUSE}	1	2
# END BDD 1646 (T 3 48)

# BEGIN BDD 1647 (T 3 49)
BDD tree for {INPUT} && {EMBEDDED} || (!({INPUT}) || ({INPUT_MOUSEDEV})) && (!({INPUT_MOUSEDEV}) || ({INPUT}))
Variables: 3886. 
Variable ordering: 1413, 2830, 3174
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2830	{INPUT}	1	2
4	2830	{INPUT}	0	1
5	1413	{INPUT_MOUSEDEV}	3	4
# END BDD 1647 (T 3 49)

# BEGIN BDD 1648 (T 3 50)
BDD tree for {INPUT} && {INPUT_MOUSEDEV} || (!({INPUT} && {INPUT_MOUSEDEV}) || ({INPUT_MOUSEDEV_PSAUX})) && (!({INPUT_MOUSEDEV_PSAUX}) || ({INPUT} && {INPUT_MOUSEDEV}))
Variables: 3886. 
Variable ordering: 1413, 2830, 3100
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3100	{INPUT_MOUSEDEV_PSAUX}	1	0
3	2830	{INPUT}	2	1
4	1413	{INPUT_MOUSEDEV}	2	3
# END BDD 1648 (T 3 50)

# BEGIN BDD 1649 (T 3 51)
BDD tree for {INPUT} && {INPUT_MOUSEDEV} || (!({INPUT} && {INPUT_MOUSEDEV}) || ({INPUT_MOUSEDEV_SCREEN_X})) && (!({INPUT_MOUSEDEV_SCREEN_X}) || ({INPUT} && {INPUT_MOUSEDEV}))
Variables: 3886. 
Variable ordering: 344, 1413, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	1413	{INPUT_MOUSEDEV}	0	2
4	344	{INPUT_MOUSEDEV_SCREEN_X}	1	3
# END BDD 1649 (T 3 51)

# BEGIN BDD 1650 (T 3 52)
BDD tree for {INPUT} && {INPUT_MOUSEDEV} || (!({INPUT} && {INPUT_MOUSEDEV}) || ({INPUT_MOUSEDEV_SCREEN_Y})) && (!({INPUT_MOUSEDEV_SCREEN_Y}) || ({INPUT} && {INPUT_MOUSEDEV}))
Variables: 3886. 
Variable ordering: 1413, 2830, 2909
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2909	{INPUT_MOUSEDEV_SCREEN_Y}	1	0
3	2830	{INPUT}	2	1
4	1413	{INPUT_MOUSEDEV}	2	3
# END BDD 1650 (T 3 52)

# BEGIN BDD 1651 (T 3 53)
BDD tree for {INPUT} && {INPUT_MISC} && {ALPHA} || {X86} || {X86_64} || {MIPS} || {PPC_PREP} || {PPC_CHRP} || {PPC_PSERIES} || (!(false) || ({INPUT_PCSPKR})) && (!({INPUT_PCSPKR}) || (false))
Variables: 3886. 
Variable ordering: 69, 783, 784, 1025, 1091, 1184, 1244, 1878, 2105, 2830
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2105	{INPUT_MISC}	0	2
4	1878	{ALPHA}	0	3
5	1244	{X86}	4	3
6	1184	{X86_64}	5	3
7	1091	{INPUT_PCSPKR}	1	6
8	1091	{INPUT_PCSPKR}	1	3
9	1025	{PPC_PREP}	7	8
10	784	{PPC_PSERIES}	9	8
11	783	{PPC_CHRP}	10	8
12	69	{MIPS}	11	8
# END BDD 1651 (T 3 53)

# BEGIN BDD 1652 (T 3 54)
BDD tree for {INPUT} && {INPUT_MISC} && {PCI} && {SPARC32} || {SPARC64} || (!(false) || ({INPUT_SPARCSPKR})) && (!({INPUT_SPARCSPKR}) || (false))
Variables: 3886. 
Variable ordering: 210, 379, 2105, 2407, 2470, 2830
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	379	{INPUT_SPARCSPKR}	1	0
3	2830	{INPUT}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	4	3
6	2105	{INPUT_MISC}	0	5
7	379	{INPUT_SPARCSPKR}	1	6
8	210	{PCI}	2	7
# END BDD 1652 (T 3 54)

# BEGIN BDD 1653 (T 3 55)
BDD tree for {INPUT} || (!(false) || ({INPUT_TOUCHSCREEN})) && (!({INPUT_TOUCHSCREEN}) || (false))
Variables: 3886. 
Variable ordering: 2793, 2830
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2793	{INPUT_TOUCHSCREEN}	1	2
# END BDD 1653 (T 3 55)

# BEGIN BDD 1654 (T 3 56)
BDD tree for {INPUT} || (!(false) || ({INPUT_TSDEV})) && (!({INPUT_TSDEV}) || (false))
Variables: 3886. 
Variable ordering: 1067, 2830
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	1067	{INPUT_TSDEV}	1	2
# END BDD 1654 (T 3 56)

# BEGIN BDD 1655 (T 3 57)
BDD tree for {INPUT} && {INPUT_TSDEV} || (!({INPUT} && {INPUT_TSDEV}) || ({INPUT_TSDEV_SCREEN_X})) && (!({INPUT_TSDEV_SCREEN_X}) || ({INPUT} && {INPUT_TSDEV}))
Variables: 3886. 
Variable ordering: 1067, 2830, 3275
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3275	{INPUT_TSDEV_SCREEN_X}	1	0
3	2830	{INPUT}	2	1
4	1067	{INPUT_TSDEV}	2	3
# END BDD 1655 (T 3 57)

# BEGIN BDD 1656 (T 3 58)
BDD tree for {INPUT} && {INPUT_TSDEV} || (!({INPUT} && {INPUT_TSDEV}) || ({INPUT_TSDEV_SCREEN_Y})) && (!({INPUT_TSDEV_SCREEN_Y}) || ({INPUT} && {INPUT_TSDEV}))
Variables: 3886. 
Variable ordering: 669, 1067, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	1067	{INPUT_TSDEV}	0	2
4	669	{INPUT_TSDEV_SCREEN_Y}	1	3
# END BDD 1656 (T 3 58)

# BEGIN BDD 1657 (T 3 59)
BDD tree for {INPUT} && {INPUT_MISC} || (!(false) || ({INPUT_UINPUT})) && (!({INPUT_UINPUT}) || (false))
Variables: 3886. 
Variable ordering: 156, 2105, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2105	{INPUT_MISC}	0	2
4	156	{INPUT_UINPUT}	1	3
# END BDD 1657 (T 3 59)

# BEGIN BDD 1658 (T 3 60)
BDD tree for (!(true) || ({IOSCHED_NOOP})) && (!({IOSCHED_NOOP}) || (true))
Variables: 3886. 
Variable ordering: 1683
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1683	{IOSCHED_NOOP}	0	1
# END BDD 1658 (T 3 60)

# BEGIN BDD 1659 (T 3 61)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_FILTER})) && (!({IP6_NF_FILTER}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 2195, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2195	{IP6_NF_FILTER}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2195	{IP6_NF_FILTER}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1659 (T 3 61)

# BEGIN BDD 1660 (T 3 62)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} || (!(false) || ({IP6_NF_IPTABLES})) && (!({IP6_NF_IPTABLES}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	1437	{IPV6}	0	4
6	1371	{NET}	0	5
7	333	{IP6_NF_IPTABLES}	1	6
# END BDD 1660 (T 3 62)

# BEGIN BDD 1661 (T 3 63)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MANGLE})) && (!({IP6_NF_MANGLE}) || (false))
Variables: 3886. 
Variable ordering: 333, 1130, 1371, 1437, 1711, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1130	{IP6_NF_MANGLE}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1437	{IPV6}	0	5
7	1371	{NET}	0	6
8	1130	{IP6_NF_MANGLE}	1	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1661 (T 3 63)

# BEGIN BDD 1662 (T 3 64)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_AHESP})) && (!({IP6_NF_MATCH_AHESP}) || (false))
Variables: 3886. 
Variable ordering: 333, 415, 1371, 1437, 1711, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	415	{IP6_NF_MATCH_AHESP}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1437	{IPV6}	0	5
7	1371	{NET}	0	6
8	415	{IP6_NF_MATCH_AHESP}	1	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1662 (T 3 64)

# BEGIN BDD 1663 (T 3 65)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_EUI64})) && (!({IP6_NF_MATCH_EUI64}) || (false))
Variables: 3886. 
Variable ordering: 333, 532, 1371, 1437, 1711, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	532	{IP6_NF_MATCH_EUI64}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1437	{IPV6}	0	5
7	1371	{NET}	0	6
8	532	{IP6_NF_MATCH_EUI64}	1	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1663 (T 3 65)

# BEGIN BDD 1664 (T 3 66)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_FRAG})) && (!({IP6_NF_MATCH_FRAG}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 1834, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1834	{IP6_NF_MATCH_FRAG}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1834	{IP6_NF_MATCH_FRAG}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1664 (T 3 66)

# BEGIN BDD 1665 (T 3 67)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_HL})) && (!({IP6_NF_MATCH_HL}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 2589, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2589	{IP6_NF_MATCH_HL}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2589	{IP6_NF_MATCH_HL}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1665 (T 3 67)

# BEGIN BDD 1666 (T 3 68)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_IPV6HEADER})) && (!({IP6_NF_MATCH_IPV6HEADER}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 2903, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2903	{IP6_NF_MATCH_IPV6HEADER}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2903	{IP6_NF_MATCH_IPV6HEADER}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1666 (T 3 68)

# BEGIN BDD 1667 (T 3 69)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_LENGTH})) && (!({IP6_NF_MATCH_LENGTH}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 2792, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2792	{IP6_NF_MATCH_LENGTH}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2792	{IP6_NF_MATCH_LENGTH}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1667 (T 3 69)

# BEGIN BDD 1668 (T 3 70)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_LIMIT})) && (!({IP6_NF_MATCH_LIMIT}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 3042, 3066, 3108
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3108	{IP6_NF_MATCH_LIMIT}	1	0
3	3066	{NETFILTER}	2	1
4	3042	{INET}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1437	{IPV6}	2	5
7	1371	{NET}	2	6
8	333	{IP6_NF_IPTABLES}	2	7
# END BDD 1668 (T 3 70)

# BEGIN BDD 1669 (T 3 71)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_MAC})) && (!({IP6_NF_MATCH_MAC}) || (false))
Variables: 3886. 
Variable ordering: 333, 1277, 1371, 1437, 1711, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1277	{IP6_NF_MATCH_MAC}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1437	{IPV6}	0	5
7	1371	{NET}	0	6
8	1277	{IP6_NF_MATCH_MAC}	1	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1669 (T 3 71)

# BEGIN BDD 1670 (T 3 72)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_MARK})) && (!({IP6_NF_MATCH_MARK}) || (false))
Variables: 3886. 
Variable ordering: 333, 1085, 1371, 1437, 1711, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1085	{IP6_NF_MATCH_MARK}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1437	{IPV6}	0	5
7	1371	{NET}	0	6
8	1085	{IP6_NF_MATCH_MARK}	1	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1670 (T 3 72)

# BEGIN BDD 1671 (T 3 73)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_MULTIPORT})) && (!({IP6_NF_MATCH_MULTIPORT}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 2697, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2697	{IP6_NF_MATCH_MULTIPORT}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2697	{IP6_NF_MATCH_MULTIPORT}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1671 (T 3 73)

# BEGIN BDD 1672 (T 3 74)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_OPTS})) && (!({IP6_NF_MATCH_OPTS}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 2234, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2234	{IP6_NF_MATCH_OPTS}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2234	{IP6_NF_MATCH_OPTS}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1672 (T 3 74)

# BEGIN BDD 1673 (T 3 75)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_OWNER})) && (!({IP6_NF_MATCH_OWNER}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 2702, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2702	{IP6_NF_MATCH_OWNER}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2702	{IP6_NF_MATCH_OWNER}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1673 (T 3 75)

# BEGIN BDD 1674 (T 3 76)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} && {BRIDGE_NETFILTER} || (!(false) || ({IP6_NF_MATCH_PHYSDEV})) && (!({IP6_NF_MATCH_PHYSDEV}) || (false))
Variables: 3886. 
Variable ordering: 333, 629, 633, 1371, 1437, 1711, 3042, 3066
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	629	{IP6_NF_MATCH_PHYSDEV}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1437	{IPV6}	0	5
7	1371	{NET}	0	6
8	633	{BRIDGE_NETFILTER}	0	7
9	629	{IP6_NF_MATCH_PHYSDEV}	1	8
10	333	{IP6_NF_IPTABLES}	2	9
# END BDD 1674 (T 3 76)

# BEGIN BDD 1675 (T 3 77)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_MATCH_RT})) && (!({IP6_NF_MATCH_RT}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 2836, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2836	{IP6_NF_MATCH_RT}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2836	{IP6_NF_MATCH_RT}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	333	{IP6_NF_IPTABLES}	2	8
# END BDD 1675 (T 3 77)

# BEGIN BDD 1676 (T 3 78)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} || (!(false) || ({IP6_NF_QUEUE})) && (!({IP6_NF_QUEUE}) || (false))
Variables: 3886. 
Variable ordering: 867, 1371, 1437, 1711, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	1437	{IPV6}	0	4
6	1371	{NET}	0	5
7	867	{IP6_NF_QUEUE}	1	6
# END BDD 1676 (T 3 78)

# BEGIN BDD 1677 (T 3 79)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_IPTABLES} || (!(false) || ({IP6_NF_RAW})) && (!({IP6_NF_RAW}) || (false))
Variables: 3886. 
Variable ordering: 333, 1371, 1437, 1711, 3042, 3066, 3356
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3356	{IP6_NF_RAW}	1	0
3	3066	{NETFILTER}	2	1
4	3042	{INET}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1437	{IPV6}	2	5
7	1371	{NET}	2	6
8	333	{IP6_NF_IPTABLES}	2	7
# END BDD 1677 (T 3 79)

# BEGIN BDD 1678 (T 3 80)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_FILTER} || (!(false) || ({IP6_NF_TARGET_LOG})) && (!({IP6_NF_TARGET_LOG}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1437, 1711, 2195, 3042, 3066, 3291
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3291	{IP6_NF_TARGET_LOG}	1	0
3	3066	{NETFILTER}	2	1
4	3042	{INET}	2	3
5	2195	{IP6_NF_FILTER}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
# END BDD 1678 (T 3 80)

# BEGIN BDD 1679 (T 3 81)
BDD tree for {NET} && {INET} && {IPV6} && {NETFILTER} && {EXPERIMENTAL} && {IP6_NF_MANGLE} || (!(false) || ({IP6_NF_TARGET_MARK})) && (!({IP6_NF_TARGET_MARK}) || (false))
Variables: 3886. 
Variable ordering: 1130, 1371, 1437, 1711, 2591, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2591	{IP6_NF_TARGET_MARK}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2591	{IP6_NF_TARGET_MARK}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1437	{IPV6}	2	6
8	1371	{NET}	2	7
9	1130	{IP6_NF_MANGLE}	2	8
# END BDD 1679 (T 3 81)

# BEGIN BDD 1680 (T 3 82)
BDD tree for {NET} && {DEV_APPLETALK} && {ATALK} || (!(false) || ({IPDDP})) && (!({IPDDP}) || (false))
Variables: 3886. 
Variable ordering: 428, 730, 1254, 1371
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	730	{IPDDP}	1	0
3	1371	{NET}	0	1
4	1254	{ATALK}	0	3
5	730	{IPDDP}	1	4
6	428	{DEV_APPLETALK}	2	5
# END BDD 1680 (T 3 82)

# BEGIN BDD 1681 (T 3 83)
BDD tree for {NET} && {IPDDP} || (!(false) || ({IPDDP_DECAP})) && (!({IPDDP_DECAP}) || (false))
Variables: 3886. 
Variable ordering: 730, 1371, 2358
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2358	{IPDDP_DECAP}	1	0
3	1371	{NET}	2	1
4	730	{IPDDP}	2	3
# END BDD 1681 (T 3 83)

# BEGIN BDD 1682 (T 3 84)
BDD tree for {NET} && {IPDDP} || (!(false) || ({IPDDP_ENCAP})) && (!({IPDDP_ENCAP}) || (false))
Variables: 3886. 
Variable ordering: 730, 1371, 2343
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2343	{IPDDP_ENCAP}	1	0
3	1371	{NET}	2	1
4	730	{IPDDP}	2	3
# END BDD 1682 (T 3 84)

# BEGIN BDD 1683 (T 3 85)
BDD tree for {IPMI_HANDLER} || (!(false) || ({IPMI_DEVICE_INTERFACE})) && (!({IPMI_DEVICE_INTERFACE}) || (false))
Variables: 3886. 
Variable ordering: 908, 1584
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1584	{IPMI_DEVICE_INTERFACE}	1	0
3	908	{IPMI_HANDLER}	2	1
# END BDD 1683 (T 3 85)

# BEGIN BDD 1684 (T 3 86)
BDD tree for {IPMI_HANDLER} || (!(false) || ({IPMI_PANIC_EVENT})) && (!({IPMI_PANIC_EVENT}) || (false))
Variables: 3886. 
Variable ordering: 908, 1233
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1233	{IPMI_PANIC_EVENT}	1	0
3	908	{IPMI_HANDLER}	2	1
# END BDD 1684 (T 3 86)

# BEGIN BDD 1685 (T 3 87)
BDD tree for {IPMI_PANIC_EVENT} || (!(false) || ({IPMI_PANIC_STRING})) && (!({IPMI_PANIC_STRING}) || (false))
Variables: 3886. 
Variable ordering: 1233, 1396
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1396	{IPMI_PANIC_STRING}	1	0
3	1233	{IPMI_PANIC_EVENT}	2	1
# END BDD 1685 (T 3 87)

# BEGIN BDD 1686 (T 3 88)
BDD tree for {IPMI_HANDLER} || (!(false) || ({IPMI_POWEROFF})) && (!({IPMI_POWEROFF}) || (false))
Variables: 3886. 
Variable ordering: 631, 908
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	908	{IPMI_HANDLER}	0	1
3	631	{IPMI_POWEROFF}	1	2
# END BDD 1686 (T 3 88)

# BEGIN BDD 1687 (T 3 89)
BDD tree for {IPMI_HANDLER} || (!(false) || ({IPMI_SI})) && (!({IPMI_SI}) || (false))
Variables: 3886. 
Variable ordering: 908, 960
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	960	{IPMI_SI}	1	0
3	908	{IPMI_HANDLER}	2	1
# END BDD 1687 (T 3 89)

# BEGIN BDD 1688 (T 3 90)
BDD tree for {IPMI_HANDLER} || (!(false) || ({IPMI_WATCHDOG})) && (!({IPMI_WATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 908, 2073
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2073	{IPMI_WATCHDOG}	1	0
3	908	{IPMI_HANDLER}	2	1
# END BDD 1688 (T 3 90)

# BEGIN BDD 1689 (T 3 91)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_PPP} || (!(false) || ({IPPP_FILTER})) && (!({IPPP_FILTER}) || (false))
Variables: 3886. 
Variable ordering: 687, 1371, 1671, 3086, 3111
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3086	{IPPP_FILTER}	1	0
3	3111	{ISDN_PPP}	0	1
4	3086	{IPPP_FILTER}	1	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1689 (T 3 91)

# BEGIN BDD 1690 (T 3 92)
BDD tree for {NET} && {INET} || (!({NET} && {INET}) || ({IPV6})) && (!({IPV6}) || ({NET} && {INET}))
Variables: 3886. 
Variable ordering: 1371, 1437, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1437	{IPV6}	1	0
3	3042	{INET}	0	1
4	1437	{IPV6}	1	3
5	1371	{NET}	2	4
# END BDD 1690 (T 3 92)

# BEGIN BDD 1691 (T 3 93)
BDD tree for {NET} && {IPV6} || (!(false) || ({IPV6_PRIVACY})) && (!({IPV6_PRIVACY}) || (false))
Variables: 3886. 
Variable ordering: 664, 1371, 1437
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1437	{IPV6}	0	1
3	1371	{NET}	0	2
4	664	{IPV6_PRIVACY}	1	3
# END BDD 1691 (T 3 93)

# BEGIN BDD 1692 (T 3 94)
BDD tree for {NET} && {IPV6} || (!(false) || ({IPV6_TUNNEL})) && (!({IPV6_TUNNEL}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1437, 2679
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2679	{IPV6_TUNNEL}	1	0
3	1437	{IPV6}	2	1
4	1371	{NET}	2	3
# END BDD 1692 (T 3 94)

# BEGIN BDD 1693 (T 3 95)
BDD tree for {NET} || (!(false) || ({IPX})) && (!({IPX}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2921
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2921	{IPX}	1	0
3	1371	{NET}	2	1
# END BDD 1693 (T 3 95)

# BEGIN BDD 1694 (T 3 96)
BDD tree for {NET} && {IPX} || (!(false) || ({IPX_INTERN})) && (!({IPX_INTERN}) || (false))
Variables: 3886. 
Variable ordering: 1030, 1371, 2921
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2921	{IPX}	0	1
3	1371	{NET}	0	2
4	1030	{IPX_INTERN}	1	3
# END BDD 1694 (T 3 96)

# BEGIN BDD 1695 (T 3 97)
BDD tree for {NET} && {INET} || (!(false) || ({IP_ADVANCED_ROUTER})) && (!({IP_ADVANCED_ROUTER}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2375, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2375	{IP_ADVANCED_ROUTER}	1	0
3	3042	{INET}	0	1
4	2375	{IP_ADVANCED_ROUTER}	1	3
5	1371	{NET}	2	4
# END BDD 1695 (T 3 97)

# BEGIN BDD 1696 (T 3 98)
BDD tree for {NET} && {IP_MULTICAST} || (!(false) || ({IP_MROUTE})) && (!({IP_MROUTE}) || (false))
Variables: 3886. 
Variable ordering: 1169, 1371, 3335
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3335	{IP_MULTICAST}	0	1
3	1371	{NET}	0	2
4	1169	{IP_MROUTE}	1	3
# END BDD 1696 (T 3 98)

# BEGIN BDD 1697 (T 3 99)
BDD tree for {NET} && {INET} || (!(false) || ({IP_MULTICAST})) && (!({IP_MULTICAST}) || (false))
Variables: 3886. 
Variable ordering: 1371, 3042, 3335
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3335	{IP_MULTICAST}	1	0
3	3042	{INET}	2	1
4	1371	{NET}	2	3
# END BDD 1697 (T 3 99)

# BEGIN BDD 1698 (T 3 100)
BDD tree for {NET} && {IP_ADVANCED_ROUTER} || (!(false) || ({IP_MULTIPLE_TABLES})) && (!({IP_MULTIPLE_TABLES}) || (false))
Variables: 3886. 
Variable ordering: 1180, 1371, 2375
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2375	{IP_ADVANCED_ROUTER}	0	1
3	1371	{NET}	0	2
4	1180	{IP_MULTIPLE_TABLES}	1	3
# END BDD 1698 (T 3 100)

# BEGIN BDD 1699 (T 3 101)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK} || (!(false) || ({IP_NF_AMANDA})) && (!({IP_NF_AMANDA}) || (false))
Variables: 3886. 
Variable ordering: 890, 1371, 1702, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1702	{IP_NF_CONNTRACK}	0	3
5	1371	{NET}	0	4
6	890	{IP_NF_AMANDA}	1	5
# END BDD 1699 (T 3 101)

# BEGIN BDD 1700 (T 3 102)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_ARPTABLES} || (!(false) || ({IP_NF_ARPFILTER})) && (!({IP_NF_ARPFILTER}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2693, 2752, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2693	{IP_NF_ARPFILTER}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2752	{IP_NF_ARPTABLES}	0	4
6	2693	{IP_NF_ARPFILTER}	1	5
7	1371	{NET}	2	6
# END BDD 1700 (T 3 102)

# BEGIN BDD 1701 (T 3 103)
BDD tree for {NET} && {INET} && {NETFILTER} || (!(false) || ({IP_NF_ARPTABLES})) && (!({IP_NF_ARPTABLES}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2752, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2752	{IP_NF_ARPTABLES}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2752	{IP_NF_ARPTABLES}	1	4
6	1371	{NET}	2	5
# END BDD 1701 (T 3 103)

# BEGIN BDD 1702 (T 3 104)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_ARPTABLES} || (!(false) || ({IP_NF_ARP_MANGLE})) && (!({IP_NF_ARP_MANGLE}) || (false))
Variables: 3886. 
Variable ordering: 616, 1371, 2752, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	2752	{IP_NF_ARPTABLES}	0	3
5	1371	{NET}	0	4
6	616	{IP_NF_ARP_MANGLE}	1	5
# END BDD 1702 (T 3 104)

# BEGIN BDD 1703 (T 3 105)
BDD tree for {NET} && {INET} && {NETFILTER} || (!(false) || ({IP_NF_CONNTRACK})) && (!({IP_NF_CONNTRACK}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1702, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1702	{IP_NF_CONNTRACK}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1702	{IP_NF_CONNTRACK}	1	4
6	1371	{NET}	2	5
# END BDD 1703 (T 3 105)

# BEGIN BDD 1704 (T 3 106)
BDD tree for {NET} && {INET} && {NETFILTER} || (!(false) || ({IP_NF_CONNTRACK_MARK})) && (!({IP_NF_CONNTRACK_MARK}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1699, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1699	{IP_NF_CONNTRACK_MARK}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1699	{IP_NF_CONNTRACK_MARK}	1	4
6	1371	{NET}	2	5
# END BDD 1704 (T 3 106)

# BEGIN BDD 1705 (T 3 107)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK} || (!(false) || ({IP_NF_CT_ACCT})) && (!({IP_NF_CT_ACCT}) || (false))
Variables: 3886. 
Variable ordering: 1362, 1371, 1702, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1702	{IP_NF_CONNTRACK}	0	3
5	1371	{NET}	0	4
6	1362	{IP_NF_CT_ACCT}	1	5
# END BDD 1705 (T 3 107)

# BEGIN BDD 1706 (T 3 108)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK} && {EXPERIMENTAL} || (!(false) || ({IP_NF_CT_PROTO_SCTP})) && (!({IP_NF_CT_PROTO_SCTP}) || (false))
Variables: 3886. 
Variable ordering: 1252, 1371, 1702, 1711, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	1702	{IP_NF_CONNTRACK}	0	4
6	1371	{NET}	0	5
7	1252	{IP_NF_CT_PROTO_SCTP}	1	6
# END BDD 1706 (T 3 108)

# BEGIN BDD 1707 (T 3 109)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_FILTER})) && (!({IP_NF_FILTER}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 2831, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2831	{IP_NF_FILTER}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2831	{IP_NF_FILTER}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1707 (T 3 109)

# BEGIN BDD 1708 (T 3 110)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK} || (!(false) || ({IP_NF_FTP})) && (!({IP_NF_FTP}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1697, 1702, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1697	{IP_NF_FTP}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1702	{IP_NF_CONNTRACK}	0	4
6	1697	{IP_NF_FTP}	1	5
7	1371	{NET}	2	6
# END BDD 1708 (T 3 110)

# BEGIN BDD 1709 (T 3 111)
BDD tree for {NET} && {INET} && {NETFILTER} || (!(false) || ({IP_NF_IPTABLES})) && (!({IP_NF_IPTABLES}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 3042, 3066
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	688	{IP_NF_IPTABLES}	1	4
# END BDD 1709 (T 3 111)

# BEGIN BDD 1710 (T 3 112)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK} || (!(false) || ({IP_NF_IRC})) && (!({IP_NF_IRC}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1702, 2159, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2159	{IP_NF_IRC}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2159	{IP_NF_IRC}	1	4
6	1702	{IP_NF_CONNTRACK}	2	5
7	1371	{NET}	2	6
# END BDD 1710 (T 3 112)

# BEGIN BDD 1711 (T 3 113)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MANGLE})) && (!({IP_NF_MANGLE}) || (false))
Variables: 3886. 
Variable ordering: 461, 688, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	688	{IP_NF_IPTABLES}	0	4
6	461	{IP_NF_MANGLE}	1	5
# END BDD 1711 (T 3 113)

# BEGIN BDD 1712 (T 3 114)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_ADDRTYPE})) && (!({IP_NF_MATCH_ADDRTYPE}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 3042, 3066, 3308
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3308	{IP_NF_MATCH_ADDRTYPE}	1	0
3	3066	{NETFILTER}	2	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	688	{IP_NF_IPTABLES}	2	5
# END BDD 1712 (T 3 114)

# BEGIN BDD 1713 (T 3 115)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_AH_ESP})) && (!({IP_NF_MATCH_AH_ESP}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 2578, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2578	{IP_NF_MATCH_AH_ESP}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2578	{IP_NF_MATCH_AH_ESP}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1713 (T 3 115)

# BEGIN BDD 1714 (T 3 116)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_COMMENT})) && (!({IP_NF_MATCH_COMMENT}) || (false))
Variables: 3886. 
Variable ordering: 228, 688, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	688	{IP_NF_IPTABLES}	0	4
6	228	{IP_NF_MATCH_COMMENT}	1	5
# END BDD 1714 (T 3 116)

# BEGIN BDD 1715 (T 3 117)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK_MARK} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_CONNMARK})) && (!({IP_NF_MATCH_CONNMARK}) || (false))
Variables: 3886. 
Variable ordering: 331, 688, 1371, 1699, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1699	{IP_NF_CONNTRACK_MARK}	0	3
5	1371	{NET}	0	4
6	688	{IP_NF_IPTABLES}	0	5
7	331	{IP_NF_MATCH_CONNMARK}	1	6
# END BDD 1715 (T 3 117)

# BEGIN BDD 1716 (T 3 118)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_CONNTRACK})) && (!({IP_NF_MATCH_CONNTRACK}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 1601, 1702, 3042, 3066
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1601	{IP_NF_MATCH_CONNTRACK}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1702	{IP_NF_CONNTRACK}	0	4
6	1601	{IP_NF_MATCH_CONNTRACK}	1	5
7	1371	{NET}	2	6
8	688	{IP_NF_IPTABLES}	2	7
# END BDD 1716 (T 3 118)

# BEGIN BDD 1717 (T 3 119)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_DSCP})) && (!({IP_NF_MATCH_DSCP}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 3022, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3022	{IP_NF_MATCH_DSCP}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	3022	{IP_NF_MATCH_DSCP}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1717 (T 3 119)

# BEGIN BDD 1718 (T 3 120)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_ECN})) && (!({IP_NF_MATCH_ECN}) || (false))
Variables: 3886. 
Variable ordering: 688, 1290, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1290	{IP_NF_MATCH_ECN}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	1290	{IP_NF_MATCH_ECN}	1	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1718 (T 3 120)

# BEGIN BDD 1719 (T 3 121)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_HASHLIMIT})) && (!({IP_NF_MATCH_HASHLIMIT}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 1543, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1543	{IP_NF_MATCH_HASHLIMIT}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1543	{IP_NF_MATCH_HASHLIMIT}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1719 (T 3 121)

# BEGIN BDD 1720 (T 3 122)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_HELPER})) && (!({IP_NF_MATCH_HELPER}) || (false))
Variables: 3886. 
Variable ordering: 688, 831, 1371, 1702, 3042, 3066
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	831	{IP_NF_MATCH_HELPER}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1702	{IP_NF_CONNTRACK}	0	4
6	1371	{NET}	0	5
7	831	{IP_NF_MATCH_HELPER}	1	6
8	688	{IP_NF_IPTABLES}	2	7
# END BDD 1720 (T 3 122)

# BEGIN BDD 1721 (T 3 123)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_IPRANGE})) && (!({IP_NF_MATCH_IPRANGE}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 2935, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2935	{IP_NF_MATCH_IPRANGE}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2935	{IP_NF_MATCH_IPRANGE}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1721 (T 3 123)

# BEGIN BDD 1722 (T 3 124)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_LENGTH})) && (!({IP_NF_MATCH_LENGTH}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 2018, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2018	{IP_NF_MATCH_LENGTH}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2018	{IP_NF_MATCH_LENGTH}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1722 (T 3 124)

# BEGIN BDD 1723 (T 3 125)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_LIMIT})) && (!({IP_NF_MATCH_LIMIT}) || (false))
Variables: 3886. 
Variable ordering: 313, 688, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	688	{IP_NF_IPTABLES}	0	4
6	313	{IP_NF_MATCH_LIMIT}	1	5
# END BDD 1723 (T 3 125)

# BEGIN BDD 1724 (T 3 126)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_MAC})) && (!({IP_NF_MATCH_MAC}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 1849, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1849	{IP_NF_MATCH_MAC}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1849	{IP_NF_MATCH_MAC}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1724 (T 3 126)

# BEGIN BDD 1725 (T 3 127)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_MARK})) && (!({IP_NF_MATCH_MARK}) || (false))
Variables: 3886. 
Variable ordering: 688, 1202, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1202	{IP_NF_MATCH_MARK}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	1202	{IP_NF_MATCH_MARK}	1	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1725 (T 3 127)

# BEGIN BDD 1726 (T 3 128)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_MULTIPORT})) && (!({IP_NF_MATCH_MULTIPORT}) || (false))
Variables: 3886. 
Variable ordering: 339, 688, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	688	{IP_NF_IPTABLES}	0	4
6	339	{IP_NF_MATCH_MULTIPORT}	1	5
# END BDD 1726 (T 3 128)

# BEGIN BDD 1727 (T 3 129)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_OWNER})) && (!({IP_NF_MATCH_OWNER}) || (false))
Variables: 3886. 
Variable ordering: 495, 688, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	688	{IP_NF_IPTABLES}	0	4
6	495	{IP_NF_MATCH_OWNER}	1	5
# END BDD 1727 (T 3 129)

# BEGIN BDD 1728 (T 3 130)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {BRIDGE_NETFILTER} || (!(false) || ({IP_NF_MATCH_PHYSDEV})) && (!({IP_NF_MATCH_PHYSDEV}) || (false))
Variables: 3886. 
Variable ordering: 633, 688, 1371, 2672, 3042, 3066
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2672	{IP_NF_MATCH_PHYSDEV}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2672	{IP_NF_MATCH_PHYSDEV}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
8	633	{BRIDGE_NETFILTER}	2	7
# END BDD 1728 (T 3 130)

# BEGIN BDD 1729 (T 3 131)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_PKTTYPE})) && (!({IP_NF_MATCH_PKTTYPE}) || (false))
Variables: 3886. 
Variable ordering: 413, 688, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	688	{IP_NF_IPTABLES}	0	4
6	413	{IP_NF_MATCH_PKTTYPE}	1	5
# END BDD 1729 (T 3 131)

# BEGIN BDD 1730 (T 3 132)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_REALM})) && (!({IP_NF_MATCH_REALM}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 2758, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2758	{IP_NF_MATCH_REALM}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2758	{IP_NF_MATCH_REALM}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1730 (T 3 132)

# BEGIN BDD 1731 (T 3 133)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_RECENT})) && (!({IP_NF_MATCH_RECENT}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 2571, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2571	{IP_NF_MATCH_RECENT}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2571	{IP_NF_MATCH_RECENT}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1731 (T 3 133)

# BEGIN BDD 1732 (T 3 134)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_SCTP})) && (!({IP_NF_MATCH_SCTP}) || (false))
Variables: 3886. 
Variable ordering: 147, 688, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	688	{IP_NF_IPTABLES}	0	4
6	147	{IP_NF_MATCH_SCTP}	1	5
# END BDD 1732 (T 3 134)

# BEGIN BDD 1733 (T 3 135)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_STATE})) && (!({IP_NF_MATCH_STATE}) || (false))
Variables: 3886. 
Variable ordering: 445, 688, 1371, 1702, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1702	{IP_NF_CONNTRACK}	0	3
5	1371	{NET}	0	4
6	688	{IP_NF_IPTABLES}	0	5
7	445	{IP_NF_MATCH_STATE}	1	6
# END BDD 1733 (T 3 135)

# BEGIN BDD 1734 (T 3 136)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_TCPMSS})) && (!({IP_NF_MATCH_TCPMSS}) || (false))
Variables: 3886. 
Variable ordering: 571, 688, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	688	{IP_NF_IPTABLES}	0	4
6	571	{IP_NF_MATCH_TCPMSS}	1	5
# END BDD 1734 (T 3 136)

# BEGIN BDD 1735 (T 3 137)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_TOS})) && (!({IP_NF_MATCH_TOS}) || (false))
Variables: 3886. 
Variable ordering: 688, 1226, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1226	{IP_NF_MATCH_TOS}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	1226	{IP_NF_MATCH_TOS}	1	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1735 (T 3 137)

# BEGIN BDD 1736 (T 3 138)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_MATCH_TTL})) && (!({IP_NF_MATCH_TTL}) || (false))
Variables: 3886. 
Variable ordering: 312, 688, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	688	{IP_NF_IPTABLES}	0	4
6	312	{IP_NF_MATCH_TTL}	1	5
# END BDD 1736 (T 3 138)

# BEGIN BDD 1737 (T 3 139)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} || (!(false) || ({IP_NF_NAT})) && (!({IP_NF_NAT}) || (false))
Variables: 3886. 
Variable ordering: 688, 876, 1371, 1702, 3042, 3066
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	876	{IP_NF_NAT}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1702	{IP_NF_CONNTRACK}	0	4
6	1371	{NET}	0	5
7	876	{IP_NF_NAT}	1	6
8	688	{IP_NF_IPTABLES}	2	7
# END BDD 1737 (T 3 139)

# BEGIN BDD 1738 (T 3 140)
BDD tree for (!(false) || ({IP_NF_NAT_AMANDA})) && (!({IP_NF_NAT_AMANDA}) || ({NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_AMANDA} && {IP_NF_NAT} || {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_AMANDA} && {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_AMANDA}))
Variables: 3886. 
Variable ordering: 688, 876, 890, 1371, 1702, 1922, 3042, 3066
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1922	{IP_NF_NAT_AMANDA}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1922	{IP_NF_NAT_AMANDA}	1	4
6	1702	{IP_NF_CONNTRACK}	2	5
7	1371	{NET}	2	6
8	890	{IP_NF_AMANDA}	2	7
9	876	{IP_NF_NAT}	2	8
10	688	{IP_NF_IPTABLES}	2	9
# END BDD 1738 (T 3 140)

# BEGIN BDD 1739 (T 3 141)
BDD tree for (!(false) || ({IP_NF_NAT_FTP})) && (!({IP_NF_NAT_FTP}) || ({NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_FTP} && {IP_NF_NAT} || {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_FTP} && {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_FTP}))
Variables: 3886. 
Variable ordering: 688, 876, 1371, 1697, 1702, 2648, 3042, 3066
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2648	{IP_NF_NAT_FTP}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2648	{IP_NF_NAT_FTP}	1	4
6	1702	{IP_NF_CONNTRACK}	2	5
7	1697	{IP_NF_FTP}	2	6
8	1371	{NET}	2	7
9	876	{IP_NF_NAT}	2	8
10	688	{IP_NF_IPTABLES}	2	9
# END BDD 1739 (T 3 141)

# BEGIN BDD 1740 (T 3 142)
BDD tree for (!(false) || ({IP_NF_NAT_IRC})) && (!({IP_NF_NAT_IRC}) || ({NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_IRC} && {IP_NF_NAT} || {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_IRC} && {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_IRC}))
Variables: 3886. 
Variable ordering: 688, 876, 1221, 1371, 1702, 2159, 3042, 3066
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1221	{IP_NF_NAT_IRC}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2159	{IP_NF_IRC}	0	4
6	1702	{IP_NF_CONNTRACK}	0	5
7	1371	{NET}	0	6
8	1221	{IP_NF_NAT_IRC}	1	7
9	876	{IP_NF_NAT}	2	8
10	688	{IP_NF_IPTABLES}	2	9
# END BDD 1740 (T 3 142)

# BEGIN BDD 1741 (T 3 143)
BDD tree for (!({NET} && {INET} && {NETFILTER} && {IP_NF_NAT}) || ({IP_NF_NAT_NEEDED})) && (!({IP_NF_NAT_NEEDED}) || ({NET} && {INET} && {NETFILTER} && {IP_NF_NAT}))
Variables: 3886. 
Variable ordering: 876, 1371, 2639, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2639	{IP_NF_NAT_NEEDED}	1	0
3	3066	{NETFILTER}	1	0
4	3042	{INET}	1	3
5	3066	{NETFILTER}	0	1
6	3042	{INET}	0	5
7	2639	{IP_NF_NAT_NEEDED}	4	6
8	1371	{NET}	2	7
9	876	{IP_NF_NAT}	2	8
# END BDD 1741 (T 3 143)

# BEGIN BDD 1742 (T 3 144)
BDD tree for {NET} && {INET} && {NETFILTER} && {EXPERIMENTAL} && {IP_NF_NAT} || (!(false) || ({IP_NF_NAT_SNMP_BASIC})) && (!({IP_NF_NAT_SNMP_BASIC}) || (false))
Variables: 3886. 
Variable ordering: 876, 1371, 1711, 2687, 3042, 3066
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2687	{IP_NF_NAT_SNMP_BASIC}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2687	{IP_NF_NAT_SNMP_BASIC}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1371	{NET}	2	6
8	876	{IP_NF_NAT}	2	7
# END BDD 1742 (T 3 144)

# BEGIN BDD 1743 (T 3 145)
BDD tree for (!(false) || ({IP_NF_NAT_TFTP})) && (!({IP_NF_NAT_TFTP}) || ({NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_TFTP} && {IP_NF_NAT} || {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_TFTP} && {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} && {IP_NF_CONNTRACK} && {IP_NF_NAT} && {IP_NF_TFTP}))
Variables: 3886. 
Variable ordering: 649, 688, 876, 1218, 1371, 1702, 3042, 3066
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1702	{IP_NF_CONNTRACK}	0	3
5	1371	{NET}	0	4
6	1218	{IP_NF_TFTP}	0	5
7	876	{IP_NF_NAT}	0	6
8	688	{IP_NF_IPTABLES}	0	7
9	649	{IP_NF_NAT_TFTP}	1	8
# END BDD 1743 (T 3 145)

# BEGIN BDD 1744 (T 3 146)
BDD tree for {NET} && {INET} && {NETFILTER} || (!(false) || ({IP_NF_QUEUE})) && (!({IP_NF_QUEUE}) || (false))
Variables: 3886. 
Variable ordering: 847, 1371, 3042, 3066
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	847	{IP_NF_QUEUE}	1	4
# END BDD 1744 (T 3 146)

# BEGIN BDD 1745 (T 3 147)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_RAW})) && (!({IP_NF_RAW}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 1734, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1734	{IP_NF_RAW}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1734	{IP_NF_RAW}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1745 (T 3 147)

# BEGIN BDD 1746 (T 3 148)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_MANGLE} || (!(false) || ({IP_NF_TARGET_CLASSIFY})) && (!({IP_NF_TARGET_CLASSIFY}) || (false))
Variables: 3886. 
Variable ordering: 461, 923, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	923	{IP_NF_TARGET_CLASSIFY}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	923	{IP_NF_TARGET_CLASSIFY}	1	5
7	461	{IP_NF_MANGLE}	2	6
# END BDD 1746 (T 3 148)

# BEGIN BDD 1747 (T 3 149)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK_MARK} && {IP_NF_IPTABLES} && {EXPERIMENTAL} || (!(false) || ({IP_NF_TARGET_CLUSTERIP})) && (!({IP_NF_TARGET_CLUSTERIP}) || (false))
Variables: 3886. 
Variable ordering: 399, 688, 1371, 1699, 1711, 3042, 3066
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	1699	{IP_NF_CONNTRACK_MARK}	0	4
6	1371	{NET}	0	5
7	688	{IP_NF_IPTABLES}	0	6
8	399	{IP_NF_TARGET_CLUSTERIP}	1	7
# END BDD 1747 (T 3 149)

# BEGIN BDD 1748 (T 3 150)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK_MARK} && {IP_NF_MANGLE} || (!(false) || ({IP_NF_TARGET_CONNMARK})) && (!({IP_NF_TARGET_CONNMARK}) || (false))
Variables: 3886. 
Variable ordering: 461, 1371, 1699, 1959, 3042, 3066
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1959	{IP_NF_TARGET_CONNMARK}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1959	{IP_NF_TARGET_CONNMARK}	1	4
6	1699	{IP_NF_CONNTRACK_MARK}	2	5
7	1371	{NET}	2	6
8	461	{IP_NF_MANGLE}	2	7
# END BDD 1748 (T 3 150)

# BEGIN BDD 1749 (T 3 151)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_MANGLE} || (!(false) || ({IP_NF_TARGET_DSCP})) && (!({IP_NF_TARGET_DSCP}) || (false))
Variables: 3886. 
Variable ordering: 461, 1371, 2965, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2965	{IP_NF_TARGET_DSCP}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2965	{IP_NF_TARGET_DSCP}	1	4
6	1371	{NET}	2	5
7	461	{IP_NF_MANGLE}	2	6
# END BDD 1749 (T 3 151)

# BEGIN BDD 1750 (T 3 152)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_MANGLE} || (!(false) || ({IP_NF_TARGET_ECN})) && (!({IP_NF_TARGET_ECN}) || (false))
Variables: 3886. 
Variable ordering: 461, 1371, 1433, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1433	{IP_NF_TARGET_ECN}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1433	{IP_NF_TARGET_ECN}	1	4
6	1371	{NET}	2	5
7	461	{IP_NF_MANGLE}	2	6
# END BDD 1750 (T 3 152)

# BEGIN BDD 1751 (T 3 153)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_TARGET_LOG})) && (!({IP_NF_TARGET_LOG}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 1422, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1422	{IP_NF_TARGET_LOG}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1422	{IP_NF_TARGET_LOG}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1751 (T 3 153)

# BEGIN BDD 1752 (T 3 154)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_MANGLE} || (!(false) || ({IP_NF_TARGET_MARK})) && (!({IP_NF_TARGET_MARK}) || (false))
Variables: 3886. 
Variable ordering: 461, 1021, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1021	{IP_NF_TARGET_MARK}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	1021	{IP_NF_TARGET_MARK}	1	5
7	461	{IP_NF_MANGLE}	2	6
# END BDD 1752 (T 3 154)

# BEGIN BDD 1753 (T 3 155)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_NAT} || (!(false) || ({IP_NF_TARGET_MASQUERADE})) && (!({IP_NF_TARGET_MASQUERADE}) || (false))
Variables: 3886. 
Variable ordering: 386, 876, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	876	{IP_NF_NAT}	0	4
6	386	{IP_NF_TARGET_MASQUERADE}	1	5
# END BDD 1753 (T 3 155)

# BEGIN BDD 1754 (T 3 156)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_NAT} || (!(false) || ({IP_NF_TARGET_NETMAP})) && (!({IP_NF_TARGET_NETMAP}) || (false))
Variables: 3886. 
Variable ordering: 876, 1371, 2874, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2874	{IP_NF_TARGET_NETMAP}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2874	{IP_NF_TARGET_NETMAP}	1	4
6	1371	{NET}	2	5
7	876	{IP_NF_NAT}	2	6
# END BDD 1754 (T 3 156)

# BEGIN BDD 1755 (T 3 157)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_RAW} && {IP_NF_CONNTRACK} || (!(false) || ({IP_NF_TARGET_NOTRACK})) && (!({IP_NF_TARGET_NOTRACK}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1702, 1734, 1742, 3042, 3066
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1742	{IP_NF_TARGET_NOTRACK}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1742	{IP_NF_TARGET_NOTRACK}	1	4
6	1734	{IP_NF_RAW}	2	5
7	1702	{IP_NF_CONNTRACK}	2	6
8	1371	{NET}	2	7
# END BDD 1755 (T 3 157)

# BEGIN BDD 1756 (T 3 158)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_NAT} || (!(false) || ({IP_NF_TARGET_REDIRECT})) && (!({IP_NF_TARGET_REDIRECT}) || (false))
Variables: 3886. 
Variable ordering: 84, 876, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	876	{IP_NF_NAT}	0	4
6	84	{IP_NF_TARGET_REDIRECT}	1	5
# END BDD 1756 (T 3 158)

# BEGIN BDD 1757 (T 3 159)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_FILTER} || (!(false) || ({IP_NF_TARGET_REJECT})) && (!({IP_NF_TARGET_REJECT}) || (false))
Variables: 3886. 
Variable ordering: 268, 1371, 2831, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	2831	{IP_NF_FILTER}	0	3
5	1371	{NET}	0	4
6	268	{IP_NF_TARGET_REJECT}	1	5
# END BDD 1757 (T 3 159)

# BEGIN BDD 1758 (T 3 160)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_NAT} || (!(false) || ({IP_NF_TARGET_SAME})) && (!({IP_NF_TARGET_SAME}) || (false))
Variables: 3886. 
Variable ordering: 876, 1371, 2666, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2666	{IP_NF_TARGET_SAME}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2666	{IP_NF_TARGET_SAME}	1	4
6	1371	{NET}	2	5
7	876	{IP_NF_NAT}	2	6
# END BDD 1758 (T 3 160)

# BEGIN BDD 1759 (T 3 161)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_TARGET_TCPMSS})) && (!({IP_NF_TARGET_TCPMSS}) || (false))
Variables: 3886. 
Variable ordering: 688, 1371, 1612, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1612	{IP_NF_TARGET_TCPMSS}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1612	{IP_NF_TARGET_TCPMSS}	1	4
6	1371	{NET}	2	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1759 (T 3 161)

# BEGIN BDD 1760 (T 3 162)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_MANGLE} || (!(false) || ({IP_NF_TARGET_TOS})) && (!({IP_NF_TARGET_TOS}) || (false))
Variables: 3886. 
Variable ordering: 461, 1232, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1232	{IP_NF_TARGET_TOS}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	1232	{IP_NF_TARGET_TOS}	1	5
7	461	{IP_NF_MANGLE}	2	6
# END BDD 1760 (T 3 162)

# BEGIN BDD 1761 (T 3 163)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({IP_NF_TARGET_ULOG})) && (!({IP_NF_TARGET_ULOG}) || (false))
Variables: 3886. 
Variable ordering: 688, 832, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	832	{IP_NF_TARGET_ULOG}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	832	{IP_NF_TARGET_ULOG}	1	5
7	688	{IP_NF_IPTABLES}	2	6
# END BDD 1761 (T 3 163)

# BEGIN BDD 1762 (T 3 164)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_NF_CONNTRACK} || (!(false) || ({IP_NF_TFTP})) && (!({IP_NF_TFTP}) || (false))
Variables: 3886. 
Variable ordering: 1218, 1371, 1702, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1702	{IP_NF_CONNTRACK}	0	3
5	1371	{NET}	0	4
6	1218	{IP_NF_TFTP}	1	5
# END BDD 1762 (T 3 164)

# BEGIN BDD 1763 (T 3 165)
BDD tree for {NET} && {IP_MROUTE} || (!(false) || ({IP_PIMSM_V1})) && (!({IP_PIMSM_V1}) || (false))
Variables: 3886. 
Variable ordering: 1169, 1371, 1746
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1746	{IP_PIMSM_V1}	1	0
3	1371	{NET}	2	1
4	1169	{IP_MROUTE}	2	3
# END BDD 1763 (T 3 165)

# BEGIN BDD 1764 (T 3 166)
BDD tree for {NET} && {IP_MROUTE} || (!(false) || ({IP_PIMSM_V2})) && (!({IP_PIMSM_V2}) || (false))
Variables: 3886. 
Variable ordering: 1169, 1371, 3127
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3127	{IP_PIMSM_V2}	1	0
3	1371	{NET}	2	1
4	1169	{IP_MROUTE}	2	3
# END BDD 1764 (T 3 166)

# BEGIN BDD 1765 (T 3 167)
BDD tree for {NET} && {INET} || (!(false) || ({IP_PNP})) && (!({IP_PNP}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2611, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2611	{IP_PNP}	1	0
3	3042	{INET}	0	1
4	2611	{IP_PNP}	1	3
5	1371	{NET}	2	4
# END BDD 1765 (T 3 167)

# BEGIN BDD 1766 (T 3 168)
BDD tree for {NET} && {IP_PNP} || (!(false) || ({IP_PNP_BOOTP})) && (!({IP_PNP_BOOTP}) || (false))
Variables: 3886. 
Variable ordering: 1105, 1371, 2611
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2611	{IP_PNP}	0	1
3	1371	{NET}	0	2
4	1105	{IP_PNP_BOOTP}	1	3
# END BDD 1766 (T 3 168)

# BEGIN BDD 1767 (T 3 169)
BDD tree for {NET} && {IP_PNP} || (!(false) || ({IP_PNP_DHCP})) && (!({IP_PNP_DHCP}) || (false))
Variables: 3886. 
Variable ordering: 241, 1371, 2611
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2611	{IP_PNP}	0	1
3	1371	{NET}	0	2
4	241	{IP_PNP_DHCP}	1	3
# END BDD 1767 (T 3 169)

# BEGIN BDD 1768 (T 3 170)
BDD tree for {NET} && {IP_PNP} || (!(false) || ({IP_PNP_RARP})) && (!({IP_PNP_RARP}) || (false))
Variables: 3886. 
Variable ordering: 275, 1371, 2611
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2611	{IP_PNP}	0	1
3	1371	{NET}	0	2
4	275	{IP_PNP_RARP}	1	3
# END BDD 1768 (T 3 170)

# BEGIN BDD 1769 (T 3 171)
BDD tree for {NET} && {IP_MULTIPLE_TABLES} && {NETFILTER} || (!(false) || ({IP_ROUTE_FWMARK})) && (!({IP_ROUTE_FWMARK}) || (false))
Variables: 3886. 
Variable ordering: 1180, 1371, 2168, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2168	{IP_ROUTE_FWMARK}	1	0
3	3066	{NETFILTER}	0	1
4	2168	{IP_ROUTE_FWMARK}	1	3
5	1371	{NET}	2	4
6	1180	{IP_MULTIPLE_TABLES}	2	5
# END BDD 1769 (T 3 171)

# BEGIN BDD 1770 (T 3 172)
BDD tree for {NET} && {IP_ADVANCED_ROUTER} || (!(false) || ({IP_ROUTE_MULTIPATH})) && (!({IP_ROUTE_MULTIPATH}) || (false))
Variables: 3886. 
Variable ordering: 563, 1371, 2375
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2375	{IP_ADVANCED_ROUTER}	0	1
3	1371	{NET}	0	2
4	563	{IP_ROUTE_MULTIPATH}	1	3
# END BDD 1770 (T 3 172)

# BEGIN BDD 1771 (T 3 173)
BDD tree for {NET} && {IP_ROUTE_MULTIPATH} || (!(false) || ({IP_ROUTE_MULTIPATH_CACHED})) && (!({IP_ROUTE_MULTIPATH_CACHED}) || (false))
Variables: 3886. 
Variable ordering: 563, 1371, 3218
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3218	{IP_ROUTE_MULTIPATH_CACHED}	1	0
3	1371	{NET}	2	1
4	563	{IP_ROUTE_MULTIPATH}	2	3
# END BDD 1771 (T 3 173)

# BEGIN BDD 1772 (T 3 174)
BDD tree for {NET} && {IP_ROUTE_MULTIPATH_CACHED} || (!(false) || ({IP_ROUTE_MULTIPATH_DRR})) && (!({IP_ROUTE_MULTIPATH_DRR}) || (false))
Variables: 3886. 
Variable ordering: 882, 1371, 3218
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3218	{IP_ROUTE_MULTIPATH_CACHED}	0	1
3	1371	{NET}	0	2
4	882	{IP_ROUTE_MULTIPATH_DRR}	1	3
# END BDD 1772 (T 3 174)

# BEGIN BDD 1773 (T 3 175)
BDD tree for {NET} && {IP_ROUTE_MULTIPATH_CACHED} || (!(false) || ({IP_ROUTE_MULTIPATH_RANDOM})) && (!({IP_ROUTE_MULTIPATH_RANDOM}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2007, 3218
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2007	{IP_ROUTE_MULTIPATH_RANDOM}	1	0
3	3218	{IP_ROUTE_MULTIPATH_CACHED}	0	1
4	2007	{IP_ROUTE_MULTIPATH_RANDOM}	1	3
5	1371	{NET}	2	4
# END BDD 1773 (T 3 175)

# BEGIN BDD 1774 (T 3 176)
BDD tree for {NET} && {IP_ROUTE_MULTIPATH_CACHED} || (!(false) || ({IP_ROUTE_MULTIPATH_RR})) && (!({IP_ROUTE_MULTIPATH_RR}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1438, 3218
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1438	{IP_ROUTE_MULTIPATH_RR}	1	0
3	3218	{IP_ROUTE_MULTIPATH_CACHED}	0	1
4	1438	{IP_ROUTE_MULTIPATH_RR}	1	3
5	1371	{NET}	2	4
# END BDD 1774 (T 3 176)

# BEGIN BDD 1775 (T 3 177)
BDD tree for {NET} && {IP_ROUTE_MULTIPATH_CACHED} || (!(false) || ({IP_ROUTE_MULTIPATH_WRANDOM})) && (!({IP_ROUTE_MULTIPATH_WRANDOM}) || (false))
Variables: 3886. 
Variable ordering: 948, 1371, 3218
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3218	{IP_ROUTE_MULTIPATH_CACHED}	0	1
3	1371	{NET}	0	2
4	948	{IP_ROUTE_MULTIPATH_WRANDOM}	1	3
# END BDD 1775 (T 3 177)

# BEGIN BDD 1776 (T 3 178)
BDD tree for {NET} && {IP_ADVANCED_ROUTER} || (!(false) || ({IP_ROUTE_VERBOSE})) && (!({IP_ROUTE_VERBOSE}) || (false))
Variables: 3886. 
Variable ordering: 648, 1371, 2375
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2375	{IP_ADVANCED_ROUTER}	0	1
3	1371	{NET}	0	2
4	648	{IP_ROUTE_VERBOSE}	1	3
# END BDD 1776 (T 3 178)

# BEGIN BDD 1777 (T 3 179)
BDD tree for {NET} && {INET} && {EXPERIMENTAL} && {IPV6} || {IPV6} || (!(false) || ({IP_SCTP})) && (!({IP_SCTP}) || (false))
Variables: 3886. 
Variable ordering: 493, 1371, 1437, 1711, 3042
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1437	{IPV6}	0	3
5	1371	{NET}	0	4
6	493	{IP_SCTP}	1	5
# END BDD 1777 (T 3 179)

# BEGIN BDD 1778 (T 3 180)
BDD tree for {NET} && {INET} || (!({NET} && {INET}) || ({IP_TCPDIAG})) && (!({IP_TCPDIAG}) || ({NET} && {INET}))
Variables: 3886. 
Variable ordering: 1371, 1684, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1684	{IP_TCPDIAG}	1	0
3	3042	{INET}	0	1
4	1684	{IP_TCPDIAG}	1	3
5	1371	{NET}	2	4
# END BDD 1778 (T 3 180)

# BEGIN BDD 1779 (T 3 181)
BDD tree for (!(false) || ({IP_TCPDIAG_IPV6})) && (!({IP_TCPDIAG_IPV6}) || ({NET} && {IP_TCPDIAG} && {IPV6} || {IP_TCPDIAG} && {IPV6}))
Variables: 3886. 
Variable ordering: 1371, 1437, 1684, 2000
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2000	{IP_TCPDIAG_IPV6}	1	0
3	1684	{IP_TCPDIAG}	2	1
4	1437	{IPV6}	2	3
5	1371	{NET}	2	4
# END BDD 1779 (T 3 181)

# BEGIN BDD 1780 (T 3 182)
BDD tree for {NET} && {INET} && {NETFILTER} || (!(false) || ({IP_VS})) && (!({IP_VS}) || (false))
Variables: 3886. 
Variable ordering: 382, 1371, 3042, 3066
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	382	{IP_VS}	1	4
# END BDD 1780 (T 3 182)

# BEGIN BDD 1781 (T 3 183)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_DEBUG})) && (!({IP_VS_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 382, 1371, 1620, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1620	{IP_VS_DEBUG}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1620	{IP_VS_DEBUG}	1	4
6	1371	{NET}	2	5
7	382	{IP_VS}	2	6
# END BDD 1781 (T 3 183)

# BEGIN BDD 1782 (T 3 184)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_DH})) && (!({IP_VS_DH}) || (false))
Variables: 3886. 
Variable ordering: 382, 1371, 1890, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1890	{IP_VS_DH}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1890	{IP_VS_DH}	1	4
6	1371	{NET}	2	5
7	382	{IP_VS}	2	6
# END BDD 1782 (T 3 184)

# BEGIN BDD 1783 (T 3 185)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} && {IP_VS_PROTO_TCP} || (!(false) || ({IP_VS_FTP})) && (!({IP_VS_FTP}) || (false))
Variables: 3886. 
Variable ordering: 382, 537, 1371, 2360, 3042, 3066
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	537	{IP_VS_FTP}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2360	{IP_VS_PROTO_TCP}	0	4
6	1371	{NET}	0	5
7	537	{IP_VS_FTP}	1	6
8	382	{IP_VS}	2	7
# END BDD 1783 (T 3 185)

# BEGIN BDD 1784 (T 3 186)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_LBLC})) && (!({IP_VS_LBLC}) || (false))
Variables: 3886. 
Variable ordering: 292, 382, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	382	{IP_VS}	0	4
6	292	{IP_VS_LBLC}	1	5
# END BDD 1784 (T 3 186)

# BEGIN BDD 1785 (T 3 187)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_LBLCR})) && (!({IP_VS_LBLCR}) || (false))
Variables: 3886. 
Variable ordering: 382, 1371, 2885, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2885	{IP_VS_LBLCR}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2885	{IP_VS_LBLCR}	1	4
6	1371	{NET}	2	5
7	382	{IP_VS}	2	6
# END BDD 1785 (T 3 187)

# BEGIN BDD 1786 (T 3 188)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_LC})) && (!({IP_VS_LC}) || (false))
Variables: 3886. 
Variable ordering: 382, 1371, 3042, 3066, 3132
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3132	{IP_VS_LC}	1	0
3	3066	{NETFILTER}	2	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	382	{IP_VS}	2	5
# END BDD 1786 (T 3 188)

# BEGIN BDD 1787 (T 3 189)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_NQ})) && (!({IP_VS_NQ}) || (false))
Variables: 3886. 
Variable ordering: 382, 1371, 1646, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1646	{IP_VS_NQ}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1646	{IP_VS_NQ}	1	4
6	1371	{NET}	2	5
7	382	{IP_VS}	2	6
# END BDD 1787 (T 3 189)

# BEGIN BDD 1788 (T 3 190)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_PROTO_AH})) && (!({IP_VS_PROTO_AH}) || (false))
Variables: 3886. 
Variable ordering: 382, 714, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	714	{IP_VS_PROTO_AH}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	714	{IP_VS_PROTO_AH}	1	5
7	382	{IP_VS}	2	6
# END BDD 1788 (T 3 190)

# BEGIN BDD 1789 (T 3 191)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_PROTO_ESP})) && (!({IP_VS_PROTO_ESP}) || (false))
Variables: 3886. 
Variable ordering: 382, 1371, 1809, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1809	{IP_VS_PROTO_ESP}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1809	{IP_VS_PROTO_ESP}	1	4
6	1371	{NET}	2	5
7	382	{IP_VS}	2	6
# END BDD 1789 (T 3 191)

# BEGIN BDD 1790 (T 3 192)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_PROTO_TCP})) && (!({IP_VS_PROTO_TCP}) || (false))
Variables: 3886. 
Variable ordering: 382, 1371, 2360, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2360	{IP_VS_PROTO_TCP}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2360	{IP_VS_PROTO_TCP}	1	4
6	1371	{NET}	2	5
7	382	{IP_VS}	2	6
# END BDD 1790 (T 3 192)

# BEGIN BDD 1791 (T 3 193)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_PROTO_UDP})) && (!({IP_VS_PROTO_UDP}) || (false))
Variables: 3886. 
Variable ordering: 45, 382, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	382	{IP_VS}	0	4
6	45	{IP_VS_PROTO_UDP}	1	5
# END BDD 1791 (T 3 193)

# BEGIN BDD 1792 (T 3 194)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_RR})) && (!({IP_VS_RR}) || (false))
Variables: 3886. 
Variable ordering: 382, 567, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	567	{IP_VS_RR}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	567	{IP_VS_RR}	1	5
7	382	{IP_VS}	2	6
# END BDD 1792 (T 3 194)

# BEGIN BDD 1793 (T 3 195)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_SED})) && (!({IP_VS_SED}) || (false))
Variables: 3886. 
Variable ordering: 382, 1344, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1344	{IP_VS_SED}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	1344	{IP_VS_SED}	1	5
7	382	{IP_VS}	2	6
# END BDD 1793 (T 3 195)

# BEGIN BDD 1794 (T 3 196)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_SH})) && (!({IP_VS_SH}) || (false))
Variables: 3886. 
Variable ordering: 382, 1371, 2209, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2209	{IP_VS_SH}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	2209	{IP_VS_SH}	1	4
6	1371	{NET}	2	5
7	382	{IP_VS}	2	6
# END BDD 1794 (T 3 196)

# BEGIN BDD 1795 (T 3 197)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!({NET} && {INET} && {NETFILTER} && {IP_VS}) || ({IP_VS_TAB_BITS})) && (!({IP_VS_TAB_BITS}) || ({NET} && {INET} && {NETFILTER} && {IP_VS}))
Variables: 3886. 
Variable ordering: 55, 382, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	382	{IP_VS}	0	4
6	55	{IP_VS_TAB_BITS}	1	5
# END BDD 1795 (T 3 197)

# BEGIN BDD 1796 (T 3 198)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_WLC})) && (!({IP_VS_WLC}) || (false))
Variables: 3886. 
Variable ordering: 382, 525, 1371, 3042, 3066
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	525	{IP_VS_WLC}	1	0
3	3066	{NETFILTER}	0	1
4	3042	{INET}	0	3
5	1371	{NET}	0	4
6	525	{IP_VS_WLC}	1	5
7	382	{IP_VS}	2	6
# END BDD 1796 (T 3 198)

# BEGIN BDD 1797 (T 3 199)
BDD tree for {NET} && {INET} && {NETFILTER} && {IP_VS} || (!(false) || ({IP_VS_WRR})) && (!({IP_VS_WRR}) || (false))
Variables: 3886. 
Variable ordering: 128, 382, 1371, 3042, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	382	{IP_VS}	0	4
6	128	{IP_VS_WRR}	1	5
# END BDD 1797 (T 3 199)

# BEGIN BDD 1798 (T 3 200)
BDD tree for {IRDA} || (!(false) || ({IRCOMM})) && (!({IRCOMM}) || (false))
Variables: 3886. 
Variable ordering: 605, 3242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	605	{IRCOMM}	1	2
# END BDD 1798 (T 3 200)

# BEGIN BDD 1799 (T 3 201)
BDD tree for {NET} || (!(false) || ({IRDA})) && (!({IRDA}) || (false))
Variables: 3886. 
Variable ordering: 1371, 3242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	1	0
3	1371	{NET}	2	1
# END BDD 1799 (T 3 201)

# BEGIN BDD 1800 (T 3 202)
BDD tree for {IRDA} || (!(false) || ({IRDA_CACHE_LAST_LSAP})) && (!({IRDA_CACHE_LAST_LSAP}) || (false))
Variables: 3886. 
Variable ordering: 2039, 3242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	2039	{IRDA_CACHE_LAST_LSAP}	1	2
# END BDD 1800 (T 3 202)

# BEGIN BDD 1801 (T 3 203)
BDD tree for {IRDA} || (!(false) || ({IRDA_DEBUG})) && (!({IRDA_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 3242, 3258
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3258	{IRDA_DEBUG}	1	0
3	3242	{IRDA}	2	1
# END BDD 1801 (T 3 203)

# BEGIN BDD 1802 (T 3 204)
BDD tree for {IRDA} || (!(false) || ({IRDA_FAST_RR})) && (!({IRDA_FAST_RR}) || (false))
Variables: 3886. 
Variable ordering: 2548, 3242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	2548	{IRDA_FAST_RR}	1	2
# END BDD 1802 (T 3 204)

# BEGIN BDD 1803 (T 3 205)
BDD tree for {IRDA} || (!(false) || ({IRDA_ULTRA})) && (!({IRDA_ULTRA}) || (false))
Variables: 3886. 
Variable ordering: 811, 3242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	811	{IRDA_ULTRA}	1	2
# END BDD 1803 (T 3 205)

# BEGIN BDD 1804 (T 3 206)
BDD tree for {IRDA} || (!(false) || ({IRLAN})) && (!({IRLAN}) || (false))
Variables: 3886. 
Variable ordering: 2032, 3242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	2032	{IRLAN}	1	2
# END BDD 1804 (T 3 206)

# BEGIN BDD 1805 (T 3 207)
BDD tree for {IRDA} && {PPP} || (!(false) || ({IRNET})) && (!({IRNET}) || (false))
Variables: 3886. 
Variable ordering: 850, 2232, 3242
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	2232	{PPP}	0	2
4	850	{IRNET}	1	3
# END BDD 1805 (T 3 207)

# BEGIN BDD 1806 (T 3 208)
BDD tree for {IRDA} && {BROKEN_ON_SMP} || (!(false) || ({IRPORT_SIR})) && (!({IRPORT_SIR}) || (false))
Variables: 3886. 
Variable ordering: 1187, 2982, 3242
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	2982	{BROKEN_ON_SMP}	0	2
4	1187	{IRPORT_SIR}	1	3
# END BDD 1806 (T 3 208)

# BEGIN BDD 1807 (T 3 209)
BDD tree for {SMP} && {X86_IO_APIC} || (!({SMP} && {X86_IO_APIC}) || ({IRQBALANCE})) && (!({IRQBALANCE}) || ({SMP} && {X86_IO_APIC}))
Variables: 3886. 
Variable ordering: 566, 607, 2842
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2842	{IRQBALANCE}	1	0
3	607	{SMP}	2	1
4	566	{X86_IO_APIC}	2	3
# END BDD 1807 (T 3 209)

# BEGIN BDD 1808 (T 3 210)
BDD tree for {IRDA} || (!(false) || ({IRTTY_SIR})) && (!({IRTTY_SIR}) || (false))
Variables: 3886. 
Variable ordering: 3153, 3242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	3153	{IRTTY_SIR}	1	2
# END BDD 1808 (T 3 210)

# BEGIN BDD 1809 (T 3 211)
BDD tree for {X86_VOYAGER} && {X86_VISWS} || (!(false) || ({ISA})) && (!({ISA}) || (false))
Variables: 3886. 
Variable ordering: 362, 1185, 1969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1185	{ISA}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1185	{ISA}	1	3
5	362	{X86_VISWS}	2	4
# END BDD 1809 (T 3 211)

# BEGIN BDD 1810 (T 3 212)
BDD tree for {PNP} && {ISA} || (!(false) || ({ISAPNP})) && (!({ISAPNP}) || ({SND_INTERWAVE} && {M68K} && {SOUND} && {ISA} && {SND}))
Variables: 3886. 
Variable ordering: 1185, 1228, 1738, 1987, 2533, 2770, 3327
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1738	{ISAPNP}	1	0
3	3327	{PNP}	0	1
4	1738	{ISAPNP}	1	3
5	2770	{M68K}	3	1
6	2533	{SND_INTERWAVE}	3	5
7	1987	{SND}	3	6
8	1738	{ISAPNP}	1	7
9	1228	{SOUND}	4	8
10	1185	{ISA}	2	9
# END BDD 1810 (T 3 212)

# BEGIN BDD 1811 (T 3 213)
BDD tree for (!(true) || ({ISA_DMA_API})) && (!({ISA_DMA_API}) || (true))
Variables: 3886. 
Variable ordering: 3257
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3257	{ISA_DMA_API}	0	1
# END BDD 1811 (T 3 213)

# BEGIN BDD 1812 (T 3 214)
BDD tree for {NET} || (!(false) || ({ISDN})) && (!({ISDN}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1671
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	1	0
3	1371	{NET}	2	1
# END BDD 1812 (T 3 214)

# BEGIN BDD 1813 (T 3 215)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} || (!(false) || ({ISDN_AUDIO})) && (!({ISDN_AUDIO}) || (false))
Variables: 3886. 
Variable ordering: 687, 1371, 1671, 2586
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2586	{ISDN_AUDIO}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	687	{ISDN_I4L}	2	4
# END BDD 1813 (T 3 215)

# BEGIN BDD 1814 (T 3 216)
BDD tree for {ISDN} || (!(false) || ({ISDN_CAPI})) && (!({ISDN_CAPI}) || (false))
Variables: 3886. 
Variable ordering: 1671, 2795
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2795	{ISDN_CAPI}	1	0
3	1671	{ISDN}	2	1
# END BDD 1814 (T 3 216)

# BEGIN BDD 1815 (T 3 217)
BDD tree for {ISDN_CAPI} || (!(false) || ({ISDN_CAPI_CAPI20})) && (!({ISDN_CAPI_CAPI20}) || (false))
Variables: 3886. 
Variable ordering: 593, 2795
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2795	{ISDN_CAPI}	0	1
3	593	{ISDN_CAPI_CAPI20}	1	2
# END BDD 1815 (T 3 217)

# BEGIN BDD 1816 (T 3 218)
BDD tree for {ISDN_CAPI} && {ISDN_I4L} || (!(false) || ({ISDN_CAPI_CAPIDRV})) && (!({ISDN_CAPI_CAPIDRV}) || (false))
Variables: 3886. 
Variable ordering: 687, 1718, 2795
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1718	{ISDN_CAPI_CAPIDRV}	1	0
3	2795	{ISDN_CAPI}	0	1
4	1718	{ISDN_CAPI_CAPIDRV}	1	3
5	687	{ISDN_I4L}	2	4
# END BDD 1816 (T 3 218)

# BEGIN BDD 1817 (T 3 219)
BDD tree for (!({ISDN_CAPI_CAPIFS_BOOL} && {ISDN_CAPI_CAPI20}) || ({ISDN_CAPI_CAPIFS})) && (!({ISDN_CAPI_CAPIFS}) || ({ISDN_CAPI_CAPIFS_BOOL} && {ISDN_CAPI_CAPI20}))
Variables: 3886. 
Variable ordering: 53, 369, 593
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	593	{ISDN_CAPI_CAPI20}	1	0
3	369	{ISDN_CAPI_CAPIFS_BOOL}	1	2
4	593	{ISDN_CAPI_CAPI20}	0	1
5	369	{ISDN_CAPI_CAPIFS_BOOL}	0	4
6	53	{ISDN_CAPI_CAPIFS}	3	5
# END BDD 1817 (T 3 219)

# BEGIN BDD 1818 (T 3 220)
BDD tree for {ISDN_CAPI_MIDDLEWARE} && {ISDN_CAPI_CAPI20} || (!(false) || ({ISDN_CAPI_CAPIFS_BOOL})) && (!({ISDN_CAPI_CAPIFS_BOOL}) || (false))
Variables: 3886. 
Variable ordering: 369, 593, 3099
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3099	{ISDN_CAPI_MIDDLEWARE}	0	1
3	593	{ISDN_CAPI_CAPI20}	0	2
4	369	{ISDN_CAPI_CAPIFS_BOOL}	1	3
# END BDD 1818 (T 3 220)

# BEGIN BDD 1819 (T 3 221)
BDD tree for {ISDN_CAPI} && {EXPERIMENTAL} || (!(false) || ({ISDN_CAPI_MIDDLEWARE})) && (!({ISDN_CAPI_MIDDLEWARE}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2795, 3099
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3099	{ISDN_CAPI_MIDDLEWARE}	1	0
3	2795	{ISDN_CAPI}	2	1
4	1711	{EXPERIMENTAL}	2	3
# END BDD 1819 (T 3 221)

# BEGIN BDD 1820 (T 3 222)
BDD tree for {NET} && {ISDN} && {ISDN_CAPI} && {CAPI_EICON} && {PROC_FS} && {PCI} || (!(false) || ({ISDN_DIVAS})) && (!({ISDN_DIVAS}) || (false))
Variables: 3886. 
Variable ordering: 210, 840, 1115, 1371, 1671, 2795, 3023
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3023	{ISDN_DIVAS}	1	0
3	2795	{ISDN_CAPI}	2	1
4	1671	{ISDN}	2	3
5	1371	{NET}	2	4
6	1115	{PROC_FS}	2	5
7	840	{CAPI_EICON}	2	6
8	210	{PCI}	2	7
# END BDD 1820 (T 3 222)

# BEGIN BDD 1821 (T 3 223)
BDD tree for {NET} && {ISDN} && {ISDN_CAPI} && {ISDN_DIVAS} || (!(false) || ({ISDN_DIVAS_BRIPCI})) && (!({ISDN_DIVAS_BRIPCI}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1671, 2462, 2795, 3023
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2462	{ISDN_DIVAS_BRIPCI}	1	0
3	3023	{ISDN_DIVAS}	0	1
4	2795	{ISDN_CAPI}	0	3
5	2462	{ISDN_DIVAS_BRIPCI}	1	4
6	1671	{ISDN}	2	5
7	1371	{NET}	2	6
# END BDD 1821 (T 3 223)

# BEGIN BDD 1822 (T 3 224)
BDD tree for {NET} && {ISDN} && {ISDN_DIVAS} && {ISDN_CAPI} || (!(false) || ({ISDN_DIVAS_DIVACAPI})) && (!({ISDN_DIVAS_DIVACAPI}) || (false))
Variables: 3886. 
Variable ordering: 613, 1371, 1671, 2795, 3023
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3023	{ISDN_DIVAS}	0	1
3	2795	{ISDN_CAPI}	0	2
4	1671	{ISDN}	0	3
5	1371	{NET}	0	4
6	613	{ISDN_DIVAS_DIVACAPI}	1	5
# END BDD 1822 (T 3 224)

# BEGIN BDD 1823 (T 3 225)
BDD tree for {NET} && {ISDN} && {ISDN_CAPI} && {ISDN_DIVAS} && true && true || (!(false) || ({ISDN_DIVAS_MAINT})) && (!({ISDN_DIVAS_MAINT}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1614, 1671, 2795, 3023
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1614	{ISDN_DIVAS_MAINT}	1	0
3	3023	{ISDN_DIVAS}	0	1
4	2795	{ISDN_CAPI}	0	3
5	1671	{ISDN}	0	4
6	1614	{ISDN_DIVAS_MAINT}	1	5
7	1371	{NET}	2	6
# END BDD 1823 (T 3 225)

# BEGIN BDD 1824 (T 3 226)
BDD tree for {NET} && {ISDN} && {ISDN_CAPI} && {ISDN_DIVAS} || (!(false) || ({ISDN_DIVAS_PRIPCI})) && (!({ISDN_DIVAS_PRIPCI}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1671, 2739, 2795, 3023
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2739	{ISDN_DIVAS_PRIPCI}	1	0
3	3023	{ISDN_DIVAS}	0	1
4	2795	{ISDN_CAPI}	0	3
5	2739	{ISDN_DIVAS_PRIPCI}	1	4
6	1671	{ISDN}	2	5
7	1371	{NET}	2	6
# END BDD 1824 (T 3 226)

# BEGIN BDD 1825 (T 3 227)
BDD tree for {NET} && {ISDN} && {ISDN_CAPI} && {ISDN_DIVAS} || (!(false) || ({ISDN_DIVAS_USERIDI})) && (!({ISDN_DIVAS_USERIDI}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1671, 1896, 2795, 3023
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1896	{ISDN_DIVAS_USERIDI}	1	0
3	3023	{ISDN_DIVAS}	0	1
4	2795	{ISDN_CAPI}	0	3
5	1896	{ISDN_DIVAS_USERIDI}	1	4
6	1671	{ISDN}	2	5
7	1371	{NET}	2	6
# END BDD 1825 (T 3 227)

# BEGIN BDD 1826 (T 3 228)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} || (!(false) || ({ISDN_DIVERSION})) && (!({ISDN_DIVERSION}) || (false))
Variables: 3886. 
Variable ordering: 498, 687, 1371, 1671
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	0	1
3	1371	{NET}	0	2
4	687	{ISDN_I4L}	0	3
5	498	{ISDN_DIVERSION}	1	4
# END BDD 1826 (T 3 228)

# BEGIN BDD 1827 (T 3 229)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISA} || (!(false) || ({ISDN_DRV_ACT2000})) && (!({ISDN_DRV_ACT2000}) || (false))
Variables: 3886. 
Variable ordering: 329, 687, 1185, 1371, 1671
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	0	1
3	1371	{NET}	0	2
4	1185	{ISA}	0	3
5	687	{ISDN_I4L}	0	4
6	329	{ISDN_DRV_ACT2000}	1	5
# END BDD 1827 (T 3 229)

# BEGIN BDD 1828 (T 3 230)
BDD tree for {NET} && {ISDN} && {ISDN_CAPI} && {ISDN_DRV_AVMB1_B1PCMCIA} && {PCMCIA} || (!(false) || ({ISDN_DRV_AVMB1_AVM_CS})) && (!({ISDN_DRV_AVMB1_AVM_CS}) || (false))
Variables: 3886. 
Variable ordering: 359, 1371, 1671, 1970, 2001, 2795
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2795	{ISDN_CAPI}	0	1
3	2001	{PCMCIA}	0	2
4	1970	{ISDN_DRV_AVMB1_B1PCMCIA}	0	3
5	1671	{ISDN}	0	4
6	1371	{NET}	0	5
7	359	{ISDN_DRV_AVMB1_AVM_CS}	1	6
# END BDD 1828 (T 3 230)

# BEGIN BDD 1829 (T 3 231)
BDD tree for {NET} && {ISDN} && {CAPI_AVM} && {ISDN_CAPI} && {ISA} || (!(false) || ({ISDN_DRV_AVMB1_B1ISA})) && (!({ISDN_DRV_AVMB1_B1ISA}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1328, 1371, 1671, 2795, 3161
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3161	{ISDN_DRV_AVMB1_B1ISA}	1	0
3	2795	{ISDN_CAPI}	2	1
4	1671	{ISDN}	2	3
5	1371	{NET}	2	4
6	1328	{CAPI_AVM}	2	5
7	1185	{ISA}	2	6
# END BDD 1829 (T 3 231)

# BEGIN BDD 1830 (T 3 232)
BDD tree for {NET} && {ISDN} && {CAPI_AVM} && {ISDN_CAPI} && {PCI} || (!(false) || ({ISDN_DRV_AVMB1_B1PCI})) && (!({ISDN_DRV_AVMB1_B1PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 1328, 1371, 1671, 2364, 2795
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2364	{ISDN_DRV_AVMB1_B1PCI}	1	0
3	2795	{ISDN_CAPI}	0	1
4	2364	{ISDN_DRV_AVMB1_B1PCI}	1	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	1328	{CAPI_AVM}	2	6
8	210	{PCI}	2	7
# END BDD 1830 (T 3 232)

# BEGIN BDD 1831 (T 3 233)
BDD tree for {NET} && {ISDN} && {ISDN_CAPI} && {ISDN_DRV_AVMB1_B1PCI} || (!(false) || ({ISDN_DRV_AVMB1_B1PCIV4})) && (!({ISDN_DRV_AVMB1_B1PCIV4}) || (false))
Variables: 3886. 
Variable ordering: 865, 1371, 1671, 2364, 2795
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2795	{ISDN_CAPI}	0	1
3	2364	{ISDN_DRV_AVMB1_B1PCI}	0	2
4	1671	{ISDN}	0	3
5	1371	{NET}	0	4
6	865	{ISDN_DRV_AVMB1_B1PCIV4}	1	5
# END BDD 1831 (T 3 233)

# BEGIN BDD 1832 (T 3 234)
BDD tree for {NET} && {ISDN} && {CAPI_AVM} && {ISDN_CAPI} || (!(false) || ({ISDN_DRV_AVMB1_B1PCMCIA})) && (!({ISDN_DRV_AVMB1_B1PCMCIA}) || (false))
Variables: 3886. 
Variable ordering: 1328, 1371, 1671, 1970, 2795
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1970	{ISDN_DRV_AVMB1_B1PCMCIA}	1	0
3	2795	{ISDN_CAPI}	0	1
4	1970	{ISDN_DRV_AVMB1_B1PCMCIA}	1	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	1328	{CAPI_AVM}	2	6
# END BDD 1832 (T 3 234)

# BEGIN BDD 1833 (T 3 235)
BDD tree for {NET} && {ISDN} && {CAPI_AVM} && {ISDN_CAPI} && {PCI} || (!(false) || ({ISDN_DRV_AVMB1_C4})) && (!({ISDN_DRV_AVMB1_C4}) || (false))
Variables: 3886. 
Variable ordering: 210, 1328, 1371, 1671, 1873, 2795
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1873	{ISDN_DRV_AVMB1_C4}	1	0
3	2795	{ISDN_CAPI}	0	1
4	1873	{ISDN_DRV_AVMB1_C4}	1	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	1328	{CAPI_AVM}	2	6
8	210	{PCI}	2	7
# END BDD 1833 (T 3 235)

# BEGIN BDD 1834 (T 3 236)
BDD tree for {NET} && {ISDN} && {CAPI_AVM} && {ISDN_CAPI} && {ISA} || (!(false) || ({ISDN_DRV_AVMB1_T1ISA})) && (!({ISDN_DRV_AVMB1_T1ISA}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1328, 1371, 1495, 1671, 2795
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1495	{ISDN_DRV_AVMB1_T1ISA}	1	0
3	2795	{ISDN_CAPI}	0	1
4	1671	{ISDN}	0	3
5	1495	{ISDN_DRV_AVMB1_T1ISA}	1	4
6	1371	{NET}	2	5
7	1328	{CAPI_AVM}	2	6
8	1185	{ISA}	2	7
# END BDD 1834 (T 3 236)

# BEGIN BDD 1835 (T 3 237)
BDD tree for {NET} && {ISDN} && {CAPI_AVM} && {ISDN_CAPI} && {PCI} || (!(false) || ({ISDN_DRV_AVMB1_T1PCI})) && (!({ISDN_DRV_AVMB1_T1PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 900, 1328, 1371, 1671, 2795
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	900	{ISDN_DRV_AVMB1_T1PCI}	1	0
3	2795	{ISDN_CAPI}	0	1
4	1671	{ISDN}	0	3
5	1371	{NET}	0	4
6	1328	{CAPI_AVM}	0	5
7	900	{ISDN_DRV_AVMB1_T1PCI}	1	6
8	210	{PCI}	2	7
# END BDD 1835 (T 3 237)

# BEGIN BDD 1836 (T 3 238)
BDD tree for {ISDN_CAPI} || (!(false) || ({ISDN_DRV_AVMB1_VERBOSE_REASON})) && (!({ISDN_DRV_AVMB1_VERBOSE_REASON}) || (false))
Variables: 3886. 
Variable ordering: 2720, 2795
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2795	{ISDN_CAPI}	0	1
3	2720	{ISDN_DRV_AVMB1_VERBOSE_REASON}	1	2
# END BDD 1836 (T 3 238)

# BEGIN BDD 1837 (T 3 239)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} || (!(false) || ({ISDN_DRV_HISAX})) && (!({ISDN_DRV_HISAX}) || (false))
Variables: 3886. 
Variable ordering: 687, 839, 1371, 1671
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	839	{ISDN_DRV_HISAX}	1	0
3	1671	{ISDN}	0	1
4	1371	{NET}	0	3
5	839	{ISDN_DRV_HISAX}	1	4
6	687	{ISDN_I4L}	2	5
# END BDD 1837 (T 3 239)

# BEGIN BDD 1838 (T 3 240)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISA} || (!(false) || ({ISDN_DRV_ICN})) && (!({ISDN_DRV_ICN}) || (false))
Variables: 3886. 
Variable ordering: 687, 1185, 1371, 1671, 1939
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1939	{ISDN_DRV_ICN}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	1185	{ISA}	2	4
6	687	{ISDN_I4L}	2	5
# END BDD 1838 (T 3 240)

# BEGIN BDD 1839 (T 3 241)
BDD tree for {NET} && {ISDN_I4L} && {ISDN} && {BROKEN_ON_SMP} || (!(false) || ({ISDN_DRV_LOOP})) && (!({ISDN_DRV_LOOP}) || (false))
Variables: 3886. 
Variable ordering: 687, 1371, 1671, 1954, 2982
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1954	{ISDN_DRV_LOOP}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	1954	{ISDN_DRV_LOOP}	1	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1839 (T 3 241)

# BEGIN BDD 1840 (T 3 242)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISA} && {BROKEN} || {PPC} || (!(false) || ({ISDN_DRV_PCBIT})) && (!({ISDN_DRV_PCBIT}) || (false))
Variables: 3886. 
Variable ordering: 687, 894, 1185, 1371, 1671, 2059, 2673
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	894	{ISDN_DRV_PCBIT}	1	0
3	2673	{PPC}	0	1
4	2059	{BROKEN}	3	1
5	1671	{ISDN}	0	4
6	1371	{NET}	0	5
7	1185	{ISA}	0	6
8	894	{ISDN_DRV_PCBIT}	1	7
9	687	{ISDN_I4L}	2	8
# END BDD 1840 (T 3 242)

# BEGIN BDD 1841 (T 3 243)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISA} || (!(false) || ({ISDN_DRV_SC})) && (!({ISDN_DRV_SC}) || (false))
Variables: 3886. 
Variable ordering: 687, 1185, 1191, 1371, 1671
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1191	{ISDN_DRV_SC}	1	0
3	1671	{ISDN}	0	1
4	1371	{NET}	0	3
5	1191	{ISDN_DRV_SC}	1	4
6	1185	{ISA}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1841 (T 3 243)

# BEGIN BDD 1842 (T 3 244)
BDD tree for {NET} && {ISDN} || (!(false) || ({ISDN_I4L})) && (!({ISDN_I4L}) || (false))
Variables: 3886. 
Variable ordering: 687, 1371, 1671
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1671	{ISDN}	0	1
3	1371	{NET}	0	2
4	687	{ISDN_I4L}	1	3
# END BDD 1842 (T 3 244)

# BEGIN BDD 1843 (T 3 245)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_PPP} || (!(false) || ({ISDN_MPP})) && (!({ISDN_MPP}) || (false))
Variables: 3886. 
Variable ordering: 687, 1371, 1671, 2489, 3111
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2489	{ISDN_MPP}	1	0
3	3111	{ISDN_PPP}	0	1
4	2489	{ISDN_MPP}	1	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1843 (T 3 245)

# BEGIN BDD 1844 (T 3 246)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {INET} || (!(false) || ({ISDN_PPP})) && (!({ISDN_PPP}) || (false))
Variables: 3886. 
Variable ordering: 687, 1371, 1671, 3042, 3111
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3111	{ISDN_PPP}	1	0
3	3042	{INET}	2	1
4	1671	{ISDN}	2	3
5	1371	{NET}	2	4
6	687	{ISDN_I4L}	2	5
# END BDD 1844 (T 3 246)

# BEGIN BDD 1845 (T 3 247)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_PPP} || (!(false) || ({ISDN_PPP_BSDCOMP})) && (!({ISDN_PPP_BSDCOMP}) || (false))
Variables: 3886. 
Variable ordering: 687, 1371, 1671, 2268, 3111
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2268	{ISDN_PPP_BSDCOMP}	1	0
3	3111	{ISDN_PPP}	0	1
4	2268	{ISDN_PPP_BSDCOMP}	1	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1845 (T 3 247)

# BEGIN BDD 1846 (T 3 248)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_PPP} || (!(false) || ({ISDN_PPP_VJ})) && (!({ISDN_PPP_VJ}) || (false))
Variables: 3886. 
Variable ordering: 687, 1371, 1671, 2202, 3111
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2202	{ISDN_PPP_VJ}	1	0
3	3111	{ISDN_PPP}	0	1
4	2202	{ISDN_PPP_VJ}	1	3
5	1671	{ISDN}	2	4
6	1371	{NET}	2	5
7	687	{ISDN_I4L}	2	6
# END BDD 1846 (T 3 248)

# BEGIN BDD 1847 (T 3 249)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {ISDN_AUDIO} || (!(false) || ({ISDN_TTY_FAX})) && (!({ISDN_TTY_FAX}) || (false))
Variables: 3886. 
Variable ordering: 687, 1371, 1671, 2586, 3179
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3179	{ISDN_TTY_FAX}	1	0
3	2586	{ISDN_AUDIO}	2	1
4	1671	{ISDN}	2	3
5	1371	{NET}	2	4
6	687	{ISDN_I4L}	2	5
# END BDD 1847 (T 3 249)

# BEGIN BDD 1848 (T 3 250)
BDD tree for {NET} && {ISDN} && {ISDN_I4L} && {X25} || (!(false) || ({ISDN_X25})) && (!({ISDN_X25}) || (false))
Variables: 3886. 
Variable ordering: 218, 687, 1371, 1671, 3046
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3046	{ISDN_X25}	1	0
3	1671	{ISDN}	2	1
4	1371	{NET}	2	3
5	687	{ISDN_I4L}	2	4
6	218	{X25}	2	5
# END BDD 1848 (T 3 250)

# BEGIN BDD 1849 (T 3 251)
BDD tree for {NETDEVICES} && {PPC_ISERIES} || (!(false) || ({ISERIES_VETH})) && (!({ISERIES_VETH}) || (false))
Variables: 3886. 
Variable ordering: 1370, 1854, 2196
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2196	{NETDEVICES}	0	1
3	1854	{PPC_ISERIES}	0	2
4	1370	{ISERIES_VETH}	1	3
# END BDD 1849 (T 3 251)

# BEGIN BDD 1850 (T 3 252)
BDD tree for {SERIAL_NONSTANDARD} || (!(false) || ({ISI})) && (!({ISI}) || (false))
Variables: 3886. 
Variable ordering: 2837, 3293
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3293	{ISI}	1	0
3	2837	{SERIAL_NONSTANDARD}	2	1
# END BDD 1850 (T 3 252)

# BEGIN BDD 1851 (T 3 253)
BDD tree for {I2C} && {ARCH_OMAP_OTG} || (!({USB_GADGET_OMAP} && true && {ARCH_OMAP} && {MACH_OMAP_H2} || {MACH_OMAP_H3} || {USB_OHCI_HCD} && {USB} && {USB_ARCH_HAS_OHCI} && {MACH_OMAP_H2} || {MACH_OMAP_H3}) || ({ISP1301_OMAP})) && (!({ISP1301_OMAP}) || ({USB_GADGET_OMAP} && true && {ARCH_OMAP} && {MACH_OMAP_H2} || {MACH_OMAP_H3} || {USB_OHCI_HCD} && {USB} && {USB_ARCH_HAS_OHCI} && {MACH_OMAP_H2} || {MACH_OMAP_H3}))
Variables: 3886. 
Variable ordering: 288, 706, 726, 749, 864, 1032, 1369, 1965, 2104, 2705
Vertices: 30
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2104	{ISP1301_OMAP}	1	0
3	2705	{USB}	1	0
4	2705	{USB}	0	1
5	2104	{ISP1301_OMAP}	3	4
6	1965	{USB_OHCI_HCD}	2	5
7	1369	{MACH_OMAP_H3}	2	6
8	864	{USB_ARCH_HAS_OHCI}	2	7
9	1032	{I2C}	2	1
10	1032	{I2C}	7	1
11	864	{USB_ARCH_HAS_OHCI}	9	10
12	726	{ARCH_OMAP_OTG}	8	11
13	864	{USB_ARCH_HAS_OHCI}	2	6
14	1032	{I2C}	6	1
15	864	{USB_ARCH_HAS_OHCI}	9	14
17	706	{MACH_OMAP_H2}	12	16
16	726	{ARCH_OMAP_OTG}	13	15
19	1369	{MACH_OMAP_H3}	2	18
18	2104	{ISP1301_OMAP}	0	1
21	1032	{I2C}	19	1
20	749	{ARCH_OMAP}	8	19
23	726	{ARCH_OMAP_OTG}	20	22
22	749	{ARCH_OMAP}	11	21
25	1032	{I2C}	18	1
24	749	{ARCH_OMAP}	13	18
27	726	{ARCH_OMAP_OTG}	24	26
26	749	{ARCH_OMAP}	15	25
29	288	{USB_GADGET_OMAP}	17	28
28	706	{MACH_OMAP_H2}	23	27
# END BDD 1851 (T 3 253)

# BEGIN BDD 1852 (T 3 254)
BDD tree for {ISA} && {CD_NO_IDESCSI} || (!(false) || ({ISP16_CDI})) && (!({ISP16_CDI}) || (false))
Variables: 3886. 
Variable ordering: 111, 654, 1185
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	654	{ISP16_CDI}	1	0
3	1185	{ISA}	0	1
4	654	{ISP16_CDI}	1	3
5	111	{CD_NO_IDESCSI}	2	4
# END BDD 1852 (T 3 254)

# BEGIN BDD 1853 (T 3 255)
BDD tree for {STALDRV} && {BROKEN_ON_SMP} || (!(false) || ({ISTALLION})) && (!({ISTALLION}) || (false))
Variables: 3886. 
Variable ordering: 1538, 1710, 2982
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1710	{ISTALLION}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	1710	{ISTALLION}	1	3
5	1538	{STALDRV}	2	4
# END BDD 1853 (T 3 255)

# BEGIN BDD 1854 (T 3 256)
BDD tree for (!({QTRONIX_KEYBOARD}) || ({IT8172_CIR})) && (!({IT8172_CIR}) || ({QTRONIX_KEYBOARD}))
Variables: 3886. 
Variable ordering: 1766, 2992
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2992	{QTRONIX_KEYBOARD}	1	0
3	2992	{QTRONIX_KEYBOARD}	0	1
4	1766	{IT8172_CIR}	2	3
# END BDD 1854 (T 3 256)

# BEGIN BDD 1855 (T 3 257)
BDD tree for {IT8712} || (!(false) || ({IT8172_SCR0})) && (!({IT8172_SCR0}) || (false))
Variables: 3886. 
Variable ordering: 1409, 1464
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1464	{IT8712}	0	1
3	1409	{IT8172_SCR0}	1	2
# END BDD 1855 (T 3 257)

# BEGIN BDD 1856 (T 3 258)
BDD tree for {IT8712} || (!(false) || ({IT8172_SCR1})) && (!({IT8172_SCR1}) || (false))
Variables: 3886. 
Variable ordering: 1464, 2405
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2405	{IT8172_SCR1}	1	0
3	1464	{IT8712}	2	1
# END BDD 1856 (T 3 258)

# BEGIN BDD 1857 (T 3 259)
BDD tree for {NETDEVICES} && {ARCH_S390} || (!(false) || ({IUCV})) && (!({IUCV}) || (false))
Variables: 3886. 
Variable ordering: 1297, 2196, 2728
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	2196	{NETDEVICES}	0	2
4	1297	{IUCV}	1	3
# END BDD 1857 (T 3 259)

# BEGIN BDD 1858 (T 3 260)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({IXGB})) && (!({IXGB}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2464
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2464	{IXGB}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	210	{PCI}	2	4
# END BDD 1858 (T 3 260)

# BEGIN BDD 1859 (T 3 261)
BDD tree for {NETDEVICES} && {UML} && {IXGB} && {EXPERIMENTAL} || (!(false) || ({IXGB_NAPI})) && (!({IXGB_NAPI}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2196, 2228, 2261, 2464
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2261	{IXGB_NAPI}	1	0
3	2464	{IXGB}	0	1
4	2261	{IXGB_NAPI}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1711	{EXPERIMENTAL}	2	6
# END BDD 1859 (T 3 261)

# BEGIN BDD 1860 (T 3 262)
BDD tree for {WATCHDOG} && {ARCH_IXP2000} || (!(false) || ({IXP2000_WATCHDOG})) && (!({IXP2000_WATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 1653, 3204, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3204	{IXP2000_WATCHDOG}	1	0
3	3365	{WATCHDOG}	0	1
4	3204	{IXP2000_WATCHDOG}	1	3
5	1653	{ARCH_IXP2000}	2	4
# END BDD 1860 (T 3 262)

# BEGIN BDD 1861 (T 3 263)
BDD tree for {WATCHDOG} && {ARCH_IXP4XX} || (!(false) || ({IXP4XX_WATCHDOG})) && (!({IXP4XX_WATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 171, 1695, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1695	{IXP4XX_WATCHDOG}	1	0
3	3365	{WATCHDOG}	0	1
4	1695	{IXP4XX_WATCHDOG}	1	3
5	171	{ARCH_IXP4XX}	2	4
# END BDD 1861 (T 3 263)

# BEGIN BDD 1862 (T 3 264)
BDD tree for {MACH_JAZZ} && {SCSI} || (!(false) || ({JAZZ_ESP})) && (!({JAZZ_ESP}) || (false))
Variables: 3886. 
Variable ordering: 992, 2567, 2898
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2898	{JAZZ_ESP}	1	0
3	2567	{SCSI}	2	1
4	992	{MACH_JAZZ}	2	3
# END BDD 1862 (T 3 264)

# BEGIN BDD 1863 (T 3 265)
BDD tree for (!({EXT3_FS}) || ({JBD})) && (!({JBD}) || ({EXT3_FS}))
Variables: 3886. 
Variable ordering: 431, 1598
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1598	{JBD}	1	0
3	1598	{JBD}	0	1
4	431	{EXT3_FS}	2	3
# END BDD 1863 (T 3 265)

# BEGIN BDD 1864 (T 3 266)
BDD tree for {JBD} || (!(false) || ({JBD_DEBUG})) && (!({JBD_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1010, 1598
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1598	{JBD}	0	1
3	1010	{JBD_DEBUG}	1	2
# END BDD 1864 (T 3 266)

# BEGIN BDD 1865 (T 3 267)
BDD tree for {JFFS2_FS} && {JFFS2_COMPRESSION_OPTIONS} || (!(false) || ({JFFS2_CMODE_NONE})) && (!({JFFS2_CMODE_NONE}) || (false))
Variables: 3886. 
Variable ordering: 1104, 1309, 2665
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2665	{JFFS2_COMPRESSION_OPTIONS}	0	1
3	1309	{JFFS2_FS}	0	2
4	1104	{JFFS2_CMODE_NONE}	1	3
# END BDD 1865 (T 3 267)

# BEGIN BDD 1866 (T 3 268)
BDD tree for {JFFS2_FS} && {JFFS2_COMPRESSION_OPTIONS} || (!(false) || ({JFFS2_CMODE_PRIORITY})) && (!({JFFS2_CMODE_PRIORITY}) || (false))
Variables: 3886. 
Variable ordering: 690, 1309, 2665
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2665	{JFFS2_COMPRESSION_OPTIONS}	0	1
3	1309	{JFFS2_FS}	0	2
4	690	{JFFS2_CMODE_PRIORITY}	1	3
# END BDD 1866 (T 3 268)

# BEGIN BDD 1867 (T 3 269)
BDD tree for {JFFS2_FS} && {JFFS2_COMPRESSION_OPTIONS} || (!(false) || ({JFFS2_CMODE_SIZE})) && (!({JFFS2_CMODE_SIZE}) || (false))
Variables: 3886. 
Variable ordering: 1156, 1309, 2665
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2665	{JFFS2_COMPRESSION_OPTIONS}	0	1
3	1309	{JFFS2_FS}	0	2
4	1156	{JFFS2_CMODE_SIZE}	1	3
# END BDD 1867 (T 3 269)

# BEGIN BDD 1868 (T 3 270)
BDD tree for {JFFS2_FS} || (!(false) || ({JFFS2_COMPRESSION_OPTIONS})) && (!({JFFS2_COMPRESSION_OPTIONS}) || (false))
Variables: 3886. 
Variable ordering: 1309, 2665
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2665	{JFFS2_COMPRESSION_OPTIONS}	1	0
3	1309	{JFFS2_FS}	2	1
# END BDD 1868 (T 3 270)

# BEGIN BDD 1869 (T 3 271)
BDD tree for {MTD} || (!(false) || ({JFFS2_FS})) && (!({JFFS2_FS}) || (false))
Variables: 3886. 
Variable ordering: 551, 1309
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1309	{JFFS2_FS}	1	0
3	551	{MTD}	2	1
# END BDD 1869 (T 3 271)

# BEGIN BDD 1870 (T 3 272)
BDD tree for {JFFS2_FS} || (!({JFFS2_FS}) || ({JFFS2_FS_DEBUG})) && (!({JFFS2_FS_DEBUG}) || ({JFFS2_FS}))
Variables: 3886. 
Variable ordering: 828, 1309
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1309	{JFFS2_FS}	0	1
3	828	{JFFS2_FS_DEBUG}	1	2
# END BDD 1870 (T 3 272)

# BEGIN BDD 1871 (T 3 273)
BDD tree for {JFFS2_FS} || (!(false) || ({JFFS2_FS_NAND})) && (!({JFFS2_FS_NAND}) || (false))
Variables: 3886. 
Variable ordering: 1309, 2179
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2179	{JFFS2_FS_NAND}	1	0
3	1309	{JFFS2_FS}	2	1
# END BDD 1871 (T 3 273)

# BEGIN BDD 1872 (T 3 274)
BDD tree for {JFFS2_FS} && {EXPERIMENTAL} || (!(false) || ({JFFS2_FS_NOR_ECC})) && (!({JFFS2_FS_NOR_ECC}) || (false))
Variables: 3886. 
Variable ordering: 767, 1309, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1309	{JFFS2_FS}	0	2
4	767	{JFFS2_FS_NOR_ECC}	1	3
# END BDD 1872 (T 3 274)

# BEGIN BDD 1873 (T 3 275)
BDD tree for {JFFS2_FS} && {JFFS2_COMPRESSION_OPTIONS} || (!({JFFS2_FS}) || ({JFFS2_RTIME})) && (!({JFFS2_RTIME}) || ({JFFS2_FS}))
Variables: 3886. 
Variable ordering: 1309, 1930, 2665
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1930	{JFFS2_RTIME}	1	0
3	2665	{JFFS2_COMPRESSION_OPTIONS}	0	1
4	1930	{JFFS2_RTIME}	3	1
5	1309	{JFFS2_FS}	2	4
# END BDD 1873 (T 3 275)

# BEGIN BDD 1874 (T 3 276)
BDD tree for {JFFS2_FS} && {JFFS2_COMPRESSION_OPTIONS} || (!(false) || ({JFFS2_RUBIN})) && (!({JFFS2_RUBIN}) || (false))
Variables: 3886. 
Variable ordering: 1309, 2615, 2665
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2615	{JFFS2_RUBIN}	1	0
3	2665	{JFFS2_COMPRESSION_OPTIONS}	0	1
4	2615	{JFFS2_RUBIN}	1	3
5	1309	{JFFS2_FS}	2	4
# END BDD 1874 (T 3 276)

# BEGIN BDD 1875 (T 3 277)
BDD tree for {JFFS2_FS} && {JFFS2_COMPRESSION_OPTIONS} || (!({JFFS2_FS}) || ({JFFS2_ZLIB})) && (!({JFFS2_ZLIB}) || ({JFFS2_FS}))
Variables: 3886. 
Variable ordering: 718, 1309, 2665
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2665	{JFFS2_COMPRESSION_OPTIONS}	0	1
3	1309	{JFFS2_FS}	1	2
4	1309	{JFFS2_FS}	0	1
5	718	{JFFS2_ZLIB}	3	4
# END BDD 1875 (T 3 277)

# BEGIN BDD 1876 (T 3 278)
BDD tree for {MTD} || (!(false) || ({JFFS_FS})) && (!({JFFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 551, 1345
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1345	{JFFS_FS}	1	0
3	551	{MTD}	2	1
# END BDD 1876 (T 3 278)

# BEGIN BDD 1877 (T 3 279)
BDD tree for {JFFS_FS} || (!({JFFS_FS}) || ({JFFS_FS_VERBOSE})) && (!({JFFS_FS_VERBOSE}) || ({JFFS_FS}))
Variables: 3886. 
Variable ordering: 1345, 2079
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2079	{JFFS_FS_VERBOSE}	1	0
3	1345	{JFFS_FS}	2	1
# END BDD 1877 (T 3 279)

# BEGIN BDD 1878 (T 3 280)
BDD tree for {JFFS_FS} && {PROC_FS} || (!(false) || ({JFFS_PROC_FS})) && (!({JFFS_PROC_FS}) || (false))
Variables: 3886. 
Variable ordering: 1115, 1345, 2899
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2899	{JFFS_PROC_FS}	1	0
3	1345	{JFFS_FS}	2	1
4	1115	{PROC_FS}	2	3
# END BDD 1878 (T 3 280)

# BEGIN BDD 1879 (T 3 281)
BDD tree for {JFS_FS} || (!(false) || ({JFS_DEBUG})) && (!({JFS_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1052, 3194
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3194	{JFS_FS}	0	1
3	1052	{JFS_DEBUG}	1	2
# END BDD 1879 (T 3 281)

# BEGIN BDD 1880 (T 3 282)
BDD tree for {JFS_FS} || (!(false) || ({JFS_POSIX_ACL})) && (!({JFS_POSIX_ACL}) || (false))
Variables: 3886. 
Variable ordering: 2924, 3194
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3194	{JFS_FS}	0	1
3	2924	{JFS_POSIX_ACL}	1	2
# END BDD 1880 (T 3 282)

# BEGIN BDD 1881 (T 3 283)
BDD tree for {JFS_FS} || (!(false) || ({JFS_SECURITY})) && (!({JFS_SECURITY}) || (false))
Variables: 3886. 
Variable ordering: 2283, 3194
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3194	{JFS_FS}	0	1
3	2283	{JFS_SECURITY}	1	2
# END BDD 1881 (T 3 283)

# BEGIN BDD 1882 (T 3 284)
BDD tree for {JFS_FS} || (!(false) || ({JFS_STATISTICS})) && (!({JFS_STATISTICS}) || (false))
Variables: 3886. 
Variable ordering: 242, 3194
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3194	{JFS_FS}	0	1
3	242	{JFS_STATISTICS}	1	2
# END BDD 1882 (T 3 284)

# BEGIN BDD 1883 (T 3 285)
BDD tree for {ISO9660_FS} || (!(false) || ({JOLIET})) && (!({JOLIET}) || (false))
Variables: 3886. 
Variable ordering: 2329, 2534
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2534	{JOLIET}	1	0
3	2329	{ISO9660_FS}	2	1
# END BDD 1883 (T 3 285)

# BEGIN BDD 1884 (T 3 286)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_A3D})) && (!({JOYSTICK_A3D}) || (false))
Variables: 3886. 
Variable ordering: 2138, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	2138	{JOYSTICK_A3D}	1	3
# END BDD 1884 (T 3 286)

# BEGIN BDD 1885 (T 3 287)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_ADI})) && (!({JOYSTICK_ADI}) || (false))
Variables: 3886. 
Variable ordering: 2605, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	2605	{JOYSTICK_ADI}	1	3
# END BDD 1885 (T 3 287)

# BEGIN BDD 1886 (T 3 288)
BDD tree for {INPUT} && {INPUT_JOYSTICK} && {AMIGA} || (!(false) || ({JOYSTICK_AMIGA})) && (!({JOYSTICK_AMIGA}) || (false))
Variables: 3886. 
Variable ordering: 2592, 2830, 2910, 2913
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2913	{JOYSTICK_AMIGA}	1	0
3	2910	{INPUT_JOYSTICK}	2	1
4	2830	{INPUT}	2	3
5	2592	{AMIGA}	2	4
# END BDD 1886 (T 3 288)

# BEGIN BDD 1887 (T 3 289)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_ANALOG})) && (!({JOYSTICK_ANALOG}) || (false))
Variables: 3886. 
Variable ordering: 1452, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	1452	{JOYSTICK_ANALOG}	1	3
# END BDD 1887 (T 3 289)

# BEGIN BDD 1888 (T 3 290)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_COBRA})) && (!({JOYSTICK_COBRA}) || (false))
Variables: 3886. 
Variable ordering: 2830, 2910, 3287
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3287	{JOYSTICK_COBRA}	1	0
3	2910	{INPUT_JOYSTICK}	2	1
4	2830	{INPUT}	2	3
# END BDD 1888 (T 3 290)

# BEGIN BDD 1889 (T 3 291)
BDD tree for {INPUT} && {INPUT_JOYSTICK} && {PARPORT} || (!(false) || ({JOYSTICK_DB9})) && (!({JOYSTICK_DB9}) || (false))
Variables: 3886. 
Variable ordering: 863, 2627, 2830, 2910
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2627	{JOYSTICK_DB9}	1	0
3	2910	{INPUT_JOYSTICK}	0	1
4	2830	{INPUT}	0	3
5	2627	{JOYSTICK_DB9}	1	4
6	863	{PARPORT}	2	5
# END BDD 1889 (T 3 291)

# BEGIN BDD 1890 (T 3 292)
BDD tree for {INPUT} && {INPUT_JOYSTICK} && {PARPORT} || (!(false) || ({JOYSTICK_GAMECON})) && (!({JOYSTICK_GAMECON}) || (false))
Variables: 3886. 
Variable ordering: 863, 991, 2830, 2910
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	991	{JOYSTICK_GAMECON}	1	0
3	2910	{INPUT_JOYSTICK}	0	1
4	2830	{INPUT}	0	3
5	991	{JOYSTICK_GAMECON}	1	4
6	863	{PARPORT}	2	5
# END BDD 1890 (T 3 292)

# BEGIN BDD 1891 (T 3 293)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_GF2K})) && (!({JOYSTICK_GF2K}) || (false))
Variables: 3886. 
Variable ordering: 349, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	349	{JOYSTICK_GF2K}	1	3
# END BDD 1891 (T 3 293)

# BEGIN BDD 1892 (T 3 294)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_GRIP})) && (!({JOYSTICK_GRIP}) || (false))
Variables: 3886. 
Variable ordering: 2224, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	2224	{JOYSTICK_GRIP}	1	3
# END BDD 1892 (T 3 294)

# BEGIN BDD 1893 (T 3 295)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_GRIP_MP})) && (!({JOYSTICK_GRIP_MP}) || (false))
Variables: 3886. 
Variable ordering: 2830, 2910, 3008
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3008	{JOYSTICK_GRIP_MP}	1	0
3	2910	{INPUT_JOYSTICK}	2	1
4	2830	{INPUT}	2	3
# END BDD 1893 (T 3 295)

# BEGIN BDD 1894 (T 3 296)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_GUILLEMOT})) && (!({JOYSTICK_GUILLEMOT}) || (false))
Variables: 3886. 
Variable ordering: 609, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	609	{JOYSTICK_GUILLEMOT}	1	3
# END BDD 1894 (T 3 296)

# BEGIN BDD 1895 (T 3 297)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_IFORCE})) && (!({JOYSTICK_IFORCE}) || (false))
Variables: 3886. 
Variable ordering: 518, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	518	{JOYSTICK_IFORCE}	1	3
# END BDD 1895 (T 3 297)

# BEGIN BDD 1896 (T 3 298)
BDD tree for {INPUT} && {INPUT_JOYSTICK} && {JOYSTICK_IFORCE} && {JOYSTICK_IFORCE} || {SERIO} && {SERIO} || (!(false) || ({JOYSTICK_IFORCE_232})) && (!({JOYSTICK_IFORCE_232}) || (false))
Variables: 3886. 
Variable ordering: 518, 940, 1440, 2830, 2910
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1440	{JOYSTICK_IFORCE_232}	1	0
3	2910	{INPUT_JOYSTICK}	0	1
4	2830	{INPUT}	0	3
5	1440	{JOYSTICK_IFORCE_232}	1	4
6	940	{SERIO}	2	5
7	518	{JOYSTICK_IFORCE}	2	6
# END BDD 1896 (T 3 298)

# BEGIN BDD 1897 (T 3 299)
BDD tree for {INPUT} && {INPUT_JOYSTICK} && {JOYSTICK_IFORCE} && {JOYSTICK_IFORCE} || {USB} && {USB} || (!(false) || ({JOYSTICK_IFORCE_USB})) && (!({JOYSTICK_IFORCE_USB}) || (false))
Variables: 3886. 
Variable ordering: 518, 2603, 2705, 2830, 2910
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2603	{JOYSTICK_IFORCE_USB}	1	0
3	2910	{INPUT_JOYSTICK}	0	1
4	2830	{INPUT}	0	3
5	2705	{USB}	0	4
6	2603	{JOYSTICK_IFORCE_USB}	1	5
7	518	{JOYSTICK_IFORCE}	2	6
# END BDD 1897 (T 3 299)

# BEGIN BDD 1898 (T 3 300)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_INTERACT})) && (!({JOYSTICK_INTERACT}) || (false))
Variables: 3886. 
Variable ordering: 1391, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	1391	{JOYSTICK_INTERACT}	1	3
# END BDD 1898 (T 3 300)

# BEGIN BDD 1899 (T 3 301)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_JOYDUMP})) && (!({JOYSTICK_JOYDUMP}) || (false))
Variables: 3886. 
Variable ordering: 2087, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	2087	{JOYSTICK_JOYDUMP}	1	3
# END BDD 1899 (T 3 301)

# BEGIN BDD 1900 (T 3 302)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_MAGELLAN})) && (!({JOYSTICK_MAGELLAN}) || (false))
Variables: 3886. 
Variable ordering: 2321, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	2321	{JOYSTICK_MAGELLAN}	1	3
# END BDD 1900 (T 3 302)

# BEGIN BDD 1901 (T 3 303)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_SIDEWINDER})) && (!({JOYSTICK_SIDEWINDER}) || (false))
Variables: 3886. 
Variable ordering: 2612, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	2612	{JOYSTICK_SIDEWINDER}	1	3
# END BDD 1901 (T 3 303)

# BEGIN BDD 1902 (T 3 304)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_SPACEBALL})) && (!({JOYSTICK_SPACEBALL}) || (false))
Variables: 3886. 
Variable ordering: 2077, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	2077	{JOYSTICK_SPACEBALL}	1	3
# END BDD 1902 (T 3 304)

# BEGIN BDD 1903 (T 3 305)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_SPACEORB})) && (!({JOYSTICK_SPACEORB}) || (false))
Variables: 3886. 
Variable ordering: 168, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	168	{JOYSTICK_SPACEORB}	1	3
# END BDD 1903 (T 3 305)

# BEGIN BDD 1904 (T 3 306)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_STINGER})) && (!({JOYSTICK_STINGER}) || (false))
Variables: 3886. 
Variable ordering: 1974, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	1974	{JOYSTICK_STINGER}	1	3
# END BDD 1904 (T 3 306)

# BEGIN BDD 1905 (T 3 307)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_TMDC})) && (!({JOYSTICK_TMDC}) || (false))
Variables: 3886. 
Variable ordering: 1755, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	1755	{JOYSTICK_TMDC}	1	3
# END BDD 1905 (T 3 307)

# BEGIN BDD 1906 (T 3 308)
BDD tree for {INPUT} && {INPUT_JOYSTICK} && {PARPORT} || (!(false) || ({JOYSTICK_TURBOGRAFX})) && (!({JOYSTICK_TURBOGRAFX}) || (false))
Variables: 3886. 
Variable ordering: 863, 1782, 2830, 2910
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1782	{JOYSTICK_TURBOGRAFX}	1	0
3	2910	{INPUT_JOYSTICK}	0	1
4	2830	{INPUT}	0	3
5	1782	{JOYSTICK_TURBOGRAFX}	1	4
6	863	{PARPORT}	2	5
# END BDD 1906 (T 3 308)

# BEGIN BDD 1907 (T 3 309)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_TWIDJOY})) && (!({JOYSTICK_TWIDJOY}) || (false))
Variables: 3886. 
Variable ordering: 943, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	943	{JOYSTICK_TWIDJOY}	1	3
# END BDD 1907 (T 3 309)

# BEGIN BDD 1908 (T 3 310)
BDD tree for {INPUT} && {INPUT_JOYSTICK} || (!(false) || ({JOYSTICK_WARRIOR})) && (!({JOYSTICK_WARRIOR}) || (false))
Variables: 3886. 
Variable ordering: 1821, 2830, 2910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2910	{INPUT_JOYSTICK}	0	1
3	2830	{INPUT}	0	2
4	1821	{JOYSTICK_WARRIOR}	1	3
# END BDD 1908 (T 3 310)

# BEGIN BDD 1909 (T 3 311)
BDD tree for {EMBEDDED} || (!(true) || ({KALLSYMS})) && (!({KALLSYMS}) || (true))
Variables: 3886. 
Variable ordering: 1928, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	1928	{KALLSYMS}	2	1
# END BDD 1909 (T 3 311)

# BEGIN BDD 1910 (T 3 312)
BDD tree for {DEBUG_KERNEL} && {KALLSYMS} || (!(false) || ({KALLSYMS_ALL})) && (!({KALLSYMS_ALL}) || (false))
Variables: 3886. 
Variable ordering: 71, 1875, 1928
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1928	{KALLSYMS}	0	1
3	1875	{DEBUG_KERNEL}	0	2
4	71	{KALLSYMS_ALL}	1	3
# END BDD 1910 (T 3 312)

# BEGIN BDD 1911 (T 3 313)
BDD tree for {KALLSYMS} || (!(false) || ({KALLSYMS_EXTRA_PASS})) && (!({KALLSYMS_EXTRA_PASS}) || (false))
Variables: 3886. 
Variable ordering: 1928, 3128
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3128	{KALLSYMS_EXTRA_PASS}	1	0
3	1928	{KALLSYMS}	2	1
# END BDD 1911 (T 3 313)

# BEGIN BDD 1912 (T 3 314)
BDD tree for {INPUT} && {INPUT_KEYBOARD} && {AMIGA} || (!(false) || ({KEYBOARD_AMIGA})) && (!({KEYBOARD_AMIGA}) || (false))
Variables: 3886. 
Variable ordering: 1858, 2592, 2830, 3136
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3136	{KEYBOARD_AMIGA}	1	0
3	2830	{INPUT}	2	1
4	2592	{AMIGA}	2	3
5	1858	{INPUT_KEYBOARD}	2	4
# END BDD 1912 (T 3 314)

# BEGIN BDD 1913 (T 3 315)
BDD tree for {INPUT} && {INPUT_KEYBOARD} && {PC} || (!({INPUT} && {INPUT_KEYBOARD}) || ({KEYBOARD_ATKBD})) && (!({KEYBOARD_ATKBD}) || ({INPUT} && {INPUT_KEYBOARD}))
Variables: 3886. 
Variable ordering: 1118, 1446, 1858, 2830
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	1	0
3	1858	{INPUT_KEYBOARD}	1	2
4	2830	{INPUT}	0	1
5	1858	{INPUT_KEYBOARD}	0	4
6	1446	{KEYBOARD_ATKBD}	3	5
7	1446	{KEYBOARD_ATKBD}	1	5
8	1118	{PC}	6	7
# END BDD 1913 (T 3 315)

# BEGIN BDD 1914 (T 3 316)
BDD tree for {INPUT} && {INPUT_KEYBOARD} && {PARISC} && {KEYBOARD_ATKBD} || (!({INPUT} && {INPUT_KEYBOARD} && {PARISC} && {KEYBOARD_ATKBD}) || ({KEYBOARD_ATKBD_HP_KEYCODES})) && (!({KEYBOARD_ATKBD_HP_KEYCODES}) || ({INPUT} && {INPUT_KEYBOARD} && {PARISC} && {KEYBOARD_ATKBD}))
Variables: 3886. 
Variable ordering: 1446, 1858, 2575, 2830, 3140
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3140	{KEYBOARD_ATKBD_HP_KEYCODES}	1	0
3	2830	{INPUT}	2	1
4	2575	{PARISC}	2	3
5	1858	{INPUT_KEYBOARD}	2	4
6	1446	{KEYBOARD_ATKBD}	2	5
# END BDD 1914 (T 3 316)

# BEGIN BDD 1915 (T 3 317)
BDD tree for {INPUT} && {INPUT_KEYBOARD} && {KEYBOARD_ATKBD_HP_KEYCODES} || (!(false) || ({KEYBOARD_ATKBD_RDI_KEYCODES})) && (!({KEYBOARD_ATKBD_RDI_KEYCODES}) || (false))
Variables: 3886. 
Variable ordering: 1807, 1858, 2830, 3140
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3140	{KEYBOARD_ATKBD_HP_KEYCODES}	0	1
3	2830	{INPUT}	0	2
4	1858	{INPUT_KEYBOARD}	0	3
5	1807	{KEYBOARD_ATKBD_RDI_KEYCODES}	1	4
# END BDD 1915 (T 3 317)

# BEGIN BDD 1916 (T 3 318)
BDD tree for {INPUT} && {INPUT_KEYBOARD} && {PXA_SHARPSL} || (!({INPUT} && {INPUT_KEYBOARD} && {PXA_SHARPSL}) || ({KEYBOARD_CORGI})) && (!({KEYBOARD_CORGI}) || ({INPUT} && {INPUT_KEYBOARD} && {PXA_SHARPSL}))
Variables: 3886. 
Variable ordering: 1186, 1858, 2622, 2830
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2622	{KEYBOARD_CORGI}	1	0
3	2830	{INPUT}	0	1
4	2622	{KEYBOARD_CORGI}	1	3
5	1858	{INPUT_KEYBOARD}	2	4
6	1186	{PXA_SHARPSL}	2	5
# END BDD 1916 (T 3 318)

# BEGIN BDD 1917 (T 3 319)
BDD tree for {INPUT} && {INPUT_KEYBOARD} && {GSC} || (!({INPUT} && {INPUT_KEYBOARD} && {GSC}) || ({KEYBOARD_HIL})) && (!({KEYBOARD_HIL}) || ({INPUT} && {INPUT_KEYBOARD} && {GSC}))
Variables: 3886. 
Variable ordering: 1719, 1776, 1858, 2830
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	1858	{INPUT_KEYBOARD}	0	2
4	1776	{GSC}	0	3
5	1719	{KEYBOARD_HIL}	1	4
# END BDD 1917 (T 3 319)

# BEGIN BDD 1918 (T 3 320)
BDD tree for {INPUT} && {INPUT_KEYBOARD} && {GSC} || (!({INPUT} && {INPUT_KEYBOARD} && {GSC}) || ({KEYBOARD_HIL_OLD})) && (!({KEYBOARD_HIL_OLD}) || ({INPUT} && {INPUT_KEYBOARD} && {GSC}))
Variables: 3886. 
Variable ordering: 206, 1776, 1858, 2830
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	1858	{INPUT_KEYBOARD}	0	2
4	1776	{GSC}	0	3
5	206	{KEYBOARD_HIL_OLD}	1	4
# END BDD 1918 (T 3 320)

# BEGIN BDD 1919 (T 3 321)
BDD tree for {INPUT} && {INPUT_KEYBOARD} || (!(false) || ({KEYBOARD_LKKBD})) && (!({KEYBOARD_LKKBD}) || (false))
Variables: 3886. 
Variable ordering: 1492, 1858, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	1858	{INPUT_KEYBOARD}	0	2
4	1492	{KEYBOARD_LKKBD}	1	3
# END BDD 1919 (T 3 321)

# BEGIN BDD 1920 (T 3 322)
BDD tree for {INPUT} && {INPUT_KEYBOARD} && {SHARP_LOCOMO} || (!(false) || ({KEYBOARD_LOCOMO})) && (!({KEYBOARD_LOCOMO}) || (false))
Variables: 3886. 
Variable ordering: 1858, 1986, 2830, 2944
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1986	{KEYBOARD_LOCOMO}	1	0
3	2944	{SHARP_LOCOMO}	0	1
4	2830	{INPUT}	0	3
5	1986	{KEYBOARD_LOCOMO}	1	4
6	1858	{INPUT_KEYBOARD}	2	5
# END BDD 1920 (T 3 322)

# BEGIN BDD 1921 (T 3 323)
BDD tree for {INPUT} && {INPUT_KEYBOARD} && {SH_DREAMCAST} && {MAPLE} || (!(false) || ({KEYBOARD_MAPLE})) && (!({KEYBOARD_MAPLE}) || (false))
Variables: 3886. 
Variable ordering: 32, 1539, 1835, 1858, 2830
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1539	{KEYBOARD_MAPLE}	1	0
3	2830	{INPUT}	0	1
4	1858	{INPUT_KEYBOARD}	0	3
5	1835	{MAPLE}	0	4
6	1539	{KEYBOARD_MAPLE}	1	5
7	32	{SH_DREAMCAST}	2	6
# END BDD 1921 (T 3 323)

# BEGIN BDD 1922 (T 3 324)
BDD tree for {INPUT} && {INPUT_KEYBOARD} || (!(false) || ({KEYBOARD_NEWTON})) && (!({KEYBOARD_NEWTON}) || (false))
Variables: 3886. 
Variable ordering: 1858, 2830, 3202
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3202	{KEYBOARD_NEWTON}	1	0
3	2830	{INPUT}	2	1
4	1858	{INPUT_KEYBOARD}	2	3
# END BDD 1922 (T 3 324)

# BEGIN BDD 1923 (T 3 325)
BDD tree for {INPUT} && {INPUT_KEYBOARD} || (!(false) || ({KEYBOARD_SUNKBD})) && (!({KEYBOARD_SUNKBD}) || (false))
Variables: 3886. 
Variable ordering: 892, 1858, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	1858	{INPUT_KEYBOARD}	0	2
4	892	{KEYBOARD_SUNKBD}	1	3
# END BDD 1923 (T 3 325)

# BEGIN BDD 1924 (T 3 326)
BDD tree for {INPUT} && {INPUT_KEYBOARD} || (!(false) || ({KEYBOARD_XTKBD})) && (!({KEYBOARD_XTKBD}) || (false))
Variables: 3886. 
Variable ordering: 485, 1858, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	1858	{INPUT_KEYBOARD}	0	2
4	485	{KEYBOARD_XTKBD}	1	3
# END BDD 1924 (T 3 326)

# BEGIN BDD 1925 (T 3 327)
BDD tree for {KEYS} || (!(false) || ({KEYS_DEBUG_PROC_KEYS})) && (!({KEYS_DEBUG_PROC_KEYS}) || (false))
Variables: 3886. 
Variable ordering: 1597, 3211
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3211	{KEYS}	0	1
3	1597	{KEYS_DEBUG_PROC_KEYS}	1	2
# END BDD 1925 (T 3 327)

# BEGIN BDD 1926 (T 3 328)
BDD tree for {MODULES} || (!(false) || ({KMOD})) && (!({KMOD}) || (false))
Variables: 3886. 
Variable ordering: 697, 1725
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1725	{MODULES}	0	1
3	697	{KMOD}	1	2
# END BDD 1926 (T 3 328)

# BEGIN BDD 1927 (T 3 329)
BDD tree for {NET} || (!({NET}) || ({KOBJECT_UEVENT})) && (!({KOBJECT_UEVENT}) || ({NET}))
Variables: 3886. 
Variable ordering: 99, 1371
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	99	{KOBJECT_UEVENT}	1	2
# END BDD 1927 (T 3 329)

# BEGIN BDD 1928 (T 3 330)
BDD tree for {DEBUG_KERNEL} || (!(false) || ({KPROBES})) && (!({KPROBES}) || (false))
Variables: 3886. 
Variable ordering: 1280, 1875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1875	{DEBUG_KERNEL}	0	1
3	1280	{KPROBES}	1	2
# END BDD 1928 (T 3 330)

# BEGIN BDD 1929 (T 3 331)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} && {ISA_DMA_API} || (!(false) || ({LANCE})) && (!({LANCE}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2056, 2196, 2228, 3051, 3257
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3051	{LANCE}	1	0
3	3257	{ISA_DMA_API}	0	1
4	3051	{LANCE}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1185	{ISA}	2	7
# END BDD 1929 (T 3 331)

# BEGIN BDD 1930 (T 3 332)
BDD tree for {NETDEVICES} && {WAN} && {PCI} || (!(false) || ({LANMEDIA})) && (!({LANMEDIA}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2304, 2354
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2354	{LANMEDIA}	1	0
3	2304	{WAN}	2	1
4	2196	{NETDEVICES}	2	3
5	210	{PCI}	2	4
# END BDD 1930 (T 3 332)

# BEGIN BDD 1931 (T 3 333)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {EXPERIMENTAL} && {MIPS} || (!(false) || ({LAN_SAA9730})) && (!({LAN_SAA9730}) || (false))
Variables: 3886. 
Variable ordering: 69, 1711, 2196, 2228, 2515, 2587
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2515	{LAN_SAA9730}	1	0
3	2587	{NET_PCI}	0	1
4	2515	{LAN_SAA9730}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	69	{MIPS}	2	7
# END BDD 1931 (T 3 333)

# BEGIN BDD 1932 (T 3 334)
BDD tree for {NET} && {EXPERIMENTAL} || (!(false) || ({LAPB})) && (!({LAPB}) || (false))
Variables: 3886. 
Variable ordering: 1340, 1371, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1371	{NET}	0	2
4	1340	{LAPB}	1	3
# END BDD 1932 (T 3 334)

# BEGIN BDD 1933 (T 3 335)
BDD tree for {NETDEVICES} && {WAN} && {LAPB} && {X25} || (!(false) || ({LAPBETHER})) && (!({LAPBETHER}) || (false))
Variables: 3886. 
Variable ordering: 218, 1340, 2196, 2304, 2346
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2346	{LAPBETHER}	1	0
3	2304	{WAN}	2	1
4	2196	{NETDEVICES}	2	3
5	1340	{LAPB}	2	4
6	218	{X25}	2	5
# END BDD 1933 (T 3 335)

# BEGIN BDD 1934 (T 3 336)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PARISC} && {GSC_LASI} || (!(false) || ({LASI_82596})) && (!({LASI_82596}) || (false))
Variables: 3886. 
Variable ordering: 371, 2056, 2196, 2228, 2575, 2717
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2717	{GSC_LASI}	0	1
3	2575	{PARISC}	0	2
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2056	{NET_ETHERNET}	0	5
7	371	{LASI_82596}	1	6
# END BDD 1934 (T 3 336)

# BEGIN BDD 1935 (T 3 337)
BDD tree for {X86} || {MIPS32} || {PPC32} || {ARCH_S390_31} || {SUPERH} || {UML} || (!(false) || ({LBD})) && (!({LBD}) || (false))
Variables: 3886. 
Variable ordering: 341, 489, 1244, 1272, 1471, 2228, 2565
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2565	{LBD}	1	0
3	2228	{UML}	2	1
4	1471	{ARCH_S390_31}	3	1
5	1272	{SUPERH}	4	1
6	1244	{X86}	5	1
7	489	{PPC32}	6	1
8	341	{MIPS32}	7	1
# END BDD 1935 (T 3 337)

# BEGIN BDD 1936 (T 3 338)
BDD tree for {FB} && {SYSFS} && {BACKLIGHT_LCD_SUPPORT} || (!({FB} && {SYSFS} && {BACKLIGHT_LCD_SUPPORT}) || ({LCD_CLASS_DEVICE})) && (!({LCD_CLASS_DEVICE}) || ({FB} && {SYSFS} && {BACKLIGHT_LCD_SUPPORT}))
Variables: 3886. 
Variable ordering: 538, 693, 1039, 3267
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3267	{LCD_CLASS_DEVICE}	1	0
3	1039	{BACKLIGHT_LCD_SUPPORT}	2	1
4	693	{FB}	2	3
5	538	{SYSFS}	2	4
# END BDD 1936 (T 3 338)

# BEGIN BDD 1937 (T 3 339)
BDD tree for (!({FB} && {SYSFS} && {LCD_CLASS_DEVICE}) || ({LCD_DEVICE})) && (!({LCD_DEVICE}) || ({FB} && {SYSFS} && {LCD_CLASS_DEVICE}))
Variables: 3886. 
Variable ordering: 538, 693, 2400, 3267
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2400	{LCD_DEVICE}	1	0
3	3267	{LCD_CLASS_DEVICE}	1	0
4	3267	{LCD_CLASS_DEVICE}	0	1
5	2400	{LCD_DEVICE}	3	4
6	693	{FB}	2	5
7	538	{SYSFS}	2	6
# END BDD 1937 (T 3 339)

# BEGIN BDD 1938 (T 3 340)
BDD tree for {ARCH_S390} && {NETDEVICES} && {NET_ETHERNET} || {TR} || {FDDI} || (!(false) || ({LCS})) && (!({LCS}) || (false))
Variables: 3886. 
Variable ordering: 239, 2054, 2056, 2196, 2650, 2728
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2650	{LCS}	1	0
3	2728	{ARCH_S390}	0	1
4	2650	{LCS}	1	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	2054	{FDDI}	6	5
8	239	{TR}	7	5
# END BDD 1938 (T 3 340)

# BEGIN BDD 1939 (T 3 341)
BDD tree for {LDM_PARTITION} || (!(false) || ({LDM_DEBUG})) && (!({LDM_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 276, 1058
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1058	{LDM_DEBUG}	1	0
3	276	{LDM_PARTITION}	2	1
# END BDD 1939 (T 3 341)

# BEGIN BDD 1940 (T 3 342)
BDD tree for {PARTITION_ADVANCED} || (!(false) || ({LDM_PARTITION})) && (!({LDM_PARTITION}) || (false))
Variables: 3886. 
Variable ordering: 276, 2016
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2016	{PARTITION_ADVANCED}	0	1
3	276	{LDM_PARTITION}	1	2
# END BDD 1940 (T 3 342)

# BEGIN BDD 1941 (T 3 343)
BDD tree for {LEGACY_PTYS} || (!({LEGACY_PTYS}) || ({LEGACY_PTY_COUNT})) && (!({LEGACY_PTY_COUNT}) || ({LEGACY_PTYS}))
Variables: 3886. 
Variable ordering: 1726, 3282
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3282	{LEGACY_PTYS}	0	1
3	1726	{LEGACY_PTY_COUNT}	1	2
# END BDD 1941 (T 3 343)

# BEGIN BDD 1942 (T 3 344)
BDD tree for {DONGLE} && {IRDA} || (!(false) || ({LITELINK_DONGLE})) && (!({LITELINK_DONGLE}) || (false))
Variables: 3886. 
Variable ordering: 98, 858, 3242
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	858	{DONGLE}	0	2
4	98	{LITELINK_DONGLE}	1	3
# END BDD 1942 (T 3 344)

# BEGIN BDD 1943 (T 3 345)
BDD tree for {DONGLE_OLD} && {IRDA} || (!(false) || ({LITELINK_DONGLE_OLD})) && (!({LITELINK_DONGLE_OLD}) || (false))
Variables: 3886. 
Variable ordering: 324, 2495, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2495	{LITELINK_DONGLE_OLD}	1	0
3	3242	{IRDA}	0	1
4	2495	{LITELINK_DONGLE_OLD}	1	3
5	324	{DONGLE_OLD}	2	4
# END BDD 1943 (T 3 345)

# BEGIN BDD 1944 (T 3 346)
BDD tree for (!({ATALK} && {NET} || {TR} && {UML} && {NETDEVICES} && {PCI} || {ISA} || {MCA} || {CCW} || {IPX} && {NET} || {LLC2} && {NET}) || ({LLC})) && (!({LLC}) || ({ATALK} && {NET} || {TR} && {UML} && {NETDEVICES} && {PCI} || {ISA} || {MCA} || {CCW} || {IPX} && {NET} || {LLC2} && {NET}))
Variables: 3886. 
Variable ordering: 210, 211, 239, 360, 1185, 1254, 1371, 1792, 1885, 2196, 2228, 2921
Vertices: 51
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2921	{IPX}	1	0
3	1792	{LLC2}	2	0
4	1371	{NET}	1	3
5	1371	{NET}	1	0
6	1254	{ATALK}	4	5
7	2228	{UML}	1	0
8	2196	{NETDEVICES}	1	7
9	1885	{CCW}	1	8
10	2228	{UML}	2	0
11	2196	{NETDEVICES}	2	10
12	1885	{CCW}	2	11
13	1792	{LLC2}	12	0
14	1371	{NET}	9	13
15	1371	{NET}	9	0
17	1792	{LLC2}	11	0
16	1254	{ATALK}	14	15
19	1371	{NET}	8	0
18	1371	{NET}	8	17
21	1185	{ISA}	16	20
20	1254	{ATALK}	18	19
23	239	{TR}	6	22
22	360	{MCA}	21	20
25	1792	{LLC2}	24	1
24	2921	{IPX}	0	1
27	1371	{NET}	0	1
26	1371	{NET}	0	25
29	2228	{UML}	0	1
28	1254	{ATALK}	26	27
31	1885	{CCW}	0	30
30	2196	{NETDEVICES}	0	29
34	1885	{CCW}	24	33
35	1792	{LLC2}	34	1
32	2228	{UML}	24	1
33	2196	{NETDEVICES}	24	32
38	1254	{ATALK}	36	37
39	1792	{LLC2}	33	1
36	1371	{NET}	31	35
37	1371	{NET}	31	1
42	1254	{ATALK}	40	41
43	1185	{ISA}	38	42
40	1371	{NET}	30	39
41	1371	{NET}	30	1
46	211	{LLC}	23	45
47	239	{TR}	6	20
44	360	{MCA}	43	42
45	239	{TR}	28	44
50	210	{PCI}	46	49
49	211	{LLC}	47	48
48	239	{TR}	28	42
# END BDD 1944 (T 3 346)

# BEGIN BDD 1945 (T 3 347)
BDD tree for {NET} || (!(false) || ({LLC2})) && (!({LLC2}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1792
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1792	{LLC2}	1	0
3	1371	{NET}	2	1
# END BDD 1945 (T 3 347)

# BEGIN BDD 1946 (T 3 348)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {EISA} && {EXPERIMENTAL} || (!(false) || ({LNE390})) && (!({LNE390}) || (false))
Variables: 3886. 
Variable ordering: 1262, 1419, 1711, 2196, 2228, 2587
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1419	{LNE390}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1711	{EXPERIMENTAL}	0	5
7	1419	{LNE390}	1	6
8	1262	{EISA}	2	7
# END BDD 1946 (T 3 348)

# BEGIN BDD 1947 (T 3 349)
BDD tree for (!({NFS_FS} && {NET} && {INET} || {NFSD} && {NET} && {INET}) || ({LOCKD})) && (!({LOCKD}) || ({NFS_FS} && {NET} && {INET} || {NFSD} && {NET} && {INET}))
Variables: 3886. 
Variable ordering: 75, 1371, 1775, 1948, 3042
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1775	{LOCKD}	1	0
3	3042	{INET}	1	0
4	1948	{NFSD}	1	3
5	3042	{INET}	0	1
6	1948	{NFSD}	0	5
7	1775	{LOCKD}	4	6
8	1371	{NET}	2	7
9	1775	{LOCKD}	3	5
10	1371	{NET}	2	9
11	75	{NFS_FS}	8	10
# END BDD 1947 (T 3 349)

# BEGIN BDD 1948 (T 3 350)
BDD tree for (!({NET} && {NFSD_V3} || {NFS_V3}) || ({LOCKD_V4})) && (!({LOCKD_V4}) || ({NET} && {NFSD_V3} || {NFS_V3}))
Variables: 3886. 
Variable ordering: 126, 729, 1371, 1500
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1500	{NFS_V3}	1	0
3	1371	{NET}	1	2
4	1371	{NET}	1	0
5	729	{NFSD_V3}	3	4
6	1500	{NFS_V3}	0	1
7	1371	{NET}	0	6
8	1371	{NET}	0	1
9	729	{NFSD_V3}	7	8
10	126	{LOCKD_V4}	5	9
# END BDD 1948 (T 3 350)

# BEGIN BDD 1949 (T 3 351)
BDD tree for (!({SMP} || {PREEMPT}) || ({LOCK_KERNEL})) && (!({LOCK_KERNEL}) || ({SMP} || {PREEMPT}))
Variables: 3886. 
Variable ordering: 182, 607, 2727
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2727	{PREEMPT}	1	0
3	607	{SMP}	2	0
4	2727	{PREEMPT}	0	1
5	607	{SMP}	4	1
6	182	{LOCK_KERNEL}	3	5
# END BDD 1949 (T 3 351)

# BEGIN BDD 1950 (T 3 352)
BDD tree for {HID_FF} || (!(false) || ({LOGITECH_FF})) && (!({LOGITECH_FF}) || (false))
Variables: 3886. 
Variable ordering: 769, 1251
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1251	{LOGITECH_FF}	1	0
3	769	{HID_FF}	2	1
# END BDD 1950 (T 3 352)

# BEGIN BDD 1951 (T 3 353)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} || (!(false) || ({LOGO})) && (!({LOGO}) || (false))
Variables: 3886. 
Variable ordering: 693, 1476, 1838
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1838	{SGI_NEWPORT_CONSOLE}	0	1
3	1476	{LOGO}	1	2
4	693	{FB}	3	1
# END BDD 1951 (T 3 353)

# BEGIN BDD 1952 (T 3 354)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {MACH_DECSTATION} || {ALPHA} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {MACH_DECSTATION} || {ALPHA}) || ({LOGO_DEC_CLUT224})) && (!({LOGO_DEC_CLUT224}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {MACH_DECSTATION} || {ALPHA}))
Variables: 3886. 
Variable ordering: 693, 884, 1476, 1838, 1878, 3166
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3166	{MACH_DECSTATION}	0	1
3	1878	{ALPHA}	2	1
4	1838	{SGI_NEWPORT_CONSOLE}	0	3
5	1476	{LOGO}	0	4
6	884	{LOGO_DEC_CLUT224}	1	5
7	1476	{LOGO}	0	3
8	884	{LOGO_DEC_CLUT224}	1	7
9	693	{FB}	6	8
# END BDD 1952 (T 3 354)

# BEGIN BDD 1953 (T 3 355)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO}) || ({LOGO_LINUX_CLUT224})) && (!({LOGO_LINUX_CLUT224}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO}))
Variables: 3886. 
Variable ordering: 693, 1476, 1838, 2786
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2786	{LOGO_LINUX_CLUT224}	1	0
3	1838	{SGI_NEWPORT_CONSOLE}	2	1
4	1476	{LOGO}	2	3
5	1476	{LOGO}	2	1
6	693	{FB}	4	5
# END BDD 1953 (T 3 355)

# BEGIN BDD 1954 (T 3 356)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO}) || ({LOGO_LINUX_MONO})) && (!({LOGO_LINUX_MONO}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO}))
Variables: 3886. 
Variable ordering: 230, 693, 1476, 1838
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1838	{SGI_NEWPORT_CONSOLE}	0	1
3	1476	{LOGO}	0	2
4	1476	{LOGO}	0	1
5	693	{FB}	3	4
6	230	{LOGO_LINUX_MONO}	1	5
# END BDD 1954 (T 3 356)

# BEGIN BDD 1955 (T 3 357)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO}) || ({LOGO_LINUX_VGA16})) && (!({LOGO_LINUX_VGA16}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO}))
Variables: 3886. 
Variable ordering: 693, 1476, 1838, 2772
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2772	{LOGO_LINUX_VGA16}	1	0
3	1838	{SGI_NEWPORT_CONSOLE}	2	1
4	1476	{LOGO}	2	3
5	1476	{LOGO}	2	1
6	693	{FB}	4	5
# END BDD 1955 (T 3 357)

# BEGIN BDD 1956 (T 3 358)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {MAC} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {MAC}) || ({LOGO_MAC_CLUT224})) && (!({LOGO_MAC_CLUT224}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {MAC}))
Variables: 3886. 
Variable ordering: 76, 693, 1476, 1838, 2042
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2042	{LOGO_MAC_CLUT224}	1	0
3	1838	{SGI_NEWPORT_CONSOLE}	2	1
4	1476	{LOGO}	2	3
5	1476	{LOGO}	2	1
6	693	{FB}	4	5
7	76	{MAC}	2	6
# END BDD 1956 (T 3 358)

# BEGIN BDD 1957 (T 3 359)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {PARISC} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {PARISC}) || ({LOGO_PARISC_CLUT224})) && (!({LOGO_PARISC_CLUT224}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {PARISC}))
Variables: 3886. 
Variable ordering: 693, 866, 1476, 1838, 2575
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2575	{PARISC}	0	1
3	1838	{SGI_NEWPORT_CONSOLE}	0	2
4	1476	{LOGO}	0	3
5	866	{LOGO_PARISC_CLUT224}	1	4
6	1476	{LOGO}	0	2
7	866	{LOGO_PARISC_CLUT224}	1	6
8	693	{FB}	5	7
# END BDD 1957 (T 3 359)

# BEGIN BDD 1958 (T 3 360)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SGI_IP22} || {SGI_IP27} || {SGI_IP32} || {X86_VISWS} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SGI_IP22} || {SGI_IP27} || {SGI_IP32} || {X86_VISWS}) || ({LOGO_SGI_CLUT224})) && (!({LOGO_SGI_CLUT224}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SGI_IP22} || {SGI_IP27} || {SGI_IP32} || {X86_VISWS}))
Variables: 3886. 
Variable ordering: 2, 362, 693, 1296, 1476, 1838, 2751, 3342
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3342	{SGI_IP27}	0	1
3	2751	{SGI_IP32}	2	1
4	1838	{SGI_NEWPORT_CONSOLE}	0	3
5	1476	{LOGO}	0	4
6	1838	{SGI_NEWPORT_CONSOLE}	0	1
7	1476	{LOGO}	0	6
8	1296	{SGI_IP22}	5	7
9	1476	{LOGO}	0	3
10	1476	{LOGO}	0	1
11	1296	{SGI_IP22}	9	10
12	693	{FB}	8	11
13	693	{FB}	7	10
14	362	{X86_VISWS}	12	13
15	2	{LOGO_SGI_CLUT224}	1	14
# END BDD 1958 (T 3 360)

# BEGIN BDD 1959 (T 3 361)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SPARC32} || {SPARC64} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SPARC32} || {SPARC64}) || ({LOGO_SUN_CLUT224})) && (!({LOGO_SUN_CLUT224}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SPARC32} || {SPARC64}))
Variables: 3886. 
Variable ordering: 693, 1476, 1838, 2407, 2470, 3222
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3222	{LOGO_SUN_CLUT224}	1	0
3	2470	{SPARC64}	2	1
4	2407	{SPARC32}	3	1
5	1838	{SGI_NEWPORT_CONSOLE}	2	4
6	1476	{LOGO}	2	5
7	1476	{LOGO}	2	4
8	693	{FB}	6	7
# END BDD 1959 (T 3 361)

# BEGIN BDD 1960 (T 3 362)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SUPERH} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SUPERH}) || ({LOGO_SUPERH_CLUT224})) && (!({LOGO_SUPERH_CLUT224}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SUPERH}))
Variables: 3886. 
Variable ordering: 693, 1272, 1476, 1838, 2835
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2835	{LOGO_SUPERH_CLUT224}	1	0
3	1838	{SGI_NEWPORT_CONSOLE}	2	1
4	1476	{LOGO}	2	3
5	1272	{SUPERH}	2	4
6	1476	{LOGO}	2	1
7	1272	{SUPERH}	2	6
8	693	{FB}	5	7
# END BDD 1960 (T 3 362)

# BEGIN BDD 1961 (T 3 363)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SUPERH} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SUPERH}) || ({LOGO_SUPERH_MONO})) && (!({LOGO_SUPERH_MONO}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SUPERH}))
Variables: 3886. 
Variable ordering: 693, 1272, 1476, 1838, 2074
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2074	{LOGO_SUPERH_MONO}	1	0
3	1838	{SGI_NEWPORT_CONSOLE}	2	1
4	1476	{LOGO}	2	3
5	1272	{SUPERH}	2	4
6	1476	{LOGO}	2	1
7	1272	{SUPERH}	2	6
8	693	{FB}	5	7
# END BDD 1961 (T 3 363)

# BEGIN BDD 1962 (T 3 364)
BDD tree for {FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SUPERH} || (!({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SUPERH}) || ({LOGO_SUPERH_VGA16})) && (!({LOGO_SUPERH_VGA16}) || ({FB} || {SGI_NEWPORT_CONSOLE} && {LOGO} && {SUPERH}))
Variables: 3886. 
Variable ordering: 693, 1272, 1476, 1838, 3354
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3354	{LOGO_SUPERH_VGA16}	1	0
3	1838	{SGI_NEWPORT_CONSOLE}	2	1
4	1476	{LOGO}	2	3
5	1272	{SUPERH}	2	4
6	1476	{LOGO}	2	1
7	1272	{SUPERH}	2	6
8	693	{FB}	5	7
# END BDD 1962 (T 3 364)

# BEGIN BDD 1963 (T 3 365)
BDD tree for {DEBUG_KERNEL} || (!({ARCH_S390} || {ARCH_S390} && {X86_NUMAQ} || {IA64} || {X86_NUMAQ} || {IA64} && {ARCH_S390} && {SMP} || {SMP} && {X86_NUMAQ} || {IA64} && {ARCH_S390} && true) || ({LOG_BUF_SHIFT})) && (!({LOG_BUF_SHIFT}) || ({ARCH_S390} || {ARCH_S390} && {X86_NUMAQ} || {IA64} || {X86_NUMAQ} || {IA64} && {ARCH_S390} && {SMP} || {SMP} && {X86_NUMAQ} || {IA64} && {ARCH_S390} && true))
Variables: 3886. 
Variable ordering: 607, 800, 1875, 2728, 2735, 2980
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	1	0
3	1875	{DEBUG_KERNEL}	2	1
4	2728	{ARCH_S390}	0	1
5	1875	{DEBUG_KERNEL}	4	1
6	800	{LOG_BUF_SHIFT}	3	5
# END BDD 1963 (T 3 365)

# BEGIN BDD 1964 (T 3 366)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} || (!(false) || ({LP486E})) && (!({LP486E}) || (false))
Variables: 3886. 
Variable ordering: 542, 1404, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	1404	{NET_ISA}	0	3
5	542	{LP486E}	1	4
# END BDD 1964 (T 3 366)

# BEGIN BDD 1965 (T 3 367)
BDD tree for {PRINTER} || (!(false) || ({LP_CONSOLE})) && (!({LP_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 97, 2908
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2908	{LP_CONSOLE}	1	0
3	97	{PRINTER}	2	1
# END BDD 1965 (T 3 367)

# BEGIN BDD 1966 (T 3 368)
BDD tree for {NET} && {DEV_APPLETALK} && {ISA} || {EISA} && {ISA_DMA_API} || (!(false) || ({LTPC})) && (!({LTPC}) || (false))
Variables: 3886. 
Variable ordering: 428, 1185, 1262, 1371, 3088, 3257
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3088	{LTPC}	1	0
3	3257	{ISA_DMA_API}	0	1
4	3088	{LTPC}	1	3
5	1371	{NET}	2	4
6	1262	{EISA}	2	5
7	1185	{ISA}	6	5
8	428	{DEV_APPLETALK}	2	7
# END BDD 1966 (T 3 368)

# BEGIN BDD 1967 (T 3 369)
BDD tree for {PCCARD} && {M32R} && {PLAT_USRV} || {PLAT_M32700UT} || {PLAT_MAPPI2} || {PLAT_OPSPUT} || (!(false) || ({M32R_CFC})) && (!({M32R_CFC}) || (false))
Variables: 3886. 
Variable ordering: 118, 166, 835, 2257, 2585, 2626, 2656
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2626	{M32R_CFC}	1	0
3	2656	{M32R}	0	1
4	2626	{M32R_CFC}	1	3
5	2585	{PLAT_M32700UT}	2	4
6	2257	{PLAT_MAPPI2}	5	4
7	835	{PLAT_USRV}	6	4
8	166	{PCCARD}	2	7
9	166	{PCCARD}	2	4
10	118	{PLAT_OPSPUT}	8	9
# END BDD 1967 (T 3 369)

# BEGIN BDD 1968 (T 3 370)
BDD tree for {PCCARD} && {M32R_CFC} || (!({PCCARD} && {M32R_CFC} && {PLAT_USRV} || {PLAT_M32700UT} || {PLAT_MAPPI2} || {PLAT_OPSPUT}) || ({M32R_CFC_NUM})) && (!({M32R_CFC_NUM}) || ({PCCARD} && {M32R_CFC} && {PLAT_USRV} || {PLAT_M32700UT} || {PLAT_MAPPI2} || {PLAT_OPSPUT}))
Variables: 3886. 
Variable ordering: 118, 166, 835, 2257, 2585, 2626, 3079
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3079	{M32R_CFC_NUM}	1	0
3	2626	{M32R_CFC}	2	1
4	166	{PCCARD}	2	3
# END BDD 1968 (T 3 370)

# BEGIN BDD 1969 (T 3 371)
BDD tree for {PCCARD} && {M32R} && {CHIP_M32700} && {PCMCIA} || (!(false) || ({M32R_PCC})) && (!({M32R_PCC}) || (false))
Variables: 3886. 
Variable ordering: 166, 418, 1661, 2001, 2656
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1661	{M32R_PCC}	1	0
3	2656	{M32R}	0	1
4	2001	{PCMCIA}	0	3
5	1661	{M32R_PCC}	1	4
6	418	{CHIP_M32700}	2	5
7	166	{PCCARD}	2	6
# END BDD 1969 (T 3 371)

# BEGIN BDD 1970 (T 3 372)
BDD tree for {X86_ELAN} || (!(false) || ({M386})) && (!({M386}) || (false))
Variables: 3886. 
Variable ordering: 40, 981
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 1970 (T 3 372)

# BEGIN BDD 1971 (T 3 373)
BDD tree for {X86_ELAN} || (!(false) || ({M486})) && (!({M486}) || (false))
Variables: 3886. 
Variable ordering: 40, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 1971 (T 3 373)

# BEGIN BDD 1972 (T 3 374)
BDD tree for {X86_ELAN} || (!(false) || ({M586})) && (!({M586}) || (false))
Variables: 3886. 
Variable ordering: 40, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 1972 (T 3 374)

# BEGIN BDD 1973 (T 3 375)
BDD tree for {X86_ELAN} || (!(false) || ({M586MMX})) && (!({M586MMX}) || (false))
Variables: 3886. 
Variable ordering: 40, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 1973 (T 3 375)

# BEGIN BDD 1974 (T 3 376)
BDD tree for {X86_ELAN} || (!(false) || ({M586TSC})) && (!({M586TSC}) || (false))
Variables: 3886. 
Variable ordering: 40, 585
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	585	{M586TSC}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 1974 (T 3 376)

# BEGIN BDD 1975 (T 3 377)
BDD tree for {X86_ELAN} || (!(false) || ({M686})) && (!({M686}) || (false))
Variables: 3886. 
Variable ordering: 40, 1242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1242	{M686}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 1975 (T 3 377)

# BEGIN BDD 1976 (T 3 378)
BDD tree for {DONGLE} && {IRDA} && {EXPERIMENTAL} || (!(false) || ({MA600_DONGLE})) && (!({MA600_DONGLE}) || (false))
Variables: 3886. 
Variable ordering: 858, 1711, 2270, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2270	{MA600_DONGLE}	1	0
3	3242	{IRDA}	0	1
4	2270	{MA600_DONGLE}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	858	{DONGLE}	2	5
# END BDD 1976 (T 3 378)

# BEGIN BDD 1977 (T 3 379)
BDD tree for {DONGLE_OLD} && {EXPERIMENTAL} && {IRDA} || (!(false) || ({MA600_DONGLE_OLD})) && (!({MA600_DONGLE_OLD}) || (false))
Variables: 3886. 
Variable ordering: 324, 1711, 2800, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2800	{MA600_DONGLE_OLD}	1	0
3	3242	{IRDA}	0	1
4	2800	{MA600_DONGLE_OLD}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	324	{DONGLE_OLD}	2	5
# END BDD 1977 (T 3 379)

# BEGIN BDD 1978 (T 3 380)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MAC} || (!(false) || ({MAC8390})) && (!({MAC8390}) || (false))
Variables: 3886. 
Variable ordering: 76, 2056, 2196, 2228, 3113
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3113	{MAC8390}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	76	{MAC}	2	5
# END BDD 1978 (T 3 380)

# BEGIN BDD 1979 (T 3 381)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MAC} && {BROKEN} || (!(false) || ({MAC89x0})) && (!({MAC89x0}) || (false))
Variables: 3886. 
Variable ordering: 76, 244, 2056, 2059, 2196, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	244	{MAC89x0}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2059	{BROKEN}	0	4
6	2056	{NET_ETHERNET}	0	5
7	244	{MAC89x0}	1	6
8	76	{MAC}	2	7
# END BDD 1979 (T 3 381)

# BEGIN BDD 1980 (T 3 382)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PPC_PMAC} && {PPC32} || (!(false) || ({MACE})) && (!({MACE}) || (false))
Variables: 3886. 
Variable ordering: 489, 1505, 1740, 2056, 2196, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1740	{MACE}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1740	{MACE}	1	5
7	1505	{PPC_PMAC}	2	6
8	489	{PPC32}	2	7
# END BDD 1980 (T 3 382)

# BEGIN BDD 1981 (T 3 383)
BDD tree for {NETDEVICES} && {UML} && {MACE} || (!(false) || ({MACE_AAUI_PORT})) && (!({MACE_AAUI_PORT}) || (false))
Variables: 3886. 
Variable ordering: 1740, 2003, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2003	{MACE_AAUI_PORT}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2003	{MACE_AAUI_PORT}	1	4
6	1740	{MACE}	2	5
# END BDD 1981 (T 3 383)

# BEGIN BDD 1982 (T 3 384)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({MACHZ_WDT})) && (!({MACHZ_WDT}) || (false))
Variables: 3886. 
Variable ordering: 742, 1244, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	1244	{X86}	0	2
4	742	{MACHZ_WDT}	1	3
# END BDD 1982 (T 3 384)

# BEGIN BDD 1983 (T 3 385)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MAC} && {EXPERIMENTAL} || (!(false) || ({MACMACE})) && (!({MACMACE}) || (false))
Variables: 3886. 
Variable ordering: 76, 1056, 1711, 2056, 2196, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1056	{MACMACE}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1711	{EXPERIMENTAL}	0	5
7	1056	{MACMACE}	1	6
8	76	{MAC}	2	7
# END BDD 1983 (T 3 385)

# BEGIN BDD 1984 (T 3 386)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MAC} || (!(false) || ({MACSONIC})) && (!({MACSONIC}) || (false))
Variables: 3886. 
Variable ordering: 76, 104, 2056, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	104	{MACSONIC}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	104	{MACSONIC}	1	5
7	76	{MAC}	2	6
# END BDD 1984 (T 3 386)

# BEGIN BDD 1985 (T 3 387)
BDD tree for {PPC} || {MAC} && {INPUT_ADBHID} || (!(false) || ({MAC_EMUMOUSEBTN})) && (!({MAC_EMUMOUSEBTN}) || (false))
Variables: 3886. 
Variable ordering: 76, 1891, 2673, 3080
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3080	{INPUT_ADBHID}	0	1
3	2673	{PPC}	0	2
4	1891	{MAC_EMUMOUSEBTN}	1	3
5	1891	{MAC_EMUMOUSEBTN}	1	2
6	76	{MAC}	4	5
# END BDD 1985 (T 3 387)

# BEGIN BDD 1986 (T 3 388)
BDD tree for {PPC_PMAC} && {PPC_PMAC64} || (!(false) || ({MAC_FLOPPY})) && (!({MAC_FLOPPY}) || (false))
Variables: 3886. 
Variable ordering: 225, 1505, 1982
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1982	{PPC_PMAC64}	0	1
3	1505	{PPC_PMAC}	0	2
4	225	{MAC_FLOPPY}	1	3
# END BDD 1986 (T 3 388)

# BEGIN BDD 1987 (T 3 389)
BDD tree for {PARTITION_ADVANCED} || (!({MAC}) || ({MAC_PARTITION})) && (!({MAC_PARTITION}) || ({MAC}))
Variables: 3886. 
Variable ordering: 76, 2016, 2530
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2530	{MAC_PARTITION}	1	0
3	2016	{PARTITION_ADVANCED}	2	1
4	2530	{MAC_PARTITION}	0	1
5	2016	{PARTITION_ADVANCED}	4	1
6	76	{MAC}	3	5
# END BDD 1987 (T 3 389)

# BEGIN BDD 1988 (T 3 390)
BDD tree for {MAC} && {SCSI} || (!(false) || ({MAC_SCSI})) && (!({MAC_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 42, 76, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	76	{MAC}	0	2
4	42	{MAC_SCSI}	1	3
# END BDD 1988 (T 3 390)

# BEGIN BDD 1989 (T 3 391)
BDD tree for {PPC} || {MAC} && {PPC_PMAC} && {BROKEN} || (!(false) || ({MAC_SERIAL})) && (!({MAC_SERIAL}) || (false))
Variables: 3886. 
Variable ordering: 76, 1505, 1691, 2059, 2673
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1691	{MAC_SERIAL}	1	0
3	2673	{PPC}	0	1
4	2059	{BROKEN}	0	3
5	1691	{MAC_SERIAL}	1	4
6	1505	{PPC_PMAC}	2	5
7	2059	{BROKEN}	0	1
8	1691	{MAC_SERIAL}	1	7
9	1505	{PPC_PMAC}	2	8
10	76	{MAC}	6	9
# END BDD 1989 (T 3 391)

# BEGIN BDD 1990 (T 3 392)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MAD16} || (!(false) || ({MAD16_OLDCARD})) && (!({MAD16_OLDCARD}) || (false))
Variables: 3886. 
Variable ordering: 684, 1228, 2059, 2338, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2338	{SOUND_MAD16}	0	4
6	2338	{SOUND_MAD16}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	684	{MAD16_OLDCARD}	1	8
# END BDD 1990 (T 3 392)

# BEGIN BDD 1991 (T 3 393)
BDD tree for {UML} && {NETDEVICES} && {TR} && {TMS380TR} && {MCA_LEGACY} || (!(false) || ({MADGEMC})) && (!({MADGEMC}) || (false))
Variables: 3886. 
Variable ordering: 239, 1142, 2196, 2228, 2864, 3355
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3355	{MADGEMC}	1	0
3	2864	{TMS380TR}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1142	{MCA_LEGACY}	2	5
7	239	{TR}	2	6
# END BDD 1991 (T 3 393)

# BEGIN BDD 1992 (T 3 394)
BDD tree for {DEBUG_KERNEL} && {UML} || (!(false) || ({MAGIC_SYSRQ})) && (!({MAGIC_SYSRQ}) || (false))
Variables: 3886. 
Variable ordering: 861, 1875, 2228
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	1875	{DEBUG_KERNEL}	0	2
4	861	{MAGIC_SYSRQ}	1	3
# END BDD 1992 (T 3 394)

# BEGIN BDD 1993 (T 3 395)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MAUI_HAVE_BOOT} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MAUI_HAVE_BOOT}) || ({MAUI_BOOT_FILE})) && (!({MAUI_BOOT_FILE}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MAUI_HAVE_BOOT}))
Variables: 3886. 
Variable ordering: 1228, 1238, 2059, 2407, 2470, 2564, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1238	{MAUI_BOOT_FILE}	1	0
3	2770	{M68K}	0	1
4	2564	{MAUI_HAVE_BOOT}	0	3
5	2470	{SPARC64}	0	4
6	2407	{SPARC32}	0	5
7	2059	{BROKEN}	6	4
8	1238	{MAUI_BOOT_FILE}	1	7
9	1228	{SOUND}	2	8
# END BDD 1993 (T 3 395)

# BEGIN BDD 1994 (T 3 396)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MAUI} && {STANDALONE} || (!(false) || ({MAUI_HAVE_BOOT})) && (!({MAUI_HAVE_BOOT}) || (false))
Variables: 3886. 
Variable ordering: 932, 1228, 2059, 2407, 2470, 2564, 2770, 2808
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2564	{MAUI_HAVE_BOOT}	1	0
3	2808	{STANDALONE}	0	1
4	2770	{M68K}	0	3
5	2564	{MAUI_HAVE_BOOT}	1	4
6	2470	{SPARC64}	2	5
7	2407	{SPARC32}	2	6
8	2059	{BROKEN}	7	5
9	1228	{SOUND}	2	8
10	932	{SOUND_MAUI}	2	9
# END BDD 1994 (T 3 396)

# BEGIN BDD 1995 (T 3 397)
BDD tree for {RAW_DRIVER} || (!({RAW_DRIVER}) || ({MAX_RAW_DEVS})) && (!({MAX_RAW_DEVS}) || ({RAW_DRIVER}))
Variables: 3886. 
Variable ordering: 535, 791
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	791	{MAX_RAW_DEVS}	1	0
3	535	{RAW_DRIVER}	2	1
# END BDD 1995 (T 3 397)

# BEGIN BDD 1996 (T 3 398)
BDD tree for {X86_VISWS} && {X86_VOYAGER} || (!({X86_VOYAGER}) || ({MCA})) && (!({MCA}) || ({X86_VOYAGER}))
Variables: 3886. 
Variable ordering: 360, 362, 1969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	1	0
3	362	{X86_VISWS}	2	1
4	1969	{X86_VOYAGER}	0	1
5	360	{MCA}	3	4
# END BDD 1996 (T 3 398)

# BEGIN BDD 1997 (T 3 399)
BDD tree for {MCA} || (!(false) || ({MCA_LEGACY})) && (!({MCA_LEGACY}) || (false))
Variables: 3886. 
Variable ordering: 360, 1142
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1142	{MCA_LEGACY}	1	0
3	360	{MCA}	2	1
# END BDD 1997 (T 3 399)

# BEGIN BDD 1998 (T 3 400)
BDD tree for {MCA_LEGACY} && {PROC_FS} || (!(false) || ({MCA_PROC_FS})) && (!({MCA_PROC_FS}) || (false))
Variables: 3886. 
Variable ordering: 1115, 1142, 2362
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2362	{MCA_PROC_FS}	1	0
3	1142	{MCA_LEGACY}	2	1
4	1115	{PROC_FS}	2	3
# END BDD 1998 (T 3 400)

# BEGIN BDD 1999 (T 3 401)
BDD tree for {ISA} && {CD_NO_IDESCSI} || (!(false) || ({MCDX})) && (!({MCDX}) || (false))
Variables: 3886. 
Variable ordering: 111, 528, 1185
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	528	{MCDX}	1	0
3	1185	{ISA}	0	1
4	528	{MCDX}	1	3
5	111	{CD_NO_IDESCSI}	2	4
# END BDD 1999 (T 3 401)

# BEGIN BDD 2000 (T 3 402)
BDD tree for {DONGLE} && {IRDA} && {EXPERIMENTAL} || (!(false) || ({MCP2120_DONGLE})) && (!({MCP2120_DONGLE}) || (false))
Variables: 3886. 
Variable ordering: 858, 1071, 1711, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1071	{MCP2120_DONGLE}	1	0
3	3242	{IRDA}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1071	{MCP2120_DONGLE}	1	4
6	858	{DONGLE}	2	5
# END BDD 2000 (T 3 402)

# BEGIN BDD 2001 (T 3 403)
BDD tree for {DONGLE_OLD} && {IRDA} || (!(false) || ({MCP2120_DONGLE_OLD})) && (!({MCP2120_DONGLE_OLD}) || (false))
Variables: 3886. 
Variable ordering: 324, 1047, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1047	{MCP2120_DONGLE_OLD}	1	0
3	3242	{IRDA}	0	1
4	1047	{MCP2120_DONGLE_OLD}	1	3
5	324	{DONGLE_OLD}	2	4
# END BDD 2001 (T 3 403)

# BEGIN BDD 2002 (T 3 404)
BDD tree for {X86_ELAN} || (!(false) || ({MCRUSOE})) && (!({MCRUSOE}) || (false))
Variables: 3886. 
Variable ordering: 40, 1237
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1237	{MCRUSOE}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2002 (T 3 404)

# BEGIN BDD 2003 (T 3 405)
BDD tree for {X86_ELAN} || (!(false) || ({MCYRIXIII})) && (!({MCYRIXIII}) || (false))
Variables: 3886. 
Variable ordering: 40, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2003 (T 3 405)

# BEGIN BDD 2004 (T 3 406)
BDD tree for {VT} && {M68K} && {PARISC} && {ISA} || (!(false) || ({MDA_CONSOLE})) && (!({MDA_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 809, 1185, 2229, 2575, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2229	{MDA_CONSOLE}	1	0
3	2770	{M68K}	0	1
4	2575	{PARISC}	0	3
5	2229	{MDA_CONSOLE}	1	4
6	1185	{ISA}	2	5
7	809	{VT}	2	6
# END BDD 2004 (T 3 406)

# BEGIN BDD 2005 (T 3 407)
BDD tree for {BLK_DEV_MD} || (!(false) || ({MD_FAULTY})) && (!({MD_FAULTY}) || (false))
Variables: 3886. 
Variable ordering: 1136, 3035
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3035	{MD_FAULTY}	1	0
3	1136	{BLK_DEV_MD}	2	1
# END BDD 2005 (T 3 407)

# BEGIN BDD 2006 (T 3 408)
BDD tree for {BLK_DEV_MD} || (!(false) || ({MD_LINEAR})) && (!({MD_LINEAR}) || (false))
Variables: 3886. 
Variable ordering: 143, 1136
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1136	{BLK_DEV_MD}	0	1
3	143	{MD_LINEAR}	1	2
# END BDD 2006 (T 3 408)

# BEGIN BDD 2007 (T 3 409)
BDD tree for {BLK_DEV_MD} || (!(false) || ({MD_MULTIPATH})) && (!({MD_MULTIPATH}) || (false))
Variables: 3886. 
Variable ordering: 1136, 2850
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2850	{MD_MULTIPATH}	1	0
3	1136	{BLK_DEV_MD}	2	1
# END BDD 2007 (T 3 409)

# BEGIN BDD 2008 (T 3 410)
BDD tree for {BLK_DEV_MD} || (!(false) || ({MD_RAID0})) && (!({MD_RAID0}) || (false))
Variables: 3886. 
Variable ordering: 1136, 3073
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3073	{MD_RAID0}	1	0
3	1136	{BLK_DEV_MD}	2	1
# END BDD 2008 (T 3 410)

# BEGIN BDD 2009 (T 3 411)
BDD tree for {BLK_DEV_MD} || (!(false) || ({MD_RAID1})) && (!({MD_RAID1}) || (false))
Variables: 3886. 
Variable ordering: 1136, 2593
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2593	{MD_RAID1}	1	0
3	1136	{BLK_DEV_MD}	2	1
# END BDD 2009 (T 3 411)

# BEGIN BDD 2010 (T 3 412)
BDD tree for {BLK_DEV_MD} && {EXPERIMENTAL} || (!(false) || ({MD_RAID10})) && (!({MD_RAID10}) || (false))
Variables: 3886. 
Variable ordering: 1136, 1711, 3159
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3159	{MD_RAID10}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1136	{BLK_DEV_MD}	2	3
# END BDD 2010 (T 3 412)

# BEGIN BDD 2011 (T 3 413)
BDD tree for {BLK_DEV_MD} || (!(false) || ({MD_RAID5})) && (!({MD_RAID5}) || (false))
Variables: 3886. 
Variable ordering: 599, 1136
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1136	{BLK_DEV_MD}	0	1
3	599	{MD_RAID5}	1	2
# END BDD 2011 (T 3 413)

# BEGIN BDD 2012 (T 3 414)
BDD tree for {BLK_DEV_MD} || (!(false) || ({MD_RAID6})) && (!({MD_RAID6}) || (false))
Variables: 3886. 
Variable ordering: 1136, 3326
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3326	{MD_RAID6}	1	0
3	1136	{BLK_DEV_MD}	2	1
# END BDD 2012 (T 3 414)

# BEGIN BDD 2013 (T 3 415)
BDD tree for {X86_ELAN} || (!(false) || ({MEFFICEON})) && (!({MEFFICEON}) || (false))
Variables: 3886. 
Variable ordering: 40, 454
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	454	{MEFFICEON}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2013 (T 3 415)

# BEGIN BDD 2014 (T 3 416)
BDD tree for {MEGARAID_NEWGEN} && {PCI} && {SCSI} || (!(false) || ({MEGARAID_LEGACY})) && (!({MEGARAID_LEGACY}) || (false))
Variables: 3886. 
Variable ordering: 27, 210, 728, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	728	{MEGARAID_LEGACY}	1	0
3	2567	{SCSI}	0	1
4	728	{MEGARAID_LEGACY}	1	3
5	210	{PCI}	2	4
6	27	{MEGARAID_NEWGEN}	2	5
# END BDD 2014 (T 3 416)

# BEGIN BDD 2015 (T 3 417)
BDD tree for {PCI} && {SCSI} && {MEGARAID_MM} || (!(false) || ({MEGARAID_MAILBOX})) && (!({MEGARAID_MAILBOX}) || (false))
Variables: 3886. 
Variable ordering: 210, 1675, 2567, 3307
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3307	{MEGARAID_MAILBOX}	1	0
3	2567	{SCSI}	2	1
4	1675	{MEGARAID_MM}	2	3
5	210	{PCI}	2	4
# END BDD 2015 (T 3 417)

# BEGIN BDD 2016 (T 3 418)
BDD tree for {PCI} && {SCSI} && {MEGARAID_NEWGEN} || (!(false) || ({MEGARAID_MM})) && (!({MEGARAID_MM}) || (false))
Variables: 3886. 
Variable ordering: 27, 210, 1675, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1675	{MEGARAID_MM}	1	0
3	2567	{SCSI}	0	1
4	1675	{MEGARAID_MM}	1	3
5	210	{PCI}	2	4
6	27	{MEGARAID_NEWGEN}	2	5
# END BDD 2016 (T 3 418)

# BEGIN BDD 2017 (T 3 419)
BDD tree for {PCI} && {SCSI} || (!(false) || ({MEGARAID_NEWGEN})) && (!({MEGARAID_NEWGEN}) || (false))
Variables: 3886. 
Variable ordering: 27, 210, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	210	{PCI}	0	2
4	27	{MEGARAID_NEWGEN}	1	3
# END BDD 2017 (T 3 419)

# BEGIN BDD 2018 (T 3 420)
BDD tree for {X86_ELAN} || (!(false) || ({MGEODEGX1})) && (!({MGEODEGX1}) || (false))
Variables: 3886. 
Variable ordering: 20, 40
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	40	{X86_ELAN}	0	1
3	20	{MGEODEGX1}	1	2
# END BDD 2018 (T 3 420)

# BEGIN BDD 2019 (T 3 421)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_EMU10K1} && {EXPERIMENTAL} || (!(false) || ({MIDI_EMU10K1})) && (!({MIDI_EMU10K1}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1711, 1819, 2059, 2302, 2407, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2302	{MIDI_EMU10K1}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2302	{MIDI_EMU10K1}	1	5
7	2302	{MIDI_EMU10K1}	1	3
8	2059	{BROKEN}	6	7
9	1819	{SOUND_EMU10K1}	2	8
10	1711	{EXPERIMENTAL}	2	9
11	1228	{SOUND}	2	10
# END BDD 2019 (T 3 421)

# BEGIN BDD 2020 (T 3 422)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_VIA82CXXX} || (!(false) || ({MIDI_VIA82CXXX})) && (!({MIDI_VIA82CXXX}) || (false))
Variables: 3886. 
Variable ordering: 572, 798, 1228, 2059, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	798	{MIDI_VIA82CXXX}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	798	{MIDI_VIA82CXXX}	1	7
9	572	{SOUND_VIA82CXXX}	2	8
# END BDD 2020 (T 3 422)

# BEGIN BDD 2021 (T 3 423)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} || (!({x14} || {x16} || {x290} || {x291} || {x292} || {x18} || {x20} || {x293} || {x294} || {x36} || {x39} || {x42} || {x44} || {x45} || {x295} || {x48} || {x296} || {x68} || {x75} || {x79} || {x83} || {x87} || {x91}) || ({MII})) && (!({MII}) || ({x14} || {x16} || {x290} || {x291} || {x292} || {x18} || {x20} || {x293} || {x294} || {x36} || {x39} || {x42} || {x44} || {x45} || {x295} || {x48} || {x296} || {x68} || {x75} || {x79} || {x83} || {x87} || {x91}))
Variables: 3886. 
Variable ordering: 1170, 2056, 2196, 2228, 3389, 3391, 3393, 3395, 3411, 3414, 3417, 3419, 3420, 3423, 3443, 3450, 3454, 3458, 3462, 3466, 3665, 3666, 3667, 3668, 3669, 3670, 3671
Vertices: 55
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3671	{x296}	1	0
3	3670	{x295}	2	0
4	3669	{x294}	3	0
5	3668	{x293}	4	0
6	3667	{x292}	5	0
7	3666	{x291}	6	0
8	3665	{x290}	7	0
9	3466	{x91}	8	0
10	3462	{x87}	9	0
11	3458	{x83}	10	0
12	3454	{x79}	11	0
13	3450	{x75}	12	0
14	3443	{x68}	13	0
15	3423	{x48}	14	0
17	3419	{x44}	16	0
16	3420	{x45}	15	0
19	3414	{x39}	18	0
18	3417	{x42}	17	0
21	3395	{x20}	20	0
20	3411	{x36}	19	0
23	3391	{x16}	22	0
22	3393	{x18}	21	0
25	2228	{UML}	24	1
24	3389	{x14}	23	0
27	2056	{NET_ETHERNET}	24	26
26	2196	{NETDEVICES}	24	25
29	3670	{x295}	28	1
28	3671	{x296}	0	1
31	3668	{x293}	30	1
30	3669	{x294}	29	1
34	3665	{x290}	33	1
35	3466	{x91}	34	1
32	3667	{x292}	31	1
33	3666	{x291}	32	1
38	3454	{x79}	37	1
39	3450	{x75}	38	1
36	3462	{x87}	35	1
37	3458	{x83}	36	1
42	3420	{x45}	41	1
43	3419	{x44}	42	1
40	3443	{x68}	39	1
41	3423	{x48}	40	1
46	3411	{x36}	45	1
47	3395	{x20}	46	1
44	3417	{x42}	43	1
45	3414	{x39}	44	1
51	2228	{UML}	50	1
50	3389	{x14}	49	1
49	3391	{x16}	48	1
48	3393	{x18}	47	1
54	1170	{MII}	27	53
53	2056	{NET_ETHERNET}	50	52
52	2196	{NETDEVICES}	50	51
# END BDD 2021 (T 3 423)

# BEGIN BDD 2022 (T 3 424)
BDD tree for ({x14} || !({WINBOND_840} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI})) && (!({x14}) || {WINBOND_840} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1262, 1679, 2056, 2196, 2228, 2340, 2429, 3389
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3389	{x14}	1	0
3	3389	{x14}	0	1
4	2429	{WINBOND_840}	2	3
5	2340	{NET_TULIP}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	2056	{NET_ETHERNET}	2	7
9	210	{PCI}	2	8
# END BDD 2022 (T 3 424)

# BEGIN BDD 2023 (T 3 425)
BDD tree for ({x16} || !({SIS900} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x16}) || {SIS900} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 743, 2196, 2228, 2587, 3391
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3391	{x16}	1	0
3	3391	{x16}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	743	{SIS900}	2	6
8	210	{PCI}	2	7
# END BDD 2023 (T 3 425)

# BEGIN BDD 2024 (T 3 426)
BDD tree for ({x290} || !({USB_PEGASUS} && {USB} && {NET})) && (!({x290}) || {USB_PEGASUS} && {USB} && {NET})
Variables: 3886. 
Variable ordering: 1371, 2705, 3190, 3665
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3665	{x290}	1	0
3	3665	{x290}	0	1
4	3190	{USB_PEGASUS}	2	3
5	2705	{USB}	2	4
6	1371	{NET}	2	5
# END BDD 2024 (T 3 426)

# BEGIN BDD 2025 (T 3 427)
BDD tree for ({x291} || !({E100} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x291}) || {E100} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1694, 2196, 2228, 2587, 3666
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3666	{x291}	1	0
3	3666	{x291}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1694	{E100}	2	6
8	210	{PCI}	2	7
# END BDD 2025 (T 3 427)

# BEGIN BDD 2026 (T 3 428)
BDD tree for ({x292} || !({VORTEX} && {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {PCI} || {EISA})) && (!({x292}) || {VORTEX} && {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {PCI} || {EISA})
Variables: 3886. 
Variable ordering: 210, 1262, 1550, 2196, 2228, 2931, 3667
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3667	{x292}	1	0
3	3667	{x292}	0	1
4	2931	{NET_VENDOR_3COM}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1550	{VORTEX}	2	6
8	1262	{EISA}	2	7
9	210	{PCI}	8	7
# END BDD 2026 (T 3 428)

# BEGIN BDD 2027 (T 3 429)
BDD tree for ({x18} || !({VIA_RHINE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x18}) || {VIA_RHINE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1966, 2196, 2228, 2587, 3393
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3393	{x18}	1	0
3	3393	{x18}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1966	{VIA_RHINE}	2	6
8	210	{PCI}	2	7
# END BDD 2027 (T 3 429)

# BEGIN BDD 2028 (T 3 430)
BDD tree for ({x20} || !({VIA_VELOCITY} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x20}) || {VIA_VELOCITY} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2587, 3277, 3395
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3395	{x20}	1	0
3	3395	{x20}	0	1
4	3277	{VIA_VELOCITY}	2	3
5	2587	{NET_PCI}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	210	{PCI}	2	7
# END BDD 2028 (T 3 430)

# BEGIN BDD 2029 (T 3 431)
BDD tree for ({x293} || !({HAMACHI} && {NETDEVICES} && {UML} && {PCI})) && (!({x293}) || {HAMACHI} && {NETDEVICES} && {UML} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1639, 2196, 2228, 3668
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3668	{x293}	1	0
3	3668	{x293}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1639	{HAMACHI}	2	5
7	210	{PCI}	2	6
# END BDD 2029 (T 3 431)

# BEGIN BDD 2030 (T 3 432)
BDD tree for ({x294} || !({FEC_8XX} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {8xx} && {NETTA} || {NETPHONE})) && (!({x294}) || {FEC_8XX} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {8xx} && {NETTA} || {NETPHONE})
Variables: 3886. 
Variable ordering: 273, 822, 1743, 2056, 2196, 2228, 3091, 3669
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3669	{x294}	1	0
3	3669	{x294}	0	1
4	3091	{NETPHONE}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1743	{FEC_8XX}	2	7
9	822	{8xx}	2	8
10	2228	{UML}	2	3
11	2196	{NETDEVICES}	2	10
12	2056	{NET_ETHERNET}	2	11
13	1743	{FEC_8XX}	2	12
14	822	{8xx}	2	13
15	273	{NETTA}	9	14
# END BDD 2030 (T 3 432)

# BEGIN BDD 2031 (T 3 433)
BDD tree for ({x36} || !({FEALNX} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x36}) || {FEALNX} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 33, 210, 2196, 2228, 2587, 3411
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3411	{x36}	1	0
3	3411	{x36}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	210	{PCI}	2	6
8	33	{FEALNX}	2	7
# END BDD 2031 (T 3 433)

# BEGIN BDD 2032 (T 3 434)
BDD tree for ({x39} || !({SMC91X} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} || {REDWOOD_5} || {REDWOOD_6} || {M32R} || {SUPERH})) && (!({x39}) || {SMC91X} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} || {REDWOOD_5} || {REDWOOD_6} || {M32R} || {SUPERH})
Variables: 3886. 
Variable ordering: 209, 709, 949, 1272, 2056, 2196, 2228, 2376, 2656, 3414
Vertices: 17
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3414	{x39}	1	0
3	3414	{x39}	0	1
4	2656	{M32R}	2	3
5	2376	{SMC91X}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	2056	{NET_ETHERNET}	2	7
9	2376	{SMC91X}	2	3
10	2228	{UML}	2	9
11	2196	{NETDEVICES}	2	10
12	2056	{NET_ETHERNET}	2	11
13	1272	{SUPERH}	8	12
14	949	{REDWOOD_5}	13	12
15	709	{REDWOOD_6}	14	12
16	209	{ARM}	15	12
# END BDD 2032 (T 3 434)

# BEGIN BDD 2033 (T 3 435)
BDD tree for ({x42} || !({AMD8111_ETH} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x42}) || {AMD8111_ETH} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1688, 2196, 2228, 2587, 3417
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3417	{x42}	1	0
3	3417	{x42}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1688	{AMD8111_ETH}	2	6
8	210	{PCI}	2	7
# END BDD 2033 (T 3 435)

# BEGIN BDD 2034 (T 3 436)
BDD tree for ({x44} || !({ADAPTEC_STARFIRE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x44}) || {ADAPTEC_STARFIRE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1285, 2196, 2228, 2587, 3419
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3419	{x44}	1	0
3	3419	{x44}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1285	{ADAPTEC_STARFIRE}	2	6
8	210	{PCI}	2	7
# END BDD 2034 (T 3 436)

# BEGIN BDD 2035 (T 3 437)
BDD tree for ({x45} || !({8139CP} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI} && {EXPERIMENTAL})) && (!({x45}) || {8139CP} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1711, 2196, 2228, 2330, 2587, 3420
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3420	{x45}	1	0
3	3420	{x45}	0	1
4	2587	{NET_PCI}	2	3
5	2330	{8139CP}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	1711	{EXPERIMENTAL}	2	7
9	210	{PCI}	2	8
# END BDD 2035 (T 3 437)

# BEGIN BDD 2036 (T 3 438)
BDD tree for ({x295} || !({EEPRO100} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x295}) || {EEPRO100} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1760, 2196, 2228, 2587, 3670
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3670	{x295}	1	0
3	3670	{x295}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1760	{EEPRO100}	2	6
8	210	{PCI}	2	7
# END BDD 2036 (T 3 438)

# BEGIN BDD 2037 (T 3 439)
BDD tree for ({x48} || !({8139TOO} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x48}) || {8139TOO} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 2153, 2196, 2228, 2587, 3423
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3423	{x48}	1	0
3	3423	{x48}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2153	{8139TOO}	2	6
8	210	{PCI}	2	7
# END BDD 2037 (T 3 439)

# BEGIN BDD 2038 (T 3 440)
BDD tree for ({x296} || !({B44} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI} && {EXPERIMENTAL})) && (!({x296}) || {B44} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1711, 2196, 2228, 2587, 2636, 3671
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3671	{x296}	1	0
3	3671	{x296}	0	1
4	2636	{B44}	2	3
5	2587	{NET_PCI}	2	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	1711	{EXPERIMENTAL}	2	7
9	210	{PCI}	2	8
# END BDD 2038 (T 3 440)

# BEGIN BDD 2039 (T 3 441)
BDD tree for ({x68} || !({SUNDANCE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x68}) || {SUNDANCE} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1813, 2196, 2228, 2587, 3443
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3443	{x68}	1	0
3	3443	{x68}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1813	{SUNDANCE}	2	6
8	210	{PCI}	2	7
# END BDD 2039 (T 3 441)

# BEGIN BDD 2040 (T 3 442)
BDD tree for ({x75} || !({EPIC100} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x75}) || {EPIC100} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1981, 2196, 2228, 2587, 3450
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3450	{x75}	1	0
3	3450	{x75}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1981	{EPIC100}	2	6
8	210	{PCI}	2	7
# END BDD 2040 (T 3 442)

# BEGIN BDD 2041 (T 3 443)
BDD tree for ({x79} || !({USB_AX8817X} && {USB} && {NET} && {USB_USBNET} && {NET_ETHERNET})) && (!({x79}) || {USB_AX8817X} && {USB} && {NET} && {USB_USBNET} && {NET_ETHERNET})
Variables: 3886. 
Variable ordering: 1371, 1449, 2056, 2705, 3281, 3454
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3454	{x79}	1	0
3	3454	{x79}	0	1
4	3281	{USB_USBNET}	2	3
5	2705	{USB}	2	4
6	2056	{NET_ETHERNET}	2	5
7	1449	{USB_AX8817X}	2	6
8	1371	{NET}	2	7
# END BDD 2041 (T 3 443)

# BEGIN BDD 2042 (T 3 444)
BDD tree for ({x83} || !({PCMCIA_SMC91C92} && {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA})) && (!({x83}) || {PCMCIA_SMC91C92} && {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA})
Variables: 3886. 
Variable ordering: 1033, 1830, 2001, 2196, 2228, 3458
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3458	{x83}	1	0
3	3458	{x83}	0	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2001	{PCMCIA}	2	5
7	1830	{NET_PCMCIA}	2	6
8	1033	{PCMCIA_SMC91C92}	2	7
# END BDD 2042 (T 3 444)

# BEGIN BDD 2043 (T 3 445)
BDD tree for ({x87} || !({SGI_IOC3_ETH} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} && {SGI_IP27})) && (!({x87}) || {SGI_IOC3_ETH} && {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} && {SGI_IP27})
Variables: 3886. 
Variable ordering: 210, 716, 2056, 2196, 2228, 3342, 3462
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3462	{x87}	1	0
3	3462	{x87}	0	1
4	3342	{SGI_IP27}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	716	{SGI_IOC3_ETH}	2	7
9	210	{PCI}	2	8
# END BDD 2043 (T 3 445)

# BEGIN BDD 2044 (T 3 446)
BDD tree for ({x91} || !({PCNET32} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})) && (!({x91}) || {PCNET32} && {NETDEVICES} && {UML} && {NET_PCI} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1866, 2196, 2228, 2587, 3466
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3466	{x91}	1	0
3	3466	{x91}	0	1
4	2587	{NET_PCI}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1866	{PCNET32}	2	6
8	210	{PCI}	2	7
# END BDD 2044 (T 3 446)

# BEGIN BDD 2045 (T 3 447)
BDD tree for {PARTITION_ADVANCED} && {MSDOS_PARTITION} || (!(false) || ({MINIX_SUBPARTITION})) && (!({MINIX_SUBPARTITION}) || (false))
Variables: 3886. 
Variable ordering: 1418, 2016, 2403
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2403	{MSDOS_PARTITION}	0	1
3	2016	{PARTITION_ADVANCED}	0	2
4	1418	{MINIX_SUBPARTITION}	1	3
# END BDD 2045 (T 3 447)

# BEGIN BDD 2046 (T 3 448)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SOC_AU1X00} || (!(false) || ({MIPS_AU1X00_ENET})) && (!({MIPS_AU1X00_ENET}) || (false))
Variables: 3886. 
Variable ordering: 701, 2056, 2196, 2228, 2584
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2584	{SOC_AU1X00}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	701	{MIPS_AU1X00_ENET}	1	5
# END BDD 2046 (T 3 448)

# BEGIN BDD 2047 (T 3 449)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MIPS_GT96100} || (!(false) || ({MIPS_GT96100ETH})) && (!({MIPS_GT96100ETH}) || (false))
Variables: 3886. 
Variable ordering: 2056, 2196, 2228, 2410, 2433
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2433	{MIPS_GT96100ETH}	1	0
3	2410	{MIPS_GT96100}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
# END BDD 2047 (T 3 449)

# BEGIN BDD 2048 (T 3 450)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MACH_JAZZ} || (!(false) || ({MIPS_JAZZ_SONIC})) && (!({MIPS_JAZZ_SONIC}) || (false))
Variables: 3886. 
Variable ordering: 17, 992, 2056, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2056	{NET_ETHERNET}	0	3
5	992	{MACH_JAZZ}	0	4
6	17	{MIPS_JAZZ_SONIC}	1	5
# END BDD 2048 (T 3 450)

# BEGIN BDD 2049 (T 3 451)
BDD tree for {WATCHDOG} && {ISA} || (!(false) || ({MIXCOMWD})) && (!({MIXCOMWD}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2942, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2942	{MIXCOMWD}	1	0
3	3365	{WATCHDOG}	0	1
4	2942	{MIXCOMWD}	1	3
5	1185	{ISA}	2	4
# END BDD 2049 (T 3 451)

# BEGIN BDD 2050 (T 3 452)
BDD tree for {X86_ELAN} || (!(false) || ({MK6})) && (!({MK6}) || (false))
Variables: 3886. 
Variable ordering: 40, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2050 (T 3 452)

# BEGIN BDD 2051 (T 3 453)
BDD tree for {X86_ELAN} || (!(false) || ({MK7})) && (!({MK7}) || (false))
Variables: 3886. 
Variable ordering: 40, 725
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	725	{MK7}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2051 (T 3 453)

# BEGIN BDD 2052 (T 3 454)
BDD tree for {X86_ELAN} || (!(false) || ({MK8})) && (!({MK8}) || (false))
Variables: 3886. 
Variable ordering: 40, 1215
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1215	{MK8}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2052 (T 3 454)

# BEGIN BDD 2053 (T 3 455)
BDD tree for {HAMRADIO} && {NET} && {AX25} && {BROKEN_ON_SMP} || (!(false) || ({MKISS})) && (!({MKISS}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1662, 2488, 2982, 3217
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2488	{MKISS}	1	0
3	3217	{HAMRADIO}	0	1
4	2982	{BROKEN_ON_SMP}	0	3
5	2488	{MKISS}	1	4
6	1662	{AX25}	2	5
7	1371	{NET}	2	6
# END BDD 2053 (T 3 455)

# BEGIN BDD 2054 (T 3 456)
BDD tree for {UML} && {BROKEN} || (!(false) || ({MMAPPER})) && (!({MMAPPER}) || (false))
Variables: 3886. 
Variable ordering: 155, 2059, 2228
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2059	{BROKEN}	0	2
4	155	{MMAPPER}	1	3
# END BDD 2054 (T 3 456)

# BEGIN BDD 2055 (T 3 457)
BDD tree for {ARM_AMBA} && {MMC} || (!(false) || ({MMC_ARMMMCI})) && (!({MMC_ARMMMCI}) || (false))
Variables: 3886. 
Variable ordering: 853, 1545, 1753
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1545	{MMC_ARMMMCI}	1	0
3	1753	{MMC}	0	1
4	1545	{MMC_ARMMMCI}	1	3
5	853	{ARM_AMBA}	2	4
# END BDD 2055 (T 3 457)

# BEGIN BDD 2056 (T 3 458)
BDD tree for {MMC} || (!({MMC}) || ({MMC_BLOCK})) && (!({MMC_BLOCK}) || ({MMC}))
Variables: 3886. 
Variable ordering: 1753, 2706
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2706	{MMC_BLOCK}	1	0
3	1753	{MMC}	2	1
# END BDD 2056 (T 3 458)

# BEGIN BDD 2057 (T 3 459)
BDD tree for {MMC} || (!(false) || ({MMC_DEBUG})) && (!({MMC_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1753, 1801
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1801	{MMC_DEBUG}	1	0
3	1753	{MMC}	2	1
# END BDD 2057 (T 3 459)

# BEGIN BDD 2058 (T 3 460)
BDD tree for {ARCH_PXA} && {MMC} || (!(false) || ({MMC_PXA})) && (!({MMC_PXA}) || (false))
Variables: 3886. 
Variable ordering: 970, 1753, 2771
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2771	{MMC_PXA}	1	0
3	1753	{MMC}	2	1
4	970	{ARCH_PXA}	2	3
# END BDD 2058 (T 3 460)

# BEGIN BDD 2059 (T 3 461)
BDD tree for {MMC} && {ISA_DMA_API} || (!(false) || ({MMC_WBSD})) && (!({MMC_WBSD}) || (false))
Variables: 3886. 
Variable ordering: 752, 1753, 3257
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3257	{ISA_DMA_API}	0	1
3	1753	{MMC}	0	2
4	752	{MMC_WBSD}	1	3
# END BDD 2059 (T 3 461)

# BEGIN BDD 2060 (T 3 462)
BDD tree for {IA64_GENERIC} || {IA64_SGI_SN2} || (!({IA64_GENERIC} || {IA64_SGI_SN2}) || ({MMTIMER})) && (!({MMTIMER}) || ({IA64_GENERIC} || {IA64_SGI_SN2}))
Variables: 3886. 
Variable ordering: 28, 125, 2993
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2993	{MMTIMER}	1	0
3	125	{IA64_GENERIC}	2	1
4	28	{IA64_SGI_SN2}	3	1
# END BDD 2060 (T 3 462)

# BEGIN BDD 2061 (T 3 463)
BDD tree for (!(true) || ({MMU})) && (!({MMU}) || (true))
Variables: 3886. 
Variable ordering: 1480
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1480	{MMU}	0	1
# END BDD 2061 (T 3 463)

# BEGIN BDD 2062 (T 3 464)
BDD tree for {MODULE_UNLOAD} && {EXPERIMENTAL} || (!(false) || ({MODULE_FORCE_UNLOAD})) && (!({MODULE_FORCE_UNLOAD}) || (false))
Variables: 3886. 
Variable ordering: 148, 1711, 3215
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3215	{MODULE_FORCE_UNLOAD}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	148	{MODULE_UNLOAD}	2	3
# END BDD 2062 (T 3 464)

# BEGIN BDD 2063 (T 3 465)
BDD tree for {MODULES} || (!(false) || ({MODULE_SRCVERSION_ALL})) && (!({MODULE_SRCVERSION_ALL}) || (false))
Variables: 3886. 
Variable ordering: 1725, 1932
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1932	{MODULE_SRCVERSION_ALL}	1	0
3	1725	{MODULES}	2	1
# END BDD 2063 (T 3 465)

# BEGIN BDD 2064 (T 3 466)
BDD tree for {MODULES} || (!(false) || ({MODULE_UNLOAD})) && (!({MODULE_UNLOAD}) || (false))
Variables: 3886. 
Variable ordering: 148, 1725
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1725	{MODULES}	0	1
3	148	{MODULE_UNLOAD}	1	2
# END BDD 2064 (T 3 466)

# BEGIN BDD 2065 (T 3 467)
BDD tree for {MODULES} && {EXPERIMENTAL} || (!(false) || ({MODVERSIONS})) && (!({MODVERSIONS}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1725, 1764
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1764	{MODVERSIONS}	1	0
3	1725	{MODULES}	2	1
4	1711	{EXPERIMENTAL}	2	3
# END BDD 2065 (T 3 467)

# BEGIN BDD 2066 (T 3 468)
BDD tree for {INPUT} && {INPUT_MOUSE} && {AMIGA} || (!(false) || ({MOUSE_AMIGA})) && (!({MOUSE_AMIGA}) || (false))
Variables: 3886. 
Variable ordering: 6, 2592, 2738, 2830
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2738	{MOUSE_AMIGA}	1	0
3	2830	{INPUT}	0	1
4	2738	{MOUSE_AMIGA}	1	3
5	2592	{AMIGA}	2	4
6	6	{INPUT_MOUSE}	2	5
# END BDD 2066 (T 3 468)

# BEGIN BDD 2067 (T 3 469)
BDD tree for {INPUT} && {INPUT_MOUSE} && {MOUSE_INPORT} || (!(false) || ({MOUSE_ATIXL})) && (!({MOUSE_ATIXL}) || (false))
Variables: 3886. 
Variable ordering: 6, 1153, 2765, 2830
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2765	{MOUSE_ATIXL}	1	0
3	2830	{INPUT}	0	1
4	2765	{MOUSE_ATIXL}	1	3
5	1153	{MOUSE_INPORT}	2	4
6	6	{INPUT_MOUSE}	2	5
# END BDD 2067 (T 3 469)

# BEGIN BDD 2068 (T 3 470)
BDD tree for {INPUT} && {INPUT_MOUSE} && {GSC} || (!(false) || ({MOUSE_HIL})) && (!({MOUSE_HIL}) || (false))
Variables: 3886. 
Variable ordering: 6, 1055, 1776, 2830
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1055	{MOUSE_HIL}	1	0
3	2830	{INPUT}	0	1
4	1776	{GSC}	0	3
5	1055	{MOUSE_HIL}	1	4
6	6	{INPUT_MOUSE}	2	5
# END BDD 2068 (T 3 470)

# BEGIN BDD 2069 (T 3 471)
BDD tree for {INPUT} && {INPUT_MOUSE} && {ISA} || (!(false) || ({MOUSE_INPORT})) && (!({MOUSE_INPORT}) || (false))
Variables: 3886. 
Variable ordering: 6, 1153, 1185, 2830
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1153	{MOUSE_INPORT}	1	0
3	2830	{INPUT}	0	1
4	1185	{ISA}	0	3
5	1153	{MOUSE_INPORT}	1	4
6	6	{INPUT_MOUSE}	2	5
# END BDD 2069 (T 3 471)

# BEGIN BDD 2070 (T 3 472)
BDD tree for {INPUT} && {INPUT_MOUSE} && {ISA} || (!(false) || ({MOUSE_LOGIBM})) && (!({MOUSE_LOGIBM}) || (false))
Variables: 3886. 
Variable ordering: 6, 1185, 1210, 2830
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1210	{MOUSE_LOGIBM}	1	0
3	2830	{INPUT}	0	1
4	1210	{MOUSE_LOGIBM}	1	3
5	1185	{ISA}	2	4
6	6	{INPUT_MOUSE}	2	5
# END BDD 2070 (T 3 472)

# BEGIN BDD 2071 (T 3 473)
BDD tree for {INPUT} && {INPUT_MOUSE} && {SH_DREAMCAST} && {MAPLE} || (!(false) || ({MOUSE_MAPLE})) && (!({MOUSE_MAPLE}) || (false))
Variables: 3886. 
Variable ordering: 6, 32, 185, 1835, 2830
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	185	{MOUSE_MAPLE}	1	0
3	2830	{INPUT}	0	1
4	1835	{MAPLE}	0	3
5	185	{MOUSE_MAPLE}	1	4
6	32	{SH_DREAMCAST}	2	5
7	6	{INPUT_MOUSE}	2	6
# END BDD 2071 (T 3 473)

# BEGIN BDD 2072 (T 3 474)
BDD tree for {INPUT} && {INPUT_MOUSE} && {ISA} || (!(false) || ({MOUSE_PC110PAD})) && (!({MOUSE_PC110PAD}) || (false))
Variables: 3886. 
Variable ordering: 6, 1185, 2387, 2830
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2387	{MOUSE_PC110PAD}	1	0
3	2830	{INPUT}	0	1
4	2387	{MOUSE_PC110PAD}	1	3
5	1185	{ISA}	2	4
6	6	{INPUT_MOUSE}	2	5
# END BDD 2072 (T 3 474)

# BEGIN BDD 2073 (T 3 475)
BDD tree for {INPUT} && {INPUT_MOUSE} || (!({INPUT} && {INPUT_MOUSE}) || ({MOUSE_PS2})) && (!({MOUSE_PS2}) || ({INPUT} && {INPUT_MOUSE}))
Variables: 3886. 
Variable ordering: 6, 18, 2830
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	18	{MOUSE_PS2}	1	0
3	2830	{INPUT}	0	1
4	18	{MOUSE_PS2}	1	3
5	6	{INPUT_MOUSE}	2	4
# END BDD 2073 (T 3 475)

# BEGIN BDD 2074 (T 3 476)
BDD tree for {INPUT} && {INPUT_MOUSE} && {ARCH_ACORN} || (!(false) || ({MOUSE_RISCPC})) && (!({MOUSE_RISCPC}) || (false))
Variables: 3886. 
Variable ordering: 6, 1773, 2542, 2830
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1773	{MOUSE_RISCPC}	1	0
3	2830	{INPUT}	0	1
4	2542	{ARCH_ACORN}	0	3
5	1773	{MOUSE_RISCPC}	1	4
6	6	{INPUT_MOUSE}	2	5
# END BDD 2074 (T 3 476)

# BEGIN BDD 2075 (T 3 477)
BDD tree for {INPUT} && {INPUT_MOUSE} || (!(false) || ({MOUSE_SERIAL})) && (!({MOUSE_SERIAL}) || (false))
Variables: 3886. 
Variable ordering: 6, 2525, 2830
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2525	{MOUSE_SERIAL}	1	0
3	2830	{INPUT}	0	1
4	2525	{MOUSE_SERIAL}	1	3
5	6	{INPUT_MOUSE}	2	4
# END BDD 2075 (T 3 477)

# BEGIN BDD 2076 (T 3 478)
BDD tree for {INPUT} && {INPUT_MOUSE} || (!(false) || ({MOUSE_VSXXXAA})) && (!({MOUSE_VSXXXAA}) || (false))
Variables: 3886. 
Variable ordering: 6, 183, 2830
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	183	{MOUSE_VSXXXAA}	1	0
3	2830	{INPUT}	0	1
4	183	{MOUSE_VSXXXAA}	1	3
5	6	{INPUT_MOUSE}	2	4
# END BDD 2076 (T 3 478)

# BEGIN BDD 2077 (T 3 479)
BDD tree for {SERIAL_NONSTANDARD} && {BROKEN_ON_SMP} || (!(false) || ({MOXA_INTELLIO})) && (!({MOXA_INTELLIO}) || (false))
Variables: 3886. 
Variable ordering: 2076, 2837, 2982
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2982	{BROKEN_ON_SMP}	0	1
3	2837	{SERIAL_NONSTANDARD}	0	2
4	2076	{MOXA_INTELLIO}	1	3
# END BDD 2077 (T 3 479)

# BEGIN BDD 2078 (T 3 480)
BDD tree for {SERIAL_NONSTANDARD} || (!(false) || ({MOXA_SMARTIO})) && (!({MOXA_SMARTIO}) || (false))
Variables: 3886. 
Variable ordering: 1826, 2837
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2837	{SERIAL_NONSTANDARD}	0	1
3	1826	{MOXA_SMARTIO}	1	2
# END BDD 2078 (T 3 480)

# BEGIN BDD 2079 (T 3 481)
BDD tree for {X86_ELAN} || (!(false) || ({MPENTIUM4})) && (!({MPENTIUM4}) || (false))
Variables: 3886. 
Variable ordering: 40, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2079 (T 3 481)

# BEGIN BDD 2080 (T 3 482)
BDD tree for {X86_ELAN} || (!(false) || ({MPENTIUMII})) && (!({MPENTIUMII}) || (false))
Variables: 3886. 
Variable ordering: 40, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2080 (T 3 482)

# BEGIN BDD 2081 (T 3 483)
BDD tree for {X86_ELAN} || (!(false) || ({MPENTIUMIII})) && (!({MPENTIUMIII}) || (false))
Variables: 3886. 
Variable ordering: 40, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2081 (T 3 483)

# BEGIN BDD 2082 (T 3 484)
BDD tree for {X86_ELAN} || (!(false) || ({MPENTIUMM})) && (!({MPENTIUMM}) || (false))
Variables: 3886. 
Variable ordering: 40, 817
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	817	{MPENTIUMM}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2082 (T 3 484)

# BEGIN BDD 2083 (T 3 485)
BDD tree for {PARTITION_ADVANCED} || (!(true) || ({MSDOS_PARTITION})) && (!({MSDOS_PARTITION}) || (true))
Variables: 3886. 
Variable ordering: 2016, 2403
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2403	{MSDOS_PARTITION}	0	1
3	2016	{PARTITION_ADVANCED}	2	1
# END BDD 2083 (T 3 485)

# BEGIN BDD 2084 (T 3 486)
BDD tree for (!(false) || ({MSNDCLAS_HAVE_BOOT})) && (!({MSNDCLAS_HAVE_BOOT}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS} && {STANDALONE}))
Variables: 3886. 
Variable ordering: 1228, 1967, 2059, 2407, 2470, 2770, 2808, 3317
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1967	{MSNDCLAS_HAVE_BOOT}	1	0
3	3317	{SOUND_MSNDCLAS}	0	1
4	2808	{STANDALONE}	0	3
5	2770	{M68K}	0	4
6	2470	{SPARC64}	0	5
7	2407	{SPARC32}	0	6
8	2059	{BROKEN}	7	5
9	1967	{MSNDCLAS_HAVE_BOOT}	1	8
10	1228	{SOUND}	2	9
# END BDD 2084 (T 3 486)

# BEGIN BDD 2085 (T 3 487)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS}) || ({MSNDCLAS_INIT_FILE})) && (!({MSNDCLAS_INIT_FILE}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS}))
Variables: 3886. 
Variable ordering: 260, 1228, 2059, 2407, 2470, 2770, 3317
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3317	{SOUND_MSNDCLAS}	0	1
3	2770	{M68K}	0	2
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	260	{MSNDCLAS_INIT_FILE}	1	7
# END BDD 2085 (T 3 487)

# BEGIN BDD 2086 (T 3 488)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS} || (!(false) || ({MSNDCLAS_IO})) && (!({MSNDCLAS_IO}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS}))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2470, 2770, 2949, 3317
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2949	{MSNDCLAS_IO}	1	0
3	3317	{SOUND_MSNDCLAS}	0	1
4	2949	{MSNDCLAS_IO}	1	3
5	2770	{M68K}	2	4
6	2470	{SPARC64}	2	5
7	2407	{SPARC32}	2	6
8	2059	{BROKEN}	7	5
9	1228	{SOUND}	2	8
# END BDD 2086 (T 3 488)

# BEGIN BDD 2087 (T 3 489)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS} || (!(false) || ({MSNDCLAS_IRQ})) && (!({MSNDCLAS_IRQ}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS}))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2470, 2711, 2770, 3317
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2711	{MSNDCLAS_IRQ}	1	0
3	3317	{SOUND_MSNDCLAS}	0	1
4	2770	{M68K}	0	3
5	2711	{MSNDCLAS_IRQ}	1	4
6	2470	{SPARC64}	2	5
7	2407	{SPARC32}	2	6
8	2059	{BROKEN}	7	5
9	1228	{SOUND}	2	8
# END BDD 2087 (T 3 489)

# BEGIN BDD 2088 (T 3 490)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS} || (!(false) || ({MSNDCLAS_MEM})) && (!({MSNDCLAS_MEM}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS} && {D0000}))
Variables: 3886. 
Variable ordering: 1228, 2059, 2263, 2407, 2470, 2770, 2849, 3317
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2849	{MSNDCLAS_MEM}	1	0
3	3317	{SOUND_MSNDCLAS}	0	1
4	2849	{MSNDCLAS_MEM}	1	3
5	2770	{M68K}	2	4
6	2470	{SPARC64}	2	5
7	2407	{SPARC32}	2	6
8	2059	{BROKEN}	7	5
9	1228	{SOUND}	2	8
# END BDD 2088 (T 3 490)

# BEGIN BDD 2089 (T 3 491)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS}) || ({MSNDCLAS_PERM_FILE})) && (!({MSNDCLAS_PERM_FILE}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDCLAS}))
Variables: 3886. 
Variable ordering: 990, 1228, 2059, 2407, 2470, 2770, 3317
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3317	{SOUND_MSNDCLAS}	0	1
3	2770	{M68K}	0	2
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	990	{MSNDCLAS_PERM_FILE}	1	7
# END BDD 2089 (T 3 491)

# BEGIN BDD 2090 (T 3 492)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}) || ({MSNDPIN_CFG})) && (!({MSNDPIN_CFG}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}))
Variables: 3886. 
Variable ordering: 746, 1228, 2059, 2407, 2470, 2770, 2999
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2999	{MSNDPIN_NONPNP}	0	1
3	2770	{M68K}	0	2
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	746	{MSNDPIN_CFG}	1	7
# END BDD 2090 (T 3 492)

# BEGIN BDD 2091 (T 3 493)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN} || (!(false) || ({MSNDPIN_DIGITAL})) && (!({MSNDPIN_DIGITAL}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1748, 2059, 2214, 2407, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1748	{MSNDPIN_DIGITAL}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2214	{SOUND_MSNDPIN}	0	5
7	2214	{SOUND_MSNDPIN}	0	3
8	2059	{BROKEN}	6	7
9	1748	{MSNDPIN_DIGITAL}	1	8
10	1228	{SOUND}	2	9
# END BDD 2091 (T 3 493)

# BEGIN BDD 2092 (T 3 494)
BDD tree for (!(false) || ({MSNDPIN_HAVE_BOOT})) && (!({MSNDPIN_HAVE_BOOT}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN}))
Variables: 3886. 
Variable ordering: 1228, 2059, 2214, 2407, 2470, 2770, 2917
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2917	{MSNDPIN_HAVE_BOOT}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	2	4
6	2214	{SOUND_MSNDPIN}	2	5
7	2214	{SOUND_MSNDPIN}	2	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
# END BDD 2092 (T 3 494)

# BEGIN BDD 2093 (T 3 495)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}) || ({MSNDPIN_IDE_IO0})) && (!({MSNDPIN_IDE_IO0}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}))
Variables: 3886. 
Variable ordering: 1228, 1669, 2059, 2407, 2470, 2770, 2999
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1669	{MSNDPIN_IDE_IO0}	1	0
3	2999	{MSNDPIN_NONPNP}	0	1
4	2770	{M68K}	0	3
5	2470	{SPARC64}	0	4
6	2407	{SPARC32}	0	5
7	2059	{BROKEN}	6	4
8	1669	{MSNDPIN_IDE_IO0}	1	7
9	1228	{SOUND}	2	8
# END BDD 2093 (T 3 495)

# BEGIN BDD 2094 (T 3 496)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}) || ({MSNDPIN_IDE_IO1})) && (!({MSNDPIN_IDE_IO1}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}))
Variables: 3886. 
Variable ordering: 1009, 1228, 2059, 2407, 2470, 2770, 2999
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2999	{MSNDPIN_NONPNP}	0	1
3	2770	{M68K}	0	2
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	1009	{MSNDPIN_IDE_IO1}	1	7
# END BDD 2094 (T 3 496)

# BEGIN BDD 2095 (T 3 497)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}) || ({MSNDPIN_IDE_IRQ})) && (!({MSNDPIN_IDE_IRQ}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}))
Variables: 3886. 
Variable ordering: 924, 1228, 2059, 2407, 2470, 2770, 2999
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2999	{MSNDPIN_NONPNP}	0	1
3	2770	{M68K}	0	2
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	924	{MSNDPIN_IDE_IRQ}	1	7
# END BDD 2095 (T 3 497)

# BEGIN BDD 2096 (T 3 498)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN}) || ({MSNDPIN_INIT_FILE})) && (!({MSNDPIN_INIT_FILE}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN}))
Variables: 3886. 
Variable ordering: 838, 1228, 2059, 2214, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2214	{SOUND_MSNDPIN}	0	4
6	2214	{SOUND_MSNDPIN}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	838	{MSNDPIN_INIT_FILE}	1	8
# END BDD 2096 (T 3 498)

# BEGIN BDD 2097 (T 3 499)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN} || (!(false) || ({MSNDPIN_IO})) && (!({MSNDPIN_IO}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN}))
Variables: 3886. 
Variable ordering: 1228, 2059, 2214, 2371, 2407, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2371	{MSNDPIN_IO}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2371	{MSNDPIN_IO}	1	5
7	2214	{SOUND_MSNDPIN}	2	6
8	2371	{MSNDPIN_IO}	1	3
9	2214	{SOUND_MSNDPIN}	2	8
10	2059	{BROKEN}	7	9
11	1228	{SOUND}	2	10
# END BDD 2097 (T 3 499)

# BEGIN BDD 2098 (T 3 500)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN} || (!(false) || ({MSNDPIN_IRQ})) && (!({MSNDPIN_IRQ}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN}))
Variables: 3886. 
Variable ordering: 1148, 1228, 2059, 2214, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2214	{SOUND_MSNDPIN}	0	4
6	2214	{SOUND_MSNDPIN}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	1148	{MSNDPIN_IRQ}	1	8
# END BDD 2098 (T 3 500)

# BEGIN BDD 2099 (T 3 501)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}) || ({MSNDPIN_JOYSTICK_IO})) && (!({MSNDPIN_JOYSTICK_IO}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}))
Variables: 3886. 
Variable ordering: 187, 1228, 2059, 2407, 2470, 2770, 2999
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2999	{MSNDPIN_NONPNP}	0	1
3	2770	{M68K}	0	2
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	187	{MSNDPIN_JOYSTICK_IO}	1	7
# END BDD 2099 (T 3 501)

# BEGIN BDD 2100 (T 3 502)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN} || (!(false) || ({MSNDPIN_MEM})) && (!({MSNDPIN_MEM}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN} && {D0000}))
Variables: 3886. 
Variable ordering: 1197, 1228, 2059, 2214, 2263, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2214	{SOUND_MSNDPIN}	0	4
6	2214	{SOUND_MSNDPIN}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	1197	{MSNDPIN_MEM}	1	8
# END BDD 2100 (T 3 502)

# BEGIN BDD 2101 (T 3 503)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}) || ({MSNDPIN_MPU_IO})) && (!({MSNDPIN_MPU_IO}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2470, 2770, 2999, 3206
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3206	{MSNDPIN_MPU_IO}	1	0
3	2999	{MSNDPIN_NONPNP}	2	1
4	2770	{M68K}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	2	5
7	2059	{BROKEN}	6	4
8	1228	{SOUND}	2	7
# END BDD 2101 (T 3 503)

# BEGIN BDD 2102 (T 3 504)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}) || ({MSNDPIN_MPU_IRQ})) && (!({MSNDPIN_MPU_IRQ}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {MSNDPIN_NONPNP}))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2470, 2770, 2999, 3200
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3200	{MSNDPIN_MPU_IRQ}	1	0
3	2999	{MSNDPIN_NONPNP}	2	1
4	2770	{M68K}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	2	5
7	2059	{BROKEN}	6	4
8	1228	{SOUND}	2	7
# END BDD 2102 (T 3 504)

# BEGIN BDD 2103 (T 3 505)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN} || (!(false) || ({MSNDPIN_NONPNP})) && (!({MSNDPIN_NONPNP}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2214, 2407, 2470, 2770, 2999
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2999	{MSNDPIN_NONPNP}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	2	4
6	2214	{SOUND_MSNDPIN}	2	5
7	2214	{SOUND_MSNDPIN}	2	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
# END BDD 2103 (T 3 505)

# BEGIN BDD 2104 (T 3 506)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN}) || ({MSNDPIN_PERM_FILE})) && (!({MSNDPIN_PERM_FILE}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_MSNDPIN}))
Variables: 3886. 
Variable ordering: 1228, 2059, 2214, 2407, 2470, 2494, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2494	{MSNDPIN_PERM_FILE}	1	0
3	2770	{M68K}	0	1
4	2494	{MSNDPIN_PERM_FILE}	1	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	2	5
7	2214	{SOUND_MSNDPIN}	2	6
8	2214	{SOUND_MSNDPIN}	2	4
9	2059	{BROKEN}	7	8
10	1228	{SOUND}	2	9
# END BDD 2104 (T 3 506)

# BEGIN BDD 2105 (T 3 507)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND_MSNDPIN} || {SOUND_MSNDCLAS} || (!(false) || ({MSND_FIFOSIZE})) && (!({MSND_FIFOSIZE}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND_MSNDPIN} || {SOUND_MSNDCLAS}))
Variables: 3886. 
Variable ordering: 224, 1228, 1425, 2059, 2214, 2407, 2470, 2770, 3317
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1425	{MSND_FIFOSIZE}	1	0
3	3317	{SOUND_MSNDCLAS}	0	1
4	2770	{M68K}	0	3
5	2470	{SPARC64}	0	4
6	2407	{SPARC32}	0	5
7	2770	{M68K}	0	1
8	2470	{SPARC64}	0	7
9	2407	{SPARC32}	0	8
10	2214	{SOUND_MSNDPIN}	6	9
11	2214	{SOUND_MSNDPIN}	4	7
12	2059	{BROKEN}	10	11
13	1425	{MSND_FIFOSIZE}	1	12
14	1228	{SOUND}	2	13
15	224	{SOUND_PRIME}	2	14
# END BDD 2105 (T 3 507)

# BEGIN BDD 2106 (T 3 508)
BDD tree for {MTD} && {MTD_MTDRAM} || (!(false) || ({MTDRAM_ABS_POS})) && (!({MTDRAM_ABS_POS}) || ({MTD} && {MTD_MTDRAM}))
Variables: 3886. 
Variable ordering: 551, 1824, 2164
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1824	{MTDRAM_ABS_POS}	1	0
3	2164	{MTD_MTDRAM}	0	1
4	1824	{MTDRAM_ABS_POS}	1	3
5	551	{MTD}	2	4
# END BDD 2106 (T 3 508)

# BEGIN BDD 2107 (T 3 509)
BDD tree for {MTD} && {MTD_MTDRAM} || (!({MTD} && {MTD_MTDRAM}) || ({MTDRAM_ERASE_SIZE})) && (!({MTDRAM_ERASE_SIZE}) || ({MTD} && {MTD_MTDRAM}))
Variables: 3886. 
Variable ordering: 522, 551, 2164
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2164	{MTD_MTDRAM}	0	1
3	551	{MTD}	0	2
4	522	{MTDRAM_ERASE_SIZE}	1	3
# END BDD 2107 (T 3 509)

# BEGIN BDD 2108 (T 3 510)
BDD tree for {MTD} && {MTD_MTDRAM} || (!({MTD} && {MTD_MTDRAM}) || ({MTDRAM_TOTAL_SIZE})) && (!({MTDRAM_TOTAL_SIZE}) || ({MTD} && {MTD_MTDRAM}))
Variables: 3886. 
Variable ordering: 551, 1863, 2164
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1863	{MTDRAM_TOTAL_SIZE}	1	0
3	2164	{MTD_MTDRAM}	0	1
4	1863	{MTDRAM_TOTAL_SIZE}	1	3
5	551	{MTD}	2	4
# END BDD 2108 (T 3 510)

# BEGIN BDD 2109 (T 3 511)
BDD tree for {MTD} || (!(false) || ({MTD_ABSENT})) && (!({MTD_ABSENT}) || (false))
Variables: 3886. 
Variable ordering: 247, 551
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	551	{MTD}	0	1
3	247	{MTD_ABSENT}	1	2
# END BDD 2109 (T 3 511)

# BEGIN BDD 2110 (T 3 512)
BDD tree for {ARM} && {MTD_PARTITIONS} || (!(false) || ({MTD_AFS_PARTS})) && (!({MTD_AFS_PARTS}) || (false))
Variables: 3886. 
Variable ordering: 209, 740, 1609
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	740	{MTD_AFS_PARTS}	1	0
3	1609	{MTD_PARTITIONS}	0	1
4	740	{MTD_AFS_PARTS}	1	3
5	209	{ARM}	2	4
# END BDD 2110 (T 3 512)

# BEGIN BDD 2111 (T 3 513)
BDD tree for {MTD} && {X86} && {MTD_JEDECPROBE} || (!(false) || ({MTD_AMD76XROM})) && (!({MTD_AMD76XROM}) || (false))
Variables: 3886. 
Variable ordering: 551, 638, 1244, 1482
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	638	{MTD_AMD76XROM}	1	0
3	1482	{MTD_JEDECPROBE}	0	1
4	1244	{X86}	0	3
5	638	{MTD_AMD76XROM}	1	4
6	551	{MTD}	2	5
# END BDD 2111 (T 3 513)

# BEGIN BDD 2112 (T 3 514)
BDD tree for {MTD} && {MTD_OBSOLETE_CHIPS} || (!(false) || ({MTD_AMDSTD})) && (!({MTD_AMDSTD}) || (false))
Variables: 3886. 
Variable ordering: 551, 1906, 2090
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2090	{MTD_AMDSTD}	1	0
3	1906	{MTD_OBSOLETE_CHIPS}	2	1
4	551	{MTD}	2	3
# END BDD 2112 (T 3 514)

# BEGIN BDD 2113 (T 3 515)
BDD tree for {MTD} && {MTD_CFI} && {PPC32} && {40x} && {ARCTIC2} || (!(false) || ({MTD_ARCTIC})) && (!({MTD_ARCTIC}) || (false))
Variables: 3886. 
Variable ordering: 162, 489, 551, 805, 1469, 1730
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1730	{MTD_ARCTIC}	1	0
3	1469	{MTD_CFI}	2	1
4	805	{ARCTIC2}	2	3
5	551	{MTD}	2	4
6	489	{PPC32}	2	5
7	162	{40x}	2	6
# END BDD 2113 (T 3 515)

# BEGIN BDD 2114 (T 3 516)
BDD tree for {MTD} && {ARM} && {MTD_CFI} || (!(false) || ({MTD_ARM_INTEGRATOR})) && (!({MTD_ARM_INTEGRATOR}) || (false))
Variables: 3886. 
Variable ordering: 209, 320, 551, 1469
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	320	{MTD_ARM_INTEGRATOR}	1	0
3	1469	{MTD_CFI}	0	1
4	551	{MTD}	0	3
5	320	{MTD_ARM_INTEGRATOR}	1	4
6	209	{ARM}	2	5
# END BDD 2114 (T 3 516)

# BEGIN BDD 2115 (T 3 517)
BDD tree for {MTD} && {ARM} && {ARCH_AUTCPU12} || (!(false) || ({MTD_AUTCPU12})) && (!({MTD_AUTCPU12}) || (false))
Variables: 3886. 
Variable ordering: 85, 209, 551, 592
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	592	{MTD_AUTCPU12}	1	0
3	551	{MTD}	2	1
4	209	{ARM}	2	3
5	85	{ARCH_AUTCPU12}	2	4
# END BDD 2115 (T 3 517)

# BEGIN BDD 2116 (T 3 518)
BDD tree for {MTD} && {ARCH_BAST} || (!(false) || ({MTD_BAST})) && (!({MTD_BAST}) || (false))
Variables: 3886. 
Variable ordering: 551, 1596, 2570
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2570	{MTD_BAST}	1	0
3	1596	{ARCH_BAST}	2	1
4	551	{MTD}	2	3
# END BDD 2116 (T 3 518)

# BEGIN BDD 2117 (T 3 519)
BDD tree for {MTD} && {MTD_BAST} || (!({MTD} && {MTD_BAST}) || ({MTD_BAST_MAXSIZE})) && (!({MTD_BAST_MAXSIZE}) || ({MTD} && {MTD_BAST}))
Variables: 3886. 
Variable ordering: 551, 2287, 2570
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2287	{MTD_BAST_MAXSIZE}	1	0
3	2570	{MTD_BAST}	0	1
4	2287	{MTD_BAST_MAXSIZE}	1	3
5	551	{MTD}	2	4
# END BDD 2117 (T 3 519)

# BEGIN BDD 2118 (T 3 520)
BDD tree for {MTD} && {MTD_CFI} && {PPC32} && {40x} && {BEECH} || (!(false) || ({MTD_BEECH})) && (!({MTD_BEECH}) || (false))
Variables: 3886. 
Variable ordering: 162, 489, 551, 1108, 1469, 2652
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1108	{MTD_BEECH}	1	0
3	2652	{BEECH}	0	1
4	1469	{MTD_CFI}	0	3
5	1108	{MTD_BEECH}	1	4
6	551	{MTD}	2	5
7	489	{PPC32}	2	6
8	162	{40x}	2	7
# END BDD 2118 (T 3 520)

# BEGIN BDD 2119 (T 3 521)
BDD tree for {MTD} || (!(false) || ({MTD_BLKMTD})) && (!({MTD_BLKMTD}) || (false))
Variables: 3886. 
Variable ordering: 551, 1599
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1599	{MTD_BLKMTD}	1	0
3	551	{MTD}	2	1
# END BDD 2119 (T 3 521)

# BEGIN BDD 2120 (T 4 1)
BDD tree for {MTD} || (!(false) || ({MTD_BLOCK})) && (!({MTD_BLOCK}) || (false)) && true || (!(false) || ({MTRR})) && (!({MTRR}) || (false)) && true || (!({IEEE1394} && {PCI} || {BROKEN}) || ({NET})) && (!({NET}) || ({IEEE1394} && {PCI} || {BROKEN})) && true || (!({x297} || {x298} || {x299} || {x300} || {x301} || {x302} || {x303} || {x304} || {x305}) || ({NLS})) && (!({NLS}) || ({x297} || {x298} || {x299} || {x300} || {x301} || {x302} || {x303} || {x304} || {x305})) && true || (!(false) || ({NOHIGHMEM})) && (!({NOHIGHMEM}) || (false)) && true || (!(false) || ({NTFS_FS})) && (!({NTFS_FS}) || (false)) && true || (!(false) || ({PARPORT})) && (!({PARPORT}) || (false)) && true || (!(false) || ({PARTITION_ADVANCED})) && (!({PARTITION_ADVANCED}) || (false)) && true || (!(false) || ({PCCARD})) && (!({PCCARD}) || (false)) && true || (!(false) || ({PHONE})) && (!({PHONE}) || (false)) && true || (!(false) || ({PREEMPT})) && (!({PREEMPT}) || (false)) && true || (!(true) || ({PREVENT_FIRMWARE_BUILD})) && (!({PREVENT_FIRMWARE_BUILD}) || (true)) && true || (!(false) || ({PRINTK_TIME})) && (!({PRINTK_TIME}) || (false)) && true || (!(false) || ({PROC_FS})) && (!({PROC_FS}) || (false)) && true || (!(false) || ({QNX4FS_FS})) && (!({QNX4FS_FS}) || (false)) && true || (!(false) || ({QUOTA})) && (!({QUOTA}) || (false)) && true || (!(false) || ({R3964})) && (!({R3964}) || (false))
Variables: 3886. 
Variable ordering: 127, 166, 210, 229, 295, 479, 551, 863, 1115, 1145, 1181, 1371, 1412, 1825, 2016, 2059, 2538, 2560, 2727, 3018, 3295, 3672, 3673, 3674, 3675, 3676, 3677, 3678, 3679, 3680
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3295	{MTD_BLOCK}	1	0
3	551	{MTD}	2	1
# END BDD 2120 (T 4 1)

# BEGIN BDD 2121 (T 4 2)
BDD tree for {MTD} && {EXPERIMENTAL} || (!(false) || ({MTD_BLOCK2MTD})) && (!({MTD_BLOCK2MTD}) || (false))
Variables: 3886. 
Variable ordering: 551, 793, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	793	{MTD_BLOCK2MTD}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	793	{MTD_BLOCK2MTD}	1	3
5	551	{MTD}	2	4
# END BDD 2121 (T 4 2)

# BEGIN BDD 2122 (T 4 3)
BDD tree for true && {MTD} || (!(false) || ({MTD_BLOCK_RO})) && (!({MTD_BLOCK_RO}) || (false))
Variables: 3886. 
Variable ordering: 551, 1087
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1087	{MTD_BLOCK_RO}	1	0
3	551	{MTD}	2	1
# END BDD 2122 (T 4 3)

# BEGIN BDD 2123 (T 4 4)
BDD tree for {MTD} && {ARM} && {MTD_CFI} && {ARCH_CDB89712} || (!(false) || ({MTD_CDB89712})) && (!({MTD_CDB89712}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 1447, 1469, 1577
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1577	{MTD_CDB89712}	1	0
3	1469	{MTD_CFI}	2	1
4	1447	{ARCH_CDB89712}	2	3
5	551	{MTD}	2	4
6	209	{ARM}	2	5
# END BDD 2123 (T 4 4)

# BEGIN BDD 2124 (T 4 5)
BDD tree for {MTD} && {ARM} && {MTD_JEDECPROBE} && {ARCH_CEIVA} || (!(false) || ({MTD_CEIVA})) && (!({MTD_CEIVA}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 1035, 1320, 1482
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1035	{MTD_CEIVA}	1	0
3	1482	{MTD_JEDECPROBE}	0	1
4	1320	{ARCH_CEIVA}	0	3
5	1035	{MTD_CEIVA}	1	4
6	551	{MTD}	2	5
7	209	{ARM}	2	6
# END BDD 2124 (T 4 5)

# BEGIN BDD 2125 (T 4 6)
BDD tree for {MTD} || (!(false) || ({MTD_CFI})) && (!({MTD_CFI}) || (false))
Variables: 3886. 
Variable ordering: 551, 1469
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1469	{MTD_CFI}	1	0
3	551	{MTD}	2	1
# END BDD 2125 (T 4 6)

# BEGIN BDD 2126 (T 4 7)
BDD tree for {MTD} && {MTD_GEN_PROBE} || (!(false) || ({MTD_CFI_ADV_OPTIONS})) && (!({MTD_CFI_ADV_OPTIONS}) || (false))
Variables: 3886. 
Variable ordering: 189, 551, 2096
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2096	{MTD_CFI_ADV_OPTIONS}	1	0
3	551	{MTD}	2	1
4	189	{MTD_GEN_PROBE}	2	3
# END BDD 2126 (T 4 7)

# BEGIN BDD 2127 (T 4 8)
BDD tree for {MTD} && {MTD_GEN_PROBE} || (!(false) || ({MTD_CFI_AMDSTD})) && (!({MTD_CFI_AMDSTD}) || ({MTD_DMV182} && {MTD} && {DMV182}))
Variables: 3886. 
Variable ordering: 189, 551, 1089, 1249, 2242
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1089	{MTD_CFI_AMDSTD}	1	0
3	2242	{DMV182}	0	1
4	1249	{MTD_DMV182}	0	3
5	1089	{MTD_CFI_AMDSTD}	1	4
6	551	{MTD}	2	5
7	551	{MTD}	2	1
8	189	{MTD_GEN_PROBE}	6	7
# END BDD 2127 (T 4 8)

# BEGIN BDD 2128 (T 4 9)
BDD tree for {MTD} && {MTD_CFI_AMDSTD} || (!({MTD} && {MTD_CFI_AMDSTD}) || ({MTD_CFI_AMDSTD_RETRY})) && (!({MTD_CFI_AMDSTD_RETRY}) || ({MTD} && {MTD_CFI_AMDSTD}))
Variables: 3886. 
Variable ordering: 44, 551, 1089
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1089	{MTD_CFI_AMDSTD}	0	1
3	551	{MTD}	0	2
4	44	{MTD_CFI_AMDSTD_RETRY}	1	3
# END BDD 2128 (T 4 9)

# BEGIN BDD 2129 (T 4 10)
BDD tree for {MTD} && {MTD_CFI_AMDSTD_RETRY} || (!({MTD} && {MTD_CFI_AMDSTD_RETRY}) || ({MTD_CFI_AMDSTD_RETRY_MAX})) && (!({MTD_CFI_AMDSTD_RETRY_MAX}) || ({MTD} && {MTD_CFI_AMDSTD_RETRY}))
Variables: 3886. 
Variable ordering: 44, 551, 1497
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1497	{MTD_CFI_AMDSTD_RETRY_MAX}	1	0
3	551	{MTD}	2	1
4	44	{MTD_CFI_AMDSTD_RETRY}	2	3
# END BDD 2129 (T 4 10)

# BEGIN BDD 2130 (T 4 11)
BDD tree for {MTD} && {MTD_CFI_ADV_OPTIONS} || (!(false) || ({MTD_CFI_BE_BYTE_SWAP})) && (!({MTD_CFI_BE_BYTE_SWAP}) || (false))
Variables: 3886. 
Variable ordering: 551, 2096, 2922
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2922	{MTD_CFI_BE_BYTE_SWAP}	1	0
3	2096	{MTD_CFI_ADV_OPTIONS}	2	1
4	551	{MTD}	2	3
# END BDD 2130 (T 4 11)

# BEGIN BDD 2131 (T 4 12)
BDD tree for {MTD} && {PPC32} && {8xx} && {MTD_CFI} || (!(false) || ({MTD_CFI_FLAGADM})) && (!({MTD_CFI_FLAGADM}) || (false))
Variables: 3886. 
Variable ordering: 489, 527, 551, 822, 1469
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	527	{MTD_CFI_FLAGADM}	1	0
3	1469	{MTD_CFI}	0	1
4	822	{8xx}	0	3
5	551	{MTD}	0	4
6	527	{MTD_CFI_FLAGADM}	1	5
7	489	{PPC32}	2	6
# END BDD 2131 (T 4 12)

# BEGIN BDD 2132 (T 4 13)
BDD tree for {MTD} && {MTD_CFI_ADV_OPTIONS} || (!(false) || ({MTD_CFI_GEOMETRY})) && (!({MTD_CFI_GEOMETRY}) || (false))
Variables: 3886. 
Variable ordering: 551, 815, 2096
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	815	{MTD_CFI_GEOMETRY}	1	0
3	2096	{MTD_CFI_ADV_OPTIONS}	0	1
4	815	{MTD_CFI_GEOMETRY}	1	3
5	551	{MTD}	2	4
# END BDD 2132 (T 4 13)

# BEGIN BDD 2133 (T 4 14)
BDD tree for {MTD} && {MTD_CFI_GEOMETRY} || (!({MTD}) || ({MTD_CFI_I1})) && (!({MTD_CFI_I1}) || ({MTD_WRSBC8260} && {MTD} && {SBC82xx} || {SBC8560} || {MTD}))
Variables: 3886. 
Variable ordering: 551, 815, 1286, 1594, 2012, 2342
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2012	{MTD_CFI_I1}	1	0
3	2012	{MTD_CFI_I1}	0	1
4	815	{MTD_CFI_GEOMETRY}	3	1
5	551	{MTD}	2	4
# END BDD 2133 (T 4 14)

# BEGIN BDD 2134 (T 4 15)
BDD tree for {MTD} && {MTD_CFI_GEOMETRY} || (!({MTD}) || ({MTD_CFI_I2})) && (!({MTD_CFI_I2}) || ({MTD}))
Variables: 3886. 
Variable ordering: 551, 815, 2378
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2378	{MTD_CFI_I2}	1	0
3	2378	{MTD_CFI_I2}	0	1
4	815	{MTD_CFI_GEOMETRY}	3	1
5	551	{MTD}	2	4
# END BDD 2134 (T 4 15)

# BEGIN BDD 2135 (T 4 16)
BDD tree for {MTD} && {MTD_CFI_GEOMETRY} || (!(false) || ({MTD_CFI_I4})) && (!({MTD_CFI_I4}) || ({MTD_WRSBC8260} && {MTD} && {SBC82xx} || {SBC8560}))
Variables: 3886. 
Variable ordering: 208, 551, 815, 1286, 1594, 2342
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2342	{MTD_WRSBC8260}	0	1
3	1594	{SBC82xx}	0	2
4	1286	{SBC8560}	3	2
5	815	{MTD_CFI_GEOMETRY}	4	1
6	551	{MTD}	0	5
7	208	{MTD_CFI_I4}	1	6
# END BDD 2135 (T 4 16)

# BEGIN BDD 2136 (T 4 17)
BDD tree for {MTD} && {MTD_CFI_GEOMETRY} || (!(false) || ({MTD_CFI_I8})) && (!({MTD_CFI_I8}) || ({MTD_DMV182} && {MTD} && {DMV182}))
Variables: 3886. 
Variable ordering: 551, 815, 1249, 1637, 2242
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1637	{MTD_CFI_I8}	1	0
3	2242	{DMV182}	0	1
4	1637	{MTD_CFI_I8}	1	3
5	1249	{MTD_DMV182}	2	4
6	815	{MTD_CFI_GEOMETRY}	5	1
7	551	{MTD}	2	6
# END BDD 2136 (T 4 17)

# BEGIN BDD 2137 (T 4 18)
BDD tree for {MTD} && {MTD_GEN_PROBE} || (!(false) || ({MTD_CFI_INTELEXT})) && (!({MTD_CFI_INTELEXT}) || (false))
Variables: 3886. 
Variable ordering: 189, 254, 551
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	254	{MTD_CFI_INTELEXT}	1	0
3	551	{MTD}	0	1
4	254	{MTD_CFI_INTELEXT}	1	3
5	189	{MTD_GEN_PROBE}	2	4
# END BDD 2137 (T 4 18)

# BEGIN BDD 2138 (T 4 19)
BDD tree for {MTD} && {MTD_CFI_ADV_OPTIONS} || (!(false) || ({MTD_CFI_LE_BYTE_SWAP})) && (!({MTD_CFI_LE_BYTE_SWAP}) || (false))
Variables: 3886. 
Variable ordering: 551, 2096, 2328
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2328	{MTD_CFI_LE_BYTE_SWAP}	1	0
3	2096	{MTD_CFI_ADV_OPTIONS}	2	1
4	551	{MTD}	2	3
# END BDD 2138 (T 4 19)

# BEGIN BDD 2139 (T 4 20)
BDD tree for {MTD} && {MTD_CFI_ADV_OPTIONS} || (!(false) || ({MTD_CFI_NOSWAP})) && (!({MTD_CFI_NOSWAP}) || (false))
Variables: 3886. 
Variable ordering: 551, 1517, 2096
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1517	{MTD_CFI_NOSWAP}	1	0
3	2096	{MTD_CFI_ADV_OPTIONS}	0	1
4	1517	{MTD_CFI_NOSWAP}	1	3
5	551	{MTD}	2	4
# END BDD 2139 (T 4 20)

# BEGIN BDD 2140 (T 4 21)
BDD tree for {MTD} && {MTD_GEN_PROBE} || (!(false) || ({MTD_CFI_STAA})) && (!({MTD_CFI_STAA}) || (false))
Variables: 3886. 
Variable ordering: 189, 551, 653
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	653	{MTD_CFI_STAA}	1	0
3	551	{MTD}	2	1
4	189	{MTD_GEN_PROBE}	2	3
# END BDD 2140 (T 4 21)

# BEGIN BDD 2141 (T 4 22)
BDD tree for (!(false) || ({MTD_CFI_UTIL})) && (!({MTD_CFI_UTIL}) || ({MTD_CFI_AMDSTD} && {MTD} && {MTD_GEN_PROBE} || {MTD_CFI_STAA} && {MTD} && {MTD_GEN_PROBE} || {MTD_CFI_INTELEXT} && {MTD} && {MTD_GEN_PROBE}))
Variables: 3886. 
Variable ordering: 189, 254, 551, 653, 1089, 1763
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1763	{MTD_CFI_UTIL}	1	0
3	1089	{MTD_CFI_AMDSTD}	2	1
4	653	{MTD_CFI_STAA}	3	1
5	551	{MTD}	2	4
6	551	{MTD}	2	1
7	254	{MTD_CFI_INTELEXT}	5	6
8	189	{MTD_GEN_PROBE}	2	7
# END BDD 2141 (T 4 22)

# BEGIN BDD 2142 (T 4 23)
BDD tree for {MTD} || (!(false) || ({MTD_CHAR})) && (!({MTD_CHAR}) || (false))
Variables: 3886. 
Variable ordering: 551, 1125
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1125	{MTD_CHAR}	1	0
3	551	{MTD}	2	1
# END BDD 2142 (T 4 23)

# BEGIN BDD 2143 (T 4 24)
BDD tree for {MTD_PARTITIONS} || (!(false) || ({MTD_CMDLINE_PARTS})) && (!({MTD_CMDLINE_PARTS}) || (false))
Variables: 3886. 
Variable ordering: 1609, 2432
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2432	{MTD_CMDLINE_PARTS}	1	0
3	1609	{MTD_PARTITIONS}	2	1
# END BDD 2143 (T 4 24)

# BEGIN BDD 2144 (T 4 25)
BDD tree for {MTD} || (!(false) || ({MTD_COMPLEX_MAPPINGS})) && (!({MTD_COMPLEX_MAPPINGS}) || (false))
Variables: 3886. 
Variable ordering: 551, 2382
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2382	{MTD_COMPLEX_MAPPINGS}	1	0
3	551	{MTD}	2	1
# END BDD 2144 (T 4 25)

# BEGIN BDD 2145 (T 4 26)
BDD tree for {MTD} || (!(false) || ({MTD_CONCAT})) && (!({MTD_CONCAT}) || (false))
Variables: 3886. 
Variable ordering: 551, 1633
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1633	{MTD_CONCAT}	1	0
3	551	{MTD}	2	1
# END BDD 2145 (T 4 26)

# BEGIN BDD 2146 (T 4 27)
BDD tree for {MTD} && {MIPS} && {MTD_CFI} && {MTD_JEDECPROBE} && {MTD_PARTITIONS} || (!(false) || ({MTD_CSTM_MIPS_IXX})) && (!({MTD_CSTM_MIPS_IXX}) || (false))
Variables: 3886. 
Variable ordering: 69, 551, 917, 1469, 1482, 1609
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	917	{MTD_CSTM_MIPS_IXX}	1	0
3	1609	{MTD_PARTITIONS}	0	1
4	1482	{MTD_JEDECPROBE}	0	3
5	1469	{MTD_CFI}	0	4
6	917	{MTD_CSTM_MIPS_IXX}	1	5
7	551	{MTD}	2	6
8	69	{MIPS}	2	7
# END BDD 2146 (T 4 27)

# BEGIN BDD 2147 (T 4 28)
BDD tree for {MTD} && {MTD_CSTM_MIPS_IXX} || (!({MTD} && {MTD_CSTM_MIPS_IXX}) || ({MTD_CSTM_MIPS_IXX_BUSWIDTH})) && (!({MTD_CSTM_MIPS_IXX_BUSWIDTH}) || ({MTD} && {MTD_CSTM_MIPS_IXX}))
Variables: 3886. 
Variable ordering: 551, 917, 2757
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2757	{MTD_CSTM_MIPS_IXX_BUSWIDTH}	1	0
3	917	{MTD_CSTM_MIPS_IXX}	2	1
4	551	{MTD}	2	3
# END BDD 2147 (T 4 28)

# BEGIN BDD 2148 (T 4 29)
BDD tree for {MTD} && {MTD_CSTM_MIPS_IXX} || (!({MTD} && {MTD_CSTM_MIPS_IXX}) || ({MTD_CSTM_MIPS_IXX_LEN})) && (!({MTD_CSTM_MIPS_IXX_LEN}) || ({MTD} && {MTD_CSTM_MIPS_IXX}))
Variables: 3886. 
Variable ordering: 77, 551, 917
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	917	{MTD_CSTM_MIPS_IXX}	0	1
3	551	{MTD}	0	2
4	77	{MTD_CSTM_MIPS_IXX_LEN}	1	3
# END BDD 2148 (T 4 29)

# BEGIN BDD 2149 (T 4 30)
BDD tree for {MTD} && {MTD_CSTM_MIPS_IXX} || (!({MTD} && {MTD_CSTM_MIPS_IXX}) || ({MTD_CSTM_MIPS_IXX_START})) && (!({MTD_CSTM_MIPS_IXX_START}) || ({MTD} && {MTD_CSTM_MIPS_IXX}))
Variables: 3886. 
Variable ordering: 424, 551, 917
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	917	{MTD_CSTM_MIPS_IXX}	0	1
3	551	{MTD}	0	2
4	424	{MTD_CSTM_MIPS_IXX_START}	1	3
# END BDD 2149 (T 4 30)

# BEGIN BDD 2150 (T 4 31)
BDD tree for {MTD} && {MIPS} && {MIPS_DB1550} || (!(false) || ({MTD_DB1550})) && (!({MTD_DB1550}) || (false))
Variables: 3886. 
Variable ordering: 69, 551, 1634, 3294
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3294	{MTD_DB1550}	1	0
3	1634	{MIPS_DB1550}	2	1
4	551	{MTD}	2	3
5	69	{MIPS}	2	4
# END BDD 2150 (T 4 31)

# BEGIN BDD 2151 (T 4 32)
BDD tree for {MTD} && {MTD_DB1550} || (!(false) || ({MTD_DB1550_BOOT})) && (!({MTD_DB1550_BOOT}) || (false))
Variables: 3886. 
Variable ordering: 551, 2285, 3294
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2285	{MTD_DB1550_BOOT}	1	0
3	3294	{MTD_DB1550}	0	1
4	2285	{MTD_DB1550_BOOT}	1	3
5	551	{MTD}	2	4
# END BDD 2151 (T 4 32)

# BEGIN BDD 2152 (T 4 33)
BDD tree for {MTD} && {MTD_DB1550} || (!({MTD} && {MTD_DB1550} && {MTD_DB1550_BOOT}) || ({MTD_DB1550_USER})) && (!({MTD_DB1550_USER}) || ({MTD} && {MTD_DB1550} && {MTD_DB1550_BOOT}))
Variables: 3886. 
Variable ordering: 551, 760, 2285, 3294
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	760	{MTD_DB1550_USER}	1	0
3	3294	{MTD_DB1550}	0	1
4	760	{MTD_DB1550_USER}	1	3
5	551	{MTD}	2	4
# END BDD 2152 (T 4 33)

# BEGIN BDD 2153 (T 4 34)
BDD tree for {MTD} && {PPC32} && {8xx} && {DBOX2} && {MTD_CFI_INTELSTD} && {MTD_CFI_INTELEXT} && {MTD_CFI_AMDSTD} || (!(false) || ({MTD_DBOX2})) && (!({MTD_DBOX2}) || (false))
Variables: 3886. 
Variable ordering: 212, 254, 489, 551, 822, 1089, 2119, 3178
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3178	{MTD_DBOX2}	1	0
3	2119	{MTD_CFI_INTELSTD}	2	1
4	1089	{MTD_CFI_AMDSTD}	2	3
5	822	{8xx}	2	4
6	551	{MTD}	2	5
7	489	{PPC32}	2	6
8	254	{MTD_CFI_INTELEXT}	2	7
9	212	{DBOX2}	2	8
# END BDD 2153 (T 4 34)

# BEGIN BDD 2154 (T 4 35)
BDD tree for {MTD} && {ARM} && {MTD_CFI} && {ARCH_FOOTBRIDGE} && {MTD_COMPLEX_MAPPINGS} || (!(false) || ({MTD_DC21285})) && (!({MTD_DC21285}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 1469, 1650, 2382, 2594
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2594	{MTD_DC21285}	1	0
3	2382	{MTD_COMPLEX_MAPPINGS}	2	1
4	1650	{ARCH_FOOTBRIDGE}	2	3
5	1469	{MTD_CFI}	2	4
6	551	{MTD}	2	5
7	209	{ARM}	2	6
# END BDD 2154 (T 4 35)

# BEGIN BDD 2155 (T 4 36)
BDD tree for {MTD} || (!(false) || ({MTD_DEBUG})) && (!({MTD_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 114, 551
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	551	{MTD}	0	1
3	114	{MTD_DEBUG}	1	2
# END BDD 2155 (T 4 36)

# BEGIN BDD 2156 (T 4 37)
BDD tree for {MTD_DEBUG} || (!({MTD_DEBUG}) || ({MTD_DEBUG_VERBOSE})) && (!({MTD_DEBUG_VERBOSE}) || ({MTD_DEBUG}))
Variables: 3886. 
Variable ordering: 114, 3273
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3273	{MTD_DEBUG_VERBOSE}	1	0
3	114	{MTD_DEBUG}	2	1
# END BDD 2156 (T 4 37)

# BEGIN BDD 2157 (T 4 38)
BDD tree for {MTD} && {X86} && {MTD_CONCAT} && {MTD_PARTITIONS} && {MTD_CFI_INTELEXT} || (!(false) || ({MTD_DILNETPC})) && (!({MTD_DILNETPC}) || (false))
Variables: 3886. 
Variable ordering: 254, 551, 1244, 1353, 1609, 1633
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1353	{MTD_DILNETPC}	1	0
3	1633	{MTD_CONCAT}	0	1
4	1609	{MTD_PARTITIONS}	0	3
5	1353	{MTD_DILNETPC}	1	4
6	1244	{X86}	2	5
7	551	{MTD}	2	6
8	254	{MTD_CFI_INTELEXT}	2	7
# END BDD 2157 (T 4 38)

# BEGIN BDD 2158 (T 4 39)
BDD tree for {MTD} && {MTD_DILNETPC} || (!({MTD} && {MTD_DILNETPC}) || ({MTD_DILNETPC_BOOTSIZE})) && (!({MTD_DILNETPC_BOOTSIZE}) || ({MTD} && {MTD_DILNETPC}))
Variables: 3886. 
Variable ordering: 551, 1353, 2646
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2646	{MTD_DILNETPC_BOOTSIZE}	1	0
3	1353	{MTD_DILNETPC}	2	1
4	551	{MTD}	2	3
# END BDD 2158 (T 4 39)

# BEGIN BDD 2159 (T 4 40)
BDD tree for {MTD} && {DMV182} || (!(false) || ({MTD_DMV182})) && (!({MTD_DMV182}) || (false))
Variables: 3886. 
Variable ordering: 551, 1249, 2242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1249	{MTD_DMV182}	1	0
3	2242	{DMV182}	0	1
4	1249	{MTD_DMV182}	1	3
5	551	{MTD}	2	4
# END BDD 2159 (T 4 40)

# BEGIN BDD 2160 (T 4 41)
BDD tree for {MTD} || (!(false) || ({MTD_DOC2000})) && (!({MTD_DOC2000}) || (false))
Variables: 3886. 
Variable ordering: 551, 1593
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1593	{MTD_DOC2000}	1	0
3	551	{MTD}	2	1
# END BDD 2160 (T 4 41)

# BEGIN BDD 2161 (T 4 42)
BDD tree for {MTD} || (!(false) || ({MTD_DOC2001})) && (!({MTD_DOC2001}) || (false))
Variables: 3886. 
Variable ordering: 124, 551
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	551	{MTD}	0	1
3	124	{MTD_DOC2001}	1	2
# END BDD 2161 (T 4 42)

# BEGIN BDD 2162 (T 4 43)
BDD tree for {MTD} || (!(false) || ({MTD_DOC2001PLUS})) && (!({MTD_DOC2001PLUS}) || (false))
Variables: 3886. 
Variable ordering: 551, 920
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	920	{MTD_DOC2001PLUS}	1	0
3	551	{MTD}	2	1
# END BDD 2162 (T 4 43)

# BEGIN BDD 2163 (T 4 44)
BDD tree for (!(false) || ({MTD_DOCECC})) && (!({MTD_DOCECC}) || ({MTD_DOCPROBE} && {MTD}))
Variables: 3886. 
Variable ordering: 551, 1265, 1332
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1332	{MTD_DOCECC}	1	0
3	1265	{MTD_DOCPROBE}	2	1
4	551	{MTD}	2	3
# END BDD 2163 (T 4 44)

# BEGIN BDD 2164 (T 4 45)
BDD tree for (!({MTD_DOC2000} && {MTD} || {MTD_DOC2001} && {MTD} || {MTD_DOC2001PLUS} && {MTD}) || ({MTD_DOCPROBE})) && (!({MTD_DOCPROBE}) || ({MTD_DOC2000} && {MTD} || {MTD_DOC2001} && {MTD} || {MTD_DOC2001PLUS} && {MTD}))
Variables: 3886. 
Variable ordering: 124, 551, 920, 1265, 1593
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1265	{MTD_DOCPROBE}	1	0
3	1593	{MTD_DOC2000}	1	0
4	1593	{MTD_DOC2000}	0	1
5	1265	{MTD_DOCPROBE}	3	4
6	1265	{MTD_DOCPROBE}	0	1
7	920	{MTD_DOC2001PLUS}	5	6
8	551	{MTD}	2	7
9	551	{MTD}	2	6
10	124	{MTD_DOC2001}	8	9
# END BDD 2164 (T 4 45)

# BEGIN BDD 2165 (T 4 46)
BDD tree for {MTD} && {MTD_DOCPROBE_ADVANCED} || (!(false) || ({MTD_DOCPROBE_55AA})) && (!({MTD_DOCPROBE_55AA}) || (false))
Variables: 3886. 
Variable ordering: 551, 1222, 2919
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2919	{MTD_DOCPROBE_55AA}	1	0
3	1222	{MTD_DOCPROBE_ADVANCED}	2	1
4	551	{MTD}	2	3
# END BDD 2165 (T 4 46)

# BEGIN BDD 2166 (T 4 47)
BDD tree for {MTD} && {MTD_DOCPROBE} && {MTD_DOCPROBE_ADVANCED} || (!({MTD} && {MTD_DOCPROBE} && {MTD_DOCPROBE_ADVANCED} || {MTD} && {MTD_DOCPROBE} && {MTD_DOCPROBE_ADVANCED} && {MTD} && {MTD_DOCPROBE} && {MTD_DOCPROBE_ADVANCED}) || ({MTD_DOCPROBE_ADDRESS})) && (!({MTD_DOCPROBE_ADDRESS}) || ({MTD} && {MTD_DOCPROBE} && {MTD_DOCPROBE_ADVANCED} || {MTD} && {MTD_DOCPROBE} && {MTD_DOCPROBE_ADVANCED} && {MTD} && {MTD_DOCPROBE} && {MTD_DOCPROBE_ADVANCED}))
Variables: 3886. 
Variable ordering: 551, 1222, 1265, 2709
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2709	{MTD_DOCPROBE_ADDRESS}	1	0
3	1265	{MTD_DOCPROBE}	2	1
4	1222	{MTD_DOCPROBE_ADVANCED}	2	3
5	551	{MTD}	2	4
# END BDD 2166 (T 4 47)

# BEGIN BDD 2167 (T 4 48)
BDD tree for {MTD} && {MTD_DOCPROBE} || (!(false) || ({MTD_DOCPROBE_ADVANCED})) && (!({MTD_DOCPROBE_ADVANCED}) || (false))
Variables: 3886. 
Variable ordering: 551, 1222, 1265
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1222	{MTD_DOCPROBE_ADVANCED}	1	0
3	1265	{MTD_DOCPROBE}	0	1
4	1222	{MTD_DOCPROBE_ADVANCED}	1	3
5	551	{MTD}	2	4
# END BDD 2167 (T 4 48)

# BEGIN BDD 2168 (T 4 49)
BDD tree for {MTD} && {MTD_DOCPROBE_ADVANCED} || (!(false) || ({MTD_DOCPROBE_HIGH})) && (!({MTD_DOCPROBE_HIGH}) || (false))
Variables: 3886. 
Variable ordering: 551, 1222, 1975
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1975	{MTD_DOCPROBE_HIGH}	1	0
3	1222	{MTD_DOCPROBE_ADVANCED}	2	1
4	551	{MTD}	2	3
# END BDD 2168 (T 4 49)

# BEGIN BDD 2169 (T 4 50)
BDD tree for {MTD} && {MTD_JEDECPROBE} && {PPC32} && {44x} && {EBONY} || (!(false) || ({MTD_EBONY})) && (!({MTD_EBONY}) || (false))
Variables: 3886. 
Variable ordering: 66, 489, 551, 1377, 1482, 1957
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1957	{EBONY}	0	1
3	1482	{MTD_JEDECPROBE}	0	2
4	1377	{44x}	0	3
5	551	{MTD}	0	4
6	489	{PPC32}	0	5
7	66	{MTD_EBONY}	1	6
# END BDD 2169 (T 4 50)

# BEGIN BDD 2170 (T 4 51)
BDD tree for {MTD} && {ARM} && {MTD_CFI} || (!(false) || ({MTD_EDB7312})) && (!({MTD_EDB7312}) || (false))
Variables: 3886. 
Variable ordering: 209, 504, 551, 1469
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	504	{MTD_EDB7312}	1	0
3	1469	{MTD_CFI}	0	1
4	551	{MTD}	0	3
5	504	{MTD_EDB7312}	1	4
6	209	{ARM}	2	5
# END BDD 2170 (T 4 51)

# BEGIN BDD 2171 (T 4 52)
BDD tree for {MTD} && {X86} && {MTD_CFI_INTELEXT} && {MTD_PARTITIONS} && {MTD_COMPLEX_MAPPINGS} || (!(false) || ({MTD_ELAN_104NC})) && (!({MTD_ELAN_104NC}) || (false))
Variables: 3886. 
Variable ordering: 243, 254, 551, 1244, 1609, 2382
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2382	{MTD_COMPLEX_MAPPINGS}	0	1
3	1609	{MTD_PARTITIONS}	0	2
4	1244	{X86}	0	3
5	551	{MTD}	0	4
6	254	{MTD_CFI_INTELEXT}	0	5
7	243	{MTD_ELAN_104NC}	1	6
# END BDD 2171 (T 4 52)

# BEGIN BDD 2172 (T 4 53)
BDD tree for {MTD} && {ARM} && {MTD_CFI} && {MTD_PARTITIONS} && {ARCH_CAMELOT} || (!(false) || ({MTD_EPXA10DB})) && (!({MTD_EPXA10DB}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 807, 1243, 1469, 1609
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	807	{MTD_EPXA10DB}	1	0
3	1609	{MTD_PARTITIONS}	0	1
4	1469	{MTD_CFI}	0	3
5	1243	{ARCH_CAMELOT}	0	4
6	807	{MTD_EPXA10DB}	1	5
7	551	{MTD}	2	6
8	209	{ARM}	2	7
# END BDD 2172 (T 4 53)

# BEGIN BDD 2173 (T 4 54)
BDD tree for {MTD} && {ARM} && {MTD_CFI} && {MTD_PARTITIONS} && {SA1100_FORTUNET} || (!(false) || ({MTD_FORTUNET})) && (!({MTD_FORTUNET}) || (false))
Variables: 3886. 
Variable ordering: 209, 269, 551, 1469, 1609, 2620
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	269	{MTD_FORTUNET}	1	0
3	2620	{SA1100_FORTUNET}	0	1
4	1609	{MTD_PARTITIONS}	0	3
5	1469	{MTD_CFI}	0	4
6	551	{MTD}	0	5
7	269	{MTD_FORTUNET}	1	6
8	209	{ARM}	2	7
# END BDD 2173 (T 4 54)

# BEGIN BDD 2174 (T 4 55)
BDD tree for (!({MTD_CFI} && {MTD} || {MTD_JEDECPROBE} && {MTD}) || ({MTD_GEN_PROBE})) && (!({MTD_GEN_PROBE}) || ({MTD_CFI} && {MTD} || {MTD_JEDECPROBE} && {MTD}))
Variables: 3886. 
Variable ordering: 189, 551, 1469, 1482
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1482	{MTD_JEDECPROBE}	1	0
3	1469	{MTD_CFI}	2	0
4	551	{MTD}	1	3
5	1482	{MTD_JEDECPROBE}	0	1
6	1469	{MTD_CFI}	5	1
7	551	{MTD}	0	6
8	189	{MTD_GEN_PROBE}	4	7
# END BDD 2174 (T 4 55)

# BEGIN BDD 2175 (T 4 56)
BDD tree for {MTD} && {ARM} && {MTD_CFI} && {ARCH_H7201} || {ARCH_H7202} || (!(false) || ({MTD_H720X})) && (!({MTD_H720X}) || (false))
Variables: 3886. 
Variable ordering: 209, 408, 551, 790, 1469, 2870
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	790	{MTD_H720X}	1	0
3	2870	{ARCH_H7202}	0	1
4	1469	{MTD_CFI}	0	3
5	790	{MTD_H720X}	1	4
6	551	{MTD}	2	5
7	1469	{MTD_CFI}	0	1
8	790	{MTD_H720X}	1	7
9	551	{MTD}	2	8
10	408	{ARCH_H7201}	6	9
11	209	{ARM}	2	10
# END BDD 2175 (T 4 56)

# BEGIN BDD 2176 (T 4 57)
BDD tree for {MTD} && {X86} && {MTD_JEDECPROBE} || (!(false) || ({MTD_ICHXROM})) && (!({MTD_ICHXROM}) || (false))
Variables: 3886. 
Variable ordering: 551, 956, 1244, 1482
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	956	{MTD_ICHXROM}	1	0
3	1482	{MTD_JEDECPROBE}	0	1
4	1244	{X86}	0	3
5	956	{MTD_ICHXROM}	1	4
6	551	{MTD}	2	5
# END BDD 2176 (T 4 57)

# BEGIN BDD 2177 (T 4 58)
BDD tree for {MTD} && {ARM} && {MTD_JEDECPROBE} || (!(false) || ({MTD_IMPA7})) && (!({MTD_IMPA7}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 1268, 1482
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1268	{MTD_IMPA7}	1	0
3	1482	{MTD_JEDECPROBE}	0	1
4	1268	{MTD_IMPA7}	1	3
5	551	{MTD}	2	4
6	209	{ARM}	2	5
# END BDD 2177 (T 4 58)

# BEGIN BDD 2178 (T 4 59)
BDD tree for {MTD} && {ARM} && {IPAQ_HANDHELD} && {MTD_CFI} || (!(false) || ({MTD_IPAQ})) && (!({MTD_IPAQ}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 830, 1469, 1698
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	830	{MTD_IPAQ}	1	0
3	1698	{IPAQ_HANDHELD}	0	1
4	1469	{MTD_CFI}	0	3
5	830	{MTD_IPAQ}	1	4
6	551	{MTD}	2	5
7	209	{ARM}	2	6
# END BDD 2178 (T 4 59)

# BEGIN BDD 2179 (T 4 60)
BDD tree for {MTD} && {ARM} && {MTD_CFI} && {ARCH_IQ80310} || (!(false) || ({MTD_IQ80310})) && (!({MTD_IQ80310}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 1469, 1919, 2334
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2334	{MTD_IQ80310}	1	0
3	1919	{ARCH_IQ80310}	2	1
4	1469	{MTD_CFI}	2	3
5	551	{MTD}	2	4
6	209	{ARM}	2	5
# END BDD 2179 (T 4 60)

# BEGIN BDD 2180 (T 4 61)
BDD tree for {MTD} && {ARM} && {MTD_CFI} && {MTD_COMPLEX_MAPPINGS} && {ARCH_IXP2000} || (!(false) || ({MTD_IXP2000})) && (!({MTD_IXP2000}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 1469, 1653, 2382, 2951
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2951	{MTD_IXP2000}	1	0
3	2382	{MTD_COMPLEX_MAPPINGS}	2	1
4	1653	{ARCH_IXP2000}	2	3
5	1469	{MTD_CFI}	2	4
6	551	{MTD}	2	5
7	209	{ARM}	2	6
# END BDD 2180 (T 4 61)

# BEGIN BDD 2181 (T 4 62)
BDD tree for {MTD} && {ARM} && {MTD_CFI} && {MTD_COMPLEX_MAPPINGS} && {ARCH_IXP4XX} || (!(false) || ({MTD_IXP4XX})) && (!({MTD_IXP4XX}) || (false))
Variables: 3886. 
Variable ordering: 171, 209, 551, 1469, 1518, 2382
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1518	{MTD_IXP4XX}	1	0
3	2382	{MTD_COMPLEX_MAPPINGS}	0	1
4	1518	{MTD_IXP4XX}	1	3
5	1469	{MTD_CFI}	2	4
6	551	{MTD}	2	5
7	209	{ARM}	2	6
8	171	{ARCH_IXP4XX}	2	7
# END BDD 2181 (T 4 62)

# BEGIN BDD 2182 (T 4 63)
BDD tree for {MTD} && {MTD_OBSOLETE_CHIPS} || (!(false) || ({MTD_JEDEC})) && (!({MTD_JEDEC}) || (false))
Variables: 3886. 
Variable ordering: 551, 1906, 3234
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3234	{MTD_JEDEC}	1	0
3	1906	{MTD_OBSOLETE_CHIPS}	2	1
4	551	{MTD}	2	3
# END BDD 2182 (T 4 63)

# BEGIN BDD 2183 (T 4 64)
BDD tree for {MTD} || (!(false) || ({MTD_JEDECPROBE})) && (!({MTD_JEDECPROBE}) || ({MTD_BAST} && {MTD} && {ARCH_BAST}))
Variables: 3886. 
Variable ordering: 551, 1482, 1596, 2570
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1482	{MTD_JEDECPROBE}	1	0
3	551	{MTD}	2	1
# END BDD 2183 (T 4 64)

# BEGIN BDD 2184 (T 4 65)
BDD tree for {MTD} && {X86} && {MTD_JEDECPROBE} || (!(false) || ({MTD_L440GX})) && (!({MTD_L440GX}) || (false))
Variables: 3886. 
Variable ordering: 551, 1244, 1482, 2373
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2373	{MTD_L440GX}	1	0
3	1482	{MTD_JEDECPROBE}	2	1
4	1244	{X86}	2	3
5	551	{MTD}	2	4
# END BDD 2184 (T 4 65)

# BEGIN BDD 2185 (T 4 66)
BDD tree for {SA1100_LART} && {MTD} || (!(false) || ({MTD_LART})) && (!({MTD_LART}) || (false))
Variables: 3886. 
Variable ordering: 551, 2576, 2782
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2576	{MTD_LART}	1	0
3	2782	{SA1100_LART}	0	1
4	2576	{MTD_LART}	1	3
5	551	{MTD}	2	4
# END BDD 2185 (T 4 66)

# BEGIN BDD 2186 (T 4 67)
BDD tree for {MTD} && {LASAT} || (!(false) || ({MTD_LASAT})) && (!({MTD_LASAT}) || (false))
Variables: 3886. 
Variable ordering: 551, 576, 1193
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	576	{MTD_LASAT}	1	0
3	1193	{LASAT}	0	1
4	576	{MTD_LASAT}	1	3
5	551	{MTD}	2	4
# END BDD 2186 (T 4 67)

# BEGIN BDD 2187 (T 4 68)
BDD tree for {MTD} && {ARCH_LUBBOCK} && {MTD_CFI_INTELEXT} && {MTD_PARTITIONS} || (!(false) || ({MTD_LUBBOCK})) && (!({MTD_LUBBOCK}) || (false))
Variables: 3886. 
Variable ordering: 254, 374, 551, 1609, 2216
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	374	{MTD_LUBBOCK}	1	0
3	2216	{ARCH_LUBBOCK}	0	1
4	1609	{MTD_PARTITIONS}	0	3
5	551	{MTD}	0	4
6	374	{MTD_LUBBOCK}	1	5
7	254	{MTD_CFI_INTELEXT}	2	6
# END BDD 2187 (T 4 68)

# BEGIN BDD 2188 (T 4 69)
BDD tree for {MTD} && {MTD_CFI_GEOMETRY} || (!({MTD}) || ({MTD_MAP_BANK_WIDTH_1})) && (!({MTD_MAP_BANK_WIDTH_1}) || ({MTD_WRSBC8260} && {MTD} && {SBC82xx} || {SBC8560} || {MTD}))
Variables: 3886. 
Variable ordering: 37, 551, 815, 1286, 1594, 2342
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	815	{MTD_CFI_GEOMETRY}	0	1
3	551	{MTD}	1	2
4	551	{MTD}	0	1
5	37	{MTD_MAP_BANK_WIDTH_1}	3	4
# END BDD 2188 (T 4 69)

# BEGIN BDD 2189 (T 4 70)
BDD tree for {MTD} && {MTD_CFI_GEOMETRY} || (!(false) || ({MTD_MAP_BANK_WIDTH_16})) && (!({MTD_MAP_BANK_WIDTH_16}) || ({MTD_BAST} && {MTD} && {ARCH_BAST}))
Variables: 3886. 
Variable ordering: 551, 815, 1596, 2570, 2954
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2954	{MTD_MAP_BANK_WIDTH_16}	1	0
3	2570	{MTD_BAST}	2	1
4	1596	{ARCH_BAST}	2	3
5	815	{MTD_CFI_GEOMETRY}	4	1
6	551	{MTD}	2	5
# END BDD 2189 (T 4 70)

# BEGIN BDD 2190 (T 4 71)
BDD tree for {MTD} && {MTD_CFI_GEOMETRY} || (!({MTD}) || ({MTD_MAP_BANK_WIDTH_2})) && (!({MTD_MAP_BANK_WIDTH_2}) || ({MTD}))
Variables: 3886. 
Variable ordering: 551, 815, 1234
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1234	{MTD_MAP_BANK_WIDTH_2}	1	0
3	1234	{MTD_MAP_BANK_WIDTH_2}	0	1
4	815	{MTD_CFI_GEOMETRY}	3	1
5	551	{MTD}	2	4
# END BDD 2190 (T 4 71)

# BEGIN BDD 2191 (T 4 72)
BDD tree for {MTD} && {MTD_CFI_GEOMETRY} || (!(false) || ({MTD_MAP_BANK_WIDTH_32})) && (!({MTD_MAP_BANK_WIDTH_32}) || ({MTD_DMV182} && {MTD} && {DMV182}))
Variables: 3886. 
Variable ordering: 551, 815, 1249, 2242, 2505
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2505	{MTD_MAP_BANK_WIDTH_32}	1	0
3	2242	{DMV182}	2	1
4	1249	{MTD_DMV182}	2	3
5	815	{MTD_CFI_GEOMETRY}	4	1
6	551	{MTD}	2	5
# END BDD 2191 (T 4 72)

# BEGIN BDD 2192 (T 4 73)
BDD tree for {MTD} && {MTD_CFI_GEOMETRY} || (!({MTD}) || ({MTD_MAP_BANK_WIDTH_4})) && (!({MTD_MAP_BANK_WIDTH_4}) || ({MTD_WRSBC8260} && {MTD} && {SBC82xx} || {SBC8560} || {MTD}))
Variables: 3886. 
Variable ordering: 551, 815, 1286, 1594, 2342, 3045
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3045	{MTD_MAP_BANK_WIDTH_4}	1	0
3	3045	{MTD_MAP_BANK_WIDTH_4}	0	1
4	815	{MTD_CFI_GEOMETRY}	3	1
5	551	{MTD}	2	4
# END BDD 2192 (T 4 73)

# BEGIN BDD 2193 (T 4 74)
BDD tree for {MTD} && {MTD_CFI_GEOMETRY} || (!(false) || ({MTD_MAP_BANK_WIDTH_8})) && (!({MTD_MAP_BANK_WIDTH_8}) || (false))
Variables: 3886. 
Variable ordering: 338, 551, 815
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	815	{MTD_CFI_GEOMETRY}	0	1
3	551	{MTD}	0	2
4	338	{MTD_MAP_BANK_WIDTH_8}	1	3
# END BDD 2193 (T 4 74)

# BEGIN BDD 2194 (T 4 75)
BDD tree for {MTD} && {MTD_CFI} && {PPC32} && {8xx} && {MBX} || (!(false) || ({MTD_MBX860})) && (!({MTD_MBX860}) || (false))
Variables: 3886. 
Variable ordering: 489, 551, 822, 1333, 1469, 2473
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1333	{MTD_MBX860}	1	0
3	2473	{MBX}	0	1
4	1469	{MTD_CFI}	0	3
5	1333	{MTD_MBX860}	1	4
6	822	{8xx}	2	5
7	551	{MTD}	2	6
8	489	{PPC32}	2	7
# END BDD 2194 (T 4 75)

# BEGIN BDD 2195 (T 4 76)
BDD tree for {MTD} && {SUPERH} && {SH_MPC1211} && {MTD_CFI} || (!(false) || ({MTD_MPC1211})) && (!({MTD_MPC1211}) || (false))
Variables: 3886. 
Variable ordering: 551, 1272, 1469, 1949, 2868
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1949	{MTD_MPC1211}	1	0
3	2868	{SH_MPC1211}	0	1
4	1949	{MTD_MPC1211}	1	3
5	1469	{MTD_CFI}	2	4
6	1272	{SUPERH}	2	5
7	551	{MTD}	2	6
# END BDD 2195 (T 4 76)

# BEGIN BDD 2196 (T 4 77)
BDD tree for {MTD} && {MACH_DECSTATION} || (!(false) || ({MTD_MS02NV})) && (!({MTD_MS02NV}) || (false))
Variables: 3886. 
Variable ordering: 551, 1793, 3166
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1793	{MTD_MS02NV}	1	0
3	3166	{MACH_DECSTATION}	0	1
4	1793	{MTD_MS02NV}	1	3
5	551	{MTD}	2	4
# END BDD 2196 (T 4 77)

# BEGIN BDD 2197 (T 4 78)
BDD tree for {MTD} || (!(false) || ({MTD_MTDRAM})) && (!({MTD_MTDRAM}) || (false))
Variables: 3886. 
Variable ordering: 551, 2164
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2164	{MTD_MTDRAM}	1	0
3	551	{MTD}	2	1
# END BDD 2197 (T 4 78)

# BEGIN BDD 2198 (T 4 79)
BDD tree for {MTD} || (!(false) || ({MTD_NAND})) && (!({MTD_NAND}) || (false))
Variables: 3886. 
Variable ordering: 551, 2891
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2891	{MTD_NAND}	1	0
3	551	{MTD}	2	1
# END BDD 2198 (T 4 79)

# BEGIN BDD 2199 (T 4 80)
BDD tree for {MTD} && {SOC_AU1550} && {MTD_NAND} || (!(false) || ({MTD_NAND_AU1550})) && (!({MTD_NAND_AU1550}) || (false))
Variables: 3886. 
Variable ordering: 551, 645, 2891, 3346
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	645	{MTD_NAND_AU1550}	1	0
3	3346	{SOC_AU1550}	0	1
4	2891	{MTD_NAND}	0	3
5	645	{MTD_NAND_AU1550}	1	4
6	551	{MTD}	2	5
# END BDD 2199 (T 4 80)

# BEGIN BDD 2200 (T 4 81)
BDD tree for {MTD} && {ARM} && {MTD_NAND} && {ARCH_AUTCPU12} || (!(false) || ({MTD_NAND_AUTCPU12})) && (!({MTD_NAND_AUTCPU12}) || (false))
Variables: 3886. 
Variable ordering: 85, 209, 551, 954, 2891
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	954	{MTD_NAND_AUTCPU12}	1	0
3	2891	{MTD_NAND}	0	1
4	954	{MTD_NAND_AUTCPU12}	1	3
5	551	{MTD}	2	4
6	209	{ARM}	2	5
7	85	{ARCH_AUTCPU12}	2	6
# END BDD 2200 (T 4 81)

# BEGIN BDD 2201 (T 4 82)
BDD tree for {MTD} && {MTD_NAND} && {EXPERIMENTAL} || (!(false) || ({MTD_NAND_DISKONCHIP})) && (!({MTD_NAND_DISKONCHIP}) || (false))
Variables: 3886. 
Variable ordering: 551, 1711, 2379, 2891
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2379	{MTD_NAND_DISKONCHIP}	1	0
3	2891	{MTD_NAND}	0	1
4	2379	{MTD_NAND_DISKONCHIP}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	551	{MTD}	2	5
# END BDD 2201 (T 4 82)

# BEGIN BDD 2202 (T 4 83)
BDD tree for {MTD} && {MTD_NAND_DISKONCHIP} || (!(false) || ({MTD_NAND_DISKONCHIP_BBTWRITE})) && (!({MTD_NAND_DISKONCHIP_BBTWRITE}) || (false))
Variables: 3886. 
Variable ordering: 551, 643, 2379
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	643	{MTD_NAND_DISKONCHIP_BBTWRITE}	1	0
3	2379	{MTD_NAND_DISKONCHIP}	0	1
4	643	{MTD_NAND_DISKONCHIP_BBTWRITE}	1	3
5	551	{MTD}	2	4
# END BDD 2202 (T 4 83)

# BEGIN BDD 2203 (T 4 84)
BDD tree for {MTD} && {MTD_NAND_DISKONCHIP} && {MTD_NAND_DISKONCHIP_PROBE_ADVANCED} || (!({MTD} && {MTD_NAND_DISKONCHIP}) || ({MTD_NAND_DISKONCHIP_PROBE_ADDRESS})) && (!({MTD_NAND_DISKONCHIP_PROBE_ADDRESS}) || ({MTD} && {MTD_NAND_DISKONCHIP}))
Variables: 3886. 
Variable ordering: 56, 551, 1059, 2379
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1059	{MTD_NAND_DISKONCHIP_PROBE_ADDRESS}	1	0
3	2379	{MTD_NAND_DISKONCHIP}	1	0
4	2379	{MTD_NAND_DISKONCHIP}	0	1
5	1059	{MTD_NAND_DISKONCHIP_PROBE_ADDRESS}	3	4
6	551	{MTD}	2	5
7	1059	{MTD_NAND_DISKONCHIP_PROBE_ADDRESS}	1	4
8	551	{MTD}	2	7
9	56	{MTD_NAND_DISKONCHIP_PROBE_ADVANCED}	6	8
# END BDD 2203 (T 4 84)

# BEGIN BDD 2204 (T 4 85)
BDD tree for {MTD} && {MTD_NAND_DISKONCHIP} || (!(false) || ({MTD_NAND_DISKONCHIP_PROBE_ADVANCED})) && (!({MTD_NAND_DISKONCHIP_PROBE_ADVANCED}) || (false))
Variables: 3886. 
Variable ordering: 56, 551, 2379
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2379	{MTD_NAND_DISKONCHIP}	0	1
3	551	{MTD}	0	2
4	56	{MTD_NAND_DISKONCHIP_PROBE_ADVANCED}	1	3
# END BDD 2204 (T 4 85)

# BEGIN BDD 2205 (T 4 86)
BDD tree for {MTD} && {MTD_NAND_DISKONCHIP_PROBE_ADVANCED} || (!(false) || ({MTD_NAND_DISKONCHIP_PROBE_HIGH})) && (!({MTD_NAND_DISKONCHIP_PROBE_HIGH}) || (false))
Variables: 3886. 
Variable ordering: 56, 551, 1043
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1043	{MTD_NAND_DISKONCHIP_PROBE_HIGH}	1	0
3	551	{MTD}	2	1
4	56	{MTD_NAND_DISKONCHIP_PROBE_ADVANCED}	2	3
# END BDD 2205 (T 4 86)

# BEGIN BDD 2206 (T 4 87)
BDD tree for {MTD} && {ARM} && {MTD_NAND} && {ARCH_EDB7312} || (!(false) || ({MTD_NAND_EDB7312})) && (!({MTD_NAND_EDB7312}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 1670, 2692, 2891
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2692	{MTD_NAND_EDB7312}	1	0
3	2891	{MTD_NAND}	0	1
4	2692	{MTD_NAND_EDB7312}	1	3
5	1670	{ARCH_EDB7312}	2	4
6	551	{MTD}	2	5
7	209	{ARM}	2	6
# END BDD 2206 (T 4 87)

# BEGIN BDD 2207 (T 4 88)
BDD tree for {MTD} && {ARM} && {MTD_NAND} && {ARCH_PXA} && {MTD_PARTITIONS} || (!(false) || ({MTD_NAND_H1900})) && (!({MTD_NAND_H1900}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 970, 1609, 2008, 2891
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2008	{MTD_NAND_H1900}	1	0
3	2891	{MTD_NAND}	0	1
4	2008	{MTD_NAND_H1900}	1	3
5	1609	{MTD_PARTITIONS}	2	4
6	970	{ARCH_PXA}	2	5
7	551	{MTD}	2	6
8	209	{ARM}	2	7
# END BDD 2207 (T 4 88)

# BEGIN BDD 2208 (T 4 89)
BDD tree for (!({MTD_DOC2000} && {MTD} || {MTD_DOC2001} && {MTD} || {MTD_DOC2001PLUS} && {MTD} || {MTD_NAND} && {MTD}) || ({MTD_NAND_IDS})) && (!({MTD_NAND_IDS}) || ({MTD_DOC2000} && {MTD} || {MTD_DOC2001} && {MTD} || {MTD_DOC2001PLUS} && {MTD} || {MTD_NAND} && {MTD}))
Variables: 3886. 
Variable ordering: 124, 551, 920, 1593, 1846, 2891
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1846	{MTD_NAND_IDS}	1	0
3	2891	{MTD_NAND}	1	0
4	2891	{MTD_NAND}	0	1
5	1846	{MTD_NAND_IDS}	3	4
6	1846	{MTD_NAND_IDS}	0	1
7	1593	{MTD_DOC2000}	5	6
8	920	{MTD_DOC2001PLUS}	7	6
9	551	{MTD}	2	8
10	551	{MTD}	2	6
11	124	{MTD_DOC2001}	9	10
# END BDD 2208 (T 4 89)

# BEGIN BDD 2209 (T 4 90)
BDD tree for {MTD} && {MTD_NAND} && {MTD_PARTITIONS} || (!(false) || ({MTD_NAND_NANDSIM})) && (!({MTD_NAND_NANDSIM}) || (false))
Variables: 3886. 
Variable ordering: 267, 551, 1609, 2891
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2891	{MTD_NAND}	0	1
3	1609	{MTD_PARTITIONS}	0	2
4	551	{MTD}	0	3
5	267	{MTD_NAND_NANDSIM}	1	4
# END BDD 2209 (T 4 90)

# BEGIN BDD 2210 (T 4 91)
BDD tree for {MTD} && {PPCHAMELEONEVB} && {MTD_NAND} || (!(false) || ({MTD_NAND_PPCHAMELEONEVB})) && (!({MTD_NAND_PPCHAMELEONEVB}) || (false))
Variables: 3886. 
Variable ordering: 551, 1097, 2891, 3349
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3349	{MTD_NAND_PPCHAMELEONEVB}	1	0
3	2891	{MTD_NAND}	2	1
4	1097	{PPCHAMELEONEVB}	2	3
5	551	{MTD}	2	4
# END BDD 2210 (T 4 91)

# BEGIN BDD 2211 (T 4 92)
BDD tree for {MTD} && {MTD_NAND} && {SH_SOLUTION_ENGINE} || (!(false) || ({MTD_NAND_RTC_FROM4})) && (!({MTD_NAND_RTC_FROM4}) || (false))
Variables: 3886. 
Variable ordering: 551, 2094, 2553, 2891
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2553	{MTD_NAND_RTC_FROM4}	1	0
3	2891	{MTD_NAND}	0	1
4	2553	{MTD_NAND_RTC_FROM4}	1	3
5	2094	{SH_SOLUTION_ENGINE}	2	4
6	551	{MTD}	2	5
# END BDD 2211 (T 4 92)

# BEGIN BDD 2212 (T 4 93)
BDD tree for {MTD} && {ARCH_S3C2410} && {MTD_NAND} || (!(false) || ({MTD_NAND_S3C2410})) && (!({MTD_NAND_S3C2410}) || (false))
Variables: 3886. 
Variable ordering: 497, 551, 2891, 2897
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2897	{MTD_NAND_S3C2410}	1	0
3	2891	{MTD_NAND}	2	1
4	551	{MTD}	2	3
5	497	{ARCH_S3C2410}	2	4
# END BDD 2212 (T 4 93)

# BEGIN BDD 2213 (T 4 94)
BDD tree for {MTD} && {MTD_NAND_S3C2410} || (!(false) || ({MTD_NAND_S3C2410_DEBUG})) && (!({MTD_NAND_S3C2410_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 551, 1392, 2897
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1392	{MTD_NAND_S3C2410_DEBUG}	1	0
3	2897	{MTD_NAND_S3C2410}	0	1
4	1392	{MTD_NAND_S3C2410_DEBUG}	1	3
5	551	{MTD}	2	4
# END BDD 2213 (T 4 94)

# BEGIN BDD 2214 (T 4 95)
BDD tree for {MTD} && {MTD_NAND_S3C2410} || (!(false) || ({MTD_NAND_S3C2410_HWECC})) && (!({MTD_NAND_S3C2410_HWECC}) || (false))
Variables: 3886. 
Variable ordering: 551, 959, 2897
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	959	{MTD_NAND_S3C2410_HWECC}	1	0
3	2897	{MTD_NAND_S3C2410}	0	1
4	959	{MTD_NAND_S3C2410_HWECC}	1	3
5	551	{MTD}	2	4
# END BDD 2214 (T 4 95)

# BEGIN BDD 2215 (T 4 96)
BDD tree for {MTD} && {MTD_NAND} && {ARCH_PXA} || (!(false) || ({MTD_NAND_SHARPSL})) && (!({MTD_NAND_SHARPSL}) || (false))
Variables: 3886. 
Variable ordering: 220, 551, 970, 2891
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2891	{MTD_NAND}	0	1
3	970	{ARCH_PXA}	0	2
4	551	{MTD}	0	3
5	220	{MTD_NAND_SHARPSL}	1	4
# END BDD 2215 (T 4 96)

# BEGIN BDD 2216 (T 4 97)
BDD tree for {MTD} && {ARM} && {ARCH_P720T} && {MTD_NAND} || (!(false) || ({MTD_NAND_SPIA})) && (!({MTD_NAND_SPIA}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 803, 1428, 2891
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	803	{MTD_NAND_SPIA}	1	0
3	2891	{MTD_NAND}	0	1
4	1428	{ARCH_P720T}	0	3
5	803	{MTD_NAND_SPIA}	1	4
6	551	{MTD}	2	5
7	209	{ARM}	2	6
# END BDD 2216 (T 4 97)

# BEGIN BDD 2217 (T 4 98)
BDD tree for {MTD} && {ARM} && {ARCH_OMAP} && {MTD_NAND} || (!(false) || ({MTD_NAND_TOTO})) && (!({MTD_NAND_TOTO}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 749, 1360, 2891
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1360	{MTD_NAND_TOTO}	1	0
3	2891	{MTD_NAND}	0	1
4	1360	{MTD_NAND_TOTO}	1	3
5	749	{ARCH_OMAP}	2	4
6	551	{MTD}	2	5
7	209	{ARM}	2	6
# END BDD 2217 (T 4 98)

# BEGIN BDD 2218 (T 4 99)
BDD tree for {MTD} && {TOSHIBA_RBTX4925} && {MTD_NAND} && {TOSHIBA_RBTX4925_MPLEX_NAND} || (!(false) || ({MTD_NAND_TX4925NDFMC})) && (!({MTD_NAND_TX4925NDFMC}) || (false))
Variables: 3886. 
Variable ordering: 551, 1751, 1780, 1886, 2891
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1751	{MTD_NAND_TX4925NDFMC}	1	0
3	2891	{MTD_NAND}	0	1
4	1886	{TOSHIBA_RBTX4925_MPLEX_NAND}	0	3
5	1780	{TOSHIBA_RBTX4925}	0	4
6	1751	{MTD_NAND_TX4925NDFMC}	1	5
7	551	{MTD}	2	6
# END BDD 2218 (T 4 99)

# BEGIN BDD 2219 (T 4 100)
BDD tree for {MTD} && {TOSHIBA_RBTX4938} && {MTD_NAND} && {TOSHIBA_RBTX4938_MPLEX_NAND} || (!(false) || ({MTD_NAND_TX4938NDFMC})) && (!({MTD_NAND_TX4938NDFMC}) || (false))
Variables: 3886. 
Variable ordering: 133, 551, 1728, 2112, 2891
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1728	{MTD_NAND_TX4938NDFMC}	1	0
3	2891	{MTD_NAND}	0	1
4	2112	{TOSHIBA_RBTX4938_MPLEX_NAND}	0	3
5	1728	{MTD_NAND_TX4938NDFMC}	1	4
6	551	{MTD}	2	5
7	133	{TOSHIBA_RBTX4938}	2	6
# END BDD 2219 (T 4 100)

# BEGIN BDD 2220 (T 4 101)
BDD tree for {MTD} && {MTD_NAND} || (!(false) || ({MTD_NAND_VERIFY_WRITE})) && (!({MTD_NAND_VERIFY_WRITE}) || (false))
Variables: 3886. 
Variable ordering: 551, 1006, 2891
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1006	{MTD_NAND_VERIFY_WRITE}	1	0
3	2891	{MTD_NAND}	0	1
4	1006	{MTD_NAND_VERIFY_WRITE}	1	3
5	551	{MTD}	2	4
# END BDD 2220 (T 4 101)

# BEGIN BDD 2221 (T 4 102)
BDD tree for {MTD} && {X86} && {MTD_CFI} && {MTD_PARTITIONS} || (!(false) || ({MTD_NETSC520})) && (!({MTD_NETSC520}) || (false))
Variables: 3886. 
Variable ordering: 551, 1244, 1469, 1609, 3181
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3181	{MTD_NETSC520}	1	0
3	1609	{MTD_PARTITIONS}	2	1
4	1469	{MTD_CFI}	2	3
5	1244	{X86}	2	4
6	551	{MTD}	2	5
# END BDD 2221 (T 4 102)

# BEGIN BDD 2222 (T 4 103)
BDD tree for {MTD} && {X86} && {MTD_PARTITIONS} && {MTD_JEDECPROBE} || (!(false) || ({MTD_NETtel})) && (!({MTD_NETtel}) || (false))
Variables: 3886. 
Variable ordering: 551, 1244, 1482, 1609, 1888
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1888	{MTD_NETtel}	1	0
3	1609	{MTD_PARTITIONS}	2	1
4	1482	{MTD_JEDECPROBE}	2	3
5	1244	{X86}	2	4
6	551	{MTD}	2	5
# END BDD 2222 (T 4 103)

# BEGIN BDD 2223 (T 4 104)
BDD tree for {MTD} && {ARM} && {ARCH_OMAP} && {OMAP_TOTO} || (!(false) || ({MTD_NOR_TOTO})) && (!({MTD_NOR_TOTO}) || (false))
Variables: 3886. 
Variable ordering: 209, 404, 551, 749, 2521
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	404	{MTD_NOR_TOTO}	1	0
3	2521	{OMAP_TOTO}	0	1
4	749	{ARCH_OMAP}	0	3
5	551	{MTD}	0	4
6	404	{MTD_NOR_TOTO}	1	5
7	209	{ARM}	2	6
# END BDD 2223 (T 4 104)

# BEGIN BDD 2224 (T 4 105)
BDD tree for {MTD} && {BROKEN} || (!(false) || ({MTD_OBSOLETE_CHIPS})) && (!({MTD_OBSOLETE_CHIPS}) || (false))
Variables: 3886. 
Variable ordering: 551, 1906, 2059
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1906	{MTD_OBSOLETE_CHIPS}	1	0
3	2059	{BROKEN}	0	1
4	1906	{MTD_OBSOLETE_CHIPS}	1	3
5	551	{MTD}	2	4
# END BDD 2224 (T 4 105)

# BEGIN BDD 2225 (T 4 106)
BDD tree for {MTD} && {MIPS} && {MOMENCO_OCELOT} || (!(false) || ({MTD_OCELOT})) && (!({MTD_OCELOT}) || (false))
Variables: 3886. 
Variable ordering: 69, 551, 1971, 2028
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1971	{MTD_OCELOT}	1	0
3	2028	{MOMENCO_OCELOT}	0	1
4	1971	{MTD_OCELOT}	1	3
5	551	{MTD}	2	4
6	69	{MIPS}	2	5
# END BDD 2225 (T 4 106)

# BEGIN BDD 2226 (T 4 107)
BDD tree for {MTD} && {MTD_CFI} && {PPC32} && {44x} && {OCOTEA} || (!(false) || ({MTD_OCOTEA})) && (!({MTD_OCOTEA}) || (false))
Variables: 3886. 
Variable ordering: 489, 551, 1116, 1377, 1469, 2491
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1116	{MTD_OCOTEA}	1	0
3	2491	{OCOTEA}	0	1
4	1469	{MTD_CFI}	0	3
5	1377	{44x}	0	4
6	1116	{MTD_OCOTEA}	1	5
7	551	{MTD}	2	6
8	489	{PPC32}	2	7
# END BDD 2226 (T 4 107)

# BEGIN BDD 2227 (T 4 108)
BDD tree for {MTD} && {X86} && {MTD_JEDEC} && {MTD_COMPLEX_MAPPINGS} || (!(false) || ({MTD_OCTAGON})) && (!({MTD_OCTAGON}) || (false))
Variables: 3886. 
Variable ordering: 503, 551, 1244, 2382, 3234
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3234	{MTD_JEDEC}	0	1
3	2382	{MTD_COMPLEX_MAPPINGS}	0	2
4	1244	{X86}	0	3
5	551	{MTD}	0	4
6	503	{MTD_OCTAGON}	1	5
# END BDD 2227 (T 4 108)

# BEGIN BDD 2228 (T 4 109)
BDD tree for {MTD} || (!(false) || ({MTD_PARTITIONS})) && (!({MTD_PARTITIONS}) || ({MTD_DMV182} && {MTD} && {DMV182} || {MTD_WRSBC8260} && {MTD} && {SBC82xx} || {SBC8560} || {MTD_BAST} && {MTD} && {ARCH_BAST}))
Variables: 3886. 
Variable ordering: 551, 1249, 1286, 1594, 1596, 1609, 2242, 2342, 2570
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1609	{MTD_PARTITIONS}	1	0
3	551	{MTD}	2	1
# END BDD 2228 (T 4 109)

# BEGIN BDD 2229 (T 4 110)
BDD tree for {MTD} && {MIPS} && {MIPS_PB1550} || (!(false) || ({MTD_PB1550})) && (!({MTD_PB1550}) || (false))
Variables: 3886. 
Variable ordering: 69, 551, 570, 2081
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	570	{MTD_PB1550}	1	0
3	2081	{MIPS_PB1550}	0	1
4	570	{MTD_PB1550}	1	3
5	551	{MTD}	2	4
6	69	{MIPS}	2	5
# END BDD 2229 (T 4 110)

# BEGIN BDD 2230 (T 4 111)
BDD tree for {MTD} && {MTD_PB1550} || (!(false) || ({MTD_PB1550_BOOT})) && (!({MTD_PB1550_BOOT}) || (false))
Variables: 3886. 
Variable ordering: 551, 570, 1266
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1266	{MTD_PB1550_BOOT}	1	0
3	570	{MTD_PB1550}	2	1
4	551	{MTD}	2	3
# END BDD 2230 (T 4 111)

# BEGIN BDD 2231 (T 4 112)
BDD tree for {MTD} && {MTD_PB1550} || (!({MTD} && {MTD_PB1550} && {MTD_PB1550_BOOT}) || ({MTD_PB1550_USER})) && (!({MTD_PB1550_USER}) || ({MTD} && {MTD_PB1550} && {MTD_PB1550_BOOT}))
Variables: 3886. 
Variable ordering: 303, 551, 570, 1266
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	570	{MTD_PB1550}	0	1
3	551	{MTD}	0	2
4	303	{MTD_PB1550_USER}	1	3
# END BDD 2231 (T 4 112)

# BEGIN BDD 2232 (T 4 113)
BDD tree for {MTD} && {MIPS} && {MIPS_PB1000} || {MIPS_PB1100} || {MIPS_PB1500} || (!(false) || ({MTD_PB1XXX})) && (!({MTD_PB1XXX}) || (false))
Variables: 3886. 
Variable ordering: 30, 69, 551, 2779, 2959, 2962
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2959	{MTD_PB1XXX}	1	0
3	2962	{MIPS_PB1000}	0	1
4	2959	{MTD_PB1XXX}	1	3
5	2779	{MIPS_PB1100}	4	1
6	551	{MTD}	2	5
7	69	{MIPS}	2	6
8	551	{MTD}	2	1
9	69	{MIPS}	2	8
10	30	{MIPS_PB1500}	7	9
# END BDD 2232 (T 4 113)

# BEGIN BDD 2233 (T 4 114)
BDD tree for {MTD} && {MTD_PB1XXX} && {MIPS_PB1100} || {MIPS_PB1500} || (!(false) || ({MTD_PB1XXX_BOOT})) && (!({MTD_PB1XXX_BOOT}) || (false))
Variables: 3886. 
Variable ordering: 30, 551, 1714, 2779, 2959
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1714	{MTD_PB1XXX_BOOT}	1	0
3	2959	{MTD_PB1XXX}	0	1
4	2779	{MIPS_PB1100}	0	3
5	1714	{MTD_PB1XXX_BOOT}	1	4
6	551	{MTD}	2	5
7	1714	{MTD_PB1XXX_BOOT}	1	3
8	551	{MTD}	2	7
9	30	{MIPS_PB1500}	6	8
# END BDD 2233 (T 4 114)

# BEGIN BDD 2234 (T 4 115)
BDD tree for {MTD} && {MTD_PB1XXX} && {MIPS_PB1100} || {MIPS_PB1500} || (!(false) || ({MTD_PB1XXX_USER})) && (!({MTD_PB1XXX_USER}) || ({MTD} && {MTD_PB1XXX} && {MIPS_PB1100} || {MIPS_PB1500} && {MTD_PB1XX_BOOT}))
Variables: 3886. 
Variable ordering: 30, 511, 551, 812, 2779, 2959
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	812	{MTD_PB1XXX_USER}	1	0
3	2959	{MTD_PB1XXX}	0	1
4	2779	{MIPS_PB1100}	0	3
5	812	{MTD_PB1XXX_USER}	1	4
6	551	{MTD}	2	5
7	812	{MTD_PB1XXX_USER}	1	3
8	551	{MTD}	2	7
9	30	{MIPS_PB1500}	6	8
# END BDD 2234 (T 4 115)

# BEGIN BDD 2235 (T 4 116)
BDD tree for {MTD} && {PCI} && {MTD_COMPLEX_MAPPINGS} || (!(false) || ({MTD_PCI})) && (!({MTD_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 551, 2382, 2923
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2923	{MTD_PCI}	1	0
3	2382	{MTD_COMPLEX_MAPPINGS}	2	1
4	551	{MTD}	2	3
5	210	{PCI}	2	4
# END BDD 2235 (T 4 116)

# BEGIN BDD 2236 (T 4 117)
BDD tree for {MTD} && {PCMCIA} && {MTD_COMPLEX_MAPPINGS} && {BROKEN} || (!(false) || ({MTD_PCMCIA})) && (!({MTD_PCMCIA}) || (false))
Variables: 3886. 
Variable ordering: 163, 551, 2001, 2059, 2382
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2382	{MTD_COMPLEX_MAPPINGS}	0	1
3	2059	{BROKEN}	0	2
4	2001	{PCMCIA}	0	3
5	551	{MTD}	0	4
6	163	{MTD_PCMCIA}	1	5
# END BDD 2236 (T 4 117)

# BEGIN BDD 2237 (T 4 118)
BDD tree for {MTD} || (!(false) || ({MTD_PHRAM})) && (!({MTD_PHRAM}) || (false))
Variables: 3886. 
Variable ordering: 551, 3276
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3276	{MTD_PHRAM}	1	0
3	551	{MTD}	2	1
# END BDD 2237 (T 4 118)

# BEGIN BDD 2238 (T 4 119)
BDD tree for {MTD} && {MTD_CFI} || (!(false) || ({MTD_PHYSMAP})) && (!({MTD_PHYSMAP}) || (false))
Variables: 3886. 
Variable ordering: 551, 1469, 2099
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2099	{MTD_PHYSMAP}	1	0
3	1469	{MTD_CFI}	2	1
4	551	{MTD}	2	3
# END BDD 2238 (T 4 119)

# BEGIN BDD 2239 (T 4 120)
BDD tree for {MTD} && {MTD_PHYSMAP} || (!({MTD} && {MTD_PHYSMAP}) || ({MTD_PHYSMAP_BANKWIDTH})) && (!({MTD_PHYSMAP_BANKWIDTH}) || ({MTD} && {MTD_PHYSMAP}))
Variables: 3886. 
Variable ordering: 551, 2099, 3134
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3134	{MTD_PHYSMAP_BANKWIDTH}	1	0
3	2099	{MTD_PHYSMAP}	2	1
4	551	{MTD}	2	3
# END BDD 2239 (T 4 120)

# BEGIN BDD 2240 (T 4 121)
BDD tree for {MTD} && {MTD_PHYSMAP} || (!({MTD} && {MTD_PHYSMAP}) || ({MTD_PHYSMAP_LEN})) && (!({MTD_PHYSMAP_LEN}) || ({MTD} && {MTD_PHYSMAP}))
Variables: 3886. 
Variable ordering: 551, 2099, 3268
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3268	{MTD_PHYSMAP_LEN}	1	0
3	2099	{MTD_PHYSMAP}	2	1
4	551	{MTD}	2	3
# END BDD 2240 (T 4 121)

# BEGIN BDD 2241 (T 4 122)
BDD tree for {MTD} && {MTD_PHYSMAP} || (!({MTD} && {MTD_PHYSMAP}) || ({MTD_PHYSMAP_START})) && (!({MTD_PHYSMAP_START}) || ({MTD} && {MTD_PHYSMAP}))
Variables: 3886. 
Variable ordering: 551, 808, 2099
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	808	{MTD_PHYSMAP_START}	1	0
3	2099	{MTD_PHYSMAP}	0	1
4	808	{MTD_PHYSMAP_START}	1	3
5	551	{MTD}	2	4
# END BDD 2241 (T 4 122)

# BEGIN BDD 2242 (T 4 123)
BDD tree for {MTD} && {PCI} || (!(false) || ({MTD_PMC551})) && (!({MTD_PMC551}) || (false))
Variables: 3886. 
Variable ordering: 210, 551, 2624
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2624	{MTD_PMC551}	1	0
3	551	{MTD}	2	1
4	210	{PCI}	2	3
# END BDD 2242 (T 4 123)

# BEGIN BDD 2243 (T 4 124)
BDD tree for {MTD} && {MTD_PMC551} || (!(false) || ({MTD_PMC551_BUGFIX})) && (!({MTD_PMC551_BUGFIX}) || (false))
Variables: 3886. 
Variable ordering: 551, 1448, 2624
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1448	{MTD_PMC551_BUGFIX}	1	0
3	2624	{MTD_PMC551}	0	1
4	1448	{MTD_PMC551_BUGFIX}	1	3
5	551	{MTD}	2	4
# END BDD 2243 (T 4 124)

# BEGIN BDD 2244 (T 4 125)
BDD tree for {MTD} && {MTD_PMC551} || (!(false) || ({MTD_PMC551_DEBUG})) && (!({MTD_PMC551_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 551, 1395, 2624
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1395	{MTD_PMC551_DEBUG}	1	0
3	2624	{MTD_PMC551}	0	1
4	1395	{MTD_PMC551_DEBUG}	1	3
5	551	{MTD}	2	4
# END BDD 2244 (T 4 125)

# BEGIN BDD 2245 (T 4 126)
BDD tree for {MTD} && {X86} && {MTD_CFI} && {MTD_PARTITIONS} || (!(false) || ({MTD_PNC2000})) && (!({MTD_PNC2000}) || (false))
Variables: 3886. 
Variable ordering: 551, 1015, 1244, 1469, 1609
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1015	{MTD_PNC2000}	1	0
3	1609	{MTD_PARTITIONS}	0	1
4	1469	{MTD_CFI}	0	3
5	1244	{X86}	0	4
6	1015	{MTD_PNC2000}	1	5
7	551	{MTD}	2	6
# END BDD 2245 (T 4 126)

# BEGIN BDD 2246 (T 4 127)
BDD tree for {MTD} || (!(false) || ({MTD_RAM})) && (!({MTD_RAM}) || (false))
Variables: 3886. 
Variable ordering: 551, 2661
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2661	{MTD_RAM}	1	0
3	551	{MTD}	2	1
# END BDD 2246 (T 4 127)

# BEGIN BDD 2247 (T 4 128)
BDD tree for {MTD_REDBOOT_PARTS} || (!({MTD_REDBOOT_PARTS}) || ({MTD_REDBOOT_DIRECTORY_BLOCK})) && (!({MTD_REDBOOT_DIRECTORY_BLOCK}) || ({MTD_REDBOOT_PARTS}))
Variables: 3886. 
Variable ordering: 1298, 3213
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3213	{MTD_REDBOOT_PARTS}	0	1
3	1298	{MTD_REDBOOT_DIRECTORY_BLOCK}	1	2
# END BDD 2247 (T 4 128)

# BEGIN BDD 2248 (T 4 129)
BDD tree for {MTD_PARTITIONS} || (!(false) || ({MTD_REDBOOT_PARTS})) && (!({MTD_REDBOOT_PARTS}) || (false))
Variables: 3886. 
Variable ordering: 1609, 3213
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3213	{MTD_REDBOOT_PARTS}	1	0
3	1609	{MTD_PARTITIONS}	2	1
# END BDD 2248 (T 4 129)

# BEGIN BDD 2249 (T 4 130)
BDD tree for {MTD_REDBOOT_PARTS} || (!(false) || ({MTD_REDBOOT_PARTS_READONLY})) && (!({MTD_REDBOOT_PARTS_READONLY}) || (false))
Variables: 3886. 
Variable ordering: 1041, 3213
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3213	{MTD_REDBOOT_PARTS}	0	1
3	1041	{MTD_REDBOOT_PARTS_READONLY}	1	2
# END BDD 2249 (T 4 130)

# BEGIN BDD 2250 (T 4 131)
BDD tree for {MTD_REDBOOT_PARTS} || (!(false) || ({MTD_REDBOOT_PARTS_UNALLOCATED})) && (!({MTD_REDBOOT_PARTS_UNALLOCATED}) || (false))
Variables: 3886. 
Variable ordering: 1519, 3213
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3213	{MTD_REDBOOT_PARTS}	0	1
3	1519	{MTD_REDBOOT_PARTS_UNALLOCATED}	1	2
# END BDD 2250 (T 4 131)

# BEGIN BDD 2251 (T 4 132)
BDD tree for {MTD} && {MTD_CFI} && {PPC32} && {4xx} && {40x} && {REDWOOD_4} || {REDWOOD_5} || {REDWOOD_6} || (!(false) || ({MTD_REDWOOD})) && (!({MTD_REDWOOD}) || (false))
Variables: 3886. 
Variable ordering: 162, 489, 551, 709, 949, 1469, 2002, 2490, 3360
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3360	{MTD_REDWOOD}	1	0
3	2490	{REDWOOD_4}	2	1
4	2002	{4xx}	2	3
5	1469	{MTD_CFI}	2	4
6	2002	{4xx}	2	1
7	1469	{MTD_CFI}	2	6
8	949	{REDWOOD_5}	5	7
9	709	{REDWOOD_6}	8	7
10	551	{MTD}	2	9
11	489	{PPC32}	2	10
12	162	{40x}	2	11
# END BDD 2251 (T 4 132)

# BEGIN BDD 2252 (T 4 133)
BDD tree for {MTD} || (!(false) || ({MTD_ROM})) && (!({MTD_ROM}) || (false))
Variables: 3886. 
Variable ordering: 551, 3126
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3126	{MTD_ROM}	1	0
3	551	{MTD}	2	1
# END BDD 2252 (T 4 133)

# BEGIN BDD 2253 (T 4 134)
BDD tree for {MTD} && {MTD_CFI} && {PPC32} && {8xx} && {RPXCLASSIC} || {RPXLITE} || (!(false) || ({MTD_RPXLITE})) && (!({MTD_RPXLITE}) || (false))
Variables: 3886. 
Variable ordering: 372, 489, 551, 822, 1469, 3241, 3266
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3266	{RPXCLASSIC}	0	1
3	3241	{RPXLITE}	2	1
4	1469	{MTD_CFI}	0	3
5	822	{8xx}	0	4
6	551	{MTD}	0	5
7	489	{PPC32}	0	6
8	372	{MTD_RPXLITE}	1	7
# END BDD 2253 (T 4 134)

# BEGIN BDD 2254 (T 4 135)
BDD tree for {MTD} && {ARM} && {MTD_CFI} && {ARCH_SA1100} && {MTD_PARTITIONS} || (!(false) || ({MTD_SA1100})) && (!({MTD_SA1100}) || (false))
Variables: 3886. 
Variable ordering: 209, 551, 1034, 1469, 1609, 2794
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2794	{MTD_SA1100}	1	0
3	1609	{MTD_PARTITIONS}	2	1
4	1469	{MTD_CFI}	2	3
5	1034	{ARCH_SA1100}	2	4
6	551	{MTD}	2	5
7	209	{ARM}	2	6
# END BDD 2254 (T 4 135)

# BEGIN BDD 2255 (T 4 136)
BDD tree for {MTD} && {PPC32} && {MTD_JEDECPROBE} && {6xx} && false || (!(false) || ({MTD_SBC8240})) && (!({MTD_SBC8240}) || (false))
Variables: 3886. 
Variable ordering: 489, 551, 1482, 2452, 3106
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3106	{MTD_SBC8240}	1	0
# END BDD 2255 (T 4 136)

# BEGIN BDD 2256 (T 4 137)
BDD tree for {MTD} && {X86} && {MTD_CFI_INTELEXT} && {MTD_PARTITIONS} && {MTD_COMPLEX_MAPPINGS} || (!(false) || ({MTD_SBC_GXX})) && (!({MTD_SBC_GXX}) || (false))
Variables: 3886. 
Variable ordering: 254, 551, 698, 1244, 1609, 2382
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	698	{MTD_SBC_GXX}	1	0
3	2382	{MTD_COMPLEX_MAPPINGS}	0	1
4	1609	{MTD_PARTITIONS}	0	3
5	1244	{X86}	0	4
6	698	{MTD_SBC_GXX}	1	5
7	551	{MTD}	2	6
8	254	{MTD_CFI_INTELEXT}	2	7
# END BDD 2256 (T 4 137)

# BEGIN BDD 2257 (T 4 138)
BDD tree for {MTD} && {X86} && {MTD_CFI} || (!(false) || ({MTD_SC520CDP})) && (!({MTD_SC520CDP}) || (false))
Variables: 3886. 
Variable ordering: 551, 1050, 1244, 1469
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1050	{MTD_SC520CDP}	1	0
3	1469	{MTD_CFI}	0	1
4	1244	{X86}	0	3
5	1050	{MTD_SC520CDP}	1	4
6	551	{MTD}	2	5
# END BDD 2257 (T 4 138)

# BEGIN BDD 2258 (T 4 139)
BDD tree for {MTD} && {X86} && {MTD_JEDECPROBE} || (!(false) || ({MTD_SCB2_FLASH})) && (!({MTD_SCB2_FLASH}) || (false))
Variables: 3886. 
Variable ordering: 551, 1244, 1482, 1685
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1685	{MTD_SCB2_FLASH}	1	0
3	1482	{MTD_JEDECPROBE}	2	1
4	1244	{X86}	2	3
5	551	{MTD}	2	4
# END BDD 2258 (T 4 139)

# BEGIN BDD 2259 (T 4 140)
BDD tree for {MTD} && {SCx200} && {MTD_CFI} && {MTD_PARTITIONS} || (!(false) || ({MTD_SCx200_DOCFLASH})) && (!({MTD_SCx200_DOCFLASH}) || (false))
Variables: 3886. 
Variable ordering: 551, 1469, 1609, 1879, 1895
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1895	{MTD_SCx200_DOCFLASH}	1	0
3	1879	{SCx200}	2	1
4	1609	{MTD_PARTITIONS}	2	3
5	1469	{MTD_CFI}	2	4
6	551	{MTD}	2	5
# END BDD 2259 (T 4 140)

# BEGIN BDD 2260 (T 4 141)
BDD tree for {MTD} && {MTD_OBSOLETE_CHIPS} || (!(false) || ({MTD_SHARP})) && (!({MTD_SHARP}) || (false))
Variables: 3886. 
Variable ordering: 543, 551, 1906
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1906	{MTD_OBSOLETE_CHIPS}	0	1
3	551	{MTD}	0	2
4	543	{MTD_SHARP}	1	3
# END BDD 2260 (T 4 141)

# BEGIN BDD 2261 (T 4 142)
BDD tree for {MTD} && {ARCH_PXA} || (!(false) || ({MTD_SHARP_SL})) && (!({MTD_SHARP_SL}) || (false))
Variables: 3886. 
Variable ordering: 551, 970, 2225
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2225	{MTD_SHARP_SL}	1	0
3	970	{ARCH_PXA}	2	1
4	551	{MTD}	2	3
# END BDD 2261 (T 4 142)

# BEGIN BDD 2262 (T 4 143)
BDD tree for {MTD} || (!(false) || ({MTD_SLRAM})) && (!({MTD_SLRAM}) || (false))
Variables: 3886. 
Variable ordering: 551, 2123
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2123	{MTD_SLRAM}	1	0
3	551	{MTD}	2	1
# END BDD 2262 (T 4 143)

# BEGIN BDD 2263 (T 4 144)
BDD tree for {MTD} && {SUPERH} && {MTD_CFI} && {MTD_REDBOOT_PARTS} || (!(false) || ({MTD_SOLUTIONENGINE})) && (!({MTD_SOLUTIONENGINE}) || (false))
Variables: 3886. 
Variable ordering: 439, 551, 1272, 1469, 3213
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3213	{MTD_REDBOOT_PARTS}	0	1
3	1469	{MTD_CFI}	0	2
4	1272	{SUPERH}	0	3
5	551	{MTD}	0	4
6	439	{MTD_SOLUTIONENGINE}	1	5
# END BDD 2263 (T 4 144)

# BEGIN BDD 2264 (T 4 145)
BDD tree for {MTD} && {SPARC32} || {SPARC64} && {MTD_CFI} || (!(false) || ({MTD_SUN_UFLASH})) && (!({MTD_SUN_UFLASH}) || (false))
Variables: 3886. 
Variable ordering: 551, 1469, 2015, 2407, 2470
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2015	{MTD_SUN_UFLASH}	1	0
3	2470	{SPARC64}	0	1
4	2407	{SPARC32}	3	1
5	2015	{MTD_SUN_UFLASH}	1	4
6	1469	{MTD_CFI}	2	5
7	551	{MTD}	2	6
# END BDD 2264 (T 4 145)

# BEGIN BDD 2265 (T 4 146)
BDD tree for {MTD} && {MTD_CFI} && {PPC32} && {8xx} && {TQM8xxL} || (!(false) || ({MTD_TQM8XXL})) && (!({MTD_TQM8XXL}) || (false))
Variables: 3886. 
Variable ordering: 489, 551, 822, 1139, 1469, 1547
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1547	{MTD_TQM8XXL}	1	0
3	1469	{MTD_CFI}	2	1
4	1139	{TQM8xxL}	2	3
5	822	{8xx}	2	4
6	551	{MTD}	2	5
7	489	{PPC32}	2	6
# END BDD 2265 (T 4 146)

# BEGIN BDD 2266 (T 4 147)
BDD tree for {MTD} && {X86} && {MTD_JEDECPROBE} && {MTD_PARTITIONS} || (!(false) || ({MTD_TS5500})) && (!({MTD_TS5500}) || (false))
Variables: 3886. 
Variable ordering: 293, 551, 1244, 1482, 1609
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1609	{MTD_PARTITIONS}	0	1
3	1482	{MTD_JEDECPROBE}	0	2
4	1244	{X86}	0	3
5	551	{MTD}	0	4
6	293	{MTD_TS5500}	1	5
# END BDD 2266 (T 4 147)

# BEGIN BDD 2267 (T 4 148)
BDD tree for {MTD} && {ALPHA_TSUNAMI} && {MTD_COMPLEX_MAPPINGS} || (!(false) || ({MTD_TSUNAMI})) && (!({MTD_TSUNAMI}) || (false))
Variables: 3886. 
Variable ordering: 551, 799, 2382, 2651
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2651	{MTD_TSUNAMI}	1	0
3	2382	{MTD_COMPLEX_MAPPINGS}	2	1
4	799	{ALPHA_TSUNAMI}	2	3
5	551	{MTD}	2	4
# END BDD 2267 (T 4 148)

# BEGIN BDD 2268 (T 4 149)
BDD tree for {MTD} && {MTD_PARTITIONS} && {MMU} || (!(false) || ({MTD_UCLINUX})) && (!({MTD_UCLINUX}) || (false))
Variables: 3886. 
Variable ordering: 551, 1480, 1609, 1956
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1956	{MTD_UCLINUX}	1	0
3	1609	{MTD_PARTITIONS}	2	1
4	1480	{MMU}	2	3
5	551	{MTD}	2	4
# END BDD 2268 (T 4 149)

# BEGIN BDD 2269 (T 4 150)
BDD tree for {MTD} && {X86} && {MTD_JEDEC} && {MTD_COMPLEX_MAPPINGS} || (!(false) || ({MTD_VMAX})) && (!({MTD_VMAX}) || (false))
Variables: 3886. 
Variable ordering: 551, 1244, 1784, 2382, 3234
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1784	{MTD_VMAX}	1	0
3	3234	{MTD_JEDEC}	0	1
4	2382	{MTD_COMPLEX_MAPPINGS}	0	3
5	1784	{MTD_VMAX}	1	4
6	1244	{X86}	2	5
7	551	{MTD}	2	6
# END BDD 2269 (T 4 150)

# BEGIN BDD 2270 (T 4 151)
BDD tree for {MTD} && {MTD_JEDECPROBE} && {PPC32} && {40x} && {WALNUT} || (!(false) || ({MTD_WALNUT})) && (!({MTD_WALNUT}) || (false))
Variables: 3886. 
Variable ordering: 162, 489, 551, 1190, 1482, 2482
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2482	{MTD_WALNUT}	1	0
3	1482	{MTD_JEDECPROBE}	2	1
4	1190	{WALNUT}	2	3
5	551	{MTD}	2	4
6	489	{PPC32}	2	5
7	162	{40x}	2	6
# END BDD 2270 (T 4 151)

# BEGIN BDD 2271 (T 4 152)
BDD tree for {MTD} && {SBC82xx} || {SBC8560} || (!(false) || ({MTD_WRSBC8260})) && (!({MTD_WRSBC8260}) || (false))
Variables: 3886. 
Variable ordering: 551, 1286, 1594, 2342
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2342	{MTD_WRSBC8260}	1	0
3	1594	{SBC82xx}	2	1
4	1286	{SBC8560}	3	1
5	551	{MTD}	2	4
# END BDD 2271 (T 4 152)

# BEGIN BDD 2272 (T 4 153)
BDD tree for {MTD} && {SMP} && {MTD_CFI_INTELEXT} && {EXPERIMENTAL} || (!({MTD} && {SMP} && {MTD_CFI_INTELEXT} && {EXPERIMENTAL} && {XIP_KERNEL}) || ({MTD_XIP})) && (!({MTD_XIP}) || ({MTD} && {SMP} && {MTD_CFI_INTELEXT} && {EXPERIMENTAL} && {XIP_KERNEL}))
Variables: 3886. 
Variable ordering: 254, 551, 607, 1271, 1554, 1711
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1271	{MTD_XIP}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1271	{MTD_XIP}	1	3
5	607	{SMP}	2	4
6	551	{MTD}	2	5
7	254	{MTD_CFI_INTELEXT}	2	6
# END BDD 2272 (T 4 153)

# BEGIN BDD 2273 (T 4 154)
BDD tree for {NETDEVICES} && {UML} && {MOMENCO_OCELOT_C} || {MOMENCO_JAGUAR_ATX} || {MV64360} || {MOMENCO_OCELOT_3} || {PPC_MULTIPLATFORM} || (!(false) || ({MV643XX_ETH})) && (!({MV643XX_ETH}) || (false))
Variables: 3886. 
Variable ordering: 727, 925, 1384, 2196, 2228, 2447, 2815, 3343
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3343	{MOMENCO_OCELOT_C}	0	1
3	2815	{MOMENCO_JAGUAR_ATX}	2	1
4	2447	{MOMENCO_OCELOT_3}	3	1
5	2228	{UML}	0	4
6	2196	{NETDEVICES}	0	5
7	2228	{UML}	0	1
8	2196	{NETDEVICES}	0	7
9	1384	{MV64360}	6	8
10	925	{PPC_MULTIPLATFORM}	9	8
11	727	{MV643XX_ETH}	1	10
# END BDD 2273 (T 4 154)

# BEGIN BDD 2274 (T 4 155)
BDD tree for {NETDEVICES} && {UML} && {MV643XX_ETH} || (!(false) || ({MV643XX_ETH_0})) && (!({MV643XX_ETH_0}) || (false))
Variables: 3886. 
Variable ordering: 727, 1757, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1757	{MV643XX_ETH_0}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1757	{MV643XX_ETH_0}	1	4
6	727	{MV643XX_ETH}	2	5
# END BDD 2274 (T 4 155)

# BEGIN BDD 2275 (T 4 156)
BDD tree for {NETDEVICES} && {UML} && {MV643XX_ETH} || (!(false) || ({MV643XX_ETH_1})) && (!({MV643XX_ETH_1}) || (false))
Variables: 3886. 
Variable ordering: 727, 2196, 2228, 2932
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2932	{MV643XX_ETH_1}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	727	{MV643XX_ETH}	2	4
# END BDD 2275 (T 4 156)

# BEGIN BDD 2276 (T 4 157)
BDD tree for {NETDEVICES} && {UML} && {MV643XX_ETH} || (!(false) || ({MV643XX_ETH_2})) && (!({MV643XX_ETH_2}) || (false))
Variables: 3886. 
Variable ordering: 727, 1295, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1295	{MV643XX_ETH_2}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1295	{MV643XX_ETH_2}	1	4
6	727	{MV643XX_ETH}	2	5
# END BDD 2276 (T 4 157)

# BEGIN BDD 2277 (T 4 158)
BDD tree for {X86_ELAN} || (!(false) || ({MVIAC3_2})) && (!({MVIAC3_2}) || (false))
Variables: 3886. 
Variable ordering: 40, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2277 (T 4 158)

# BEGIN BDD 2278 (T 4 159)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MVME147} || (!(false) || ({MVME147_NET})) && (!({MVME147_NET}) || (false))
Variables: 3886. 
Variable ordering: 810, 1592, 2056, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2056	{NET_ETHERNET}	0	3
5	1592	{MVME147}	0	4
6	810	{MVME147_NET}	1	5
# END BDD 2278 (T 4 159)

# BEGIN BDD 2279 (T 4 160)
BDD tree for {MVME147} && {SCSI} || (!(false) || ({MVME147_SCSI})) && (!({MVME147_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 1592, 2135, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2135	{MVME147_SCSI}	1	0
3	2567	{SCSI}	0	1
4	2135	{MVME147_SCSI}	1	3
5	1592	{MVME147}	2	4
# END BDD 2279 (T 4 160)

# BEGIN BDD 2280 (T 4 161)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MVME16x} || (!(false) || ({MVME16x_NET})) && (!({MVME16x_NET}) || (false))
Variables: 3886. 
Variable ordering: 2056, 2196, 2228, 2249, 2701
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2701	{MVME16x_NET}	1	0
3	2249	{MVME16x}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
# END BDD 2280 (T 4 161)

# BEGIN BDD 2281 (T 4 162)
BDD tree for {MVME16x} && {SCSI} && {BROKEN} || (!(false) || ({MVME16x_SCSI})) && (!({MVME16x_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 2059, 2249, 2567, 2632
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2632	{MVME16x_SCSI}	1	0
3	2567	{SCSI}	2	1
4	2249	{MVME16x}	2	3
5	2059	{BROKEN}	2	4
# END BDD 2281 (T 4 162)

# BEGIN BDD 2282 (T 4 163)
BDD tree for {X86} || (!(false) || ({MWAVE})) && (!({MWAVE}) || (false))
Variables: 3886. 
Variable ordering: 1162, 1244
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1244	{X86}	0	1
3	1162	{MWAVE}	1	2
# END BDD 2282 (T 4 163)

# BEGIN BDD 2283 (T 4 164)
BDD tree for {X86_ELAN} || (!(false) || ({MWINCHIP2})) && (!({MWINCHIP2}) || (false))
Variables: 3886. 
Variable ordering: 40, 1394
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1394	{MWINCHIP2}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2283 (T 4 164)

# BEGIN BDD 2284 (T 4 165)
BDD tree for {X86_ELAN} || (!(false) || ({MWINCHIP3D})) && (!({MWINCHIP3D}) || (false))
Variables: 3886. 
Variable ordering: 40, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2284 (T 4 165)

# BEGIN BDD 2285 (T 4 166)
BDD tree for {X86_ELAN} || (!(false) || ({MWINCHIPC6})) && (!({MWINCHIPC6}) || (false))
Variables: 3886. 
Variable ordering: 40, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 2285 (T 4 166)

# BEGIN BDD 2286 (T 4 167)
BDD tree for {NETDEVICES} && {UML} && {SBUS} || (!(false) || ({MYRI_SBUS})) && (!({MYRI_SBUS}) || (false))
Variables: 3886. 
Variable ordering: 2196, 2228, 2448, 3105
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2448	{MYRI_SBUS}	1	0
3	3105	{SBUS}	0	1
4	2448	{MYRI_SBUS}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
# END BDD 2286 (T 4 167)

# BEGIN BDD 2287 (T 4 168)
BDD tree for {NETDEVICES} && {HDLC} && {ISA} || (!(false) || ({N2})) && (!({N2}) || (false))
Variables: 3886. 
Variable ordering: 180, 1185, 2196, 2517
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2517	{N2}	1	0
3	2196	{NETDEVICES}	2	1
4	1185	{ISA}	2	3
5	180	{HDLC}	2	4
# END BDD 2287 (T 4 168)

# BEGIN BDD 2288 (T 4 169)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({NATSEMI})) && (!({NATSEMI}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2398, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2398	{NATSEMI}	1	0
3	2587	{NET_PCI}	0	1
4	2398	{NATSEMI}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	210	{PCI}	2	6
# END BDD 2288 (T 4 169)

# BEGIN BDD 2289 (T 4 170)
BDD tree for {NET} && {NCP_FS} || (!(false) || ({NCPFS_EXTRAS})) && (!({NCPFS_EXTRAS}) || (false))
Variables: 3886. 
Variable ordering: 272, 1371, 2547
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2547	{NCPFS_EXTRAS}	1	0
3	1371	{NET}	2	1
4	272	{NCP_FS}	2	3
# END BDD 2289 (T 4 170)

# BEGIN BDD 2290 (T 4 171)
BDD tree for {NET} && {NCP_FS} || (!(false) || ({NCPFS_IOCTL_LOCKING})) && (!({NCPFS_IOCTL_LOCKING}) || (false))
Variables: 3886. 
Variable ordering: 272, 694, 1371
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	694	{NCPFS_IOCTL_LOCKING}	1	0
3	1371	{NET}	0	1
4	694	{NCPFS_IOCTL_LOCKING}	1	3
5	272	{NCP_FS}	2	4
# END BDD 2290 (T 4 171)

# BEGIN BDD 2291 (T 4 172)
BDD tree for {NET} && {NCP_FS} || (!(false) || ({NCPFS_NFS_NS})) && (!({NCPFS_NFS_NS}) || (false))
Variables: 3886. 
Variable ordering: 140, 272, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	272	{NCP_FS}	0	2
4	140	{NCPFS_NFS_NS}	1	3
# END BDD 2291 (T 4 172)

# BEGIN BDD 2292 (T 4 173)
BDD tree for {NET} && {NCP_FS} || (!(false) || ({NCPFS_NLS})) && (!({NCPFS_NLS}) || (false))
Variables: 3886. 
Variable ordering: 272, 1371, 2208
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2208	{NCPFS_NLS}	1	0
3	1371	{NET}	2	1
4	272	{NCP_FS}	2	3
# END BDD 2292 (T 4 173)

# BEGIN BDD 2293 (T 4 174)
BDD tree for {NET} && {NCP_FS} || (!(false) || ({NCPFS_OS2_NS})) && (!({NCPFS_OS2_NS}) || (false))
Variables: 3886. 
Variable ordering: 272, 1371, 2960
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2960	{NCPFS_OS2_NS}	1	0
3	1371	{NET}	2	1
4	272	{NCP_FS}	2	3
# END BDD 2293 (T 4 174)

# BEGIN BDD 2294 (T 4 175)
BDD tree for {NET} && {NCP_FS} || (!(false) || ({NCPFS_PACKET_SIGNING})) && (!({NCPFS_PACKET_SIGNING}) || (false))
Variables: 3886. 
Variable ordering: 272, 1371, 2383
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2383	{NCPFS_PACKET_SIGNING}	1	0
3	1371	{NET}	2	1
4	272	{NCP_FS}	2	3
# END BDD 2294 (T 4 175)

# BEGIN BDD 2295 (T 4 176)
BDD tree for {NET} && {NCP_FS} || (!(false) || ({NCPFS_SMALLDOS})) && (!({NCPFS_SMALLDOS}) || (false))
Variables: 3886. 
Variable ordering: 272, 1371, 1946
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1946	{NCPFS_SMALLDOS}	1	0
3	1371	{NET}	2	1
4	272	{NCP_FS}	2	3
# END BDD 2295 (T 4 176)

# BEGIN BDD 2296 (T 4 177)
BDD tree for {NET} && {NCP_FS} || (!(false) || ({NCPFS_STRONG})) && (!({NCPFS_STRONG}) || (false))
Variables: 3886. 
Variable ordering: 272, 1371, 2824
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2824	{NCPFS_STRONG}	1	0
3	1371	{NET}	2	1
4	272	{NCP_FS}	2	3
# END BDD 2296 (T 4 177)

# BEGIN BDD 2297 (T 4 178)
BDD tree for {NET} && {IPX} || {INET} || (!(false) || ({NCP_FS})) && (!({NCP_FS}) || (false))
Variables: 3886. 
Variable ordering: 272, 1371, 2921, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	2921	{IPX}	2	1
4	1371	{NET}	0	3
5	272	{NCP_FS}	1	4
# END BDD 2297 (T 4 178)

# BEGIN BDD 2298 (T 4 179)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} || {Q40} && true && true || {M32R} || (!(false) || ({NE2000})) && (!({NE2000}) || (false))
Variables: 3886. 
Variable ordering: 1404, 1660, 2196, 2228, 2656, 2762
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2762	{Q40}	0	1
3	2656	{M32R}	2	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1660	{NE2000}	1	5
7	2228	{UML}	0	1
8	2196	{NETDEVICES}	0	7
9	1660	{NE2000}	1	8
10	1404	{NET_ISA}	6	9
# END BDD 2298 (T 4 179)

# BEGIN BDD 2299 (T 4 180)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({NE2K_PCI})) && (!({NE2K_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 577, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	577	{NE2K_PCI}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	577	{NE2K_PCI}	1	5
7	210	{PCI}	2	6
# END BDD 2299 (T 4 180)

# BEGIN BDD 2300 (T 4 181)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MCA_LEGACY} || (!(false) || ({NE2_MCA})) && (!({NE2_MCA}) || (false))
Variables: 3886. 
Variable ordering: 1142, 2056, 2196, 2228, 3010
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3010	{NE2_MCA}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1142	{MCA_LEGACY}	2	5
# END BDD 2300 (T 4 181)

# BEGIN BDD 2301 (T 4 182)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {EISA} && {EXPERIMENTAL} || (!(false) || ({NE3210})) && (!({NE3210}) || (false))
Variables: 3886. 
Variable ordering: 1262, 1711, 2196, 2228, 2238, 2587
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2238	{NE3210}	1	0
3	2587	{NET_PCI}	0	1
4	2238	{NE3210}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1262	{EISA}	2	7
# END BDD 2301 (T 4 182)

# BEGIN BDD 2302 (T 4 183)
BDD tree for (!({DISCONTIGMEM}) || ({NEED_NODE_MEMMAP_SIZE})) && (!({NEED_NODE_MEMMAP_SIZE}) || ({DISCONTIGMEM}))
Variables: 3886. 
Variable ordering: 1060, 2974
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2974	{DISCONTIGMEM}	1	0
3	2974	{DISCONTIGMEM}	0	1
4	1060	{NEED_NODE_MEMMAP_SIZE}	2	3
# END BDD 2302 (T 4 183)

# BEGIN BDD 2303 (T 4 184)
BDD tree for {NETDEVICES} && {EXPERIMENTAL} || (!(false) || ({NETCONSOLE})) && (!({NETCONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 407, 1711, 2196
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2196	{NETDEVICES}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	407	{NETCONSOLE}	1	3
# END BDD 2303 (T 4 184)

# BEGIN BDD 2304 (T 4 185)
BDD tree for {NET} || (!(false) || ({NETDEVICES})) && (!({NETDEVICES}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2196
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2196	{NETDEVICES}	1	0
3	1371	{NET}	2	1
# END BDD 2304 (T 4 185)

# BEGIN BDD 2305 (T 4 186)
BDD tree for {NET} || (!(false) || ({NETFILTER})) && (!({NETFILTER}) || (false))
Variables: 3886. 
Variable ordering: 1371, 3066
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	1	0
3	1371	{NET}	2	1
# END BDD 2305 (T 4 186)

# BEGIN BDD 2306 (T 4 187)
BDD tree for {NET} && {NETFILTER} || (!(false) || ({NETFILTER_DEBUG})) && (!({NETFILTER_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1416, 3066
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1416	{NETFILTER_DEBUG}	1	0
3	3066	{NETFILTER}	0	1
4	1416	{NETFILTER_DEBUG}	1	3
5	1371	{NET}	2	4
# END BDD 2306 (T 4 187)

# BEGIN BDD 2307 (T 4 188)
BDD tree for {ARCH_S390} && {IUCV} && {NETDEVICES} || (!(false) || ({NETIUCV})) && (!({NETIUCV}) || (false))
Variables: 3886. 
Variable ordering: 435, 1297, 2196, 2728
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2728	{ARCH_S390}	0	1
3	2196	{NETDEVICES}	0	2
4	1297	{IUCV}	0	3
5	435	{NETIUCV}	1	4
# END BDD 2307 (T 4 188)

# BEGIN BDD 2308 (T 4 189)
BDD tree for (!({NETCONSOLE}) || ({NETPOLL})) && (!({NETPOLL}) || ({NETCONSOLE}))
Variables: 3886. 
Variable ordering: 407, 854
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	854	{NETPOLL}	1	0
3	854	{NETPOLL}	0	1
4	407	{NETCONSOLE}	2	3
# END BDD 2308 (T 4 189)

# BEGIN BDD 2309 (T 4 190)
BDD tree for {NETPOLL} || (!(false) || ({NETPOLL_RX})) && (!({NETPOLL_RX}) || (false))
Variables: 3886. 
Variable ordering: 309, 854
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	854	{NETPOLL}	0	1
3	309	{NETPOLL_RX}	1	2
# END BDD 2309 (T 4 190)

# BEGIN BDD 2310 (T 4 191)
BDD tree for {NETPOLL} || (!(false) || ({NETPOLL_TRAP})) && (!({NETPOLL_TRAP}) || (false))
Variables: 3886. 
Variable ordering: 854, 2281
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2281	{NETPOLL_TRAP}	1	0
3	854	{NETPOLL}	2	1
# END BDD 2310 (T 4 191)

# BEGIN BDD 2311 (T 4 192)
BDD tree for {AX25} || (!(false) || ({NETROM})) && (!({NETROM}) || (false))
Variables: 3886. 
Variable ordering: 1662, 2784
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2784	{NETROM}	1	0
3	1662	{AX25}	2	1
# END BDD 2311 (T 4 192)

# BEGIN BDD 2312 (T 4 193)
BDD tree for {NET} && {NET_CLS_ACT} || (!(false) || ({NET_ACT_GACT})) && (!({NET_ACT_GACT}) || (false))
Variables: 3886. 
Variable ordering: 1045, 1371, 2734
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2734	{NET_ACT_GACT}	1	0
3	1371	{NET}	2	1
4	1045	{NET_CLS_ACT}	2	3
# END BDD 2312 (T 4 193)

# BEGIN BDD 2313 (T 4 194)
BDD tree for {NET} && {NET_CLS_ACT} && {NETFILTER} && {IP_NF_IPTABLES} || (!(false) || ({NET_ACT_IPT})) && (!({NET_ACT_IPT}) || (false))
Variables: 3886. 
Variable ordering: 674, 688, 1045, 1371, 3066
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3066	{NETFILTER}	0	1
3	1371	{NET}	0	2
4	1045	{NET_CLS_ACT}	0	3
5	688	{IP_NF_IPTABLES}	0	4
6	674	{NET_ACT_IPT}	1	5
# END BDD 2313 (T 4 194)

# BEGIN BDD 2314 (T 4 195)
BDD tree for {NET} && {NET_CLS_ACT} || (!(false) || ({NET_ACT_MIRRED})) && (!({NET_ACT_MIRRED}) || (false))
Variables: 3886. 
Variable ordering: 963, 1045, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	1045	{NET_CLS_ACT}	0	2
4	963	{NET_ACT_MIRRED}	1	3
# END BDD 2314 (T 4 195)

# BEGIN BDD 2315 (T 4 196)
BDD tree for {NET} && {NET_CLS_ACT} || (!(false) || ({NET_ACT_PEDIT})) && (!({NET_ACT_PEDIT}) || (false))
Variables: 3886. 
Variable ordering: 1045, 1371, 3331
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3331	{NET_ACT_PEDIT}	1	0
3	1371	{NET}	2	1
4	1045	{NET_CLS_ACT}	2	3
# END BDD 2315 (T 4 196)

# BEGIN BDD 2316 (T 4 197)
BDD tree for {NET} && {NET_CLS_ACT} || (!(false) || ({NET_ACT_POLICE})) && (!({NET_ACT_POLICE}) || (false))
Variables: 3886. 
Variable ordering: 1045, 1371, 2635
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2635	{NET_ACT_POLICE}	1	0
3	1371	{NET}	2	1
4	1045	{NET_CLS_ACT}	2	3
# END BDD 2316 (T 4 197)

# BEGIN BDD 2317 (T 4 198)
BDD tree for {NET} && {NET_CLS_ACT} || (!(false) || ({NET_ACT_SIMP})) && (!({NET_ACT_SIMP}) || (false))
Variables: 3886. 
Variable ordering: 1045, 1371, 2970
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2970	{NET_ACT_SIMP}	1	0
3	1371	{NET}	2	1
4	1045	{NET_CLS_ACT}	2	3
# END BDD 2317 (T 4 198)

# BEGIN BDD 2318 (T 4 199)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_CLS})) && (!({NET_CLS}) || (false))
Variables: 3886. 
Variable ordering: 614, 1371, 2409
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2409	{NET_CLS}	1	0
3	1371	{NET}	2	1
4	614	{NET_SCHED}	2	3
# END BDD 2318 (T 4 199)

# BEGIN BDD 2319 (T 4 200)
BDD tree for {NET} && {EXPERIMENTAL} && {NET_CLS} && {NET_QOS} || (!(false) || ({NET_CLS_ACT})) && (!({NET_CLS_ACT}) || (false))
Variables: 3886. 
Variable ordering: 1045, 1371, 1711, 2409, 3056
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3056	{NET_QOS}	0	1
3	2409	{NET_CLS}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	1371	{NET}	0	4
6	1045	{NET_CLS_ACT}	1	5
# END BDD 2319 (T 4 200)

# BEGIN BDD 2320 (T 4 201)
BDD tree for {NET} && {NET_CLS} || (!(false) || ({NET_CLS_BASIC})) && (!({NET_CLS_BASIC}) || (false))
Variables: 3886. 
Variable ordering: 1276, 1371, 2409
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2409	{NET_CLS}	0	1
3	1371	{NET}	0	2
4	1276	{NET_CLS_BASIC}	1	3
# END BDD 2320 (T 4 201)

# BEGIN BDD 2321 (T 4 202)
BDD tree for {NET} && {NET_CLS} || (!(false) || ({NET_CLS_FW})) && (!({NET_CLS_FW}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1664, 2409
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1664	{NET_CLS_FW}	1	0
3	2409	{NET_CLS}	0	1
4	1664	{NET_CLS_FW}	1	3
5	1371	{NET}	2	4
# END BDD 2321 (T 4 202)

# BEGIN BDD 2322 (T 4 203)
BDD tree for {NET} && {NET_CLS_U32} || {NET_CLS_FW} || (!(false) || ({NET_CLS_IND})) && (!({NET_CLS_IND}) || (false))
Variables: 3886. 
Variable ordering: 1031, 1371, 1664, 1897
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1897	{NET_CLS_U32}	0	1
3	1664	{NET_CLS_FW}	2	1
4	1371	{NET}	0	3
5	1031	{NET_CLS_IND}	1	4
# END BDD 2322 (T 4 203)

# BEGIN BDD 2323 (T 4 204)
BDD tree for {NET} && {NET_CLS} && {NET_QOS} && {NET_CLS_ACT} || (!(false) || ({NET_CLS_POLICE})) && (!({NET_CLS_POLICE}) || (false))
Variables: 3886. 
Variable ordering: 1045, 1371, 2409, 2513, 3056
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2513	{NET_CLS_POLICE}	1	0
3	3056	{NET_QOS}	0	1
4	2513	{NET_CLS_POLICE}	1	3
5	2409	{NET_CLS}	2	4
6	1371	{NET}	2	5
7	1045	{NET_CLS_ACT}	2	6
# END BDD 2323 (T 4 204)

# BEGIN BDD 2324 (T 4 205)
BDD tree for (!({NET_CLS_ROUTE4} && {NET} && {NET_CLS} || {IP_NF_MATCH_REALM} && {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES}) || ({NET_CLS_ROUTE})) && (!({NET_CLS_ROUTE}) || ({NET_CLS_ROUTE4} && {NET} && {NET_CLS} || {IP_NF_MATCH_REALM} && {NET} && {INET} && {NETFILTER} && {IP_NF_IPTABLES}))
Variables: 3886. 
Variable ordering: 481, 688, 1201, 1371, 2409, 2758, 3042, 3066
Vertices: 25
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1201	{NET_CLS_ROUTE}	1	0
3	3066	{NETFILTER}	1	0
4	3042	{INET}	1	3
5	2758	{IP_NF_MATCH_REALM}	1	4
6	1371	{NET}	1	5
7	3066	{NETFILTER}	0	1
8	3042	{INET}	0	7
9	2758	{IP_NF_MATCH_REALM}	0	8
10	1371	{NET}	0	9
11	1201	{NET_CLS_ROUTE}	6	10
12	688	{IP_NF_IPTABLES}	2	11
13	2409	{NET_CLS}	1	0
14	1371	{NET}	1	13
15	2409	{NET_CLS}	0	1
17	1201	{NET_CLS_ROUTE}	14	16
16	1371	{NET}	0	15
19	1371	{NET}	1	18
18	2409	{NET_CLS}	5	0
21	1371	{NET}	0	20
20	2409	{NET_CLS}	9	1
23	688	{IP_NF_IPTABLES}	17	22
22	1201	{NET_CLS_ROUTE}	19	21
24	481	{NET_CLS_ROUTE4}	12	23
# END BDD 2324 (T 4 205)

# BEGIN BDD 2325 (T 4 206)
BDD tree for {NET} && {NET_CLS} || (!(false) || ({NET_CLS_ROUTE4})) && (!({NET_CLS_ROUTE4}) || (false))
Variables: 3886. 
Variable ordering: 481, 1371, 2409
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2409	{NET_CLS}	0	1
3	1371	{NET}	0	2
4	481	{NET_CLS_ROUTE4}	1	3
# END BDD 2325 (T 4 206)

# BEGIN BDD 2326 (T 4 207)
BDD tree for {NET} && {NET_CLS} && {NET_QOS} || (!(false) || ({NET_CLS_RSVP})) && (!({NET_CLS_RSVP}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1994, 2409, 3056
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1994	{NET_CLS_RSVP}	1	0
3	3056	{NET_QOS}	0	1
4	2409	{NET_CLS}	0	3
5	1994	{NET_CLS_RSVP}	1	4
6	1371	{NET}	2	5
# END BDD 2326 (T 4 207)

# BEGIN BDD 2327 (T 4 208)
BDD tree for {NET} && {NET_CLS} && {NET_QOS} || (!(false) || ({NET_CLS_RSVP6})) && (!({NET_CLS_RSVP6}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2409, 3056, 3301
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3301	{NET_CLS_RSVP6}	1	0
3	3056	{NET_QOS}	2	1
4	2409	{NET_CLS}	2	3
5	1371	{NET}	2	4
# END BDD 2327 (T 4 208)

# BEGIN BDD 2328 (T 4 209)
BDD tree for {NET} && {NET_CLS} || (!(false) || ({NET_CLS_TCINDEX})) && (!({NET_CLS_TCINDEX}) || (false))
Variables: 3886. 
Variable ordering: 1216, 1371, 2409
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2409	{NET_CLS}	0	1
3	1371	{NET}	0	2
4	1216	{NET_CLS_TCINDEX}	1	3
# END BDD 2328 (T 4 209)

# BEGIN BDD 2329 (T 4 210)
BDD tree for {NET} && {NET_CLS} || (!(false) || ({NET_CLS_U32})) && (!({NET_CLS_U32}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1897, 2409
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1897	{NET_CLS_U32}	1	0
3	2409	{NET_CLS}	0	1
4	1897	{NET_CLS_U32}	1	3
5	1371	{NET}	2	4
# END BDD 2329 (T 4 210)

# BEGIN BDD 2330 (T 4 211)
BDD tree for {NET} && {EXPERIMENTAL} || (!(false) || ({NET_DIVERT})) && (!({NET_DIVERT}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1523, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1523	{NET_DIVERT}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1523	{NET_DIVERT}	1	3
5	1371	{NET}	2	4
# END BDD 2330 (T 4 211)

# BEGIN BDD 2331 (T 4 212)
BDD tree for {NET} && {NET_CLS} || (!(false) || ({NET_EMATCH})) && (!({NET_EMATCH}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1687, 2409
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1687	{NET_EMATCH}	1	0
3	2409	{NET_CLS}	0	1
4	1687	{NET_EMATCH}	1	3
5	1371	{NET}	2	4
# END BDD 2331 (T 4 212)

# BEGIN BDD 2332 (T 4 213)
BDD tree for {NET} && {NET_EMATCH} || (!(false) || ({NET_EMATCH_CMP})) && (!({NET_EMATCH_CMP}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1687, 2479
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2479	{NET_EMATCH_CMP}	1	0
3	1687	{NET_EMATCH}	2	1
4	1371	{NET}	2	3
# END BDD 2332 (T 4 213)

# BEGIN BDD 2333 (T 4 214)
BDD tree for {NET} && {NET_EMATCH} || (!(false) || ({NET_EMATCH_META})) && (!({NET_EMATCH_META}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1687, 2862
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2862	{NET_EMATCH_META}	1	0
3	1687	{NET_EMATCH}	2	1
4	1371	{NET}	2	3
# END BDD 2333 (T 4 214)

# BEGIN BDD 2334 (T 4 215)
BDD tree for {NET} && {NET_EMATCH} || (!(false) || ({NET_EMATCH_NBYTE})) && (!({NET_EMATCH_NBYTE}) || (false))
Variables: 3886. 
Variable ordering: 938, 1371, 1687
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1687	{NET_EMATCH}	0	1
3	1371	{NET}	0	2
4	938	{NET_EMATCH_NBYTE}	1	3
# END BDD 2334 (T 4 215)

# BEGIN BDD 2335 (T 4 216)
BDD tree for {NET} && {NET_EMATCH} || (!({NET} && {NET_EMATCH}) || ({NET_EMATCH_STACK})) && (!({NET_EMATCH_STACK}) || ({NET} && {NET_EMATCH}))
Variables: 3886. 
Variable ordering: 1371, 1429, 1687
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1429	{NET_EMATCH_STACK}	1	0
3	1687	{NET_EMATCH}	0	1
4	1429	{NET_EMATCH_STACK}	1	3
5	1371	{NET}	2	4
# END BDD 2335 (T 4 216)

# BEGIN BDD 2336 (T 4 217)
BDD tree for {NET} && {NET_EMATCH} || (!(false) || ({NET_EMATCH_U32})) && (!({NET_EMATCH_U32}) || (false))
Variables: 3886. 
Variable ordering: 217, 1371, 1687
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1687	{NET_EMATCH}	0	1
3	1371	{NET}	0	2
4	217	{NET_EMATCH_U32}	1	3
# END BDD 2336 (T 4 217)

# BEGIN BDD 2337 (T 4 218)
BDD tree for {NET} && {NET_QOS} || (!(false) || ({NET_ESTIMATOR})) && (!({NET_ESTIMATOR}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2460, 3056
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2460	{NET_ESTIMATOR}	1	0
3	3056	{NET_QOS}	0	1
4	2460	{NET_ESTIMATOR}	1	3
5	1371	{NET}	2	4
# END BDD 2337 (T 4 218)

# BEGIN BDD 2338 (T 4 219)
BDD tree for {NETDEVICES} && {UML} || (!(false) || ({NET_ETHERNET})) && (!({NET_ETHERNET}) || (false))
Variables: 3886. 
Variable ordering: 2056, 2196, 2228
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2056	{NET_ETHERNET}	1	3
# END BDD 2338 (T 4 219)

# BEGIN BDD 2339 (T 4 220)
BDD tree for {NETDEVICES} && {SCSI} && {PCI} || (!(false) || ({NET_FC})) && (!({NET_FC}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2567, 3361
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3361	{NET_FC}	1	0
3	2567	{SCSI}	2	1
4	2196	{NETDEVICES}	2	3
5	210	{PCI}	2	4
# END BDD 2339 (T 4 220)

# BEGIN BDD 2340 (T 4 221)
BDD tree for {NET} && {INET} || (!(false) || ({NET_IPGRE})) && (!({NET_IPGRE}) || (false))
Variables: 3886. 
Variable ordering: 1245, 1371, 3042
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	1371	{NET}	0	2
4	1245	{NET_IPGRE}	1	3
# END BDD 2340 (T 4 221)

# BEGIN BDD 2341 (T 4 222)
BDD tree for {NET} && {IP_MULTICAST} && {NET_IPGRE} || (!(false) || ({NET_IPGRE_BROADCAST})) && (!({NET_IPGRE_BROADCAST}) || (false))
Variables: 3886. 
Variable ordering: 1245, 1371, 2598, 3335
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2598	{NET_IPGRE_BROADCAST}	1	0
3	3335	{IP_MULTICAST}	0	1
4	2598	{NET_IPGRE_BROADCAST}	1	3
5	1371	{NET}	2	4
6	1245	{NET_IPGRE}	2	5
# END BDD 2341 (T 4 222)

# BEGIN BDD 2342 (T 4 223)
BDD tree for {NET} && {INET} || (!(false) || ({NET_IPIP})) && (!({NET_IPIP}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2350, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2350	{NET_IPIP}	1	0
3	3042	{INET}	0	1
4	2350	{NET_IPIP}	1	3
5	1371	{NET}	2	4
# END BDD 2342 (T 4 223)

# BEGIN BDD 2343 (T 4 224)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || (!(false) || ({NET_ISA})) && (!({NET_ISA}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1404, 2056, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1404	{NET_ISA}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1404	{NET_ISA}	1	5
7	1185	{ISA}	2	6
# END BDD 2343 (T 4 224)

# BEGIN BDD 2344 (T 4 225)
BDD tree for {NET} || (!(false) || ({NET_KEY})) && (!({NET_KEY}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2933
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2933	{NET_KEY}	1	0
3	1371	{NET}	2	1
# END BDD 2344 (T 4 225)

# BEGIN BDD 2345 (T 4 226)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || {EISA} || {PCI} || (!(false) || ({NET_PCI})) && (!({NET_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1262, 2056, 2196, 2228, 2587
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2587	{NET_PCI}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1262	{EISA}	2	5
7	1185	{ISA}	6	5
8	210	{PCI}	7	5
# END BDD 2345 (T 4 226)

# BEGIN BDD 2346 (T 4 227)
BDD tree for {UML} && {NETDEVICES} && {PCMCIA} || (!(false) || ({NET_PCMCIA})) && (!({NET_PCMCIA}) || (false))
Variables: 3886. 
Variable ordering: 1830, 2001, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2001	{PCMCIA}	0	3
5	1830	{NET_PCMCIA}	1	4
# END BDD 2346 (T 4 227)

# BEGIN BDD 2347 (T 4 228)
BDD tree for {NET} && {PROC_FS} || (!(false) || ({NET_PKTGEN})) && (!({NET_PKTGEN}) || (false))
Variables: 3886. 
Variable ordering: 1115, 1371, 1910
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1910	{NET_PKTGEN}	1	0
3	1371	{NET}	2	1
4	1115	{PROC_FS}	2	3
# END BDD 2347 (T 4 228)

# BEGIN BDD 2348 (T 4 229)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || (!(false) || ({NET_POCKET})) && (!({NET_POCKET}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2056, 2196, 2228, 2499
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2499	{NET_POCKET}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1185	{ISA}	2	5
# END BDD 2348 (T 4 229)

# BEGIN BDD 2349 (T 4 230)
BDD tree for (!({NETPOLL}) || ({NET_POLL_CONTROLLER})) && (!({NET_POLL_CONTROLLER}) || ({NETPOLL}))
Variables: 3886. 
Variable ordering: 854, 2963
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2963	{NET_POLL_CONTROLLER}	1	0
3	2963	{NET_POLL_CONTROLLER}	0	1
4	854	{NETPOLL}	2	3
# END BDD 2349 (T 4 230)

# BEGIN BDD 2350 (T 4 231)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_QOS})) && (!({NET_QOS}) || (false))
Variables: 3886. 
Variable ordering: 614, 1371, 3056
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3056	{NET_QOS}	1	0
3	1371	{NET}	2	1
4	614	{NET_SCHED}	2	3
# END BDD 2350 (T 4 231)

# BEGIN BDD 2351 (T 4 232)
BDD tree for {UML} && {NETDEVICES} || (!(false) || ({NET_RADIO})) && (!({NET_RADIO}) || (false))
Variables: 3886. 
Variable ordering: 468, 2196, 2228
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	468	{NET_RADIO}	1	3
# END BDD 2351 (T 4 232)

# BEGIN BDD 2352 (T 4 233)
BDD tree for {NETDEVICES} && {PNP} || (!(false) || ({NET_SB1000})) && (!({NET_SB1000}) || (false))
Variables: 3886. 
Variable ordering: 2196, 2472, 3327
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2472	{NET_SB1000}	1	0
3	3327	{PNP}	0	1
4	2472	{NET_SB1000}	1	3
5	2196	{NETDEVICES}	2	4
# END BDD 2352 (T 4 233)

# BEGIN BDD 2353 (T 4 234)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SIBYTE_SB1xxx_SOC} || (!(false) || ({NET_SB1250_MAC})) && (!({NET_SB1250_MAC}) || (false))
Variables: 3886. 
Variable ordering: 1312, 1501, 2056, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2056	{NET_ETHERNET}	0	3
5	1501	{SIBYTE_SB1xxx_SOC}	0	4
6	1312	{NET_SB1250_MAC}	1	5
# END BDD 2353 (T 4 234)

# BEGIN BDD 2354 (T 4 235)
BDD tree for {NET} || (!(false) || ({NET_SCHED})) && (!({NET_SCHED}) || (false))
Variables: 3886. 
Variable ordering: 614, 1371
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	614	{NET_SCHED}	1	2
# END BDD 2354 (T 4 235)

# BEGIN BDD 2355 (T 4 236)
BDD tree for {NET} && {NET_SCHED} && {ATM} || (!(false) || ({NET_SCH_ATM})) && (!({NET_SCH_ATM}) || (false))
Variables: 3886. 
Variable ordering: 614, 1371, 3141, 3297
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3141	{NET_SCH_ATM}	1	0
3	3297	{ATM}	0	1
4	3141	{NET_SCH_ATM}	1	3
5	1371	{NET}	2	4
6	614	{NET_SCHED}	2	5
# END BDD 2355 (T 4 236)

# BEGIN BDD 2356 (T 4 237)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_CBQ})) && (!({NET_SCH_CBQ}) || (false))
Variables: 3886. 
Variable ordering: 614, 1371, 2906
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2906	{NET_SCH_CBQ}	1	0
3	1371	{NET}	2	1
4	614	{NET_SCHED}	2	3
# END BDD 2356 (T 4 237)

# BEGIN BDD 2357 (T 4 238)
BDD tree for true && {X86_TSC} || {X86_64} || {ALPHA} || {SPARC64} || {PPC64} || {IA64} && {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_CLK_CPU})) && (!({NET_SCH_CLK_CPU}) || (false))
Variables: 3886. 
Variable ordering: 25, 614, 1184, 1371, 1583, 1878, 2470, 2980, 3362
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3362	{PPC64}	0	1
3	2980	{IA64}	2	1
4	2470	{SPARC64}	3	1
5	1878	{ALPHA}	4	1
6	1583	{X86_TSC}	5	1
7	1371	{NET}	0	6
8	1371	{NET}	0	1
9	1184	{X86_64}	7	8
10	614	{NET_SCHED}	0	9
11	25	{NET_SCH_CLK_CPU}	1	10
# END BDD 2357 (T 4 238)

# BEGIN BDD 2358 (T 4 239)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_CLK_GETTIMEOFDAY})) && (!({NET_SCH_CLK_GETTIMEOFDAY}) || (false))
Variables: 3886. 
Variable ordering: 614, 1371, 2060
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2060	{NET_SCH_CLK_GETTIMEOFDAY}	1	0
3	1371	{NET}	2	1
4	614	{NET_SCHED}	2	3
# END BDD 2358 (T 4 239)

# BEGIN BDD 2359 (T 4 240)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_CLK_JIFFIES})) && (!({NET_SCH_CLK_JIFFIES}) || (false))
Variables: 3886. 
Variable ordering: 614, 662, 1371
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	662	{NET_SCH_CLK_JIFFIES}	1	0
3	1371	{NET}	0	1
4	662	{NET_SCH_CLK_JIFFIES}	1	3
5	614	{NET_SCHED}	2	4
# END BDD 2359 (T 4 240)

# BEGIN BDD 2360 (T 4 241)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_DSMARK})) && (!({NET_SCH_DSMARK}) || (false))
Variables: 3886. 
Variable ordering: 614, 1371, 2699
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2699	{NET_SCH_DSMARK}	1	0
3	1371	{NET}	2	1
4	614	{NET_SCHED}	2	3
# END BDD 2360 (T 4 241)

# BEGIN BDD 2361 (T 4 242)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_GRED})) && (!({NET_SCH_GRED}) || (false))
Variables: 3886. 
Variable ordering: 614, 1371, 1799
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1799	{NET_SCH_GRED}	1	0
3	1371	{NET}	2	1
4	614	{NET_SCHED}	2	3
# END BDD 2361 (T 4 242)

# BEGIN BDD 2362 (T 4 243)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_HFSC})) && (!({NET_SCH_HFSC}) || (false))
Variables: 3886. 
Variable ordering: 492, 614, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	614	{NET_SCHED}	0	2
4	492	{NET_SCH_HFSC}	1	3
# END BDD 2362 (T 4 243)

# BEGIN BDD 2363 (T 4 244)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_HTB})) && (!({NET_SCH_HTB}) || (false))
Variables: 3886. 
Variable ordering: 9, 614, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	614	{NET_SCHED}	0	2
4	9	{NET_SCH_HTB}	1	3
# END BDD 2363 (T 4 244)

# BEGIN BDD 2364 (T 4 245)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_INGRESS})) && (!({NET_SCH_INGRESS}) || (false))
Variables: 3886. 
Variable ordering: 383, 614, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	614	{NET_SCHED}	0	2
4	383	{NET_SCH_INGRESS}	1	3
# END BDD 2364 (T 4 245)

# BEGIN BDD 2365 (T 4 246)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_NETEM})) && (!({NET_SCH_NETEM}) || (false))
Variables: 3886. 
Variable ordering: 144, 614, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	614	{NET_SCHED}	0	2
4	144	{NET_SCH_NETEM}	1	3
# END BDD 2365 (T 4 246)

# BEGIN BDD 2366 (T 4 247)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_PRIO})) && (!({NET_SCH_PRIO}) || (false))
Variables: 3886. 
Variable ordering: 315, 614, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	614	{NET_SCHED}	0	2
4	315	{NET_SCH_PRIO}	1	3
# END BDD 2366 (T 4 247)

# BEGIN BDD 2367 (T 4 248)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_RED})) && (!({NET_SCH_RED}) || (false))
Variables: 3886. 
Variable ordering: 499, 614, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	614	{NET_SCHED}	0	2
4	499	{NET_SCH_RED}	1	3
# END BDD 2367 (T 4 248)

# BEGIN BDD 2368 (T 4 249)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_SFQ})) && (!({NET_SCH_SFQ}) || (false))
Variables: 3886. 
Variable ordering: 565, 614, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	614	{NET_SCHED}	0	2
4	565	{NET_SCH_SFQ}	1	3
# END BDD 2368 (T 4 249)

# BEGIN BDD 2369 (T 4 250)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_TBF})) && (!({NET_SCH_TBF}) || (false))
Variables: 3886. 
Variable ordering: 614, 1371, 2136
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2136	{NET_SCH_TBF}	1	0
3	1371	{NET}	2	1
4	614	{NET_SCHED}	2	3
# END BDD 2369 (T 4 250)

# BEGIN BDD 2370 (T 4 251)
BDD tree for {NET} && {NET_SCHED} || (!(false) || ({NET_SCH_TEQL})) && (!({NET_SCH_TEQL}) || (false))
Variables: 3886. 
Variable ordering: 614, 1371, 3296
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3296	{NET_SCH_TEQL}	1	0
3	1371	{NET}	2	1
4	614	{NET_SCHED}	2	3
# END BDD 2370 (T 4 251)

# BEGIN BDD 2371 (T 4 252)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} || (!(false) || ({NET_TULIP})) && (!({NET_TULIP}) || (false))
Variables: 3886. 
Variable ordering: 210, 1262, 1679, 2056, 2196, 2228, 2340
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2340	{NET_TULIP}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1679	{CARDBUS}	2	5
7	1262	{EISA}	6	5
8	210	{PCI}	7	5
# END BDD 2371 (T 4 252)

# BEGIN BDD 2372 (T 4 253)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || {EISA} || {MCA} || {PCI} || (!(false) || ({NET_VENDOR_3COM})) && (!({NET_VENDOR_3COM}) || (false))
Variables: 3886. 
Variable ordering: 210, 360, 1185, 1262, 2056, 2196, 2228, 2931
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2931	{NET_VENDOR_3COM}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1262	{EISA}	2	5
7	1185	{ISA}	6	5
8	360	{MCA}	7	5
9	210	{PCI}	8	5
# END BDD 2372 (T 4 253)

# BEGIN BDD 2373 (T 4 254)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || (!(false) || ({NET_VENDOR_RACAL})) && (!({NET_VENDOR_RACAL}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2056, 2196, 2228, 2876
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2876	{NET_VENDOR_RACAL}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1185	{ISA}	2	5
# END BDD 2373 (T 4 254)

# BEGIN BDD 2374 (T 4 255)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ISA} || {MCA} || {EISA} || {MAC} || (!(false) || ({NET_VENDOR_SMC})) && (!({NET_VENDOR_SMC}) || (false))
Variables: 3886. 
Variable ordering: 76, 360, 1054, 1185, 1262, 2056, 2196, 2228
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2056	{NET_ETHERNET}	0	3
5	1262	{EISA}	0	4
6	1185	{ISA}	5	4
7	1054	{NET_VENDOR_SMC}	1	6
8	1054	{NET_VENDOR_SMC}	1	4
9	360	{MCA}	7	8
10	76	{MAC}	9	8
# END BDD 2374 (T 4 255)

# BEGIN BDD 2375 (T 4 256)
BDD tree for (!({UML} && {NETDEVICES} && {NET_RADIO} && {ISA} || {PCI} || {PPC_PMAC} || {PCMCIA}) || ({NET_WIRELESS})) && (!({NET_WIRELESS}) || ({UML} && {NETDEVICES} && {NET_RADIO} && {ISA} || {PCI} || {PPC_PMAC} || {PCMCIA}))
Variables: 3886. 
Variable ordering: 210, 468, 886, 1185, 1505, 2001, 2196, 2228
Vertices: 18
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	886	{NET_WIRELESS}	1	0
3	2228	{UML}	1	0
4	2196	{NETDEVICES}	1	3
5	2001	{PCMCIA}	1	4
6	1505	{PPC_PMAC}	5	4
7	1185	{ISA}	6	4
8	2228	{UML}	0	1
9	2196	{NETDEVICES}	0	8
10	2001	{PCMCIA}	0	9
11	1505	{PPC_PMAC}	10	9
12	1185	{ISA}	11	9
13	886	{NET_WIRELESS}	7	12
14	468	{NET_RADIO}	2	13
15	886	{NET_WIRELESS}	4	9
17	210	{PCI}	14	16
16	468	{NET_RADIO}	2	15
# END BDD 2375 (T 4 256)

# BEGIN BDD 2376 (T 4 257)
BDD tree for {NETDEVICES} && {UML} && {H8300} && {NET_ETHERNET} || (!(false) || ({NE_H8300})) && (!({NE_H8300}) || (false))
Variables: 3886. 
Variable ordering: 719, 758, 2056, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2056	{NET_ETHERNET}	0	3
5	758	{H8300}	0	4
6	719	{NE_H8300}	1	5
# END BDD 2376 (T 4 257)

# BEGIN BDD 2377 (T 4 258)
BDD tree for {NET} && {INET} || (!(false) || ({NFSD})) && (!({NFSD}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1948, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1948	{NFSD}	1	0
3	3042	{INET}	0	1
4	1948	{NFSD}	1	3
5	1371	{NET}	2	4
# END BDD 2377 (T 4 258)

# BEGIN BDD 2378 (T 4 259)
BDD tree for {NET} && {NFSD} || (!({NFSD_V4} && {NET} && {NFSD_V3} && {EXPERIMENTAL} || {NET} && {NFSD}) || ({NFSD_TCP})) && (!({NFSD_TCP}) || ({NFSD_V4} && {NET} && {NFSD_V3} && {EXPERIMENTAL} || {NET} && {NFSD}))
Variables: 3886. 
Variable ordering: 729, 1371, 1579, 1711, 1948, 3240
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3240	{NFSD_TCP}	1	0
3	1948	{NFSD}	2	1
4	1371	{NET}	2	3
5	3240	{NFSD_TCP}	0	1
6	1948	{NFSD}	5	1
7	1711	{EXPERIMENTAL}	3	6
8	1579	{NFSD_V4}	3	7
9	1371	{NET}	2	8
10	729	{NFSD_V3}	4	9
# END BDD 2378 (T 4 259)

# BEGIN BDD 2379 (T 4 260)
BDD tree for {NET} && {NFSD} || (!(false) || ({NFSD_V3})) && (!({NFSD_V3}) || (false))
Variables: 3886. 
Variable ordering: 729, 1371, 1948
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1948	{NFSD}	0	1
3	1371	{NET}	0	2
4	729	{NFSD_V3}	1	3
# END BDD 2379 (T 4 260)

# BEGIN BDD 2380 (T 4 261)
BDD tree for {NET} && {NFSD_V3} && {EXPERIMENTAL} || (!(false) || ({NFSD_V4})) && (!({NFSD_V4}) || (false))
Variables: 3886. 
Variable ordering: 729, 1371, 1579, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1579	{NFSD_V4}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1579	{NFSD_V4}	1	3
5	1371	{NET}	2	4
6	729	{NFSD_V3}	2	5
# END BDD 2380 (T 4 261)

# BEGIN BDD 2381 (T 4 262)
BDD tree for {NET} && {NFS_FS} && {EXPERIMENTAL} || (!(false) || ({NFS_DIRECTIO})) && (!({NFS_DIRECTIO}) || (false))
Variables: 3886. 
Variable ordering: 75, 676, 1371, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	676	{NFS_DIRECTIO}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1371	{NET}	0	3
5	676	{NFS_DIRECTIO}	1	4
6	75	{NFS_FS}	2	5
# END BDD 2381 (T 4 262)

# BEGIN BDD 2382 (T 4 263)
BDD tree for {NET} && {INET} || (!(false) || ({NFS_FS})) && (!({NFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 75, 1371, 3042
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	1371	{NET}	0	2
4	75	{NFS_FS}	1	3
# END BDD 2382 (T 4 263)

# BEGIN BDD 2383 (T 4 264)
BDD tree for {NET} && {NFS_FS} || (!(false) || ({NFS_V3})) && (!({NFS_V3}) || (false))
Variables: 3886. 
Variable ordering: 75, 1371, 1500
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1500	{NFS_V3}	1	0
3	1371	{NET}	2	1
4	75	{NFS_FS}	2	3
# END BDD 2383 (T 4 264)

# BEGIN BDD 2384 (T 4 265)
BDD tree for {NET} && {NFS_FS} && {EXPERIMENTAL} || (!(false) || ({NFS_V4})) && (!({NFS_V4}) || (false))
Variables: 3886. 
Variable ordering: 75, 824, 1371, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	824	{NFS_V4}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1371	{NET}	0	3
5	824	{NFS_V4}	1	4
6	75	{NFS_FS}	2	5
# END BDD 2384 (T 4 265)

# BEGIN BDD 2385 (T 4 266)
BDD tree for {MTD} || (!(false) || ({NFTL})) && (!({NFTL}) || (false))
Variables: 3886. 
Variable ordering: 551, 2561
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2561	{NFTL}	1	0
3	551	{MTD}	2	1
# END BDD 2385 (T 4 266)

# BEGIN BDD 2386 (T 4 267)
BDD tree for {NFTL} || (!(false) || ({NFTL_RW})) && (!({NFTL_RW}) || (false))
Variables: 3886. 
Variable ordering: 1270, 2561
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2561	{NFTL}	0	1
3	1270	{NFTL_RW}	1	2
# END BDD 2386 (T 4 267)

# BEGIN BDD 2387 (T 4 268)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_RACAL} && {ISA} && {EXPERIMENTAL} && {BROKEN_ON_SMP} || (!(false) || ({NI5010})) && (!({NI5010}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1711, 2196, 2228, 2486, 2876, 2982
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2486	{NI5010}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	2876	{NET_VENDOR_RACAL}	0	3
5	2486	{NI5010}	1	4
6	2228	{UML}	2	5
7	2196	{NETDEVICES}	2	6
8	1711	{EXPERIMENTAL}	2	7
9	1185	{ISA}	2	8
# END BDD 2387 (T 4 268)

# BEGIN BDD 2388 (T 4 269)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_RACAL} && {ISA} || (!(false) || ({NI52})) && (!({NI52}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2161, 2196, 2228, 2876
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2161	{NI52}	1	0
3	2876	{NET_VENDOR_RACAL}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2161	{NI52}	1	5
7	1185	{ISA}	2	6
# END BDD 2388 (T 4 269)

# BEGIN BDD 2389 (T 4 270)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_RACAL} && {ISA} && {ISA_DMA_API} || (!(false) || ({NI65})) && (!({NI65}) || (false))
Variables: 3886. 
Variable ordering: 1083, 1185, 2196, 2228, 2876, 3257
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3257	{ISA_DMA_API}	0	1
3	2876	{NET_VENDOR_RACAL}	0	2
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1185	{ISA}	0	5
7	1083	{NI65}	1	6
# END BDD 2389 (T 4 270)

# BEGIN BDD 2390 (T 4 271)
BDD tree for ({x297} || !({HFSPLUS_FS})) && (!({x297}) || {HFSPLUS_FS})
Variables: 3886. 
Variable ordering: 913, 3672
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3672	{x297}	1	0
3	3672	{x297}	0	1
4	913	{HFSPLUS_FS}	2	3
# END BDD 2390 (T 4 271)

# BEGIN BDD 2391 (T 4 272)
BDD tree for ({x298} || !({JOLIET} && {ISO9660_FS})) && (!({x298}) || {JOLIET} && {ISO9660_FS})
Variables: 3886. 
Variable ordering: 2329, 2534, 3673
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3673	{x298}	1	0
3	3673	{x298}	0	1
4	2534	{JOLIET}	2	3
5	2329	{ISO9660_FS}	2	4
# END BDD 2391 (T 4 272)

# BEGIN BDD 2392 (T 4 273)
BDD tree for ({x299} || !({BEFS_FS} && {EXPERIMENTAL})) && (!({x299}) || {BEFS_FS} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 278, 1711, 3674
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3674	{x299}	1	0
3	3674	{x299}	0	1
4	1711	{EXPERIMENTAL}	2	3
5	278	{BEFS_FS}	2	4
# END BDD 2392 (T 4 273)

# BEGIN BDD 2393 (T 4 274)
BDD tree for ({x300} || !({CIFS} && {NET} && {INET})) && (!({x300}) || {CIFS} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1371, 1672, 3042, 3675
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3675	{x300}	1	0
3	3675	{x300}	0	1
4	3042	{INET}	2	3
5	1672	{CIFS}	2	4
6	1371	{NET}	2	5
# END BDD 2393 (T 4 274)

# BEGIN BDD 2394 (T 4 275)
BDD tree for ({x301} || !({SMB_FS} && {NET} && {INET})) && (!({x301}) || {SMB_FS} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1371, 1527, 3042, 3676
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3676	{x301}	1	0
3	3676	{x301}	0	1
4	3042	{INET}	2	3
5	1527	{SMB_FS}	2	4
6	1371	{NET}	2	5
# END BDD 2394 (T 4 275)

# BEGIN BDD 2395 (T 4 276)
BDD tree for ({x302} || !({NCPFS_NLS} && {NET} && {NCP_FS})) && (!({x302}) || {NCPFS_NLS} && {NET} && {NCP_FS})
Variables: 3886. 
Variable ordering: 272, 1371, 2208, 3677
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3677	{x302}	1	0
3	3677	{x302}	0	1
4	2208	{NCPFS_NLS}	2	3
5	1371	{NET}	2	4
6	272	{NCP_FS}	2	5
# END BDD 2395 (T 4 276)

# BEGIN BDD 2396 (T 4 277)
BDD tree for ({x303} || !({NTFS_FS})) && (!({x303}) || {NTFS_FS})
Variables: 3886. 
Variable ordering: 1412, 3678
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3678	{x303}	1	0
3	3678	{x303}	0	1
4	1412	{NTFS_FS}	2	3
# END BDD 2396 (T 4 277)

# BEGIN BDD 2397 (T 4 278)
BDD tree for ({x304} || !({FAT_FS})) && (!({x304}) || {FAT_FS})
Variables: 3886. 
Variable ordering: 2719, 3679
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3679	{x304}	1	0
3	3679	{x304}	0	1
4	2719	{FAT_FS}	2	3
# END BDD 2397 (T 4 278)

# BEGIN BDD 2398 (T 4 279)
BDD tree for ({x305} || !({JFS_FS})) && (!({x305}) || {JFS_FS})
Variables: 3886. 
Variable ordering: 3194, 3680
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3680	{x305}	1	0
3	3680	{x305}	0	1
4	3194	{JFS_FS}	2	3
# END BDD 2398 (T 4 279)

# BEGIN BDD 2399 (T 4 280)
BDD tree for {NLS} || (!(false) || ({NLS_ASCII})) && (!({NLS_ASCII}) || (false))
Variables: 3886. 
Variable ordering: 127, 2653
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2653	{NLS_ASCII}	1	0
3	127	{NLS}	2	1
# END BDD 2399 (T 4 280)

# BEGIN BDD 2400 (T 4 281)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_1250})) && (!({NLS_CODEPAGE_1250}) || (false))
Variables: 3886. 
Variable ordering: 127, 2366
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2366	{NLS_CODEPAGE_1250}	1	0
3	127	{NLS}	2	1
# END BDD 2400 (T 4 281)

# BEGIN BDD 2401 (T 4 282)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_1251})) && (!({NLS_CODEPAGE_1251}) || (false))
Variables: 3886. 
Variable ordering: 127, 2976
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2976	{NLS_CODEPAGE_1251}	1	0
3	127	{NLS}	2	1
# END BDD 2401 (T 4 282)

# BEGIN BDD 2402 (T 4 283)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_437})) && (!({NLS_CODEPAGE_437}) || (false))
Variables: 3886. 
Variable ordering: 127, 1641
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1641	{NLS_CODEPAGE_437}	1	0
3	127	{NLS}	2	1
# END BDD 2402 (T 4 283)

# BEGIN BDD 2403 (T 4 284)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_737})) && (!({NLS_CODEPAGE_737}) || (false))
Variables: 3886. 
Variable ordering: 127, 2529
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2529	{NLS_CODEPAGE_737}	1	0
3	127	{NLS}	2	1
# END BDD 2403 (T 4 284)

# BEGIN BDD 2404 (T 4 285)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_775})) && (!({NLS_CODEPAGE_775}) || (false))
Variables: 3886. 
Variable ordering: 127, 2248
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2248	{NLS_CODEPAGE_775}	1	0
3	127	{NLS}	2	1
# END BDD 2404 (T 4 285)

# BEGIN BDD 2405 (T 4 286)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_850})) && (!({NLS_CODEPAGE_850}) || (false))
Variables: 3886. 
Variable ordering: 127, 240
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	240	{NLS_CODEPAGE_850}	1	0
3	127	{NLS}	2	1
# END BDD 2405 (T 4 286)

# BEGIN BDD 2406 (T 4 287)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_852})) && (!({NLS_CODEPAGE_852}) || (false))
Variables: 3886. 
Variable ordering: 127, 1756
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1756	{NLS_CODEPAGE_852}	1	0
3	127	{NLS}	2	1
# END BDD 2406 (T 4 287)

# BEGIN BDD 2407 (T 4 288)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_855})) && (!({NLS_CODEPAGE_855}) || (false))
Variables: 3886. 
Variable ordering: 127, 1772
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1772	{NLS_CODEPAGE_855}	1	0
3	127	{NLS}	2	1
# END BDD 2407 (T 4 288)

# BEGIN BDD 2408 (T 4 289)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_857})) && (!({NLS_CODEPAGE_857}) || (false))
Variables: 3886. 
Variable ordering: 127, 3235
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3235	{NLS_CODEPAGE_857}	1	0
3	127	{NLS}	2	1
# END BDD 2408 (T 4 289)

# BEGIN BDD 2409 (T 4 290)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_860})) && (!({NLS_CODEPAGE_860}) || (false))
Variables: 3886. 
Variable ordering: 127, 2893
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2893	{NLS_CODEPAGE_860}	1	0
3	127	{NLS}	2	1
# END BDD 2409 (T 4 290)

# BEGIN BDD 2410 (T 4 291)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_861})) && (!({NLS_CODEPAGE_861}) || (false))
Variables: 3886. 
Variable ordering: 127, 325
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	325	{NLS_CODEPAGE_861}	1	0
3	127	{NLS}	2	1
# END BDD 2410 (T 4 291)

# BEGIN BDD 2411 (T 4 292)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_862})) && (!({NLS_CODEPAGE_862}) || (false))
Variables: 3886. 
Variable ordering: 127, 1493
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1493	{NLS_CODEPAGE_862}	1	0
3	127	{NLS}	2	1
# END BDD 2411 (T 4 292)

# BEGIN BDD 2412 (T 4 293)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_863})) && (!({NLS_CODEPAGE_863}) || (false))
Variables: 3886. 
Variable ordering: 127, 2500
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2500	{NLS_CODEPAGE_863}	1	0
3	127	{NLS}	2	1
# END BDD 2412 (T 4 293)

# BEGIN BDD 2413 (T 4 294)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_864})) && (!({NLS_CODEPAGE_864}) || (false))
Variables: 3886. 
Variable ordering: 127, 134
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	134	{NLS_CODEPAGE_864}	1	0
3	127	{NLS}	2	1
# END BDD 2413 (T 4 294)

# BEGIN BDD 2414 (T 4 295)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_865})) && (!({NLS_CODEPAGE_865}) || (false))
Variables: 3886. 
Variable ordering: 127, 904
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	904	{NLS_CODEPAGE_865}	1	0
3	127	{NLS}	2	1
# END BDD 2414 (T 4 295)

# BEGIN BDD 2415 (T 4 296)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_866})) && (!({NLS_CODEPAGE_866}) || (false))
Variables: 3886. 
Variable ordering: 127, 1645
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1645	{NLS_CODEPAGE_866}	1	0
3	127	{NLS}	2	1
# END BDD 2415 (T 4 296)

# BEGIN BDD 2416 (T 4 297)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_869})) && (!({NLS_CODEPAGE_869}) || (false))
Variables: 3886. 
Variable ordering: 127, 2325
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2325	{NLS_CODEPAGE_869}	1	0
3	127	{NLS}	2	1
# END BDD 2416 (T 4 297)

# BEGIN BDD 2417 (T 4 298)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_874})) && (!({NLS_CODEPAGE_874}) || (false))
Variables: 3886. 
Variable ordering: 127, 2669
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2669	{NLS_CODEPAGE_874}	1	0
3	127	{NLS}	2	1
# END BDD 2417 (T 4 298)

# BEGIN BDD 2418 (T 4 299)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_932})) && (!({NLS_CODEPAGE_932}) || (false))
Variables: 3886. 
Variable ordering: 127, 680
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	680	{NLS_CODEPAGE_932}	1	0
3	127	{NLS}	2	1
# END BDD 2418 (T 4 299)

# BEGIN BDD 2419 (T 4 300)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_936})) && (!({NLS_CODEPAGE_936}) || (false))
Variables: 3886. 
Variable ordering: 127, 2616
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2616	{NLS_CODEPAGE_936}	1	0
3	127	{NLS}	2	1
# END BDD 2419 (T 4 300)

# BEGIN BDD 2420 (T 4 301)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_949})) && (!({NLS_CODEPAGE_949}) || (false))
Variables: 3886. 
Variable ordering: 127, 1628
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1628	{NLS_CODEPAGE_949}	1	0
3	127	{NLS}	2	1
# END BDD 2420 (T 4 301)

# BEGIN BDD 2421 (T 4 302)
BDD tree for {NLS} || (!(false) || ({NLS_CODEPAGE_950})) && (!({NLS_CODEPAGE_950}) || (false))
Variables: 3886. 
Variable ordering: 127, 2860
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2860	{NLS_CODEPAGE_950}	1	0
3	127	{NLS}	2	1
# END BDD 2421 (T 4 302)

# BEGIN BDD 2422 (T 4 303)
BDD tree for {NLS} || (!({NLS}) || ({NLS_DEFAULT})) && (!({NLS_DEFAULT}) || ({NLS}))
Variables: 3886. 
Variable ordering: 127, 2508
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2508	{NLS_DEFAULT}	1	0
3	127	{NLS}	2	1
# END BDD 2422 (T 4 303)

# BEGIN BDD 2423 (T 4 304)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_1})) && (!({NLS_ISO8859_1}) || (false))
Variables: 3886. 
Variable ordering: 127, 474
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	474	{NLS_ISO8859_1}	1	0
3	127	{NLS}	2	1
# END BDD 2423 (T 4 304)

# BEGIN BDD 2424 (T 4 305)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_13})) && (!({NLS_ISO8859_13}) || (false))
Variables: 3886. 
Variable ordering: 127, 2166
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2166	{NLS_ISO8859_13}	1	0
3	127	{NLS}	2	1
# END BDD 2424 (T 4 305)

# BEGIN BDD 2425 (T 4 306)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_14})) && (!({NLS_ISO8859_14}) || (false))
Variables: 3886. 
Variable ordering: 127, 3142
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3142	{NLS_ISO8859_14}	1	0
3	127	{NLS}	2	1
# END BDD 2425 (T 4 306)

# BEGIN BDD 2426 (T 4 307)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_15})) && (!({NLS_ISO8859_15}) || (false))
Variables: 3886. 
Variable ordering: 127, 661
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	661	{NLS_ISO8859_15}	1	0
3	127	{NLS}	2	1
# END BDD 2426 (T 4 307)

# BEGIN BDD 2427 (T 4 308)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_2})) && (!({NLS_ISO8859_2}) || (false))
Variables: 3886. 
Variable ordering: 127, 2937
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2937	{NLS_ISO8859_2}	1	0
3	127	{NLS}	2	1
# END BDD 2427 (T 4 308)

# BEGIN BDD 2428 (T 4 309)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_3})) && (!({NLS_ISO8859_3}) || (false))
Variables: 3886. 
Variable ordering: 127, 1779
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1779	{NLS_ISO8859_3}	1	0
3	127	{NLS}	2	1
# END BDD 2428 (T 4 309)

# BEGIN BDD 2429 (T 4 310)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_4})) && (!({NLS_ISO8859_4}) || (false))
Variables: 3886. 
Variable ordering: 127, 1126
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1126	{NLS_ISO8859_4}	1	0
3	127	{NLS}	2	1
# END BDD 2429 (T 4 310)

# BEGIN BDD 2430 (T 4 311)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_5})) && (!({NLS_ISO8859_5}) || (false))
Variables: 3886. 
Variable ordering: 127, 679
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	679	{NLS_ISO8859_5}	1	0
3	127	{NLS}	2	1
# END BDD 2430 (T 4 311)

# BEGIN BDD 2431 (T 4 312)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_6})) && (!({NLS_ISO8859_6}) || (false))
Variables: 3886. 
Variable ordering: 127, 3160
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3160	{NLS_ISO8859_6}	1	0
3	127	{NLS}	2	1
# END BDD 2431 (T 4 312)

# BEGIN BDD 2432 (T 4 313)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_7})) && (!({NLS_ISO8859_7}) || (false))
Variables: 3886. 
Variable ordering: 127, 2459
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2459	{NLS_ISO8859_7}	1	0
3	127	{NLS}	2	1
# END BDD 2432 (T 4 313)

# BEGIN BDD 2433 (T 4 314)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_8})) && (!({NLS_ISO8859_8}) || (false))
Variables: 3886. 
Variable ordering: 67, 127
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	127	{NLS}	0	1
3	67	{NLS_ISO8859_8}	1	2
# END BDD 2433 (T 4 314)

# BEGIN BDD 2434 (T 4 315)
BDD tree for {NLS} || (!(false) || ({NLS_ISO8859_9})) && (!({NLS_ISO8859_9}) || (false))
Variables: 3886. 
Variable ordering: 127, 875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	875	{NLS_ISO8859_9}	1	0
3	127	{NLS}	2	1
# END BDD 2434 (T 4 315)

# BEGIN BDD 2435 (T 4 316)
BDD tree for {NLS} || (!(false) || ({NLS_KOI8_R})) && (!({NLS_KOI8_R}) || (false))
Variables: 3886. 
Variable ordering: 127, 1284
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1284	{NLS_KOI8_R}	1	0
3	127	{NLS}	2	1
# END BDD 2435 (T 4 316)

# BEGIN BDD 2436 (T 4 317)
BDD tree for {NLS} || (!(false) || ({NLS_KOI8_U})) && (!({NLS_KOI8_U}) || (false))
Variables: 3886. 
Variable ordering: 127, 3369
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3369	{NLS_KOI8_U}	1	0
3	127	{NLS}	2	1
# END BDD 2436 (T 4 317)

# BEGIN BDD 2437 (T 4 318)
BDD tree for {NLS} || (!({HFSPLUS_FS}) || ({NLS_UTF8})) && (!({NLS_UTF8}) || ({HFSPLUS_FS}))
Variables: 3886. 
Variable ordering: 127, 801, 913
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	913	{HFSPLUS_FS}	1	0
3	913	{HFSPLUS_FS}	0	1
4	801	{NLS_UTF8}	2	3
5	127	{NLS}	4	1
# END BDD 2437 (T 4 318)

# BEGIN BDD 2438 (T 4 319)
BDD tree for {SMP} || (!({SMP} && {X86_NUMAQ} || {X86_SUMMIT} || {X86_BIGSMP} || {X86_ES7000} || {SMP} && {X86_NUMAQ} || {X86_SUMMIT} || {X86_BIGSMP} || {X86_ES7000} && {SMP}) || ({NR_CPUS})) && (!({NR_CPUS}) || ({SMP} && {X86_NUMAQ} || {X86_SUMMIT} || {X86_BIGSMP} || {X86_ES7000} || {SMP} && {X86_NUMAQ} || {X86_SUMMIT} || {X86_BIGSMP} || {X86_ES7000} && {SMP}))
Variables: 3886. 
Variable ordering: 607, 1004, 1900, 2735, 2928, 3116
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1900	{NR_CPUS}	1	0
3	607	{SMP}	2	1
# END BDD 2438 (T 4 319)

# BEGIN BDD 2439 (T 4 320)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({NS83820})) && (!({NS83820}) || (false))
Variables: 3886. 
Variable ordering: 210, 270, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	270	{NS83820}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	270	{NS83820}	1	4
6	210	{PCI}	2	5
# END BDD 2439 (T 4 320)

# BEGIN BDD 2440 (T 4 321)
BDD tree for {IRDA} && {ISA_DMA_API} || (!(false) || ({NSC_FIR})) && (!({NSC_FIR}) || (false))
Variables: 3886. 
Variable ordering: 1531, 3242, 3257
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3257	{ISA_DMA_API}	0	1
3	3242	{IRDA}	0	2
4	1531	{NSC_FIR}	1	3
# END BDD 2440 (T 4 321)

# BEGIN BDD 2441 (T 4 322)
BDD tree for {NTFS_FS} || (!(false) || ({NTFS_DEBUG})) && (!({NTFS_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1412, 1643
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1643	{NTFS_DEBUG}	1	0
3	1412	{NTFS_FS}	2	1
# END BDD 2441 (T 4 322)

# BEGIN BDD 2442 (T 4 323)
BDD tree for {NTFS_FS} || (!(false) || ({NTFS_RW})) && (!({NTFS_RW}) || (false))
Variables: 3886. 
Variable ordering: 1412, 1575
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1575	{NTFS_RW}	1	0
3	1412	{NTFS_FS}	2	1
# END BDD 2442 (T 4 323)

# BEGIN BDD 2443 (T 4 324)
BDD tree for {SMP} && {HIGHMEM64G} && {X86_NUMAQ} || {X86_GENERICARCH} || {X86_SUMMIT} && {ACPI} || (!({X86_NUMAQ} || {SMP} && {HIGHMEM64G} && {X86_NUMAQ} || {X86_GENERICARCH} || {X86_SUMMIT} && {ACPI} && {X86_PC} && true && {SMP} && {HIGHMEM64G} && {X86_NUMAQ} || {X86_GENERICARCH} || {X86_SUMMIT} && {ACPI} && {X86_NUMAQ} || {X86_SUMMIT}) || ({NUMA})) && (!({NUMA}) || ({X86_NUMAQ} || {SMP} && {HIGHMEM64G} && {X86_NUMAQ} || {X86_GENERICARCH} || {X86_SUMMIT} && {ACPI} && {X86_PC} && true && {SMP} && {HIGHMEM64G} && {X86_NUMAQ} || {X86_GENERICARCH} || {X86_SUMMIT} && {ACPI} && {X86_NUMAQ} || {X86_SUMMIT}))
Variables: 3886. 
Variable ordering: 607, 615, 999, 1658, 1869, 2510, 2735, 3116
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2735	{X86_NUMAQ}	1	0
3	2735	{X86_NUMAQ}	0	1
4	1658	{NUMA}	2	3
5	2510	{HIGHMEM64G}	2	1
6	3116	{X86_SUMMIT}	0	1
7	2735	{X86_NUMAQ}	6	1
8	2510	{HIGHMEM64G}	3	7
9	1869	{ACPI}	3	8
10	1658	{NUMA}	5	9
11	2510	{HIGHMEM64G}	3	1
12	1658	{NUMA}	5	11
13	615	{X86_GENERICARCH}	10	12
14	607	{SMP}	4	13
# END BDD 2443 (T 4 324)

# BEGIN BDD 2444 (T 4 325)
BDD tree for {ATARI} || {X86} || {X86_64} || {ARM} || {GENERIC_NVRAM} || (!(false) || ({NVRAM})) && (!({NVRAM}) || (false))
Variables: 3886. 
Variable ordering: 39, 209, 1184, 1244, 1407, 2956
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2956	{GENERIC_NVRAM}	0	1
3	1407	{NVRAM}	1	2
4	1244	{X86}	3	1
5	1184	{X86_64}	4	1
6	209	{ARM}	5	1
7	39	{ATARI}	6	1
# END BDD 2444 (T 4 325)

# BEGIN BDD 2445 (T 4 326)
BDD tree for {ARCH_NETWINDER} || (!(false) || ({NWBUTTON})) && (!({NWBUTTON}) || (false))
Variables: 3886. 
Variable ordering: 2345, 3333
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3333	{NWBUTTON}	1	0
3	2345	{ARCH_NETWINDER}	2	1
# END BDD 2445 (T 4 326)

# BEGIN BDD 2446 (T 4 327)
BDD tree for {NWBUTTON} || (!(false) || ({NWBUTTON_REBOOT})) && (!({NWBUTTON_REBOOT}) || (false))
Variables: 3886. 
Variable ordering: 2150, 3333
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3333	{NWBUTTON}	0	1
3	2150	{NWBUTTON_REBOOT}	1	2
# END BDD 2446 (T 4 327)

# BEGIN BDD 2447 (T 4 328)
BDD tree for {ARCH_NETWINDER} || (!(false) || ({NWFLASH})) && (!({NWFLASH}) || (false))
Variables: 3886. 
Variable ordering: 707, 2345
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2345	{ARCH_NETWINDER}	0	1
3	707	{NWFLASH}	1	2
# END BDD 2447 (T 4 328)

# BEGIN BDD 2448 (T 4 329)
BDD tree for {SERIAL_NONSTANDARD} || (!(false) || ({N_HDLC})) && (!({N_HDLC}) || (false))
Variables: 3886. 
Variable ordering: 2198, 2837
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2837	{SERIAL_NONSTANDARD}	0	1
3	2198	{N_HDLC}	1	2
# END BDD 2448 (T 4 329)

# BEGIN BDD 2449 (T 4 330)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PPC} && {BROKEN} || (!(false) || ({OAKNET})) && (!({OAKNET}) || (false))
Variables: 3886. 
Variable ordering: 1488, 2056, 2059, 2196, 2228, 2673
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2673	{PPC}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2059	{BROKEN}	0	4
6	2056	{NET_ETHERNET}	0	5
7	1488	{OAKNET}	1	6
# END BDD 2449 (T 4 330)

# BEGIN BDD 2450 (T 4 331)
BDD tree for (!({MODULES}) || ({OBSOLETE_MODPARM})) && (!({OBSOLETE_MODPARM}) || ({MODULES}))
Variables: 3886. 
Variable ordering: 1227, 1725
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1725	{MODULES}	1	0
3	1725	{MODULES}	0	1
4	1227	{OBSOLETE_MODPARM}	2	3
# END BDD 2450 (T 4 331)

# BEGIN BDD 2451 (T 4 332)
BDD tree for {ZORRO} && {SCSI} && {EXPERIMENTAL} || (!(false) || ({OKTAGON_SCSI})) && (!({OKTAGON_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 510, 1711, 2526, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2526	{ZORRO}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	510	{OKTAGON_SCSI}	1	4
# END BDD 2451 (T 4 332)

# BEGIN BDD 2452 (T 4 333)
BDD tree for {DONGLE} && {IRDA} && {EXPERIMENTAL} || (!(false) || ({OLD_BELKIN_DONGLE})) && (!({OLD_BELKIN_DONGLE}) || (false))
Variables: 3886. 
Variable ordering: 858, 1393, 1711, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1393	{OLD_BELKIN_DONGLE}	1	0
3	3242	{IRDA}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1393	{OLD_BELKIN_DONGLE}	1	4
6	858	{DONGLE}	2	5
# END BDD 2452 (T 4 333)

# BEGIN BDD 2453 (T 4 334)
BDD tree for {DONGLE_OLD} && {IRDA} || (!(false) || ({OLD_BELKIN_DONGLE_OLD})) && (!({OLD_BELKIN_DONGLE_OLD}) || (false))
Variables: 3886. 
Variable ordering: 324, 541, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	541	{OLD_BELKIN_DONGLE_OLD}	1	0
3	3242	{IRDA}	0	1
4	541	{OLD_BELKIN_DONGLE_OLD}	1	3
5	324	{DONGLE_OLD}	2	4
# END BDD 2453 (T 4 334)

# BEGIN BDD 2454 (T 4 335)
BDD tree for {EXPERIMENTAL} && {PROFILING} || (!(false) || ({OPROFILE})) && (!({OPROFILE}) || (false))
Variables: 3886. 
Variable ordering: 1291, 1711, 3030
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3030	{OPROFILE}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1291	{PROFILING}	2	3
# END BDD 2454 (T 4 335)

# BEGIN BDD 2455 (T 4 336)
BDD tree for {ISA} && {CD_NO_IDESCSI} || (!(false) || ({OPTCD})) && (!({OPTCD}) || (false))
Variables: 3886. 
Variable ordering: 111, 184, 1185
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	184	{OPTCD}	1	0
3	1185	{ISA}	0	1
4	184	{OPTCD}	1	3
5	111	{CD_NO_IDESCSI}	2	4
# END BDD 2455 (T 4 336)

# BEGIN BDD 2456 (T 4 337)
BDD tree for {ALPHA} && {BINFMT_AOUT} || (!(false) || ({OSF4_COMPAT})) && (!({OSF4_COMPAT}) || (false))
Variables: 3886. 
Variable ordering: 221, 1723, 1878
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1878	{ALPHA}	0	1
3	1723	{BINFMT_AOUT}	0	2
4	221	{OSF4_COMPAT}	1	3
# END BDD 2456 (T 4 337)

# BEGIN BDD 2457 (T 4 338)
BDD tree for {PARTITION_ADVANCED} || (!({ALPHA}) || ({OSF_PARTITION})) && (!({OSF_PARTITION}) || ({ALPHA}))
Variables: 3886. 
Variable ordering: 449, 1878, 2016
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2016	{PARTITION_ADVANCED}	0	1
3	1878	{ALPHA}	1	2
4	1878	{ALPHA}	2	1
5	449	{OSF_PARTITION}	3	4
# END BDD 2457 (T 4 338)

# BEGIN BDD 2458 (T 4 339)
BDD tree for {NET} || (!(false) || ({PACKET})) && (!({PACKET}) || (false))
Variables: 3886. 
Variable ordering: 514, 1371
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	514	{PACKET}	1	2
# END BDD 2458 (T 4 339)

# BEGIN BDD 2459 (T 4 340)
BDD tree for {NET} && {PACKET} || (!(false) || ({PACKET_MMAP})) && (!({PACKET_MMAP}) || (false))
Variables: 3886. 
Variable ordering: 451, 514, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	514	{PACKET}	0	2
4	451	{PACKET_MMAP}	1	3
# END BDD 2459 (T 4 340)

# BEGIN BDD 2460 (T 4 341)
BDD tree for {PARPORT} || (!(false) || ({PARIDE})) && (!({PARIDE}) || (false))
Variables: 3886. 
Variable ordering: 863, 1397
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1397	{PARIDE}	1	0
3	863	{PARPORT}	2	1
# END BDD 2460 (T 4 341)

# BEGIN BDD 2461 (T 4 342)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_ATEN})) && (!({PARIDE_ATEN}) || (false))
Variables: 3886. 
Variable ordering: 1397, 2377
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2377	{PARIDE_ATEN}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2461 (T 4 342)

# BEGIN BDD 2462 (T 4 343)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_BPCK})) && (!({PARIDE_BPCK}) || (false))
Variables: 3886. 
Variable ordering: 91, 1397
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1397	{PARIDE}	0	1
3	91	{PARIDE_BPCK}	1	2
# END BDD 2462 (T 4 343)

# BEGIN BDD 2463 (T 4 344)
BDD tree for {PARIDE} && {64BIT} || (!(false) || ({PARIDE_BPCK6})) && (!({PARIDE_BPCK6}) || (false))
Variables: 3886. 
Variable ordering: 870, 1397, 2271
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2271	{64BIT}	0	1
3	1397	{PARIDE}	0	2
4	870	{PARIDE_BPCK6}	1	3
# END BDD 2463 (T 4 344)

# BEGIN BDD 2464 (T 4 345)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_COMM})) && (!({PARIDE_COMM}) || (false))
Variables: 3886. 
Variable ordering: 1397, 1839
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1839	{PARIDE_COMM}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2464 (T 4 345)

# BEGIN BDD 2465 (T 4 346)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_DSTR})) && (!({PARIDE_DSTR}) || (false))
Variables: 3886. 
Variable ordering: 257, 1397
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1397	{PARIDE}	0	1
3	257	{PARIDE_DSTR}	1	2
# END BDD 2465 (T 4 346)

# BEGIN BDD 2466 (T 4 347)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_EPAT})) && (!({PARIDE_EPAT}) || (false))
Variables: 3886. 
Variable ordering: 1397, 1485
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1485	{PARIDE_EPAT}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2466 (T 4 347)

# BEGIN BDD 2467 (T 4 348)
BDD tree for {PARIDE_EPAT} && {EXPERIMENTAL} || (!(false) || ({PARIDE_EPATC8})) && (!({PARIDE_EPATC8}) || (false))
Variables: 3886. 
Variable ordering: 1485, 1711, 2439
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2439	{PARIDE_EPATC8}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1485	{PARIDE_EPAT}	2	3
# END BDD 2467 (T 4 348)

# BEGIN BDD 2468 (T 4 349)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_EPIA})) && (!({PARIDE_EPIA}) || (false))
Variables: 3886. 
Variable ordering: 1397, 1836
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1836	{PARIDE_EPIA}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2468 (T 4 349)

# BEGIN BDD 2469 (T 4 350)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_FIT2})) && (!({PARIDE_FIT2}) || (false))
Variables: 3886. 
Variable ordering: 1011, 1397
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1397	{PARIDE}	0	1
3	1011	{PARIDE_FIT2}	1	2
# END BDD 2469 (T 4 350)

# BEGIN BDD 2470 (T 4 351)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_FIT3})) && (!({PARIDE_FIT3}) || (false))
Variables: 3886. 
Variable ordering: 470, 1397
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1397	{PARIDE}	0	1
3	470	{PARIDE_FIT3}	1	2
# END BDD 2470 (T 4 351)

# BEGIN BDD 2471 (T 4 352)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_FRIQ})) && (!({PARIDE_FRIQ}) || (false))
Variables: 3886. 
Variable ordering: 1397, 1666
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1666	{PARIDE_FRIQ}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2471 (T 4 352)

# BEGIN BDD 2472 (T 4 353)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_FRPW})) && (!({PARIDE_FRPW}) || (false))
Variables: 3886. 
Variable ordering: 1397, 2471
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2471	{PARIDE_FRPW}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2472 (T 4 353)

# BEGIN BDD 2473 (T 4 354)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_KBIC})) && (!({PARIDE_KBIC}) || (false))
Variables: 3886. 
Variable ordering: 388, 1397
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1397	{PARIDE}	0	1
3	388	{PARIDE_KBIC}	1	2
# END BDD 2473 (T 4 354)

# BEGIN BDD 2474 (T 4 355)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_KTTI})) && (!({PARIDE_KTTI}) || (false))
Variables: 3886. 
Variable ordering: 1397, 2201
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2201	{PARIDE_KTTI}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2474 (T 4 355)

# BEGIN BDD 2475 (T 4 356)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_ON20})) && (!({PARIDE_ON20}) || (false))
Variables: 3886. 
Variable ordering: 1397, 2137
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2137	{PARIDE_ON20}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2475 (T 4 356)

# BEGIN BDD 2476 (T 4 357)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_ON26})) && (!({PARIDE_ON26}) || (false))
Variables: 3886. 
Variable ordering: 1397, 1602
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1602	{PARIDE_ON26}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2476 (T 4 357)

# BEGIN BDD 2477 (T 4 358)
BDD tree for (!(false) || ({PARIDE_PARPORT})) && (!({PARIDE_PARPORT}) || ({PARIDE} && {PARPORT} || {PARIDE} && {PARPORT} && {PARIDE} && true))
Variables: 3886. 
Variable ordering: 582, 863, 1397
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1397	{PARIDE}	0	1
3	863	{PARPORT}	0	2
4	582	{PARIDE_PARPORT}	1	3
# END BDD 2477 (T 4 358)

# BEGIN BDD 2478 (T 4 359)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_PCD})) && (!({PARIDE_PCD}) || (false))
Variables: 3886. 
Variable ordering: 1397, 2927
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2927	{PARIDE_PCD}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2478 (T 4 359)

# BEGIN BDD 2479 (T 4 360)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_PD})) && (!({PARIDE_PD}) || (false))
Variables: 3886. 
Variable ordering: 1397, 2812
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2812	{PARIDE_PD}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2479 (T 4 360)

# BEGIN BDD 2480 (T 4 361)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_PF})) && (!({PARIDE_PF}) || (false))
Variables: 3886. 
Variable ordering: 1397, 1441
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1441	{PARIDE_PF}	1	0
3	1397	{PARIDE}	2	1
# END BDD 2480 (T 4 361)

# BEGIN BDD 2481 (T 4 362)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_PG})) && (!({PARIDE_PG}) || (false))
Variables: 3886. 
Variable ordering: 149, 1397
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1397	{PARIDE}	0	1
3	149	{PARIDE_PG}	1	2
# END BDD 2481 (T 4 362)

# BEGIN BDD 2482 (T 4 363)
BDD tree for {PARIDE} || (!(false) || ({PARIDE_PT})) && (!({PARIDE_PT}) || (false))
Variables: 3886. 
Variable ordering: 380, 1397
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1397	{PARIDE}	0	1
3	380	{PARIDE_PT}	1	2
# END BDD 2482 (T 4 363)

# BEGIN BDD 2483 (T 4 364)
BDD tree for {PARPORT} || (!(false) || ({PARPORT_1284})) && (!({PARPORT_1284}) || (false))
Variables: 3886. 
Variable ordering: 11, 863
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	863	{PARPORT}	0	1
3	11	{PARPORT_1284}	1	2
# END BDD 2483 (T 4 364)

# BEGIN BDD 2484 (T 4 365)
BDD tree for {AMIGA} && {PARPORT} || (!(false) || ({PARPORT_AMIGA})) && (!({PARPORT_AMIGA}) || (false))
Variables: 3886. 
Variable ordering: 863, 2027, 2592
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2027	{PARPORT_AMIGA}	1	0
3	2592	{AMIGA}	0	1
4	2027	{PARPORT_AMIGA}	1	3
5	863	{PARPORT}	2	4
# END BDD 2484 (T 4 365)

# BEGIN BDD 2485 (T 4 366)
BDD tree for {ARM} && {PARPORT} || (!(false) || ({PARPORT_ARC})) && (!({PARPORT_ARC}) || (false))
Variables: 3886. 
Variable ordering: 21, 209, 863
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	863	{PARPORT}	0	1
3	209	{ARM}	0	2
4	21	{PARPORT_ARC}	1	3
# END BDD 2485 (T 4 366)

# BEGIN BDD 2486 (T 4 367)
BDD tree for {ATARI} && {PARPORT} || (!(false) || ({PARPORT_ATARI})) && (!({PARPORT_ATARI}) || (false))
Variables: 3886. 
Variable ordering: 39, 340, 863
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	340	{PARPORT_ATARI}	1	0
3	863	{PARPORT}	0	1
4	340	{PARPORT_ATARI}	1	3
5	39	{ATARI}	2	4
# END BDD 2486 (T 4 367)

# BEGIN BDD 2487 (T 4 368)
BDD tree for (!({PARPORT} && {GSC}) || ({PARPORT_GSC})) && (!({PARPORT_GSC}) || ({PARPORT} && {GSC}))
Variables: 3886. 
Variable ordering: 863, 1507, 1776
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1507	{PARPORT_GSC}	1	0
3	1776	{GSC}	1	0
4	1776	{GSC}	0	1
5	1507	{PARPORT_GSC}	3	4
6	863	{PARPORT}	2	5
# END BDD 2487 (T 4 368)

# BEGIN BDD 2488 (T 4 369)
BDD tree for {ZORRO} && {PARPORT} || (!(false) || ({PARPORT_MFC3})) && (!({PARPORT_MFC3}) || (false))
Variables: 3886. 
Variable ordering: 863, 1366, 2526
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1366	{PARPORT_MFC3}	1	0
3	2526	{ZORRO}	0	1
4	1366	{PARPORT_MFC3}	1	3
5	863	{PARPORT}	2	4
# END BDD 2488 (T 4 369)

# BEGIN BDD 2489 (T 4 370)
BDD tree for (!({x306} || {x307} || {x308} || {x309} || {x310} || {x311}) || ({PARPORT_NOT_PC})) && (!({PARPORT_NOT_PC}) || ({x306} || {x307} || {x308} || {x309} || {x310} || {x311}))
Variables: 3886. 
Variable ordering: 1703, 3681, 3682, 3683, 3684, 3685, 3686
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3686	{x311}	1	0
3	3685	{x310}	2	0
4	3684	{x309}	3	0
5	3683	{x308}	4	0
6	3682	{x307}	5	0
7	3681	{x306}	6	0
8	3686	{x311}	0	1
9	3685	{x310}	8	1
10	3684	{x309}	9	1
11	3683	{x308}	10	1
12	3682	{x307}	11	1
13	3681	{x306}	12	1
14	1703	{PARPORT_NOT_PC}	7	13
# END BDD 2489 (T 4 370)

# BEGIN BDD 2490 (T 4 371)
BDD tree for ({x306} || !({PARPORT_AMIGA} && {AMIGA} && {PARPORT})) && (!({x306}) || {PARPORT_AMIGA} && {AMIGA} && {PARPORT})
Variables: 3886. 
Variable ordering: 863, 2027, 2592, 3681
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3681	{x306}	1	0
3	3681	{x306}	0	1
4	2592	{AMIGA}	2	3
5	2027	{PARPORT_AMIGA}	2	4
6	863	{PARPORT}	2	5
# END BDD 2490 (T 4 371)

# BEGIN BDD 2491 (T 4 372)
BDD tree for ({x307} || !({PARPORT_SUNBPP} && {SBUS} && {PARPORT} && {EXPERIMENTAL})) && (!({x307}) || {PARPORT_SUNBPP} && {SBUS} && {PARPORT} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 863, 1711, 2262, 3105, 3682
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3682	{x307}	1	0
3	3682	{x307}	0	1
4	3105	{SBUS}	2	3
5	2262	{PARPORT_SUNBPP}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	863	{PARPORT}	2	6
# END BDD 2491 (T 4 372)

# BEGIN BDD 2492 (T 4 373)
BDD tree for ({x308} || !({USB_USS720} && {USB} && {PARPORT})) && (!({x308}) || {USB_USS720} && {USB} && {PARPORT})
Variables: 3886. 
Variable ordering: 863, 2562, 2705, 3683
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3683	{x308}	1	0
3	3683	{x308}	0	1
4	2705	{USB}	2	3
5	2562	{USB_USS720}	2	4
6	863	{PARPORT}	2	5
# END BDD 2492 (T 4 373)

# BEGIN BDD 2493 (T 4 374)
BDD tree for ({x309} || !({PARPORT_ARC} && {ARM} && {PARPORT})) && (!({x309}) || {PARPORT_ARC} && {ARM} && {PARPORT})
Variables: 3886. 
Variable ordering: 21, 209, 863, 3684
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3684	{x309}	1	0
3	3684	{x309}	0	1
4	863	{PARPORT}	2	3
5	209	{ARM}	2	4
6	21	{PARPORT_ARC}	2	5
# END BDD 2493 (T 4 374)

# BEGIN BDD 2494 (T 4 375)
BDD tree for ({x310} || !({PARPORT_ATARI} && {ATARI} && {PARPORT})) && (!({x310}) || {PARPORT_ATARI} && {ATARI} && {PARPORT})
Variables: 3886. 
Variable ordering: 39, 340, 863, 3685
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3685	{x310}	1	0
3	3685	{x310}	0	1
4	863	{PARPORT}	2	3
5	340	{PARPORT_ATARI}	2	4
6	39	{ATARI}	2	5
# END BDD 2494 (T 4 375)

# BEGIN BDD 2495 (T 4 376)
BDD tree for ({x311} || !({PARPORT_MFC3} && {ZORRO} && {PARPORT})) && (!({x311}) || {PARPORT_MFC3} && {ZORRO} && {PARPORT})
Variables: 3886. 
Variable ordering: 863, 1366, 2526, 3686
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3686	{x311}	1	0
3	3686	{x311}	0	1
4	2526	{ZORRO}	2	3
5	1366	{PARPORT_MFC3}	2	4
6	863	{PARPORT}	2	5
# END BDD 2495 (T 4 376)

# BEGIN BDD 2496 (T 4 377)
BDD tree for {PARPORT} && {SPARC64} || {PCI} && {SPARC32} || (!(false) || ({PARPORT_PC})) && (!({PARPORT_PC}) || (false))
Variables: 3886. 
Variable ordering: 210, 781, 863, 2407, 2470
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2470	{SPARC64}	0	1
3	2407	{SPARC32}	0	2
4	863	{PARPORT}	0	3
5	781	{PARPORT_PC}	1	4
6	2407	{SPARC32}	0	1
7	863	{PARPORT}	0	6
8	781	{PARPORT_PC}	1	7
9	210	{PCI}	5	8
# END BDD 2496 (T 4 377)

# BEGIN BDD 2497 (T 4 378)
BDD tree for {PARPORT_PC} && {EXPERIMENTAL} || (!(false) || ({PARPORT_PC_FIFO})) && (!({PARPORT_PC_FIFO}) || (false))
Variables: 3886. 
Variable ordering: 781, 1711, 2581
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2581	{PARPORT_PC_FIFO}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	781	{PARPORT_PC}	2	3
# END BDD 2497 (T 4 378)

# BEGIN BDD 2498 (T 4 379)
BDD tree for {PARPORT} && {PCMCIA} && {PARPORT_PC} && {PARPORT_PC} || {PARPORT_PC} && {PCMCIA} || (!(false) || ({PARPORT_PC_PCMCIA})) && (!({PARPORT_PC_PCMCIA}) || (false))
Variables: 3886. 
Variable ordering: 781, 863, 2001, 2700
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2700	{PARPORT_PC_PCMCIA}	1	0
3	2001	{PCMCIA}	2	1
4	863	{PARPORT}	2	3
5	781	{PARPORT_PC}	2	4
# END BDD 2498 (T 4 379)

# BEGIN BDD 2499 (T 4 380)
BDD tree for {PARPORT_PC} && {EXPERIMENTAL} || (!(false) || ({PARPORT_PC_SUPERIO})) && (!({PARPORT_PC_SUPERIO}) || (false))
Variables: 3886. 
Variable ordering: 93, 781, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	781	{PARPORT_PC}	0	2
4	93	{PARPORT_PC_SUPERIO}	1	3
# END BDD 2499 (T 4 380)

# BEGIN BDD 2500 (T 4 381)
BDD tree for {SERIAL_8250} && {PARPORT_PC} && {PCI} || (!(false) || ({PARPORT_SERIAL})) && (!({PARPORT_SERIAL}) || (false))
Variables: 3886. 
Variable ordering: 210, 781, 2278, 3034
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2278	{PARPORT_SERIAL}	1	0
3	3034	{SERIAL_8250}	0	1
4	2278	{PARPORT_SERIAL}	1	3
5	781	{PARPORT_PC}	2	4
6	210	{PCI}	2	5
# END BDD 2500 (T 4 381)

# BEGIN BDD 2501 (T 4 382)
BDD tree for {SBUS} && {PARPORT} && {EXPERIMENTAL} || (!(false) || ({PARPORT_SUNBPP})) && (!({PARPORT_SUNBPP}) || (false))
Variables: 3886. 
Variable ordering: 863, 1711, 2262, 3105
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2262	{PARPORT_SUNBPP}	1	0
3	3105	{SBUS}	0	1
4	2262	{PARPORT_SUNBPP}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	863	{PARPORT}	2	5
# END BDD 2501 (T 4 382)

# BEGIN BDD 2502 (T 4 383)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PAS} || (!(false) || ({PAS_JOYSTICK})) && (!({PAS_JOYSTICK}) || (false))
Variables: 3886. 
Variable ordering: 385, 1228, 1490, 2059, 2407, 2470, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2059	{BROKEN}	4	2
6	1490	{SOUND_PAS}	0	5
7	1228	{SOUND}	0	6
8	385	{PAS_JOYSTICK}	1	7
# END BDD 2502 (T 4 383)

# BEGIN BDD 2503 (T 4 384)
BDD tree for {MIPS_PB1000} && {FB_E1356} || (!(false) || ({PB1000_CRT})) && (!({PB1000_CRT}) || (false))
Variables: 3886. 
Variable ordering: 181, 2962, 3017
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3017	{FB_E1356}	0	1
3	2962	{MIPS_PB1000}	0	2
4	181	{PB1000_CRT}	1	3
# END BDD 2503 (T 4 384)

# BEGIN BDD 2504 (T 4 385)
BDD tree for {MIPS_PB1000} && {FB_E1356} || (!(false) || ({PB1000_NTSC})) && (!({PB1000_NTSC}) || (false))
Variables: 3886. 
Variable ordering: 2938, 2962, 3017
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3017	{FB_E1356}	0	1
3	2962	{MIPS_PB1000}	0	2
4	2938	{PB1000_NTSC}	1	3
# END BDD 2504 (T 4 385)

# BEGIN BDD 2505 (T 4 386)
BDD tree for {MIPS_PB1000} && {FB_E1356} || (!(false) || ({PB1000_TFT})) && (!({PB1000_TFT}) || (false))
Variables: 3886. 
Variable ordering: 912, 2962, 3017
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3017	{FB_E1356}	0	1
3	2962	{MIPS_PB1000}	0	2
4	912	{PB1000_TFT}	1	3
# END BDD 2505 (T 4 386)

# BEGIN BDD 2506 (T 4 387)
BDD tree for {FB_E1356} && {MIPS_PB1500} || {FB_E1356} && {MIPS_PB1100} || (!(false) || ({PB1500_CRT})) && (!({PB1500_CRT}) || (false))
Variables: 3886. 
Variable ordering: 30, 579, 2779, 3017
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3017	{FB_E1356}	0	1
3	2779	{MIPS_PB1100}	0	2
4	579	{PB1500_CRT}	1	3
5	579	{PB1500_CRT}	1	2
6	30	{MIPS_PB1500}	4	5
# END BDD 2506 (T 4 387)

# BEGIN BDD 2507 (T 4 388)
BDD tree for {FB_E1356} && {MIPS_PB1500} || {FB_E1356} && {MIPS_PB1100} || (!(false) || ({PB1500_TFT})) && (!({PB1500_TFT}) || (false))
Variables: 3886. 
Variable ordering: 30, 1357, 2779, 3017
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3017	{FB_E1356}	0	1
3	2779	{MIPS_PB1100}	0	2
4	1357	{PB1500_TFT}	1	3
5	1357	{PB1500_TFT}	1	2
6	30	{MIPS_PB1500}	4	5
# END BDD 2507 (T 4 388)

# BEGIN BDD 2508 (T 4 389)
BDD tree for (!({X86} && {EMBEDDED}) || ({PC})) && (!({PC}) || ({X86} && {EMBEDDED}))
Variables: 3886. 
Variable ordering: 1118, 1244, 3174
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	1	0
3	1244	{X86}	1	2
4	3174	{EMBEDDED}	0	1
5	1244	{X86}	0	4
6	1118	{PC}	3	5
# END BDD 2508 (T 4 389)

# BEGIN BDD 2509 (T 4 390)
BDD tree for {NETDEVICES} && {HDLC} && {PCI} || (!(false) || ({PC300})) && (!({PC300}) || (false))
Variables: 3886. 
Variable ordering: 180, 210, 2196, 2801
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2801	{PC300}	1	0
3	2196	{NETDEVICES}	2	1
4	210	{PCI}	2	3
5	180	{HDLC}	2	4
# END BDD 2509 (T 4 390)

# BEGIN BDD 2510 (T 4 391)
BDD tree for {NETDEVICES} && {PC300} && {PPP_MULTILINK} && {PPP_SYNC_TTY} && {HDLC_PPP} || (!(false) || ({PC300_MLPPP})) && (!({PC300_MLPPP}) || (false))
Variables: 3886. 
Variable ordering: 136, 328, 610, 2196, 2801, 3344
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	328	{PC300_MLPPP}	1	0
3	3344	{HDLC_PPP}	0	1
4	2801	{PC300}	0	3
5	2196	{NETDEVICES}	0	4
6	610	{PPP_MULTILINK}	0	5
7	328	{PC300_MLPPP}	1	6
8	136	{PPP_SYNC_TTY}	2	7
# END BDD 2510 (T 4 391)

# BEGIN BDD 2511 (T 4 392)
BDD tree for (!({x312} || {x313} || {x314} || {x315} || {x316}) || ({PCCARD_NONSTATIC})) && (!({PCCARD_NONSTATIC}) || ({x312} || {x313} || {x314} || {x315} || {x316}))
Variables: 3886. 
Variable ordering: 1073, 3687, 3688, 3689, 3690, 3691
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3691	{x316}	1	0
3	3690	{x315}	2	0
4	3689	{x314}	3	0
5	3688	{x313}	4	0
6	3687	{x312}	5	0
7	3691	{x316}	0	1
8	3690	{x315}	7	1
9	3689	{x314}	8	1
10	3688	{x313}	9	1
11	3687	{x312}	10	1
12	1073	{PCCARD_NONSTATIC}	6	11
# END BDD 2511 (T 4 392)

# BEGIN BDD 2512 (T 4 393)
BDD tree for ({x312} || !({I82365} && {PCCARD} && {PCMCIA} && {ISA})) && (!({x312}) || {I82365} && {PCCARD} && {PCMCIA} && {ISA})
Variables: 3886. 
Variable ordering: 166, 935, 1185, 2001, 3687
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3687	{x312}	1	0
3	3687	{x312}	0	1
4	2001	{PCMCIA}	2	3
5	1185	{ISA}	2	4
6	935	{I82365}	2	5
7	166	{PCCARD}	2	6
# END BDD 2512 (T 4 393)

# BEGIN BDD 2513 (T 4 394)
BDD tree for ({x313} || !({PD6729} && {PCCARD} && {PCMCIA} && {PCI})) && (!({x313}) || {PD6729} && {PCCARD} && {PCMCIA} && {PCI})
Variables: 3886. 
Variable ordering: 130, 166, 210, 2001, 3688
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3688	{x313}	1	0
3	3688	{x313}	0	1
4	2001	{PCMCIA}	2	3
5	210	{PCI}	2	4
6	166	{PCCARD}	2	5
7	130	{PD6729}	2	6
# END BDD 2513 (T 4 394)

# BEGIN BDD 2514 (T 4 395)
BDD tree for ({x314} || !({I82092} && {PCCARD} && {PCMCIA} && {PCI})) && (!({x314}) || {I82092} && {PCCARD} && {PCMCIA} && {PCI})
Variables: 3886. 
Variable ordering: 166, 210, 336, 2001, 3689
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3689	{x314}	1	0
3	3689	{x314}	0	1
4	2001	{PCMCIA}	2	3
5	336	{I82092}	2	4
6	210	{PCI}	2	5
7	166	{PCCARD}	2	6
# END BDD 2514 (T 4 395)

# BEGIN BDD 2515 (T 4 396)
BDD tree for ({x315} || !({YENTA} && {PCCARD} && {PCI} && {CARDBUS})) && (!({x315}) || {YENTA} && {PCCARD} && {PCI} && {CARDBUS})
Variables: 3886. 
Variable ordering: 166, 210, 1679, 3253, 3690
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3690	{x315}	1	0
3	3690	{x315}	0	1
4	3253	{YENTA}	2	3
5	1679	{CARDBUS}	2	4
6	210	{PCI}	2	5
7	166	{PCCARD}	2	6
# END BDD 2515 (T 4 396)

# BEGIN BDD 2516 (T 4 397)
BDD tree for ({x316} || !({TCIC} && {PCCARD} && {PCMCIA})) && (!({x316}) || {TCIC} && {PCCARD} && {PCMCIA})
Variables: 3886. 
Variable ordering: 63, 166, 2001, 3691
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3691	{x316}	1	0
3	3691	{x316}	0	1
4	2001	{PCMCIA}	2	3
5	166	{PCCARD}	2	4
6	63	{TCIC}	2	5
# END BDD 2516 (T 4 397)

# BEGIN BDD 2517 (T 4 398)
BDD tree for {X86_VOYAGER} && {X86_VISWS} || (!({X86_VOYAGER} && {X86_VISWS}) || ({PCI})) && (!({PCI}) || ({X86_VOYAGER} && {X86_VISWS}))
Variables: 3886. 
Variable ordering: 210, 362, 1969
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	362	{X86_VISWS}	0	2
4	210	{PCI}	1	3
# END BDD 2517 (T 4 398)

# BEGIN BDD 2518 (T 4 399)
BDD tree for {NETDEVICES} && {HDLC} && {PCI} || (!(false) || ({PCI200SYN})) && (!({PCI200SYN}) || (false))
Variables: 3886. 
Variable ordering: 180, 210, 2196, 2645
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2645	{PCI200SYN}	1	0
3	2196	{NETDEVICES}	2	1
4	210	{PCI}	2	3
5	180	{HDLC}	2	4
# END BDD 2518 (T 4 399)

# BEGIN BDD 2519 (T 4 400)
BDD tree for {PCI} || (!(false) || ({PCIEPORTBUS})) && (!({PCIEPORTBUS}) || (false))
Variables: 3886. 
Variable ordering: 210, 678
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	678	{PCIEPORTBUS}	1	0
3	210	{PCI}	2	1
# END BDD 2519 (T 4 400)

# BEGIN BDD 2520 (T 4 401)
BDD tree for {WATCHDOG} && {PCI} || (!(false) || ({PCIPCWATCHDOG})) && (!({PCIPCWATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 158, 210, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	210	{PCI}	0	2
4	158	{PCIPCWATCHDOG}	1	3
# END BDD 2520 (T 4 401)

# BEGIN BDD 2521 (T 4 402)
BDD tree for {UML} && {NETDEVICES} && {ATMEL} && {PCI} || (!(false) || ({PCI_ATMEL})) && (!({PCI_ATMEL}) || (false))
Variables: 3886. 
Variable ordering: 210, 1787, 2196, 2228, 3226
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3226	{PCI_ATMEL}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1787	{ATMEL}	2	4
6	210	{PCI}	2	5
# END BDD 2521 (T 4 402)

# BEGIN BDD 2522 (T 4 403)
BDD tree for (!({X86_VISWS} && {PCI} && {PCI_GOBIOS} || {PCI_GOANY}) || ({PCI_BIOS})) && (!({PCI_BIOS}) || ({X86_VISWS} && {PCI} && {PCI_GOBIOS} || {PCI_GOANY}))
Variables: 3886. 
Variable ordering: 210, 362, 521, 2861, 3047
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2861	{PCI_BIOS}	1	0
3	3047	{PCI_GOBIOS}	1	0
4	3047	{PCI_GOBIOS}	0	1
5	2861	{PCI_BIOS}	3	4
6	2861	{PCI_BIOS}	0	1
7	521	{PCI_GOANY}	5	6
8	362	{X86_VISWS}	2	7
9	210	{PCI}	2	8
# END BDD 2522 (T 4 403)

# BEGIN BDD 2523 (T 4 404)
BDD tree for {PCI} && {DEBUG_KERNEL} || (!(false) || ({PCI_DEBUG})) && (!({PCI_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 86, 210, 1875
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1875	{DEBUG_KERNEL}	0	1
3	210	{PCI}	0	2
4	86	{PCI_DEBUG}	1	3
# END BDD 2523 (T 4 404)

# BEGIN BDD 2524 (T 4 405)
BDD tree for (!({PCI} && {PCI_GODIRECT} || {PCI_GOANY} || {X86_VISWS}) || ({PCI_DIRECT})) && (!({PCI_DIRECT}) || ({PCI} && {PCI_GODIRECT} || {PCI_GOANY} || {X86_VISWS}))
Variables: 3886. 
Variable ordering: 210, 362, 521, 2945, 2973
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2945	{PCI_DIRECT}	1	0
3	2973	{PCI_GODIRECT}	1	0
4	2973	{PCI_GODIRECT}	0	1
5	2945	{PCI_DIRECT}	3	4
6	2945	{PCI_DIRECT}	0	1
7	521	{PCI_GOANY}	5	6
8	362	{X86_VISWS}	7	6
9	210	{PCI}	2	8
# END BDD 2524 (T 4 405)

# BEGIN BDD 2525 (T 4 406)
BDD tree for {PCI} && {X86_VISWS} || (!(false) || ({PCI_GOANY})) && (!({PCI_GOANY}) || (false))
Variables: 3886. 
Variable ordering: 210, 362, 521
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	521	{PCI_GOANY}	1	0
3	362	{X86_VISWS}	2	1
4	210	{PCI}	2	3
# END BDD 2525 (T 4 406)

# BEGIN BDD 2526 (T 4 407)
BDD tree for {PCI} && {X86_VISWS} || (!(false) || ({PCI_GOBIOS})) && (!({PCI_GOBIOS}) || (false))
Variables: 3886. 
Variable ordering: 210, 362, 3047
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3047	{PCI_GOBIOS}	1	0
3	362	{X86_VISWS}	2	1
4	210	{PCI}	2	3
# END BDD 2526 (T 4 407)

# BEGIN BDD 2527 (T 4 408)
BDD tree for {PCI} && {X86_VISWS} || (!(false) || ({PCI_GODIRECT})) && (!({PCI_GODIRECT}) || (false))
Variables: 3886. 
Variable ordering: 210, 362, 2973
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2973	{PCI_GODIRECT}	1	0
3	362	{X86_VISWS}	2	1
4	210	{PCI}	2	3
# END BDD 2527 (T 4 408)

# BEGIN BDD 2528 (T 4 409)
BDD tree for {PCI} && {X86_VISWS} || (!(false) || ({PCI_GOMMCONFIG})) && (!({PCI_GOMMCONFIG}) || (false))
Variables: 3886. 
Variable ordering: 210, 362, 2694
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2694	{PCI_GOMMCONFIG}	1	0
3	362	{X86_VISWS}	2	1
4	210	{PCI}	2	3
# END BDD 2528 (T 4 409)

# BEGIN BDD 2529 (T 4 410)
BDD tree for {UML} && {NETDEVICES} && {PCI} && {HERMES} && {EXPERIMENTAL} || (!(false) || ({PCI_HERMES})) && (!({PCI_HERMES}) || (false))
Variables: 3886. 
Variable ordering: 54, 210, 1711, 2196, 2228, 3209
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3209	{HERMES}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	210	{PCI}	0	5
7	54	{PCI_HERMES}	1	6
# END BDD 2529 (T 4 410)

# BEGIN BDD 2530 (T 4 411)
BDD tree for {PCI} || (!(false) || ({PCI_LEGACY_PROC})) && (!({PCI_LEGACY_PROC}) || (false))
Variables: 3886. 
Variable ordering: 210, 2218
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2218	{PCI_LEGACY_PROC}	1	0
3	210	{PCI}	2	1
# END BDD 2530 (T 4 411)

# BEGIN BDD 2531 (T 4 412)
BDD tree for (!({PCI} && {ACPI} && {PCI_GOMMCONFIG} || {PCI_GOANY}) || ({PCI_MMCONFIG})) && (!({PCI_MMCONFIG}) || ({PCI} && {ACPI} && {PCI_GOMMCONFIG} || {PCI_GOANY}))
Variables: 3886. 
Variable ordering: 210, 521, 1817, 1869, 2694
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1817	{PCI_MMCONFIG}	1	0
3	2694	{PCI_GOMMCONFIG}	1	0
4	1869	{ACPI}	1	3
5	2694	{PCI_GOMMCONFIG}	0	1
6	1869	{ACPI}	0	5
7	1817	{PCI_MMCONFIG}	4	6
8	1869	{ACPI}	1	0
9	1869	{ACPI}	0	1
10	1817	{PCI_MMCONFIG}	8	9
11	521	{PCI_GOANY}	7	10
12	210	{PCI}	2	11
# END BDD 2531 (T 4 412)

# BEGIN BDD 2532 (T 4 413)
BDD tree for {PCI} && {X86_LOCAL_APIC} && {X86_IO_APIC} || {IA64} || (!(false) || ({PCI_MSI})) && (!({PCI_MSI}) || (false))
Variables: 3886. 
Variable ordering: 210, 566, 2292, 2980, 3191
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3191	{PCI_MSI}	1	0
3	2980	{IA64}	2	1
4	2292	{X86_LOCAL_APIC}	3	1
5	566	{X86_IO_APIC}	3	4
6	210	{PCI}	2	5
# END BDD 2532 (T 4 413)

# BEGIN BDD 2533 (T 4 414)
BDD tree for {PCI} || (!(false) || ({PCI_NAMES})) && (!({PCI_NAMES}) || (false))
Variables: 3886. 
Variable ordering: 210, 3329
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3329	{PCI_NAMES}	1	0
3	210	{PCI}	2	1
# END BDD 2533 (T 4 414)

# BEGIN BDD 2534 (T 4 415)
BDD tree for {PCCARD} || (!({PCCARD}) || ({PCMCIA})) && (!({PCMCIA}) || ({PCCARD}))
Variables: 3886. 
Variable ordering: 166, 2001
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2001	{PCMCIA}	1	0
3	166	{PCCARD}	2	1
# END BDD 2534 (T 4 415)

# BEGIN BDD 2535 (T 4 416)
BDD tree for {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA} || (!(false) || ({PCMCIA_3C574})) && (!({PCMCIA_3C574}) || (false))
Variables: 3886. 
Variable ordering: 1462, 1830, 2001, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2001	{PCMCIA}	0	3
5	1830	{NET_PCMCIA}	0	4
6	1462	{PCMCIA_3C574}	1	5
# END BDD 2535 (T 4 416)

# BEGIN BDD 2536 (T 4 417)
BDD tree for {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA} || (!(false) || ({PCMCIA_3C589})) && (!({PCMCIA_3C589}) || (false))
Variables: 3886. 
Variable ordering: 1606, 1830, 2001, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2001	{PCMCIA}	0	3
5	1830	{NET_PCMCIA}	0	4
6	1606	{PCMCIA_3C589}	1	5
# END BDD 2536 (T 4 417)

# BEGIN BDD 2537 (T 4 418)
BDD tree for {SCSI} && {PCMCIA} && {MODULES} && true && true && {64BIT} || (!(false) || ({PCMCIA_AHA152X})) && (!({PCMCIA_AHA152X}) || (false))
Variables: 3886. 
Variable ordering: 1725, 2001, 2021, 2271, 2567
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2021	{PCMCIA_AHA152X}	1	0
3	2567	{SCSI}	0	1
4	2271	{64BIT}	0	3
5	2021	{PCMCIA_AHA152X}	1	4
6	2001	{PCMCIA}	2	5
7	1725	{MODULES}	2	6
# END BDD 2537 (T 4 418)

# BEGIN BDD 2538 (T 4 419)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {ATMEL} && {PCMCIA} || (!(false) || ({PCMCIA_ATMEL})) && (!({PCMCIA_ATMEL}) || (false))
Variables: 3886. 
Variable ordering: 468, 1512, 1787, 2001, 2196, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1512	{PCMCIA_ATMEL}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2001	{PCMCIA}	0	4
6	1787	{ATMEL}	0	5
7	1512	{PCMCIA_ATMEL}	1	6
8	468	{NET_RADIO}	2	7
# END BDD 2538 (T 4 419)

# BEGIN BDD 2539 (T 4 420)
BDD tree for {PCCARD} && {SOC_AU1X00} && {PCMCIA} || (!(false) || ({PCMCIA_AU1X00})) && (!({PCMCIA_AU1X00}) || (false))
Variables: 3886. 
Variable ordering: 166, 2001, 2170, 2584
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2170	{PCMCIA_AU1X00}	1	0
3	2584	{SOC_AU1X00}	0	1
4	2170	{PCMCIA_AU1X00}	1	3
5	2001	{PCMCIA}	2	4
6	166	{PCCARD}	2	5
# END BDD 2539 (T 4 420)

# BEGIN BDD 2540 (T 4 421)
BDD tree for {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA} || (!(false) || ({PCMCIA_AXNET})) && (!({PCMCIA_AXNET}) || (false))
Variables: 3886. 
Variable ordering: 193, 1830, 2001, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2001	{PCMCIA}	0	3
5	1830	{NET_PCMCIA}	0	4
6	193	{PCMCIA_AXNET}	1	5
# END BDD 2540 (T 4 421)

# BEGIN BDD 2541 (T 4 422)
BDD tree for {PCCARD} || (!(false) || ({PCMCIA_DEBUG})) && (!({PCMCIA_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 166, 2078
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2078	{PCMCIA_DEBUG}	1	0
3	166	{PCCARD}	2	1
# END BDD 2541 (T 4 422)

# BEGIN BDD 2542 (T 4 423)
BDD tree for {SCSI} && {PCMCIA} && {MODULES} && true && true || (!(false) || ({PCMCIA_FDOMAIN})) && (!({PCMCIA_FDOMAIN}) || (false))
Variables: 3886. 
Variable ordering: 1725, 2001, 2550, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2550	{PCMCIA_FDOMAIN}	1	0
3	2567	{SCSI}	0	1
4	2550	{PCMCIA_FDOMAIN}	1	3
5	2001	{PCMCIA}	2	4
6	1725	{MODULES}	2	5
# END BDD 2542 (T 4 423)

# BEGIN BDD 2543 (T 4 424)
BDD tree for {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA} || (!(false) || ({PCMCIA_FMVJ18X})) && (!({PCMCIA_FMVJ18X}) || (false))
Variables: 3886. 
Variable ordering: 1830, 2001, 2196, 2228, 2480
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2480	{PCMCIA_FMVJ18X}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2001	{PCMCIA}	2	4
6	1830	{NET_PCMCIA}	2	5
# END BDD 2543 (T 4 424)

# BEGIN BDD 2544 (T 4 425)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {PCMCIA} && {HERMES} || (!(false) || ({PCMCIA_HERMES})) && (!({PCMCIA_HERMES}) || (false))
Variables: 3886. 
Variable ordering: 468, 672, 2001, 2196, 2228, 3209
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	672	{PCMCIA_HERMES}	1	0
3	3209	{HERMES}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2001	{PCMCIA}	0	5
7	672	{PCMCIA_HERMES}	1	6
8	468	{NET_RADIO}	2	7
# END BDD 2544 (T 4 425)

# BEGIN BDD 2545 (T 4 426)
BDD tree for {UML} && {NETDEVICES} && {NET_PCMCIA} && true && {TR} && {PCMCIA} && {64BIT} || (!(false) || ({PCMCIA_IBMTR})) && (!({PCMCIA_IBMTR}) || (false))
Variables: 3886. 
Variable ordering: 239, 1830, 2001, 2196, 2228, 2271, 3271
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3271	{PCMCIA_IBMTR}	1	0
3	2271	{64BIT}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2001	{PCMCIA}	2	5
7	1830	{NET_PCMCIA}	2	6
8	239	{TR}	2	7
# END BDD 2545 (T 4 426)

# BEGIN BDD 2546 (T 4 427)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {PCMCIA} || (!(false) || ({PCMCIA_NETWAVE})) && (!({PCMCIA_NETWAVE}) || (false))
Variables: 3886. 
Variable ordering: 468, 2001, 2196, 2228, 3364
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3364	{PCMCIA_NETWAVE}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2001	{PCMCIA}	2	4
6	468	{NET_RADIO}	2	5
# END BDD 2546 (T 4 427)

# BEGIN BDD 2547 (T 4 428)
BDD tree for {SCSI} && {PCMCIA} && {MODULES} && true && true && {64BIT} || (!(false) || ({PCMCIA_NINJA_SCSI})) && (!({PCMCIA_NINJA_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 1725, 1851, 2001, 2271, 2567
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1851	{PCMCIA_NINJA_SCSI}	1	0
3	2567	{SCSI}	0	1
4	2271	{64BIT}	0	3
5	2001	{PCMCIA}	0	4
6	1851	{PCMCIA_NINJA_SCSI}	1	5
7	1725	{MODULES}	2	6
# END BDD 2547 (T 4 428)

# BEGIN BDD 2548 (T 4 429)
BDD tree for {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA} || (!(false) || ({PCMCIA_NMCLAN})) && (!({PCMCIA_NMCLAN}) || (false))
Variables: 3886. 
Variable ordering: 1341, 1830, 2001, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2001	{PCMCIA}	0	3
5	1830	{NET_PCMCIA}	0	4
6	1341	{PCMCIA_NMCLAN}	1	5
# END BDD 2548 (T 4 429)

# BEGIN BDD 2549 (T 4 430)
BDD tree for {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA} || (!(false) || ({PCMCIA_PCNET})) && (!({PCMCIA_PCNET}) || (false))
Variables: 3886. 
Variable ordering: 203, 1830, 2001, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2001	{PCMCIA}	0	3
5	1830	{NET_PCMCIA}	0	4
6	203	{PCMCIA_PCNET}	1	5
# END BDD 2549 (T 4 430)

# BEGIN BDD 2550 (T 4 431)
BDD tree for (!({PCCARD} && {ISA} && {ARCH_SA1100} && {ARCH_CLPS711X}) || ({PCMCIA_PROBE})) && (!({PCMCIA_PROBE}) || ({PCCARD} && {ISA} && {ARCH_SA1100} && {ARCH_CLPS711X}))
Variables: 3886. 
Variable ordering: 166, 757, 1034, 1185, 2969
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	757	{PCMCIA_PROBE}	1	0
3	2969	{ARCH_CLPS711X}	1	0
4	1185	{ISA}	1	3
5	1034	{ARCH_SA1100}	1	4
6	2969	{ARCH_CLPS711X}	0	1
7	1185	{ISA}	0	6
8	1034	{ARCH_SA1100}	0	7
9	757	{PCMCIA_PROBE}	5	8
10	166	{PCCARD}	2	9
# END BDD 2550 (T 4 431)

# BEGIN BDD 2551 (T 4 432)
BDD tree for {PCCARD} && {ARM} && {ARCH_PXA} && {PCMCIA} || (!(false) || ({PCMCIA_PXA2XX})) && (!({PCMCIA_PXA2XX}) || (false))
Variables: 3886. 
Variable ordering: 166, 209, 970, 2001, 2866
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2866	{PCMCIA_PXA2XX}	1	0
3	2001	{PCMCIA}	2	1
4	970	{ARCH_PXA}	2	3
5	209	{ARM}	2	4
6	166	{PCCARD}	2	5
# END BDD 2551 (T 4 432)

# BEGIN BDD 2552 (T 4 433)
BDD tree for {SCSI} && {PCMCIA} && {MODULES} && true && true || (!(false) || ({PCMCIA_QLOGIC})) && (!({PCMCIA_QLOGIC}) || (false))
Variables: 3886. 
Variable ordering: 1455, 1725, 2001, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2001	{PCMCIA}	0	2
4	1725	{MODULES}	0	3
5	1455	{PCMCIA_QLOGIC}	1	4
# END BDD 2552 (T 4 433)

# BEGIN BDD 2553 (T 4 434)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {PCMCIA} || (!(false) || ({PCMCIA_RAYCS})) && (!({PCMCIA_RAYCS}) || (false))
Variables: 3886. 
Variable ordering: 468, 2001, 2196, 2228, 3131
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3131	{PCMCIA_RAYCS}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2001	{PCMCIA}	2	4
6	468	{NET_RADIO}	2	5
# END BDD 2553 (T 4 434)

# BEGIN BDD 2554 (T 4 435)
BDD tree for {PCCARD} && {ARM} && {ARCH_SA1100} && {PCMCIA} || (!(false) || ({PCMCIA_SA1100})) && (!({PCMCIA_SA1100}) || (false))
Variables: 3886. 
Variable ordering: 166, 209, 1034, 1652, 2001
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1652	{PCMCIA_SA1100}	1	0
3	2001	{PCMCIA}	0	1
4	1652	{PCMCIA_SA1100}	1	3
5	1034	{ARCH_SA1100}	2	4
6	209	{ARM}	2	5
7	166	{PCCARD}	2	6
# END BDD 2554 (T 4 435)

# BEGIN BDD 2555 (T 4 436)
BDD tree for {PCCARD} && {ARM} && {ARCH_SA1100} && {SA1111} && {PCMCIA} || (!(false) || ({PCMCIA_SA1111})) && (!({PCMCIA_SA1111}) || (false))
Variables: 3886. 
Variable ordering: 166, 209, 1034, 1754, 1805, 2001
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1754	{PCMCIA_SA1111}	1	0
3	2001	{PCMCIA}	0	1
4	1805	{SA1111}	0	3
5	1754	{PCMCIA_SA1111}	1	4
6	1034	{ARCH_SA1100}	2	5
7	209	{ARM}	2	6
8	166	{PCCARD}	2	7
# END BDD 2555 (T 4 436)

# BEGIN BDD 2556 (T 4 437)
BDD tree for {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA} || (!(false) || ({PCMCIA_SMC91C92})) && (!({PCMCIA_SMC91C92}) || (false))
Variables: 3886. 
Variable ordering: 1033, 1830, 2001, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2001	{PCMCIA}	0	3
5	1830	{NET_PCMCIA}	0	4
6	1033	{PCMCIA_SMC91C92}	1	5
# END BDD 2556 (T 4 437)

# BEGIN BDD 2557 (T 4 438)
BDD tree for {SCSI} && {PCMCIA} && {MODULES} && true && true || (!(false) || ({PCMCIA_SYM53C500})) && (!({PCMCIA_SYM53C500}) || (false))
Variables: 3886. 
Variable ordering: 1414, 1725, 2001, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2001	{PCMCIA}	0	2
4	1725	{MODULES}	0	3
5	1414	{PCMCIA_SYM53C500}	1	4
# END BDD 2557 (T 4 438)

# BEGIN BDD 2558 (T 4 439)
BDD tree for {PCCARD} && {VRC4171} && {PCMCIA} || (!(false) || ({PCMCIA_VRC4171})) && (!({PCMCIA_VRC4171}) || (false))
Variables: 3886. 
Variable ordering: 10, 166, 1989, 2001
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2001	{PCMCIA}	0	1
3	1989	{VRC4171}	0	2
4	166	{PCCARD}	0	3
5	10	{PCMCIA_VRC4171}	1	4
# END BDD 2558 (T 4 439)

# BEGIN BDD 2559 (T 4 440)
BDD tree for {PCCARD} && {CPU_VR41XX} && {PCI} && {PCMCIA} || (!(false) || ({PCMCIA_VRC4173})) && (!({PCMCIA_VRC4173}) || (false))
Variables: 3886. 
Variable ordering: 166, 210, 1566, 1680, 2001
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1680	{PCMCIA_VRC4173}	1	0
3	2001	{PCMCIA}	0	1
4	1680	{PCMCIA_VRC4173}	1	3
5	1566	{CPU_VR41XX}	2	4
6	210	{PCI}	2	5
7	166	{PCCARD}	2	6
# END BDD 2559 (T 4 440)

# BEGIN BDD 2560 (T 4 441)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {PCMCIA} || (!(false) || ({PCMCIA_WAVELAN})) && (!({PCMCIA_WAVELAN}) || (false))
Variables: 3886. 
Variable ordering: 468, 1229, 2001, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1229	{PCMCIA_WAVELAN}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2001	{PCMCIA}	0	4
6	1229	{PCMCIA_WAVELAN}	1	5
7	468	{NET_RADIO}	2	6
# END BDD 2560 (T 4 441)

# BEGIN BDD 2561 (T 4 442)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {EXPERIMENTAL} && {PCMCIA} || (!(false) || ({PCMCIA_WL3501})) && (!({PCMCIA_WL3501}) || (false))
Variables: 3886. 
Variable ordering: 468, 1711, 2001, 2185, 2196, 2228
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2185	{PCMCIA_WL3501}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2185	{PCMCIA_WL3501}	1	4
6	2001	{PCMCIA}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	468	{NET_RADIO}	2	7
# END BDD 2561 (T 4 442)

# BEGIN BDD 2562 (T 4 443)
BDD tree for {UML} && {NETDEVICES} && {NET_PCMCIA} && {PCMCIA} || (!(false) || ({PCMCIA_XIRC2PS})) && (!({PCMCIA_XIRC2PS}) || (false))
Variables: 3886. 
Variable ordering: 1830, 2001, 2049, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2049	{PCMCIA_XIRC2PS}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2049	{PCMCIA_XIRC2PS}	1	4
6	2001	{PCMCIA}	2	5
7	1830	{NET_PCMCIA}	2	6
# END BDD 2562 (T 4 443)

# BEGIN BDD 2563 (T 4 444)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {CARDBUS} || (!(false) || ({PCMCIA_XIRCOM})) && (!({PCMCIA_XIRCOM}) || (false))
Variables: 3886. 
Variable ordering: 210, 874, 1262, 1679, 2056, 2196, 2228, 2340
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2340	{NET_TULIP}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1679	{CARDBUS}	0	5
7	874	{PCMCIA_XIRCOM}	1	6
# END BDD 2563 (T 4 444)

# BEGIN BDD 2564 (T 4 445)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {CARDBUS} && {BROKEN_ON_SMP} || (!(false) || ({PCMCIA_XIRTULIP})) && (!({PCMCIA_XIRTULIP}) || (false))
Variables: 3886. 
Variable ordering: 210, 1262, 1679, 2056, 2196, 2228, 2340, 2982, 3044
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3044	{PCMCIA_XIRTULIP}	1	0
3	2982	{BROKEN_ON_SMP}	2	1
4	2340	{NET_TULIP}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	1679	{CARDBUS}	2	7
# END BDD 2564 (T 4 445)

# BEGIN BDD 2565 (T 4 446)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({PCNET32})) && (!({PCNET32}) || (false))
Variables: 3886. 
Variable ordering: 210, 1866, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1866	{PCNET32}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1866	{PCNET32}	1	5
7	210	{PCI}	2	6
# END BDD 2565 (T 4 446)

# BEGIN BDD 2566 (T 4 447)
BDD tree for {WATCHDOG} && {ISA} || (!(false) || ({PCWATCHDOG})) && (!({PCWATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 1185, 3150, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3150	{PCWATCHDOG}	1	0
3	3365	{WATCHDOG}	0	1
4	3150	{PCWATCHDOG}	1	3
5	1185	{ISA}	2	4
# END BDD 2566 (T 4 447)

# BEGIN BDD 2567 (T 4 448)
BDD tree for {PCCARD} && {PCMCIA} && {PCI} || (!(false) || ({PD6729})) && (!({PD6729}) || (false))
Variables: 3886. 
Variable ordering: 130, 166, 210, 2001
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2001	{PCMCIA}	0	1
3	210	{PCI}	0	2
4	166	{PCCARD}	0	3
5	130	{PD6729}	1	4
# END BDD 2567 (T 4 448)

# BEGIN BDD 2568 (T 4 449)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} && {BLK_DEV_PDC202XX_OLD} || (!(false) || ({PDC202XX_BURST})) && (!({PDC202XX_BURST}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2305, 2326, 3341
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2305	{PDC202XX_BURST}	1	0
3	3341	{BLK_DEV_PDC202XX_OLD}	0	1
4	2326	{BLK_DEV_IDEDMA_PCI}	0	3
5	2305	{PDC202XX_BURST}	1	4
6	1110	{IDE}	2	5
7	878	{BLK_DEV_IDE}	2	6
# END BDD 2568 (T 4 449)

# BEGIN BDD 2569 (T 4 450)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} && {BLK_DEV_PDC202XX_NEW} || (!(false) || ({PDC202XX_FORCE})) && (!({PDC202XX_FORCE}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 2326, 2422, 3302
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2422	{PDC202XX_FORCE}	1	0
3	3302	{BLK_DEV_PDC202XX_NEW}	0	1
4	2422	{PDC202XX_FORCE}	1	3
5	2326	{BLK_DEV_IDEDMA_PCI}	2	4
6	1110	{IDE}	2	5
7	878	{BLK_DEV_IDE}	2	6
# END BDD 2569 (T 4 450)

# BEGIN BDD 2570 (T 4 451)
BDD tree for {PARISC} && {SERIAL_MUX} && {VT} || (!(false) || ({PDC_CONSOLE})) && (!({PDC_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 79, 809, 2575, 2998
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2998	{SERIAL_MUX}	0	1
3	2575	{PARISC}	0	2
4	809	{VT}	0	3
5	79	{PDC_CONSOLE}	1	4
# END BDD 2570 (T 4 451)

# BEGIN BDD 2571 (T 4 452)
BDD tree for {PHONE} || (!(false) || ({PHONE_IXJ})) && (!({PHONE_IXJ}) || (false))
Variables: 3886. 
Variable ordering: 1346, 1825
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1825	{PHONE}	0	1
3	1346	{PHONE_IXJ}	1	2
# END BDD 2571 (T 4 452)

# BEGIN BDD 2572 (T 4 453)
BDD tree for {PHONE_IXJ} && {PCMCIA} || (!(false) || ({PHONE_IXJ_PCMCIA})) && (!({PHONE_IXJ_PCMCIA}) || (false))
Variables: 3886. 
Variable ordering: 1346, 2001, 2294
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2294	{PHONE_IXJ_PCMCIA}	1	0
3	2001	{PCMCIA}	2	1
4	1346	{PHONE_IXJ}	2	3
# END BDD 2572 (T 4 453)

# BEGIN BDD 2573 (T 4 454)
BDD tree for {NETDEVICES} && {PARPORT} || (!(false) || ({PLIP})) && (!({PLIP}) || (false))
Variables: 3886. 
Variable ordering: 863, 2158, 2196
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2158	{PLIP}	1	0
3	2196	{NETDEVICES}	0	1
4	2158	{PLIP}	1	3
5	863	{PARPORT}	2	4
# END BDD 2573 (T 4 454)

# BEGIN BDD 2574 (T 4 455)
BDD tree for {UML} && {NETDEVICES} && {PCI} && {HERMES} && {EXPERIMENTAL} || (!(false) || ({PLX_HERMES})) && (!({PLX_HERMES}) || (false))
Variables: 3886. 
Variable ordering: 210, 1513, 1711, 2196, 2228, 3209
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1513	{PLX_HERMES}	1	0
3	3209	{HERMES}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1711	{EXPERIMENTAL}	0	5
7	1513	{PLX_HERMES}	1	6
8	210	{PCI}	2	7
# END BDD 2574 (T 4 455)

# BEGIN BDD 2575 (T 4 456)
BDD tree for {X86_VOYAGER} || (!({PPC} || {MAC} && {PPC_PMAC} && {ADB_PMU} && {PMAC_PBOOK}) || ({PM})) && (!({PM}) || ({PPC} || {MAC} && {PPC_PMAC} && {ADB_PMU} && {PMAC_PBOOK}))
Variables: 3886. 
Variable ordering: 76, 1208, 1505, 1815, 1969, 1996, 2673
Vertices: 21
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	1815	{PM}	1	2
4	2673	{PPC}	1	0
5	1996	{ADB_PMU}	1	4
6	1969	{X86_VOYAGER}	5	1
7	2673	{PPC}	0	1
8	1996	{ADB_PMU}	0	7
9	1969	{X86_VOYAGER}	8	1
10	1815	{PM}	6	9
11	1505	{PPC_PMAC}	3	10
12	1208	{PMAC_PBOOK}	3	11
13	1996	{ADB_PMU}	1	0
14	1969	{X86_VOYAGER}	13	1
15	1996	{ADB_PMU}	0	1
17	1815	{PM}	14	16
16	1969	{X86_VOYAGER}	15	1
19	1208	{PMAC_PBOOK}	3	18
18	1505	{PPC_PMAC}	3	17
20	76	{MAC}	12	19
# END BDD 2575 (T 4 456)

# BEGIN BDD 2576 (T 4 457)
BDD tree for {PPC} || {MAC} && {PMAC_PBOOK} || (!(false) || ({PMAC_APM_EMU})) && (!({PMAC_APM_EMU}) || (false))
Variables: 3886. 
Variable ordering: 76, 1208, 1514, 2673
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1514	{PMAC_APM_EMU}	1	0
3	2673	{PPC}	0	1
4	1514	{PMAC_APM_EMU}	1	3
5	1208	{PMAC_PBOOK}	2	4
6	1208	{PMAC_PBOOK}	2	1
7	76	{MAC}	5	6
# END BDD 2576 (T 4 457)

# BEGIN BDD 2577 (T 4 458)
BDD tree for {PPC} || {MAC} && {ADB_PMU} || (!(false) || ({PMAC_BACKLIGHT})) && (!({PMAC_BACKLIGHT}) || (false))
Variables: 3886. 
Variable ordering: 76, 1996, 2446, 2673
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2446	{PMAC_BACKLIGHT}	1	0
3	2673	{PPC}	0	1
4	2446	{PMAC_BACKLIGHT}	1	3
5	1996	{ADB_PMU}	2	4
6	1996	{ADB_PMU}	2	1
7	76	{MAC}	5	6
# END BDD 2577 (T 4 458)

# BEGIN BDD 2578 (T 4 459)
BDD tree for {PPC} || {MAC} && {ADB_PMU} || (!(false) || ({PMAC_PBOOK})) && (!({PMAC_PBOOK}) || (false))
Variables: 3886. 
Variable ordering: 76, 1208, 1996, 2673
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2673	{PPC}	0	1
3	1996	{ADB_PMU}	0	2
4	1208	{PMAC_PBOOK}	1	3
5	1996	{ADB_PMU}	0	1
6	1208	{PMAC_PBOOK}	1	5
7	76	{MAC}	4	6
# END BDD 2578 (T 4 459)

# BEGIN BDD 2579 (T 4 460)
BDD tree for {PPC} || {MAC} && {PPC_PMAC64} || (!(false) || ({PMAC_SMU})) && (!({PMAC_SMU}) || (false))
Variables: 3886. 
Variable ordering: 76, 552, 1982, 2673
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2673	{PPC}	0	1
3	1982	{PPC_PMAC64}	0	2
4	552	{PMAC_SMU}	1	3
5	1982	{PPC_PMAC64}	0	1
6	552	{PMAC_SMU}	1	5
7	76	{MAC}	4	6
# END BDD 2579 (T 4 460)

# BEGIN BDD 2580 (T 4 461)
BDD tree for {X86_VOYAGER} && {PM} || (!(false) || ({PM_DEBUG})) && (!({PM_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 733, 1815, 1969
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	1815	{PM}	0	2
4	733	{PM_DEBUG}	1	3
# END BDD 2580 (T 4 461)

# BEGIN BDD 2581 (T 4 462)
BDD tree for {X86_VOYAGER} && {SOFTWARE_SUSPEND} || (!(false) || ({PM_STD_PARTITION})) && (!({PM_STD_PARTITION}) || (false))
Variables: 3886. 
Variable ordering: 1352, 1969, 3188
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3188	{SOFTWARE_SUSPEND}	0	1
3	1969	{X86_VOYAGER}	0	2
4	1352	{PM_STD_PARTITION}	1	3
# END BDD 2581 (T 4 462)

# BEGIN BDD 2582 (T 4 463)
BDD tree for {ISA} || {ACPI_BUS} || (!(false) || ({PNP})) && (!({PNP}) || (false))
Variables: 3886. 
Variable ordering: 298, 1185, 3327
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3327	{PNP}	1	0
3	1185	{ISA}	2	1
4	298	{ACPI_BUS}	3	1
# END BDD 2582 (T 4 463)

# BEGIN BDD 2583 (T 4 464)
BDD tree for {PNP} && {ACPI_BUS} && {EXPERIMENTAL} || (!({PNP} && {ACPI_BUS} && {EXPERIMENTAL}) || ({PNPACPI})) && (!({PNPACPI}) || ({PNP} && {ACPI_BUS} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 298, 1711, 2895, 3327
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2895	{PNPACPI}	1	0
3	3327	{PNP}	0	1
4	2895	{PNPACPI}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	298	{ACPI_BUS}	2	5
# END BDD 2583 (T 4 464)

# BEGIN BDD 2584 (T 4 465)
BDD tree for {PNP} && {ISA} && {X86} && {EXPERIMENTAL} || (!(false) || ({PNPBIOS})) && (!({PNPBIOS}) || (false))
Variables: 3886. 
Variable ordering: 1179, 1185, 1244, 1711, 3327
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3327	{PNP}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1244	{X86}	0	3
5	1185	{ISA}	0	4
6	1179	{PNPBIOS}	1	5
# END BDD 2584 (T 4 465)

# BEGIN BDD 2585 (T 4 466)
BDD tree for {PNPBIOS} && {PROC_FS} || (!(false) || ({PNPBIOS_PROC_FS})) && (!({PNPBIOS_PROC_FS}) || (false))
Variables: 3886. 
Variable ordering: 472, 1115, 1179
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1179	{PNPBIOS}	0	1
3	1115	{PROC_FS}	0	2
4	472	{PNPBIOS_PROC_FS}	1	3
# END BDD 2585 (T 4 466)

# BEGIN BDD 2586 (T 4 467)
BDD tree for {PNP} || (!(false) || ({PNP_DEBUG})) && (!({PNP_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 2545, 3327
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3327	{PNP}	0	1
3	2545	{PNP_DEBUG}	1	2
# END BDD 2586 (T 4 467)

# BEGIN BDD 2587 (T 4 468)
BDD tree for {NET} && {EXPERIMENTAL} || (!(false) || ({POSIX_MQUEUE})) && (!({POSIX_MQUEUE}) || (false))
Variables: 3886. 
Variable ordering: 1103, 1371, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1371	{NET}	0	2
4	1103	{POSIX_MQUEUE}	1	3
# END BDD 2587 (T 4 468)

# BEGIN BDD 2588 (T 4 469)
BDD tree for {PARPORT} || (!(false) || ({PPDEV})) && (!({PPDEV}) || (false))
Variables: 3886. 
Variable ordering: 863, 2674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2674	{PPDEV}	1	0
3	863	{PARPORT}	2	1
# END BDD 2588 (T 4 469)

# BEGIN BDD 2589 (T 4 470)
BDD tree for {NETDEVICES} || (!(false) || ({PPP})) && (!({PPP}) || (false))
Variables: 3886. 
Variable ordering: 2196, 2232
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2232	{PPP}	1	0
3	2196	{NETDEVICES}	2	1
# END BDD 2589 (T 4 470)

# BEGIN BDD 2590 (T 4 471)
BDD tree for {ATM} && {PPP} || (!(false) || ({PPPOATM})) && (!({PPPOATM}) || (false))
Variables: 3886. 
Variable ordering: 1901, 2232, 3297
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2232	{PPP}	0	2
4	1901	{PPPOATM}	1	3
# END BDD 2590 (T 4 471)

# BEGIN BDD 2591 (T 4 472)
BDD tree for {EXPERIMENTAL} && {PPP} || (!(false) || ({PPPOE})) && (!({PPPOE}) || (false))
Variables: 3886. 
Variable ordering: 1028, 1711, 2232
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2232	{PPP}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1028	{PPPOE}	1	3
# END BDD 2591 (T 4 472)

# BEGIN BDD 2592 (T 4 473)
BDD tree for {PPP} || (!(false) || ({PPP_ASYNC})) && (!({PPP_ASYNC}) || (false))
Variables: 3886. 
Variable ordering: 2232, 3098
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3098	{PPP_ASYNC}	1	0
3	2232	{PPP}	2	1
# END BDD 2592 (T 4 473)

# BEGIN BDD 2593 (T 4 474)
BDD tree for {PPP} || (!(false) || ({PPP_BSDCOMP})) && (!({PPP_BSDCOMP}) || (false))
Variables: 3886. 
Variable ordering: 366, 2232
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2232	{PPP}	0	1
3	366	{PPP_BSDCOMP}	1	2
# END BDD 2593 (T 4 474)

# BEGIN BDD 2594 (T 4 475)
BDD tree for {PPP} || (!(false) || ({PPP_DEFLATE})) && (!({PPP_DEFLATE}) || (false))
Variables: 3886. 
Variable ordering: 578, 2232
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2232	{PPP}	0	1
3	578	{PPP_DEFLATE}	1	2
# END BDD 2594 (T 4 475)

# BEGIN BDD 2595 (T 4 476)
BDD tree for {PPP} || (!(false) || ({PPP_FILTER})) && (!({PPP_FILTER}) || (false))
Variables: 3886. 
Variable ordering: 1810, 2232
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2232	{PPP}	0	1
3	1810	{PPP_FILTER}	1	2
# END BDD 2595 (T 4 476)

# BEGIN BDD 2596 (T 4 477)
BDD tree for {PPP} && {EXPERIMENTAL} || (!(false) || ({PPP_MULTILINK})) && (!({PPP_MULTILINK}) || (false))
Variables: 3886. 
Variable ordering: 610, 1711, 2232
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2232	{PPP}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	610	{PPP_MULTILINK}	1	3
# END BDD 2596 (T 4 477)

# BEGIN BDD 2597 (T 4 478)
BDD tree for {PPP} || (!(false) || ({PPP_SYNC_TTY})) && (!({PPP_SYNC_TTY}) || (false))
Variables: 3886. 
Variable ordering: 136, 2232
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2232	{PPP}	0	1
3	136	{PPP_SYNC_TTY}	1	2
# END BDD 2597 (T 4 478)

# BEGIN BDD 2598 (T 4 479)
BDD tree for {PREEMPT} || (!({PREEMPT}) || ({PREEMPT_BKL})) && (!({PREEMPT_BKL}) || ({PREEMPT}))
Variables: 3886. 
Variable ordering: 2727, 2977
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2977	{PREEMPT_BKL}	1	0
3	2727	{PREEMPT}	2	1
# END BDD 2598 (T 4 479)

# BEGIN BDD 2599 (T 4 480)
BDD tree for {PARPORT} || (!(false) || ({PRINTER})) && (!({PRINTER}) || (false))
Variables: 3886. 
Variable ordering: 97, 863
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	863	{PARPORT}	0	1
3	97	{PRINTER}	1	2
# END BDD 2599 (T 4 480)

# BEGIN BDD 2600 (T 4 481)
BDD tree for {EMBEDDED} || (!(true) || ({PRINTK})) && (!({PRINTK}) || (true))
Variables: 3886. 
Variable ordering: 2144, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	2144	{PRINTK}	2	1
# END BDD 2600 (T 4 481)

# BEGIN BDD 2601 (T 4 482)
BDD tree for {UML} && {NETDEVICES} && {PCI} && {NET_RADIO} && {EXPERIMENTAL} || (!(false) || ({PRISM54})) && (!({PRISM54}) || (false))
Variables: 3886. 
Variable ordering: 210, 468, 1711, 2196, 2228, 3151
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3151	{PRISM54}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	468	{NET_RADIO}	2	5
7	210	{PCI}	2	6
# END BDD 2601 (T 4 482)

# BEGIN BDD 2602 (T 4 483)
BDD tree for {PROC_FS} && {MMU} && {ARM} || (!(false) || ({PROC_KCORE})) && (!({PROC_KCORE}) || (false))
Variables: 3886. 
Variable ordering: 31, 209, 1115, 1480
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1480	{MMU}	0	1
3	1115	{PROC_FS}	0	2
4	209	{ARM}	0	3
5	31	{PROC_KCORE}	1	4
# END BDD 2602 (T 4 483)

# BEGIN BDD 2603 (T 4 484)
BDD tree for {EXPERIMENTAL} || (!(false) || ({PROFILING})) && (!({PROFILING}) || (false))
Variables: 3886. 
Variable ordering: 1291, 1711
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1291	{PROFILING}	1	2
# END BDD 2603 (T 4 484)

# BEGIN BDD 2604 (T 4 485)
BDD tree for {VT} && {SPARC32} || {SPARC64} || (!(false) || ({PROM_CONSOLE})) && (!({PROM_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 279, 809, 2407, 2470
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2470	{SPARC64}	0	1
3	2407	{SPARC32}	2	1
4	809	{VT}	0	3
5	279	{PROM_CONSOLE}	1	4
# END BDD 2604 (T 4 485)

# BEGIN BDD 2605 (T 4 486)
BDD tree for {UML} && {NETDEVICES} && {TR} && {TMS380TR} && {ISA} || (!(false) || ({PROTEON})) && (!({PROTEON}) || (false))
Variables: 3886. 
Variable ordering: 239, 1185, 1962, 2196, 2228, 2864
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1962	{PROTEON}	1	0
3	2864	{TMS380TR}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1962	{PROTEON}	1	5
7	1185	{ISA}	2	6
8	239	{TR}	2	7
# END BDD 2605 (T 4 486)

# BEGIN BDD 2606 (T 4 487)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {PSS_HAVE_BOOT} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {PSS_HAVE_BOOT}) || ({PSS_BOOT_FILE})) && (!({PSS_BOOT_FILE}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {PSS_HAVE_BOOT}))
Variables: 3886. 
Variable ordering: 1128, 1228, 2059, 2407, 2413, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2413	{PSS_HAVE_BOOT}	0	3
5	2407	{SPARC32}	0	4
6	2413	{PSS_HAVE_BOOT}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	1128	{PSS_BOOT_FILE}	1	8
# END BDD 2606 (T 4 487)

# BEGIN BDD 2607 (T 4 488)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PSS} && {STANDALONE} || (!(false) || ({PSS_HAVE_BOOT})) && (!({PSS_HAVE_BOOT}) || (false))
Variables: 3886. 
Variable ordering: 444, 1228, 2059, 2407, 2413, 2470, 2770, 2808
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2413	{PSS_HAVE_BOOT}	1	0
3	2808	{STANDALONE}	0	1
4	2770	{M68K}	0	3
5	2470	{SPARC64}	0	4
6	2413	{PSS_HAVE_BOOT}	1	5
7	2407	{SPARC32}	2	6
8	2413	{PSS_HAVE_BOOT}	1	4
9	2059	{BROKEN}	7	8
10	1228	{SOUND}	2	9
11	444	{SOUND_PSS}	2	10
# END BDD 2607 (T 4 488)

# BEGIN BDD 2608 (T 4 489)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PSS} || (!(false) || ({PSS_MIXER})) && (!({PSS_MIXER}) || (false))
Variables: 3886. 
Variable ordering: 444, 1228, 2059, 2407, 2427, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2427	{PSS_MIXER}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2427	{PSS_MIXER}	1	4
6	2407	{SPARC32}	2	5
7	2427	{PSS_MIXER}	1	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
10	444	{SOUND_PSS}	2	9
# END BDD 2608 (T 4 489)

# BEGIN BDD 2609 (T 4 490)
BDD tree for {ARCH_S390} && {NETDEVICES} && {IP_MULTICAST} && {QDIO} || (!(false) || ({QETH})) && (!({QETH}) || (false))
Variables: 3886. 
Variable ordering: 403, 2196, 2728, 3177, 3335
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3335	{IP_MULTICAST}	0	1
3	3177	{QDIO}	0	2
4	2728	{ARCH_S390}	0	3
5	2196	{NETDEVICES}	0	4
6	403	{QETH}	1	5
# END BDD 2609 (T 4 490)

# BEGIN BDD 2610 (T 4 491)
BDD tree for {NETDEVICES} && {ARCH_S390} && {QETH} || {QETH} && {IPV6} || (!(false) || ({QETH_IPV6})) && (!({QETH_IPV6}) || (false))
Variables: 3886. 
Variable ordering: 403, 1437, 2196, 2728, 3334
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3334	{QETH_IPV6}	1	0
3	2728	{ARCH_S390}	2	1
4	2196	{NETDEVICES}	2	3
5	403	{QETH}	2	4
# END BDD 2610 (T 4 491)

# BEGIN BDD 2611 (T 4 492)
BDD tree for {NETDEVICES} && {ARCH_S390} && {QETH} || (!(false) || ({QETH_PERF_STATS})) && (!({QETH_PERF_STATS}) || (false))
Variables: 3886. 
Variable ordering: 403, 1610, 2196, 2728
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1610	{QETH_PERF_STATS}	1	0
3	2728	{ARCH_S390}	0	1
4	2196	{NETDEVICES}	0	3
5	1610	{QETH_PERF_STATS}	1	4
6	403	{QETH}	2	5
# END BDD 2611 (T 4 492)

# BEGIN BDD 2612 (T 4 493)
BDD tree for {NETDEVICES} && {ARCH_S390} && {QETH} || {QETH} && {VLAN_8021Q} || (!(false) || ({QETH_VLAN})) && (!({QETH_VLAN}) || (false))
Variables: 3886. 
Variable ordering: 403, 414, 1012, 2196, 2728
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	414	{QETH_VLAN}	1	0
3	2728	{ARCH_S390}	0	1
4	2196	{NETDEVICES}	0	3
5	414	{QETH_VLAN}	1	4
6	403	{QETH}	2	5
# END BDD 2612 (T 4 493)

# BEGIN BDD 2613 (T 4 494)
BDD tree for {QUOTA} || (!(false) || ({QFMT_V1})) && (!({QFMT_V1}) || (false))
Variables: 3886. 
Variable ordering: 103, 229
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	229	{QUOTA}	0	1
3	103	{QFMT_V1}	1	2
# END BDD 2613 (T 4 494)

# BEGIN BDD 2614 (T 4 495)
BDD tree for {QUOTA} || (!(false) || ({QFMT_V2})) && (!({QFMT_V2}) || (false))
Variables: 3886. 
Variable ordering: 229, 1188
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1188	{QFMT_V2}	1	0
3	229	{QUOTA}	2	1
# END BDD 2614 (T 4 495)

# BEGIN BDD 2615 (T 4 496)
BDD tree for {QNX4FS_FS} && {EXPERIMENTAL} && {BROKEN} || (!(false) || ({QNX4FS_RW})) && (!({QNX4FS_RW}) || (false))
Variables: 3886. 
Variable ordering: 479, 1410, 1711, 2059
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1410	{QNX4FS_RW}	1	0
3	2059	{BROKEN}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1410	{QNX4FS_RW}	1	4
6	479	{QNX4FS_FS}	2	5
# END BDD 2615 (T 4 496)

# BEGIN BDD 2616 (T 4 497)
BDD tree for {IT8712} || (!(false) || ({QTRONIX_KEYBOARD})) && (!({QTRONIX_KEYBOARD}) || (false))
Variables: 3886. 
Variable ordering: 1464, 2992
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2992	{QTRONIX_KEYBOARD}	1	0
3	1464	{IT8712}	2	1
# END BDD 2616 (T 4 497)

# BEGIN BDD 2617 (T 4 498)
BDD tree for (!({XFS_QUOTA} || {QUOTA}) || ({QUOTACTL})) && (!({QUOTACTL}) || ({XFS_QUOTA} || {QUOTA}))
Variables: 3886. 
Variable ordering: 229, 423, 1013
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1013	{QUOTACTL}	1	0
3	1013	{QUOTACTL}	0	1
4	423	{XFS_QUOTA}	2	3
5	229	{QUOTA}	4	3
# END BDD 2617 (T 4 498)

# BEGIN BDD 2618 (T 4 499)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({R8169})) && (!({R8169}) || (false))
Variables: 3886. 
Variable ordering: 210, 608, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	608	{R8169}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	608	{R8169}	1	4
6	210	{PCI}	2	5
# END BDD 2618 (T 4 499)

# BEGIN BDD 2619 (T 4 500)
BDD tree for {NETDEVICES} && {UML} && {R8169} && {EXPERIMENTAL} || (!(false) || ({R8169_NAPI})) && (!({R8169_NAPI}) || (false))
Variables: 3886. 
Variable ordering: 608, 1711, 2196, 2228, 2389
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2389	{R8169_NAPI}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	608	{R8169}	2	5
# END BDD 2619 (T 4 500)

# BEGIN BDD 2620 (T 4 501)
BDD tree for {NETDEVICES} && {UML} && {R8169} && {VLAN_8021Q} || (!(false) || ({R8169_VLAN})) && (!({R8169_VLAN}) || (false))
Variables: 3886. 
Variable ordering: 249, 608, 1012, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	1012	{VLAN_8021Q}	0	3
5	608	{R8169}	0	4
6	249	{R8169_VLAN}	1	5
# END BDD 2620 (T 4 501)

# BEGIN BDD 2621 (T 4 502)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_AZTECH})) && (!({RADIO_AZTECH}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2259, 3121
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3121	{RADIO_AZTECH}	1	0
3	2259	{VIDEO_DEV}	2	1
4	1185	{ISA}	2	3
# END BDD 2621 (T 4 502)

# BEGIN BDD 2622 (T 4 503)
BDD tree for {VIDEO_DEV} && {RADIO_AZTECH} || (!(false) || ({RADIO_AZTECH_PORT})) && (!({RADIO_AZTECH_PORT}) || ({VIDEO_DEV} && {RADIO_AZTECH}))
Variables: 3886. 
Variable ordering: 2259, 2566, 3121
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2566	{RADIO_AZTECH_PORT}	1	0
3	3121	{RADIO_AZTECH}	0	1
4	2566	{RADIO_AZTECH_PORT}	1	3
5	2259	{VIDEO_DEV}	2	4
# END BDD 2622 (T 4 503)

# BEGIN BDD 2623 (T 4 504)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_CADET})) && (!({RADIO_CADET}) || (false))
Variables: 3886. 
Variable ordering: 955, 1185, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1185	{ISA}	0	2
4	955	{RADIO_CADET}	1	3
# END BDD 2623 (T 4 504)

# BEGIN BDD 2624 (T 4 505)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_GEMTEK})) && (!({RADIO_GEMTEK}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2259, 2961
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2961	{RADIO_GEMTEK}	1	0
3	2259	{VIDEO_DEV}	2	1
4	1185	{ISA}	2	3
# END BDD 2624 (T 4 505)

# BEGIN BDD 2625 (T 4 506)
BDD tree for {VIDEO_DEV} && {PCI} || (!(false) || ({RADIO_GEMTEK_PCI})) && (!({RADIO_GEMTEK_PCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 2259, 3065
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3065	{RADIO_GEMTEK_PCI}	1	0
3	2259	{VIDEO_DEV}	2	1
4	210	{PCI}	2	3
# END BDD 2625 (T 4 506)

# BEGIN BDD 2626 (T 4 507)
BDD tree for {VIDEO_DEV} && {RADIO_GEMTEK} || (!(false) || ({RADIO_GEMTEK_PORT})) && (!({RADIO_GEMTEK_PORT}) || ({VIDEO_DEV} && {RADIO_GEMTEK} && {34c}))
Variables: 3886. 
Variable ordering: 1378, 2259, 2961, 3001
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3001	{RADIO_GEMTEK_PORT}	1	0
3	2961	{RADIO_GEMTEK}	2	1
4	2259	{VIDEO_DEV}	2	3
# END BDD 2626 (T 4 507)

# BEGIN BDD 2627 (T 4 508)
BDD tree for {VIDEO_DEV} || (!(false) || ({RADIO_MAESTRO})) && (!({RADIO_MAESTRO}) || (false))
Variables: 3886. 
Variable ordering: 167, 2259
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	167	{RADIO_MAESTRO}	1	2
# END BDD 2627 (T 4 508)

# BEGIN BDD 2628 (T 4 509)
BDD tree for {VIDEO_DEV} && {PCI} || (!(false) || ({RADIO_MAXIRADIO})) && (!({RADIO_MAXIRADIO}) || (false))
Variables: 3886. 
Variable ordering: 210, 2259, 2300
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2300	{RADIO_MAXIRADIO}	1	0
3	2259	{VIDEO_DEV}	2	1
4	210	{PCI}	2	3
# END BDD 2628 (T 4 509)

# BEGIN BDD 2629 (T 4 510)
BDD tree for {ISA} && {VIDEO_DEV} && {SOUND_ACI_MIXER} || (!(false) || ({RADIO_MIROPCM20})) && (!({RADIO_MIROPCM20}) || (false))
Variables: 3886. 
Variable ordering: 1143, 1185, 1289, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1289	{SOUND_ACI_MIXER}	0	2
4	1185	{ISA}	0	3
5	1143	{RADIO_MIROPCM20}	1	4
# END BDD 2629 (T 4 510)

# BEGIN BDD 2630 (T 4 511)
BDD tree for {VIDEO_DEV} && {RADIO_MIROPCM20} && {EXPERIMENTAL} || (!(false) || ({RADIO_MIROPCM20_RDS})) && (!({RADIO_MIROPCM20_RDS}) || (false))
Variables: 3886. 
Variable ordering: 1143, 1711, 2259, 2820
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2820	{RADIO_MIROPCM20_RDS}	1	0
3	2259	{VIDEO_DEV}	2	1
4	1711	{EXPERIMENTAL}	2	3
5	1143	{RADIO_MIROPCM20}	2	4
# END BDD 2630 (T 4 511)

# BEGIN BDD 2631 (T 4 512)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_RTRACK})) && (!({RADIO_RTRACK}) || (false))
Variables: 3886. 
Variable ordering: 299, 1185, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1185	{ISA}	0	2
4	299	{RADIO_RTRACK}	1	3
# END BDD 2631 (T 4 512)

# BEGIN BDD 2632 (T 4 513)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_RTRACK2})) && (!({RADIO_RTRACK2}) || (false))
Variables: 3886. 
Variable ordering: 350, 1185, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1185	{ISA}	0	2
4	350	{RADIO_RTRACK2}	1	3
# END BDD 2632 (T 4 513)

# BEGIN BDD 2633 (T 4 514)
BDD tree for {VIDEO_DEV} && {RADIO_RTRACK2} || (!(false) || ({RADIO_RTRACK2_PORT})) && (!({RADIO_RTRACK2_PORT}) || ({VIDEO_DEV} && {RADIO_RTRACK2} && {30c}))
Variables: 3886. 
Variable ordering: 350, 539, 1759, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	539	{RADIO_RTRACK2_PORT}	1	0
3	2259	{VIDEO_DEV}	0	1
4	539	{RADIO_RTRACK2_PORT}	1	3
5	350	{RADIO_RTRACK2}	2	4
# END BDD 2633 (T 4 514)

# BEGIN BDD 2634 (T 4 515)
BDD tree for {VIDEO_DEV} && {RADIO_RTRACK} || (!(false) || ({RADIO_RTRACK_PORT})) && (!({RADIO_RTRACK_PORT}) || ({VIDEO_DEV} && {RADIO_RTRACK} && {20f}))
Variables: 3886. 
Variable ordering: 299, 1401, 2259, 2365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1401	{RADIO_RTRACK_PORT}	1	0
3	2259	{VIDEO_DEV}	0	1
4	1401	{RADIO_RTRACK_PORT}	1	3
5	299	{RADIO_RTRACK}	2	4
# END BDD 2634 (T 4 515)

# BEGIN BDD 2635 (T 4 516)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_SF16FMI})) && (!({RADIO_SF16FMI}) || (false))
Variables: 3886. 
Variable ordering: 307, 1185, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1185	{ISA}	0	2
4	307	{RADIO_SF16FMI}	1	3
# END BDD 2635 (T 4 516)

# BEGIN BDD 2636 (T 4 517)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_SF16FMR2})) && (!({RADIO_SF16FMR2}) || (false))
Variables: 3886. 
Variable ordering: 36, 1185, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1185	{ISA}	0	2
4	36	{RADIO_SF16FMR2}	1	3
# END BDD 2636 (T 4 517)

# BEGIN BDD 2637 (T 4 518)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_TERRATEC})) && (!({RADIO_TERRATEC}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2259, 2630
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2630	{RADIO_TERRATEC}	1	0
3	2259	{VIDEO_DEV}	2	1
4	1185	{ISA}	2	3
# END BDD 2637 (T 4 518)

# BEGIN BDD 2638 (T 4 519)
BDD tree for {VIDEO_DEV} && {RADIO_TERRATEC} || (!(false) || ({RADIO_TERRATEC_PORT})) && (!({RADIO_TERRATEC_PORT}) || ({VIDEO_DEV} && {RADIO_TERRATEC}))
Variables: 3886. 
Variable ordering: 1882, 2259, 2630
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2630	{RADIO_TERRATEC}	0	1
3	2259	{VIDEO_DEV}	0	2
4	1882	{RADIO_TERRATEC_PORT}	1	3
# END BDD 2638 (T 4 519)

# BEGIN BDD 2639 (T 4 520)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_TRUST})) && (!({RADIO_TRUST}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2259, 3261
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3261	{RADIO_TRUST}	1	0
3	2259	{VIDEO_DEV}	2	1
4	1185	{ISA}	2	3
# END BDD 2639 (T 4 520)

# BEGIN BDD 2640 (T 4 521)
BDD tree for {VIDEO_DEV} && {RADIO_TRUST} || (!(false) || ({RADIO_TRUST_PORT})) && (!({RADIO_TRUST_PORT}) || ({VIDEO_DEV} && {RADIO_TRUST}))
Variables: 3886. 
Variable ordering: 1241, 2259, 3261
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3261	{RADIO_TRUST}	0	1
3	2259	{VIDEO_DEV}	0	2
4	1241	{RADIO_TRUST_PORT}	1	3
# END BDD 2640 (T 4 521)

# BEGIN BDD 2641 (T 4 522)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_TYPHOON})) && (!({RADIO_TYPHOON}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2154, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2154	{RADIO_TYPHOON}	1	0
3	2259	{VIDEO_DEV}	0	1
4	2154	{RADIO_TYPHOON}	1	3
5	1185	{ISA}	2	4
# END BDD 2641 (T 4 522)

# BEGIN BDD 2642 (T 4 523)
BDD tree for {VIDEO_DEV} && {RADIO_TYPHOON} || (!(false) || ({RADIO_TYPHOON_MUTEFREQ})) && (!({RADIO_TYPHOON_MUTEFREQ}) || ({VIDEO_DEV} && {RADIO_TYPHOON}))
Variables: 3886. 
Variable ordering: 1200, 2154, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	2154	{RADIO_TYPHOON}	0	2
4	1200	{RADIO_TYPHOON_MUTEFREQ}	1	3
# END BDD 2642 (T 4 523)

# BEGIN BDD 2643 (T 4 524)
BDD tree for {VIDEO_DEV} && {RADIO_TYPHOON} || (!(false) || ({RADIO_TYPHOON_PORT})) && (!({RADIO_TYPHOON_PORT}) || ({VIDEO_DEV} && {RADIO_TYPHOON}))
Variables: 3886. 
Variable ordering: 1109, 2154, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	2154	{RADIO_TYPHOON}	0	2
4	1109	{RADIO_TYPHOON_PORT}	1	3
# END BDD 2643 (T 4 524)

# BEGIN BDD 2644 (T 4 525)
BDD tree for {VIDEO_DEV} && {PROC_FS} && {RADIO_TYPHOON} || (!(false) || ({RADIO_TYPHOON_PROC_FS})) && (!({RADIO_TYPHOON_PROC_FS}) || (false))
Variables: 3886. 
Variable ordering: 612, 1115, 2154, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	2154	{RADIO_TYPHOON}	0	2
4	1115	{PROC_FS}	0	3
5	612	{RADIO_TYPHOON_PROC_FS}	1	4
# END BDD 2644 (T 4 525)

# BEGIN BDD 2645 (T 4 526)
BDD tree for {ISA} && {VIDEO_DEV} || (!(false) || ({RADIO_ZOLTRIX})) && (!({RADIO_ZOLTRIX}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2141, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2141	{RADIO_ZOLTRIX}	1	0
3	2259	{VIDEO_DEV}	0	1
4	2141	{RADIO_ZOLTRIX}	1	3
5	1185	{ISA}	2	4
# END BDD 2645 (T 4 526)

# BEGIN BDD 2646 (T 5 1)
BDD tree for {VIDEO_DEV} && {RADIO_ZOLTRIX} || (!(false) || ({RADIO_ZOLTRIX_PORT})) && (!({RADIO_ZOLTRIX_PORT}) || ({VIDEO_DEV} && {RADIO_ZOLTRIX} && {20c})) && true || (!(false) || ({RAW_DRIVER})) && (!({RAW_DRIVER}) || (false)) && true || (!(false) || ({REISERFS_FS})) && (!({REISERFS_FS}) || (false)) && true || (!(false) || ({ROMFS_FS})) && (!({ROMFS_FS}) || (false)) && true || (!({USB_STORAGE} && {USB}) || ({SCSI})) && (!({SCSI}) || ({USB_STORAGE} && {USB})) && true || (!(false) || ({SECURITY})) && (!({SECURITY}) || (false)) && true || (!(false) || ({SERIAL_NONSTANDARD})) && (!({SERIAL_NONSTANDARD}) || (false)) && true || (!(false) || ({SMP})) && (!({SMP}) || (false))
Variables: 3886. 
Variable ordering: 535, 607, 833, 1053, 1323, 1489, 1947, 2141, 2259, 2567, 2705, 2837, 2971
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	2141	{RADIO_ZOLTRIX}	0	2
4	833	{RADIO_ZOLTRIX_PORT}	1	3
# END BDD 2646 (T 5 1)

# BEGIN BDD 2647 (T 5 2)
BDD tree for (!(true) || ({RAMFS})) && (!({RAMFS}) || (true))
Variables: 3886. 
Variable ordering: 3144
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3144	{RAMFS}	0	1
# END BDD 2647 (T 5 2)

# BEGIN BDD 2648 (T 5 3)
BDD tree for (!(false) || ({REED_SOLOMON})) && (!({REED_SOLOMON}) || ({MTD_NAND_RTC_FROM4} && {MTD} && {MTD_NAND} && {SH_SOLUTION_ENGINE} || {MTD_NAND_DISKONCHIP} && {MTD} && {MTD_NAND} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 551, 1711, 2094, 2101, 2379, 2553, 2891
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2101	{REED_SOLOMON}	1	0
3	2891	{MTD_NAND}	0	1
4	2553	{MTD_NAND_RTC_FROM4}	0	3
5	2101	{REED_SOLOMON}	1	4
6	2094	{SH_SOLUTION_ENGINE}	2	5
7	2379	{MTD_NAND_DISKONCHIP}	0	3
8	2101	{REED_SOLOMON}	1	7
9	2379	{MTD_NAND_DISKONCHIP}	4	3
10	2101	{REED_SOLOMON}	1	9
11	2094	{SH_SOLUTION_ENGINE}	8	10
12	1711	{EXPERIMENTAL}	6	11
13	551	{MTD}	2	12
# END BDD 2648 (T 5 3)

# BEGIN BDD 2649 (T 5 4)
BDD tree for (!(false) || ({REED_SOLOMON_DEC16})) && (!({REED_SOLOMON_DEC16}) || ({MTD_NAND_DISKONCHIP} && {MTD} && {MTD_NAND} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 551, 1206, 1711, 2379, 2891
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1206	{REED_SOLOMON_DEC16}	1	0
3	2891	{MTD_NAND}	0	1
4	2379	{MTD_NAND_DISKONCHIP}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1206	{REED_SOLOMON_DEC16}	1	5
7	551	{MTD}	2	6
# END BDD 2649 (T 5 4)

# BEGIN BDD 2650 (T 5 5)
BDD tree for (!(false) || ({REED_SOLOMON_DEC8})) && (!({REED_SOLOMON_DEC8}) || ({MTD_NAND_RTC_FROM4} && {MTD} && {MTD_NAND} && {SH_SOLUTION_ENGINE}))
Variables: 3886. 
Variable ordering: 551, 1993, 2094, 2553, 2891
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1993	{REED_SOLOMON_DEC8}	1	0
3	2891	{MTD_NAND}	0	1
4	2553	{MTD_NAND_RTC_FROM4}	0	3
5	2094	{SH_SOLUTION_ENGINE}	0	4
6	1993	{REED_SOLOMON_DEC8}	1	5
7	551	{MTD}	2	6
# END BDD 2650 (T 5 5)

# BEGIN BDD 2651 (T 5 6)
BDD tree for (!(false) || ({REED_SOLOMON_ENC16})) && (!({REED_SOLOMON_ENC16}) || (false))
Variables: 3886. 
Variable ordering: 201
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	201	{REED_SOLOMON_ENC16}	1	0
# END BDD 2651 (T 5 6)

# BEGIN BDD 2652 (T 5 7)
BDD tree for (!(false) || ({REED_SOLOMON_ENC8})) && (!({REED_SOLOMON_ENC8}) || (false))
Variables: 3886. 
Variable ordering: 1794
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1794	{REED_SOLOMON_ENC8}	1	0
# END BDD 2652 (T 5 7)

# BEGIN BDD 2653 (T 5 8)
BDD tree for {EXPERIMENTAL} || (!(false) || ({REGPARM})) && (!({REGPARM}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1870
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1870	{REGPARM}	1	0
3	1711	{EXPERIMENTAL}	2	1
# END BDD 2653 (T 5 8)

# BEGIN BDD 2654 (T 5 9)
BDD tree for {REISERFS_FS} || (!(false) || ({REISERFS_CHECK})) && (!({REISERFS_CHECK}) || (false))
Variables: 3886. 
Variable ordering: 1489, 2106
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2106	{REISERFS_CHECK}	1	0
3	1489	{REISERFS_FS}	2	1
# END BDD 2654 (T 5 9)

# BEGIN BDD 2655 (T 5 10)
BDD tree for {REISERFS_FS_XATTR} || (!(false) || ({REISERFS_FS_POSIX_ACL})) && (!({REISERFS_FS_POSIX_ACL}) || (false))
Variables: 3886. 
Variable ordering: 119, 2943
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2943	{REISERFS_FS_XATTR}	0	1
3	119	{REISERFS_FS_POSIX_ACL}	1	2
# END BDD 2655 (T 5 10)

# BEGIN BDD 2656 (T 5 11)
BDD tree for {REISERFS_FS_XATTR} || (!(false) || ({REISERFS_FS_SECURITY})) && (!({REISERFS_FS_SECURITY}) || (false))
Variables: 3886. 
Variable ordering: 1520, 2943
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2943	{REISERFS_FS_XATTR}	0	1
3	1520	{REISERFS_FS_SECURITY}	1	2
# END BDD 2656 (T 5 11)

# BEGIN BDD 2657 (T 5 12)
BDD tree for {REISERFS_FS} || (!(false) || ({REISERFS_FS_XATTR})) && (!({REISERFS_FS_XATTR}) || (false))
Variables: 3886. 
Variable ordering: 1489, 2943
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2943	{REISERFS_FS_XATTR}	1	0
3	1489	{REISERFS_FS}	2	1
# END BDD 2657 (T 5 12)

# BEGIN BDD 2658 (T 5 13)
BDD tree for {REISERFS_FS} || (!(false) || ({REISERFS_PROC_INFO})) && (!({REISERFS_PROC_INFO}) || (false))
Variables: 3886. 
Variable ordering: 1489, 2875
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2875	{REISERFS_PROC_INFO}	1	0
3	1489	{REISERFS_FS}	2	1
# END BDD 2658 (T 5 13)

# BEGIN BDD 2659 (T 5 14)
BDD tree for {SERIAL_NONSTANDARD} && {BROKEN_ON_SMP} || (!(false) || ({RIO})) && (!({RIO}) || (false))
Variables: 3886. 
Variable ordering: 1677, 2837, 2982
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2982	{BROKEN_ON_SMP}	0	1
3	2837	{SERIAL_NONSTANDARD}	0	2
4	1677	{RIO}	1	3
# END BDD 2659 (T 5 14)

# BEGIN BDD 2660 (T 5 15)
BDD tree for {RIO} || (!(false) || ({RIO_OLDPCI})) && (!({RIO_OLDPCI}) || (false))
Variables: 3886. 
Variable ordering: 1677, 1950
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1950	{RIO_OLDPCI}	1	0
3	1677	{RIO}	2	1
# END BDD 2660 (T 5 15)

# BEGIN BDD 2661 (T 5 16)
BDD tree for {SERIAL_NONSTANDARD} && {BROKEN_ON_SMP} || (!(false) || ({RISCOM8})) && (!({RISCOM8}) || (false))
Variables: 3886. 
Variable ordering: 2040, 2837, 2982
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2982	{BROKEN_ON_SMP}	0	1
3	2837	{SERIAL_NONSTANDARD}	0	2
4	2040	{RISCOM8}	1	3
# END BDD 2661 (T 5 16)

# BEGIN BDD 2662 (T 5 17)
BDD tree for {HIPPI} && {PCI} || (!(false) || ({ROADRUNNER})) && (!({ROADRUNNER}) || (false))
Variables: 3886. 
Variable ordering: 210, 759, 1381
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1381	{ROADRUNNER}	1	0
3	759	{HIPPI}	2	1
4	210	{PCI}	2	3
# END BDD 2662 (T 5 17)

# BEGIN BDD 2663 (T 5 18)
BDD tree for {ROADRUNNER} || (!(false) || ({ROADRUNNER_LARGE_RINGS})) && (!({ROADRUNNER_LARGE_RINGS}) || (false))
Variables: 3886. 
Variable ordering: 696, 1381
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1381	{ROADRUNNER}	0	1
3	696	{ROADRUNNER_LARGE_RINGS}	1	2
# END BDD 2663 (T 5 18)

# BEGIN BDD 2664 (T 5 19)
BDD tree for {SERIAL_NONSTANDARD} || (!(false) || ({ROCKETPORT})) && (!({ROCKETPORT}) || (false))
Variables: 3886. 
Variable ordering: 2813, 2837
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2837	{SERIAL_NONSTANDARD}	0	1
3	2813	{ROCKETPORT}	1	2
# END BDD 2664 (T 5 19)

# BEGIN BDD 2665 (T 5 20)
BDD tree for {NET} && {NFS_FS} && {IP_PNP} || (!(false) || ({ROOT_NFS})) && (!({ROOT_NFS}) || (false))
Variables: 3886. 
Variable ordering: 75, 1371, 2611, 2947
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2947	{ROOT_NFS}	1	0
3	2611	{IP_PNP}	2	1
4	1371	{NET}	2	3
5	75	{NFS_FS}	2	4
# END BDD 2665 (T 5 20)

# BEGIN BDD 2666 (T 5 21)
BDD tree for {AX25} || (!(false) || ({ROSE})) && (!({ROSE}) || (false))
Variables: 3886. 
Variable ordering: 1662, 1931
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1931	{ROSE}	1	0
3	1662	{AX25}	2	1
# END BDD 2666 (T 5 21)

# BEGIN BDD 2667 (T 5 22)
BDD tree for {NET} && {SUNRPC} && {EXPERIMENTAL} || (!({NFS_V4} && {NET} && {NFS_FS} && {EXPERIMENTAL}) || ({RPCSEC_GSS_KRB5})) && (!({RPCSEC_GSS_KRB5}) || ({NFS_V4} && {NET} && {NFS_FS} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 75, 377, 824, 1371, 1711, 2539
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2539	{SUNRPC}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1371	{NET}	0	3
5	377	{RPCSEC_GSS_KRB5}	1	4
6	1711	{EXPERIMENTAL}	1	2
7	1371	{NET}	1	6
8	824	{NFS_V4}	1	7
9	1711	{EXPERIMENTAL}	0	1
10	1371	{NET}	0	9
11	824	{NFS_V4}	4	10
12	377	{RPCSEC_GSS_KRB5}	8	11
13	75	{NFS_FS}	5	12
# END BDD 2667 (T 5 22)

# BEGIN BDD 2668 (T 5 23)
BDD tree for {NET} && {SUNRPC} && {EXPERIMENTAL} || (!(false) || ({RPCSEC_GSS_SPKM3})) && (!({RPCSEC_GSS_SPKM3}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1648, 1711, 2539
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1648	{RPCSEC_GSS_SPKM3}	1	0
3	2539	{SUNRPC}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1648	{RPCSEC_GSS_SPKM3}	1	4
6	1371	{NET}	2	5
# END BDD 2668 (T 5 23)

# BEGIN BDD 2669 (T 5 24)
BDD tree for {PPC32} && {PARISC} && {IA64} && {M68K} || (!(false) || ({RTC})) && (!({RTC}) || (false))
Variables: 3886. 
Variable ordering: 489, 967, 2575, 2770, 2980
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	967	{RTC}	1	0
3	2980	{IA64}	0	1
4	2770	{M68K}	0	3
5	2575	{PARISC}	0	4
6	967	{RTC}	1	5
7	489	{PPC32}	2	6
# END BDD 2669 (T 5 24)

# BEGIN BDD 2670 (T 5 25)
BDD tree for {CPU_VR41XX} || (!(false) || ({RTC_VR41XX})) && (!({RTC_VR41XX}) || (false))
Variables: 3886. 
Variable ordering: 659, 1566
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1566	{CPU_VR41XX}	0	1
3	659	{RTC_VR41XX}	1	2
# END BDD 2670 (T 5 25)

# BEGIN BDD 2671 (T 5 26)
BDD tree for (!({M386}) || ({RWSEM_GENERIC_SPINLOCK})) && (!({RWSEM_GENERIC_SPINLOCK}) || ({M386}))
Variables: 3886. 
Variable ordering: 929, 981
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	1	0
3	981	{M386}	0	1
4	929	{RWSEM_GENERIC_SPINLOCK}	2	3
# END BDD 2671 (T 5 26)

# BEGIN BDD 2672 (T 5 27)
BDD tree for (!({M386}) || ({RWSEM_XCHGADD_ALGORITHM})) && (!({RWSEM_XCHGADD_ALGORITHM}) || ({M386}))
Variables: 3886. 
Variable ordering: 981, 3249
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3249	{RWSEM_XCHGADD_ALGORITHM}	1	0
3	3249	{RWSEM_XCHGADD_ALGORITHM}	0	1
4	981	{M386}	2	3
# END BDD 2672 (T 5 27)

# BEGIN BDD 2673 (T 5 28)
BDD tree for (!({AFS_FS} && {NET} && {INET} && {EXPERIMENTAL}) || ({RXRPC})) && (!({RXRPC}) || ({AFS_FS} && {NET} && {INET} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 1314, 1371, 1711, 2246, 3042
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	1	0
3	2246	{AFS_FS}	1	2
4	1711	{EXPERIMENTAL}	1	3
5	1371	{NET}	1	4
6	3042	{INET}	0	1
7	2246	{AFS_FS}	0	6
8	1711	{EXPERIMENTAL}	0	7
9	1371	{NET}	0	8
10	1314	{RXRPC}	5	9
# END BDD 2673 (T 5 28)

# BEGIN BDD 2674 (T 5 29)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({S2IO})) && (!({S2IO}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2900
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2900	{S2IO}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	210	{PCI}	2	4
# END BDD 2674 (T 5 29)

# BEGIN BDD 2675 (T 5 30)
BDD tree for {NETDEVICES} && {UML} && {S2IO} && {EXPERIMENTAL} || (!(false) || ({S2IO_NAPI})) && (!({S2IO_NAPI}) || (false))
Variables: 3886. 
Variable ordering: 161, 1711, 2196, 2228, 2900
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2900	{S2IO}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	161	{S2IO_NAPI}	1	5
# END BDD 2675 (T 5 30)

# BEGIN BDD 2676 (T 5 31)
BDD tree for {ARCH_S3C2410} || (!(false) || ({S3C2410_RTC})) && (!({S3C2410_RTC}) || (false))
Variables: 3886. 
Variable ordering: 497, 3021
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3021	{S3C2410_RTC}	1	0
3	497	{ARCH_S3C2410}	2	1
# END BDD 2676 (T 5 31)

# BEGIN BDD 2677 (T 5 32)
BDD tree for {WATCHDOG} && {ARCH_S3C2410} || (!(false) || ({S3C2410_WATCHDOG})) && (!({S3C2410_WATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 497, 2067, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2067	{S3C2410_WATCHDOG}	1	0
3	3365	{WATCHDOG}	0	1
4	2067	{S3C2410_WATCHDOG}	1	3
5	497	{ARCH_S3C2410}	2	4
# END BDD 2677 (T 5 32)

# BEGIN BDD 2678 (T 5 33)
BDD tree for {ARCH_SA1100} && {IRDA} || (!(false) || ({SA1100_FIR})) && (!({SA1100_FIR}) || (false))
Variables: 3886. 
Variable ordering: 1034, 1077, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1077	{SA1100_FIR}	1	0
3	3242	{IRDA}	0	1
4	1077	{SA1100_FIR}	1	3
5	1034	{ARCH_SA1100}	2	4
# END BDD 2678 (T 5 33)

# BEGIN BDD 2679 (T 5 34)
BDD tree for {WATCHDOG} && {ARCH_SA1100} || {ARCH_PXA} || (!(false) || ({SA1100_WATCHDOG})) && (!({SA1100_WATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 970, 1034, 3077, 3365
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3077	{SA1100_WATCHDOG}	1	0
3	3365	{WATCHDOG}	0	1
4	3077	{SA1100_WATCHDOG}	1	3
5	1034	{ARCH_SA1100}	2	4
6	970	{ARCH_PXA}	5	4
# END BDD 2679 (T 5 34)

# BEGIN BDD 2680 (T 5 35)
BDD tree for {NETDEVICES} && {WAN} && {X86} || (!(false) || ({SBNI})) && (!({SBNI}) || (false))
Variables: 3886. 
Variable ordering: 557, 1244, 2196, 2304
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2304	{WAN}	0	1
3	2196	{NETDEVICES}	0	2
4	1244	{X86}	0	3
5	557	{SBNI}	1	4
# END BDD 2680 (T 5 35)

# BEGIN BDD 2681 (T 5 36)
BDD tree for {NETDEVICES} && {SBNI} || (!(false) || ({SBNI_MULTILINE})) && (!({SBNI_MULTILINE}) || (false))
Variables: 3886. 
Variable ordering: 557, 2020, 2196
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2020	{SBNI_MULTILINE}	1	0
3	2196	{NETDEVICES}	0	1
4	2020	{SBNI_MULTILINE}	1	3
5	557	{SBNI}	2	4
# END BDD 2681 (T 5 36)

# BEGIN BDD 2682 (T 5 37)
BDD tree for {ISA} && {CD_NO_IDESCSI} && {BROKEN_ON_SMP} || (!(false) || ({SBPCD})) && (!({SBPCD}) || (false))
Variables: 3886. 
Variable ordering: 111, 602, 1185, 2982
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	602	{SBPCD}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	1185	{ISA}	0	3
5	602	{SBPCD}	1	4
6	111	{CD_NO_IDESCSI}	2	5
# END BDD 2682 (T 5 37)

# BEGIN BDD 2683 (T 5 38)
BDD tree for (!(false) || ({SBUS})) && (!({SBUS}) || (false))
Variables: 3886. 
Variable ordering: 3105
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3105	{SBUS}	1	0
# END BDD 2683 (T 5 38)

# BEGIN BDD 2684 (T 5 39)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({SC1200_WDT})) && (!({SC1200_WDT}) || (false))
Variables: 3886. 
Variable ordering: 1114, 1244, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	1244	{X86}	0	2
4	1114	{SC1200_WDT}	1	3
# END BDD 2684 (T 5 39)

# BEGIN BDD 2685 (T 5 40)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {X86_ELAN} || (!(false) || ({SC520_CPUFREQ})) && (!({SC520_CPUFREQ}) || (false))
Variables: 3886. 
Variable ordering: 40, 405, 611, 1969
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	611	{SC520_CPUFREQ}	1	0
3	1969	{X86_VOYAGER}	0	1
4	611	{SC520_CPUFREQ}	1	3
5	405	{CPU_FREQ}	2	4
6	40	{X86_ELAN}	2	5
# END BDD 2685 (T 5 40)

# BEGIN BDD 2686 (T 5 41)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({SC520_WDT})) && (!({SC520_WDT}) || (false))
Variables: 3886. 
Variable ordering: 1244, 1852, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1852	{SC520_WDT}	1	0
3	3365	{WATCHDOG}	0	1
4	1852	{SC520_WDT}	1	3
5	1244	{X86}	2	4
# END BDD 2686 (T 5 41)

# BEGIN BDD 2687 (T 5 42)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_AEDSP16} || (!(false) || ({SC6600})) && (!({SC6600}) || (false))
Variables: 3886. 
Variable ordering: 871, 1228, 2059, 2260, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2260	{SOUND_AEDSP16}	0	4
6	2260	{SOUND_AEDSP16}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	871	{SC6600}	1	8
# END BDD 2687 (T 5 42)

# BEGIN BDD 2688 (T 5 43)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SC6600} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SC6600}) || ({SC6600_CDROM})) && (!({SC6600_CDROM}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SC6600}))
Variables: 3886. 
Variable ordering: 871, 1228, 2059, 2407, 2470, 2770, 3366
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3366	{SC6600_CDROM}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	2	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	2	6
8	871	{SC6600}	2	7
# END BDD 2688 (T 5 43)

# BEGIN BDD 2689 (T 5 44)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SC6600} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SC6600}) || ({SC6600_CDROMBASE})) && (!({SC6600_CDROMBASE}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SC6600}))
Variables: 3886. 
Variable ordering: 871, 1228, 1774, 2059, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1774	{SC6600_CDROMBASE}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1774	{SC6600_CDROMBASE}	1	6
8	1228	{SOUND}	2	7
9	871	{SC6600}	2	8
# END BDD 2689 (T 5 44)

# BEGIN BDD 2690 (T 5 45)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SC6600} || (!(false) || ({SC6600_JOY})) && (!({SC6600_JOY}) || (false))
Variables: 3886. 
Variable ordering: 871, 1228, 1791, 2059, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1791	{SC6600_JOY}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1791	{SC6600_JOY}	1	6
8	1228	{SOUND}	2	7
9	871	{SC6600}	2	8
# END BDD 2690 (T 5 45)

# BEGIN BDD 2691 (T 5 46)
BDD tree for {HAMRADIO} && {NET} && {ISA} && {AX25} && {ISA_DMA_API} || (!(false) || ({SCC})) && (!({SCC}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1256, 1371, 1662, 3217, 3257
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1256	{SCC}	1	0
3	3257	{ISA_DMA_API}	0	1
4	3217	{HAMRADIO}	0	3
5	1662	{AX25}	0	4
6	1371	{NET}	0	5
7	1256	{SCC}	1	6
8	1185	{ISA}	2	7
# END BDD 2691 (T 5 46)

# BEGIN BDD 2692 (T 5 47)
BDD tree for {HAMRADIO} && {NET} && {AX25} && {SCC} || (!(false) || ({SCC_DELAY})) && (!({SCC_DELAY}) || (false))
Variables: 3886. 
Variable ordering: 764, 1256, 1371, 1662, 3217
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3217	{HAMRADIO}	0	1
3	1662	{AX25}	0	2
4	1371	{NET}	0	3
5	1256	{SCC}	0	4
6	764	{SCC_DELAY}	1	5
# END BDD 2692 (T 5 47)

# BEGIN BDD 2693 (T 5 48)
BDD tree for {HAMRADIO} && {NET} && {AX25} && {SCC} || (!(false) || ({SCC_TRXECHO})) && (!({SCC_TRXECHO}) || (false))
Variables: 3886. 
Variable ordering: 844, 1256, 1371, 1662, 3217
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3217	{HAMRADIO}	0	1
3	1662	{AX25}	0	2
4	1371	{NET}	0	3
5	1256	{SCC}	0	4
6	844	{SCC_TRXECHO}	1	5
# END BDD 2693 (T 5 48)

# BEGIN BDD 2694 (T 5 49)
BDD tree for {DEBUG_KERNEL} && {PROC_FS} || (!(false) || ({SCHEDSTATS})) && (!({SCHEDSTATS}) || (false))
Variables: 3886. 
Variable ordering: 1115, 1225, 1875
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1225	{SCHEDSTATS}	1	0
3	1875	{DEBUG_KERNEL}	0	1
4	1225	{SCHEDSTATS}	1	3
5	1115	{PROC_FS}	2	4
# END BDD 2694 (T 5 49)

# BEGIN BDD 2695 (T 5 50)
BDD tree for {SMP} || (!({SMP} && {off}) || ({SCHED_SMT})) && (!({SCHED_SMT}) || ({SMP} && {off}))
Variables: 3886. 
Variable ordering: 302, 387, 607
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	607	{SMP}	0	1
3	387	{SCHED_SMT}	1	2
# END BDD 2695 (T 5 50)

# BEGIN BDD 2696 (T 5 51)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_3W_9XXX})) && (!({SCSI_3W_9XXX}) || (false))
Variables: 3886. 
Variable ordering: 210, 2307, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2307	{SCSI_3W_9XXX}	1	0
3	2567	{SCSI}	0	1
4	2307	{SCSI_3W_9XXX}	1	3
5	210	{PCI}	2	4
# END BDD 2696 (T 5 51)

# BEGIN BDD 2697 (T 5 52)
BDD tree for {ISA} && {SCSI} && {ISA_DMA_API} || (!(false) || ({SCSI_7000FASST})) && (!({SCSI_7000FASST}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2555, 2567, 3257
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2555	{SCSI_7000FASST}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2567	{SCSI}	0	3
5	2555	{SCSI_7000FASST}	1	4
6	1185	{ISA}	2	5
# END BDD 2697 (T 5 52)

# BEGIN BDD 2698 (T 5 53)
BDD tree for {SCSI} && {PCI} || (!(false) || ({SCSI_AACRAID})) && (!({SCSI_AACRAID}) || (false))
Variables: 3886. 
Variable ordering: 210, 467, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	467	{SCSI_AACRAID}	1	0
3	2567	{SCSI}	0	1
4	467	{SCSI_AACRAID}	1	3
5	210	{PCI}	2	4
# END BDD 2698 (T 5 53)

# BEGIN BDD 2699 (T 5 54)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_ACARD})) && (!({SCSI_ACARD}) || (false))
Variables: 3886. 
Variable ordering: 210, 1322, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1322	{SCSI_ACARD}	1	0
3	2567	{SCSI}	0	1
4	1322	{SCSI_ACARD}	1	3
5	210	{PCI}	2	4
# END BDD 2699 (T 5 54)

# BEGIN BDD 2700 (T 5 55)
BDD tree for {ARCH_ACORN} && {SCSI} || (!(false) || ({SCSI_ACORNSCSI_3})) && (!({SCSI_ACORNSCSI_3}) || (false))
Variables: 3886. 
Variable ordering: 2531, 2542, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2542	{ARCH_ACORN}	0	2
4	2531	{SCSI_ACORNSCSI_3}	1	3
# END BDD 2700 (T 5 55)

# BEGIN BDD 2701 (T 5 56)
BDD tree for {SCSI} && {SCSI_ACORNSCSI_3} || (!(false) || ({SCSI_ACORNSCSI_SYNC})) && (!({SCSI_ACORNSCSI_SYNC}) || (false))
Variables: 3886. 
Variable ordering: 2531, 2567, 3245
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3245	{SCSI_ACORNSCSI_SYNC}	1	0
3	2567	{SCSI}	2	1
4	2531	{SCSI_ACORNSCSI_3}	2	3
# END BDD 2701 (T 5 56)

# BEGIN BDD 2702 (T 5 57)
BDD tree for {SCSI} && {SCSI_ACORNSCSI_3} || (!(false) || ({SCSI_ACORNSCSI_TAGGED_QUEUE})) && (!({SCSI_ACORNSCSI_TAGGED_QUEUE}) || (false))
Variables: 3886. 
Variable ordering: 1487, 2531, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2531	{SCSI_ACORNSCSI_3}	0	2
4	1487	{SCSI_ACORNSCSI_TAGGED_QUEUE}	1	3
# END BDD 2702 (T 5 57)

# BEGIN BDD 2703 (T 5 58)
BDD tree for {ISA} || {EISA} || {PCI} && {SCSI} && {BROKEN} || (!(false) || ({SCSI_ADVANSYS})) && (!({SCSI_ADVANSYS}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1262, 2059, 2233, 2567
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2233	{SCSI_ADVANSYS}	1	0
3	2567	{SCSI}	0	1
4	2233	{SCSI_ADVANSYS}	1	3
5	2059	{BROKEN}	2	4
6	1262	{EISA}	2	5
7	1185	{ISA}	6	5
8	210	{PCI}	7	5
# END BDD 2703 (T 5 58)

# BEGIN BDD 2704 (T 5 59)
BDD tree for {ISA} && {SCSI} && {64BIT} || (!(false) || ({SCSI_AHA152X})) && (!({SCSI_AHA152X}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2271, 2295, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2295	{SCSI_AHA152X}	1	0
3	2567	{SCSI}	0	1
4	2295	{SCSI_AHA152X}	1	3
5	2271	{64BIT}	2	4
6	1185	{ISA}	2	5
# END BDD 2704 (T 5 59)

# BEGIN BDD 2705 (T 5 60)
BDD tree for {ISA} && {SCSI} && {ISA_DMA_API} || (!(false) || ({SCSI_AHA1542})) && (!({SCSI_AHA1542}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1647, 2567, 3257
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1647	{SCSI_AHA1542}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2567	{SCSI}	0	3
5	1647	{SCSI_AHA1542}	1	4
6	1185	{ISA}	2	5
# END BDD 2705 (T 5 60)

# BEGIN BDD 2706 (T 5 61)
BDD tree for {EISA} && {SCSI} || (!(false) || ({SCSI_AHA1740})) && (!({SCSI_AHA1740}) || (false))
Variables: 3886. 
Variable ordering: 57, 1262, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1262	{EISA}	0	2
4	57	{SCSI_AHA1740}	1	3
# END BDD 2706 (T 5 61)

# BEGIN BDD 2707 (T 5 62)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_AIC79XX})) && (!({SCSI_AIC79XX}) || (false))
Variables: 3886. 
Variable ordering: 210, 1540, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1540	{SCSI_AIC79XX}	1	0
3	2567	{SCSI}	0	1
4	1540	{SCSI_AIC79XX}	1	3
5	210	{PCI}	2	4
# END BDD 2707 (T 5 62)

# BEGIN BDD 2708 (T 5 63)
BDD tree for {PCI} || {EISA} && {SCSI} || (!(false) || ({SCSI_AIC7XXX})) && (!({SCSI_AIC7XXX}) || (false))
Variables: 3886. 
Variable ordering: 210, 1262, 2567, 3139
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3139	{SCSI_AIC7XXX}	1	0
3	2567	{SCSI}	2	1
4	1262	{EISA}	2	3
5	210	{PCI}	4	3
# END BDD 2708 (T 5 63)

# BEGIN BDD 2709 (T 5 64)
BDD tree for {ISA} || {EISA} || {PCI} && {SCSI} || (!(false) || ({SCSI_AIC7XXX_OLD})) && (!({SCSI_AIC7XXX_OLD}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1262, 2498, 2567
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2498	{SCSI_AIC7XXX_OLD}	1	0
3	2567	{SCSI}	0	1
4	2498	{SCSI_AIC7XXX_OLD}	1	3
5	1262	{EISA}	2	4
6	1185	{ISA}	5	4
7	210	{PCI}	6	4
# END BDD 2709 (T 5 64)

# BEGIN BDD 2710 (T 5 65)
BDD tree for {AMIGA} && {SCSI} && {EXPERIMENTAL} && {BROKEN} || (!(false) || ({SCSI_AMIGA7XX})) && (!({SCSI_AMIGA7XX}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1847, 2059, 2567, 2592
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1847	{SCSI_AMIGA7XX}	1	0
3	2592	{AMIGA}	0	1
4	2567	{SCSI}	0	3
5	2059	{BROKEN}	0	4
6	1847	{SCSI_AMIGA7XX}	1	5
7	1711	{EXPERIMENTAL}	2	6
# END BDD 2710 (T 5 65)

# BEGIN BDD 2711 (T 5 66)
BDD tree for {ARCH_ACORN} && {SCSI} || (!(false) || ({SCSI_ARXESCSI})) && (!({SCSI_ARXESCSI}) || (false))
Variables: 3886. 
Variable ordering: 2542, 2567, 3147
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3147	{SCSI_ARXESCSI}	1	0
3	2567	{SCSI}	2	1
4	2542	{ARCH_ACORN}	2	3
# END BDD 2711 (T 5 66)

# BEGIN BDD 2712 (T 5 67)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} || (!(false) || ({SCSI_ATA_PIIX})) && (!({SCSI_ATA_PIIX}) || (false))
Variables: 3886. 
Variable ordering: 210, 1470, 1977, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1977	{SCSI_ATA_PIIX}	1	0
3	2567	{SCSI}	0	1
4	1977	{SCSI_ATA_PIIX}	1	3
5	1470	{SCSI_SATA}	2	4
6	210	{PCI}	2	5
# END BDD 2712 (T 5 67)

# BEGIN BDD 2713 (T 5 68)
BDD tree for {PCI} || {ISA} || {MCA} && {SCSI} && {ISA_DMA_API} || (!(false) || ({SCSI_BUSLOGIC})) && (!({SCSI_BUSLOGIC}) || (false))
Variables: 3886. 
Variable ordering: 210, 360, 1185, 2567, 3184, 3257
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3184	{SCSI_BUSLOGIC}	1	0
3	3257	{ISA_DMA_API}	0	1
4	3184	{SCSI_BUSLOGIC}	1	3
5	2567	{SCSI}	2	4
6	1185	{ISA}	2	5
7	360	{MCA}	6	5
8	210	{PCI}	7	5
# END BDD 2713 (T 5 68)

# BEGIN BDD 2714 (T 5 69)
BDD tree for {SCSI} || (!(false) || ({SCSI_CONSTANTS})) && (!({SCSI_CONSTANTS}) || (false))
Variables: 3886. 
Variable ordering: 1484, 2567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1484	{SCSI_CONSTANTS}	1	2
# END BDD 2714 (T 5 69)

# BEGIN BDD 2715 (T 5 70)
BDD tree for {PCI} && {SCSI} && {BROKEN} || (!(false) || ({SCSI_CPQFCTS})) && (!({SCSI_CPQFCTS}) || (false))
Variables: 3886. 
Variable ordering: 210, 717, 2059, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	717	{SCSI_CPQFCTS}	1	0
3	2567	{SCSI}	0	1
4	2059	{BROKEN}	0	3
5	717	{SCSI_CPQFCTS}	1	4
6	210	{PCI}	2	5
# END BDD 2715 (T 5 70)

# BEGIN BDD 2716 (T 5 71)
BDD tree for {ARCH_ACORN} && {EXPERIMENTAL} && {SCSI} || (!(false) || ({SCSI_CUMANA_1})) && (!({SCSI_CUMANA_1}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2237, 2542, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2237	{SCSI_CUMANA_1}	1	0
3	2567	{SCSI}	0	1
4	2542	{ARCH_ACORN}	0	3
5	2237	{SCSI_CUMANA_1}	1	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 2716 (T 5 71)

# BEGIN BDD 2717 (T 5 72)
BDD tree for {ARCH_ACORN} && {SCSI} || (!(false) || ({SCSI_CUMANA_2})) && (!({SCSI_CUMANA_2}) || (false))
Variables: 3886. 
Variable ordering: 1365, 2542, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2542	{ARCH_ACORN}	0	2
4	1365	{SCSI_CUMANA_2}	1	3
# END BDD 2717 (T 5 72)

# BEGIN BDD 2718 (T 5 73)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_DC390T})) && (!({SCSI_DC390T}) || (false))
Variables: 3886. 
Variable ordering: 210, 322, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	322	{SCSI_DC390T}	1	0
3	2567	{SCSI}	0	1
4	322	{SCSI_DC390T}	1	3
5	210	{PCI}	2	4
# END BDD 2718 (T 5 73)

# BEGIN BDD 2719 (T 5 74)
BDD tree for {PCI} && {SCSI} && {EXPERIMENTAL} || (!(false) || ({SCSI_DC395x})) && (!({SCSI_DC395x}) || (false))
Variables: 3886. 
Variable ordering: 210, 1711, 2502, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2502	{SCSI_DC395x}	1	0
3	2567	{SCSI}	0	1
4	2502	{SCSI_DC395x}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	210	{PCI}	2	5
# END BDD 2719 (T 5 74)

# BEGIN BDD 2720 (T 5 75)
BDD tree for {SCSI} || (!(false) || ({SCSI_DEBUG})) && (!({SCSI_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 2567, 3193
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3193	{SCSI_DEBUG}	1	0
3	2567	{SCSI}	2	1
# END BDD 2720 (T 5 75)

# BEGIN BDD 2721 (T 5 76)
BDD tree for {MACH_DECSTATION} && {SCSI} && {TC} || (!(false) || ({SCSI_DECNCR})) && (!({SCSI_DECNCR}) || (false))
Variables: 3886. 
Variable ordering: 179, 1177, 2567, 3166
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1177	{SCSI_DECNCR}	1	0
3	3166	{MACH_DECSTATION}	0	1
4	2567	{SCSI}	0	3
5	1177	{SCSI_DECNCR}	1	4
6	179	{TC}	2	5
# END BDD 2721 (T 5 76)

# BEGIN BDD 2722 (T 5 77)
BDD tree for {MACH_DECSTATION} && {SCSI} && {MIPS32} || (!(false) || ({SCSI_DECSII})) && (!({SCSI_DECSII}) || (false))
Variables: 3886. 
Variable ordering: 341, 2215, 2567, 3166
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2215	{SCSI_DECSII}	1	0
3	3166	{MACH_DECSTATION}	0	1
4	2567	{SCSI}	0	3
5	2215	{SCSI_DECSII}	1	4
6	341	{MIPS32}	2	5
# END BDD 2722 (T 5 77)

# BEGIN BDD 2723 (T 5 78)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_DMX3191D})) && (!({SCSI_DMX3191D}) || (false))
Variables: 3886. 
Variable ordering: 210, 2478, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2478	{SCSI_DMX3191D}	1	0
3	2567	{SCSI}	0	1
4	2478	{SCSI_DMX3191D}	1	3
5	210	{PCI}	2	4
# END BDD 2723 (T 5 78)

# BEGIN BDD 2724 (T 5 79)
BDD tree for {64BIT} && {SCSI} && {PCI} || (!(false) || ({SCSI_DPT_I2O})) && (!({SCSI_DPT_I2O}) || (false))
Variables: 3886. 
Variable ordering: 210, 1457, 2271, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1457	{SCSI_DPT_I2O}	1	0
3	2567	{SCSI}	0	1
4	2271	{64BIT}	0	3
5	1457	{SCSI_DPT_I2O}	1	4
6	210	{PCI}	2	5
# END BDD 2724 (T 5 79)

# BEGIN BDD 2725 (T 5 80)
BDD tree for {ISA} && {SCSI} || (!(false) || ({SCSI_DTC3280})) && (!({SCSI_DTC3280}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2567, 2634
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2634	{SCSI_DTC3280}	1	0
3	2567	{SCSI}	2	1
4	1185	{ISA}	2	3
# END BDD 2725 (T 5 80)

# BEGIN BDD 2726 (T 5 81)
BDD tree for {ISA} || {EISA} || {PCI} && {SCSI} && {ISA_DMA_API} || (!(false) || ({SCSI_EATA})) && (!({SCSI_EATA}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1262, 1474, 2567, 3257
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1474	{SCSI_EATA}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2567	{SCSI}	0	3
5	1474	{SCSI_EATA}	1	4
6	1262	{EISA}	2	5
7	1185	{ISA}	6	5
8	210	{PCI}	7	5
# END BDD 2726 (T 5 81)

# BEGIN BDD 2727 (T 5 82)
BDD tree for {SCSI} && {SCSI_EATA} || (!(false) || ({SCSI_EATA_LINKED_COMMANDS})) && (!({SCSI_EATA_LINKED_COMMANDS}) || (false))
Variables: 3886. 
Variable ordering: 939, 1474, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1474	{SCSI_EATA}	0	2
4	939	{SCSI_EATA_LINKED_COMMANDS}	1	3
# END BDD 2727 (T 5 82)

# BEGIN BDD 2728 (T 5 83)
BDD tree for {SCSI} && {SCSI_EATA} || (!({SCSI} && {SCSI_EATA}) || ({SCSI_EATA_MAX_TAGS})) && (!({SCSI_EATA_MAX_TAGS}) || ({SCSI} && {SCSI_EATA}))
Variables: 3886. 
Variable ordering: 416, 1474, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1474	{SCSI_EATA}	0	2
4	416	{SCSI_EATA_MAX_TAGS}	1	3
# END BDD 2728 (T 5 83)

# BEGIN BDD 2729 (T 5 84)
BDD tree for {ISA} || {EISA} || {PCI} && {SCSI} && {BROKEN} || (!(false) || ({SCSI_EATA_PIO})) && (!({SCSI_EATA_PIO}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1262, 1642, 2059, 2567
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1642	{SCSI_EATA_PIO}	1	0
3	2567	{SCSI}	0	1
4	2059	{BROKEN}	0	3
5	1642	{SCSI_EATA_PIO}	1	4
6	1262	{EISA}	2	5
7	1185	{ISA}	6	5
8	210	{PCI}	7	5
# END BDD 2729 (T 5 84)

# BEGIN BDD 2730 (T 5 85)
BDD tree for {SCSI} && {SCSI_EATA} || (!(false) || ({SCSI_EATA_TAGGED_QUEUE})) && (!({SCSI_EATA_TAGGED_QUEUE}) || (false))
Variables: 3886. 
Variable ordering: 389, 1474, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1474	{SCSI_EATA}	0	2
4	389	{SCSI_EATA_TAGGED_QUEUE}	1	3
# END BDD 2730 (T 5 85)

# BEGIN BDD 2731 (T 5 86)
BDD tree for {ARCH_ACORN} && {EXPERIMENTAL} && {ARCH_ARC} || {ARCH_A5K} && {SCSI} || (!(false) || ({SCSI_ECOSCSI})) && (!({SCSI_ECOSCSI}) || (false))
Variables: 3886. 
Variable ordering: 321, 1711, 2469, 2542, 2567, 3348
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3348	{ARCH_A5K}	0	1
3	2567	{SCSI}	0	2
4	2542	{ARCH_ACORN}	0	3
5	2567	{SCSI}	0	1
6	2542	{ARCH_ACORN}	0	5
7	2469	{ARCH_ARC}	4	6
8	1711	{EXPERIMENTAL}	0	7
9	321	{SCSI_ECOSCSI}	1	8
# END BDD 2731 (T 5 86)

# BEGIN BDD 2732 (T 5 87)
BDD tree for {ARCH_ACORN} && {SCSI} || (!(false) || ({SCSI_EESOXSCSI})) && (!({SCSI_EESOXSCSI}) || (false))
Variables: 3886. 
Variable ordering: 2310, 2542, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2542	{ARCH_ACORN}	0	2
4	2310	{SCSI_EESOXSCSI}	1	3
# END BDD 2732 (T 5 87)

# BEGIN BDD 2733 (T 5 88)
BDD tree for {SCSI} || (!({x318} || {x321}) || ({SCSI_FC_ATTRS})) && (!({SCSI_FC_ATTRS}) || ({x317} || {x318} || {x319} || {x320} || {x321} || {x322} || {x323}))
Variables: 3886. 
Variable ordering: 381, 2567, 3692, 3693, 3694, 3695, 3696, 3697, 3698
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3696	{x321}	1	0
3	3693	{x318}	2	0
4	2567	{SCSI}	3	1
5	3698	{x323}	0	1
6	3697	{x322}	5	1
7	3696	{x321}	6	1
8	3695	{x320}	7	1
9	3694	{x319}	8	1
10	3693	{x318}	9	1
11	3692	{x317}	10	1
12	2567	{SCSI}	11	1
13	381	{SCSI_FC_ATTRS}	4	12
# END BDD 2733 (T 5 88)

# BEGIN BDD 2734 (T 5 89)
BDD tree for ({x317} || !({SCSI_QLA2300} && {SCSI} && {SCSI_QLA2XXX})) && (!({x317}) || {SCSI_QLA2300} && {SCSI} && {SCSI_QLA2XXX})
Variables: 3886. 
Variable ordering: 1845, 2567, 3122, 3692
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3692	{x317}	1	0
3	3692	{x317}	0	1
4	3122	{SCSI_QLA2300}	2	3
5	2567	{SCSI}	2	4
6	1845	{SCSI_QLA2XXX}	2	5
# END BDD 2734 (T 5 89)

# BEGIN BDD 2735 (T 5 90)
BDD tree for ({x318} || !({ZFCP} && {ARCH_S390} && {QDIO} && {SCSI})) && (!({x318}) || {ZFCP} && {ARCH_S390} && {QDIO} && {SCSI})
Variables: 3886. 
Variable ordering: 2567, 2728, 3020, 3177, 3693
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3693	{x318}	1	0
3	3693	{x318}	0	1
4	3177	{QDIO}	2	3
5	3020	{ZFCP}	2	4
6	2728	{ARCH_S390}	2	5
7	2567	{SCSI}	2	6
# END BDD 2735 (T 5 90)

# BEGIN BDD 2736 (T 5 91)
BDD tree for ({x319} || !({SCSI_QLA21XX} && {SCSI} && {SCSI_QLA2XXX})) && (!({x319}) || {SCSI_QLA21XX} && {SCSI} && {SCSI_QLA2XXX})
Variables: 3886. 
Variable ordering: 1845, 2567, 2577, 3694
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3694	{x319}	1	0
3	3694	{x319}	0	1
4	2577	{SCSI_QLA21XX}	2	3
5	2567	{SCSI}	2	4
6	1845	{SCSI_QLA2XXX}	2	5
# END BDD 2736 (T 5 91)

# BEGIN BDD 2737 (T 5 92)
BDD tree for ({x320} || !({SCSI_QLA2322} && {SCSI} && {SCSI_QLA2XXX})) && (!({x320}) || {SCSI_QLA2322} && {SCSI} && {SCSI_QLA2XXX})
Variables: 3886. 
Variable ordering: 1845, 2009, 2567, 3695
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3695	{x320}	1	0
3	3695	{x320}	0	1
4	2567	{SCSI}	2	3
5	2009	{SCSI_QLA2322}	2	4
6	1845	{SCSI_QLA2XXX}	2	5
# END BDD 2737 (T 5 92)

# BEGIN BDD 2738 (T 5 93)
BDD tree for ({x321} || !({SCSI_LPFC} && {PCI} && {SCSI})) && (!({x321}) || {SCSI_LPFC} && {PCI} && {SCSI})
Variables: 3886. 
Variable ordering: 210, 1736, 2567, 3696
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3696	{x321}	1	0
3	3696	{x321}	0	1
4	2567	{SCSI}	2	3
5	1736	{SCSI_LPFC}	2	4
6	210	{PCI}	2	5
# END BDD 2738 (T 5 93)

# BEGIN BDD 2739 (T 5 94)
BDD tree for ({x322} || !({SCSI_QLA6312} && {SCSI} && {SCSI_QLA2XXX})) && (!({x322}) || {SCSI_QLA6312} && {SCSI} && {SCSI_QLA2XXX})
Variables: 3886. 
Variable ordering: 370, 1845, 2567, 3697
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3697	{x322}	1	0
3	3697	{x322}	0	1
4	2567	{SCSI}	2	3
5	1845	{SCSI_QLA2XXX}	2	4
6	370	{SCSI_QLA6312}	2	5
# END BDD 2739 (T 5 94)

# BEGIN BDD 2740 (T 5 95)
BDD tree for ({x323} || !({SCSI_QLA22XX} && {SCSI} && {SCSI_QLA2XXX})) && (!({x323}) || {SCSI_QLA22XX} && {SCSI} && {SCSI_QLA2XXX})
Variables: 3886. 
Variable ordering: 1491, 1845, 2567, 3698
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3698	{x323}	1	0
3	3698	{x323}	0	1
4	2567	{SCSI}	2	3
5	1845	{SCSI_QLA2XXX}	2	4
6	1491	{SCSI_QLA22XX}	2	5
# END BDD 2740 (T 5 95)

# BEGIN BDD 2741 (T 5 96)
BDD tree for {MCA_LEGACY} && {SCSI} || (!(false) || ({SCSI_FD_MCS})) && (!({SCSI_FD_MCS}) || (false))
Variables: 3886. 
Variable ordering: 1142, 1585, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1585	{SCSI_FD_MCS}	1	0
3	2567	{SCSI}	0	1
4	1585	{SCSI_FD_MCS}	1	3
5	1142	{MCA_LEGACY}	2	4
# END BDD 2741 (T 5 96)

# BEGIN BDD 2742 (T 5 97)
BDD tree for {ISA} || {PCI} && {SCSI} || (!(false) || ({SCSI_FUTURE_DOMAIN})) && (!({SCSI_FUTURE_DOMAIN}) || (false))
Variables: 3886. 
Variable ordering: 210, 1016, 1185, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1185	{ISA}	0	2
4	1016	{SCSI_FUTURE_DOMAIN}	1	3
5	1016	{SCSI_FUTURE_DOMAIN}	1	2
6	210	{PCI}	4	5
# END BDD 2742 (T 5 97)

# BEGIN BDD 2743 (T 5 98)
BDD tree for {ISA} || {EISA} || {PCI} && {SCSI} && {ISA_DMA_API} || (!(false) || ({SCSI_GDTH})) && (!({SCSI_GDTH}) || (false))
Variables: 3886. 
Variable ordering: 210, 1185, 1262, 1700, 2567, 3257
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1700	{SCSI_GDTH}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2567	{SCSI}	0	3
5	1700	{SCSI_GDTH}	1	4
6	1262	{EISA}	2	5
7	1185	{ISA}	6	5
8	210	{PCI}	7	5
# END BDD 2743 (T 5 98)

# BEGIN BDD 2744 (T 5 99)
BDD tree for {ISA} && {SCSI} || (!(false) || ({SCSI_GENERIC_NCR5380})) && (!({SCSI_GENERIC_NCR5380}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1572, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1572	{SCSI_GENERIC_NCR5380}	1	0
3	2567	{SCSI}	0	1
4	1572	{SCSI_GENERIC_NCR5380}	1	3
5	1185	{ISA}	2	4
# END BDD 2744 (T 5 99)

# BEGIN BDD 2745 (T 5 100)
BDD tree for {ISA} && {SCSI} || (!(false) || ({SCSI_GENERIC_NCR5380_MMIO})) && (!({SCSI_GENERIC_NCR5380_MMIO}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1367, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1367	{SCSI_GENERIC_NCR5380_MMIO}	1	0
3	2567	{SCSI}	0	1
4	1367	{SCSI_GENERIC_NCR5380_MMIO}	1	3
5	1185	{ISA}	2	4
# END BDD 2745 (T 5 100)

# BEGIN BDD 2746 (T 5 101)
BDD tree for {SCSI} && {SCSI_GENERIC_NCR5380} || (!(false) || ({SCSI_GENERIC_NCR53C400})) && (!({SCSI_GENERIC_NCR53C400}) || (false))
Variables: 3886. 
Variable ordering: 673, 1572, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1572	{SCSI_GENERIC_NCR5380}	0	2
4	673	{SCSI_GENERIC_NCR53C400}	1	3
# END BDD 2746 (T 5 101)

# BEGIN BDD 2747 (T 5 102)
BDD tree for {MCA_LEGACY} && {SCSI} || (!(false) || ({SCSI_IBMMCA})) && (!({SCSI_IBMMCA}) || (false))
Variables: 3886. 
Variable ordering: 112, 1142, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1142	{MCA_LEGACY}	0	2
4	112	{SCSI_IBMMCA}	1	3
# END BDD 2747 (T 5 102)

# BEGIN BDD 2748 (T 5 103)
BDD tree for {SCSI} && {PPC_PSERIES} || {PPC_ISERIES} || (!(false) || ({SCSI_IBMVSCSI})) && (!({SCSI_IBMVSCSI}) || (false))
Variables: 3886. 
Variable ordering: 784, 1678, 1854, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1854	{PPC_ISERIES}	0	2
4	1678	{SCSI_IBMVSCSI}	1	3
5	1678	{SCSI_IBMVSCSI}	1	2
6	784	{PPC_PSERIES}	4	5
# END BDD 2748 (T 5 103)

# BEGIN BDD 2749 (T 5 104)
BDD tree for {SCSI} && {PARPORT} || (!(false) || ({SCSI_IMM})) && (!({SCSI_IMM}) || (false))
Variables: 3886. 
Variable ordering: 863, 2519, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2519	{SCSI_IMM}	1	0
3	2567	{SCSI}	0	1
4	2519	{SCSI_IMM}	1	3
5	863	{PARPORT}	2	4
# END BDD 2749 (T 5 104)

# BEGIN BDD 2750 (T 5 105)
BDD tree for {ISA} && {SCSI} || (!(false) || ({SCSI_IN2000})) && (!({SCSI_IN2000}) || (false))
Variables: 3886. 
Variable ordering: 774, 1185, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1185	{ISA}	0	2
4	774	{SCSI_IN2000}	1	3
# END BDD 2750 (T 5 105)

# BEGIN BDD 2751 (T 5 106)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_INIA100})) && (!({SCSI_INIA100}) || (false))
Variables: 3886. 
Variable ordering: 210, 450, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	450	{SCSI_INIA100}	1	0
3	2567	{SCSI}	0	1
4	450	{SCSI_INIA100}	1	3
5	210	{PCI}	2	4
# END BDD 2751 (T 5 106)

# BEGIN BDD 2752 (T 5 107)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_INITIO})) && (!({SCSI_INITIO}) || (false))
Variables: 3886. 
Variable ordering: 210, 248, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	248	{SCSI_INITIO}	1	0
3	2567	{SCSI}	0	1
4	248	{SCSI_INITIO}	1	3
5	210	{PCI}	2	4
# END BDD 2752 (T 5 107)

# BEGIN BDD 2753 (T 5 108)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_IPR})) && (!({SCSI_IPR}) || (false))
Variables: 3886. 
Variable ordering: 210, 2567, 3223
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3223	{SCSI_IPR}	1	0
3	2567	{SCSI}	2	1
4	210	{PCI}	2	3
# END BDD 2753 (T 5 108)

# BEGIN BDD 2754 (T 5 109)
BDD tree for {SCSI} && {SCSI_IPR} || (!(false) || ({SCSI_IPR_DUMP})) && (!({SCSI_IPR_DUMP}) || (false))
Variables: 3886. 
Variable ordering: 2567, 3223, 3332
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3332	{SCSI_IPR_DUMP}	1	0
3	3223	{SCSI_IPR}	2	1
4	2567	{SCSI}	2	3
# END BDD 2754 (T 5 109)

# BEGIN BDD 2755 (T 5 110)
BDD tree for {SCSI} && {SCSI_IPR} || (!(false) || ({SCSI_IPR_TRACE})) && (!({SCSI_IPR_TRACE}) || (false))
Variables: 3886. 
Variable ordering: 2205, 2567, 3223
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3223	{SCSI_IPR}	0	1
3	2567	{SCSI}	0	2
4	2205	{SCSI_IPR_TRACE}	1	3
# END BDD 2755 (T 5 110)

# BEGIN BDD 2756 (T 5 111)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_IPS})) && (!({SCSI_IPS}) || (false))
Variables: 3886. 
Variable ordering: 210, 2212, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2212	{SCSI_IPS}	1	0
3	2567	{SCSI}	0	1
4	2212	{SCSI_IPS}	1	3
5	210	{PCI}	2	4
# END BDD 2756 (T 5 111)

# BEGIN BDD 2757 (T 5 112)
BDD tree for {SCSI} || (!(false) || ({SCSI_ISCSI_ATTRS})) && (!({SCSI_ISCSI_ATTRS}) || (false))
Variables: 3886. 
Variable ordering: 235, 2567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	235	{SCSI_ISCSI_ATTRS}	1	2
# END BDD 2757 (T 5 112)

# BEGIN BDD 2758 (T 5 113)
BDD tree for {SCSI} && {PARPORT} && {SCSI_PPA} || {SCSI_IMM} || (!(false) || ({SCSI_IZIP_EPP16})) && (!({SCSI_IZIP_EPP16}) || (false))
Variables: 3886. 
Variable ordering: 863, 2519, 2567, 2890, 3254
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2890	{SCSI_IZIP_EPP16}	1	0
3	3254	{SCSI_PPA}	0	1
4	2890	{SCSI_IZIP_EPP16}	1	3
5	2567	{SCSI}	2	4
6	2567	{SCSI}	2	1
7	2519	{SCSI_IMM}	5	6
8	863	{PARPORT}	2	7
# END BDD 2758 (T 5 113)

# BEGIN BDD 2759 (T 5 114)
BDD tree for {SCSI} && {PARPORT} && {SCSI_PPA} || {SCSI_IMM} || (!(false) || ({SCSI_IZIP_SLOW_CTR})) && (!({SCSI_IZIP_SLOW_CTR}) || (false))
Variables: 3886. 
Variable ordering: 863, 2519, 2567, 3243, 3254
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3243	{SCSI_IZIP_SLOW_CTR}	1	0
3	3254	{SCSI_PPA}	0	1
4	3243	{SCSI_IZIP_SLOW_CTR}	1	3
5	2567	{SCSI}	2	4
6	2567	{SCSI}	2	1
7	2519	{SCSI_IMM}	5	6
8	863	{PARPORT}	2	7
# END BDD 2759 (T 5 114)

# BEGIN BDD 2760 (T 5 115)
BDD tree for {GSC} && {SCSI} || (!(false) || ({SCSI_LASI700})) && (!({SCSI_LASI700}) || (false))
Variables: 3886. 
Variable ordering: 531, 1776, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1776	{GSC}	0	2
4	531	{SCSI_LASI700}	1	3
# END BDD 2760 (T 5 115)

# BEGIN BDD 2761 (T 5 116)
BDD tree for {SCSI} || (!(false) || ({SCSI_LOGGING})) && (!({SCSI_LOGGING}) || (false))
Variables: 3886. 
Variable ordering: 1972, 2567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1972	{SCSI_LOGGING}	1	2
# END BDD 2761 (T 5 116)

# BEGIN BDD 2762 (T 5 117)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_LPFC})) && (!({SCSI_LPFC}) || (false))
Variables: 3886. 
Variable ordering: 210, 1736, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1736	{SCSI_LPFC}	1	0
3	2567	{SCSI}	0	1
4	1736	{SCSI_LPFC}	1	3
5	210	{PCI}	2	4
# END BDD 2762 (T 5 117)

# BEGIN BDD 2763 (T 5 118)
BDD tree for {PPC32} && {PPC_PMAC} && {SCSI} || (!(false) || ({SCSI_MAC53C94})) && (!({SCSI_MAC53C94}) || (false))
Variables: 3886. 
Variable ordering: 489, 1505, 2567, 3353
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3353	{SCSI_MAC53C94}	1	0
3	2567	{SCSI}	2	1
4	1505	{PPC_PMAC}	2	3
5	489	{PPC32}	2	4
# END BDD 2763 (T 5 118)

# BEGIN BDD 2764 (T 5 119)
BDD tree for {MAC} && {SCSI} || (!(false) || ({SCSI_MAC_ESP})) && (!({SCSI_MAC_ESP}) || (false))
Variables: 3886. 
Variable ordering: 76, 2567, 2787
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2787	{SCSI_MAC_ESP}	1	0
3	2567	{SCSI}	2	1
4	76	{MAC}	2	3
# END BDD 2764 (T 5 119)

# BEGIN BDD 2765 (T 5 120)
BDD tree for {MCA_LEGACY} && {SCSI} && {BROKEN_ON_SMP} || (!(false) || ({SCSI_MCA_53C9X})) && (!({SCSI_MCA_53C9X}) || (false))
Variables: 3886. 
Variable ordering: 1142, 1211, 2567, 2982
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1211	{SCSI_MCA_53C9X}	1	0
3	2982	{BROKEN_ON_SMP}	0	1
4	2567	{SCSI}	0	3
5	1211	{SCSI_MCA_53C9X}	1	4
6	1142	{MCA_LEGACY}	2	5
# END BDD 2765 (T 5 120)

# BEGIN BDD 2766 (T 5 121)
BDD tree for {PPC32} && {PPC_PMAC} && {SCSI} || (!(false) || ({SCSI_MESH})) && (!({SCSI_MESH}) || (false))
Variables: 3886. 
Variable ordering: 489, 1505, 2567, 3248
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3248	{SCSI_MESH}	1	0
3	2567	{SCSI}	2	1
4	1505	{PPC_PMAC}	2	3
5	489	{PPC32}	2	4
# END BDD 2766 (T 5 121)

# BEGIN BDD 2767 (T 5 122)
BDD tree for {SCSI} && {SCSI_MESH} || (!({SCSI} && {SCSI_MESH}) || ({SCSI_MESH_RESET_DELAY_MS})) && (!({SCSI_MESH_RESET_DELAY_MS}) || ({SCSI} && {SCSI_MESH}))
Variables: 3886. 
Variable ordering: 779, 2567, 3248
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3248	{SCSI_MESH}	0	1
3	2567	{SCSI}	0	2
4	779	{SCSI_MESH_RESET_DELAY_MS}	1	3
# END BDD 2767 (T 5 122)

# BEGIN BDD 2768 (T 5 123)
BDD tree for {SCSI} && {SCSI_MESH} || (!({SCSI} && {SCSI_MESH}) || ({SCSI_MESH_SYNC_RATE})) && (!({SCSI_MESH_SYNC_RATE}) || ({SCSI} && {SCSI_MESH}))
Variables: 3886. 
Variable ordering: 1868, 2567, 3248
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3248	{SCSI_MESH}	0	1
3	2567	{SCSI}	0	2
4	1868	{SCSI_MESH_SYNC_RATE}	1	3
# END BDD 2768 (T 5 123)

# BEGIN BDD 2769 (T 5 124)
BDD tree for {SCSI} || (!(false) || ({SCSI_MULTI_LUN})) && (!({SCSI_MULTI_LUN}) || (false))
Variables: 3886. 
Variable ordering: 2567, 3313
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3313	{SCSI_MULTI_LUN}	1	0
3	2567	{SCSI}	2	1
# END BDD 2769 (T 5 124)

# BEGIN BDD 2770 (T 5 125)
BDD tree for {ISA} && {SCSI} || (!(false) || ({SCSI_NCR53C406A})) && (!({SCSI_NCR53C406A}) || (false))
Variables: 3886. 
Variable ordering: 816, 1185, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1185	{ISA}	0	2
4	816	{SCSI_NCR53C406A}	1	3
# END BDD 2770 (T 5 125)

# BEGIN BDD 2771 (T 5 126)
BDD tree for {SCSI} && {SCSI_AMIGA7XX} || {MVME16x_SCSI} || {BVME6000_SCSI} || (!(false) || ({SCSI_NCR53C7xx_FAST})) && (!({SCSI_NCR53C7xx_FAST}) || (false))
Variables: 3886. 
Variable ordering: 109, 1789, 1847, 2567, 2632
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2632	{MVME16x_SCSI}	0	1
3	2567	{SCSI}	0	2
4	2567	{SCSI}	0	1
5	1847	{SCSI_AMIGA7XX}	3	4
6	1789	{SCSI_NCR53C7xx_FAST}	1	5
7	1789	{SCSI_NCR53C7xx_FAST}	1	4
8	109	{BVME6000_SCSI}	6	7
# END BDD 2771 (T 5 126)

# BEGIN BDD 2772 (T 5 127)
BDD tree for {SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720} || (!({SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720}) || ({SCSI_NCR53C8XX_DEFAULT_TAGS})) && (!({SCSI_NCR53C8XX_DEFAULT_TAGS}) || ({SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720}))
Variables: 3886. 
Variable ordering: 603, 2117, 2567, 3250
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3250	{SCSI_ZALON}	0	1
3	2567	{SCSI}	0	2
4	2117	{SCSI_NCR53C8XX_DEFAULT_TAGS}	1	3
5	2567	{SCSI}	0	1
6	2117	{SCSI_NCR53C8XX_DEFAULT_TAGS}	1	5
7	603	{SCSI_NCR_Q720}	4	6
# END BDD 2772 (T 5 127)

# BEGIN BDD 2773 (T 5 128)
BDD tree for {SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720} || (!({SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720}) || ({SCSI_NCR53C8XX_MAX_TAGS})) && (!({SCSI_NCR53C8XX_MAX_TAGS}) || ({SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720}))
Variables: 3886. 
Variable ordering: 603, 1439, 2567, 3250
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3250	{SCSI_ZALON}	0	1
3	2567	{SCSI}	0	2
4	1439	{SCSI_NCR53C8XX_MAX_TAGS}	1	3
5	2567	{SCSI}	0	1
6	1439	{SCSI_NCR53C8XX_MAX_TAGS}	1	5
7	603	{SCSI_NCR_Q720}	4	6
# END BDD 2773 (T 5 128)

# BEGIN BDD 2774 (T 5 129)
BDD tree for {SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720} && {SCSI_NCR53C8XX_DEFAULT_TAGS} || (!(false) || ({SCSI_NCR53C8XX_NO_DISCONNECT})) && (!({SCSI_NCR53C8XX_NO_DISCONNECT}) || (false))
Variables: 3886. 
Variable ordering: 142, 603, 2117, 2567, 3250
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3250	{SCSI_ZALON}	0	1
3	2567	{SCSI}	0	2
4	2117	{SCSI_NCR53C8XX_DEFAULT_TAGS}	0	3
5	2567	{SCSI}	0	1
6	2117	{SCSI_NCR53C8XX_DEFAULT_TAGS}	0	5
7	603	{SCSI_NCR_Q720}	4	6
8	142	{SCSI_NCR53C8XX_NO_DISCONNECT}	1	7
# END BDD 2774 (T 5 129)

# BEGIN BDD 2775 (T 5 130)
BDD tree for {SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720} || (!(false) || ({SCSI_NCR53C8XX_PROFILE})) && (!({SCSI_NCR53C8XX_PROFILE}) || (false))
Variables: 3886. 
Variable ordering: 603, 2230, 2567, 3250
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3250	{SCSI_ZALON}	0	1
3	2567	{SCSI}	0	2
4	2230	{SCSI_NCR53C8XX_PROFILE}	1	3
5	2567	{SCSI}	0	1
6	2230	{SCSI_NCR53C8XX_PROFILE}	1	5
7	603	{SCSI_NCR_Q720}	4	6
# END BDD 2775 (T 5 130)

# BEGIN BDD 2776 (T 5 131)
BDD tree for {SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720} || (!({SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720}) || ({SCSI_NCR53C8XX_SYNC})) && (!({SCSI_NCR53C8XX_SYNC}) || ({SCSI} && {SCSI_ZALON} || {SCSI_NCR_Q720}))
Variables: 3886. 
Variable ordering: 603, 2567, 2865, 3250
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2865	{SCSI_NCR53C8XX_SYNC}	1	0
3	3250	{SCSI_ZALON}	0	1
4	2865	{SCSI_NCR53C8XX_SYNC}	1	3
5	2567	{SCSI}	2	4
6	2567	{SCSI}	2	1
7	603	{SCSI_NCR_Q720}	5	6
# END BDD 2776 (T 5 131)

# BEGIN BDD 2777 (T 5 132)
BDD tree for {MCA} && {SCSI} || (!(false) || ({SCSI_NCR_D700})) && (!({SCSI_NCR_D700}) || (false))
Variables: 3886. 
Variable ordering: 360, 1537, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1537	{SCSI_NCR_D700}	1	0
3	2567	{SCSI}	0	1
4	1537	{SCSI_NCR_D700}	1	3
5	360	{MCA}	2	4
# END BDD 2777 (T 5 132)

# BEGIN BDD 2778 (T 5 133)
BDD tree for {MCA} && {SCSI} || (!(false) || ({SCSI_NCR_Q720})) && (!({SCSI_NCR_Q720}) || (false))
Variables: 3886. 
Variable ordering: 360, 603, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	603	{SCSI_NCR_Q720}	1	0
3	2567	{SCSI}	0	1
4	603	{SCSI_NCR_Q720}	1	3
5	360	{MCA}	2	4
# END BDD 2778 (T 5 133)

# BEGIN BDD 2779 (T 5 134)
BDD tree for {PCI} && {SCSI} && {64BIT} || (!(false) || ({SCSI_NSP32})) && (!({SCSI_NSP32}) || (false))
Variables: 3886. 
Variable ordering: 210, 1383, 2271, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1383	{SCSI_NSP32}	1	0
3	2567	{SCSI}	0	1
4	2271	{64BIT}	0	3
5	1383	{SCSI_NSP32}	1	4
6	210	{PCI}	2	5
# END BDD 2779 (T 5 134)

# BEGIN BDD 2780 (T 5 135)
BDD tree for {ARCH_ACORN} && {EXPERIMENTAL} && {SCSI} || (!(false) || ({SCSI_OAK1})) && (!({SCSI_OAK1}) || (false))
Variables: 3886. 
Variable ordering: 1562, 1711, 2542, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2542	{ARCH_ACORN}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	1562	{SCSI_OAK1}	1	4
# END BDD 2780 (T 5 135)

# BEGIN BDD 2781 (T 5 136)
BDD tree for {SCSI} && {SCSI_BUSLOGIC} || (!(false) || ({SCSI_OMIT_FLASHPOINT})) && (!({SCSI_OMIT_FLASHPOINT}) || (false))
Variables: 3886. 
Variable ordering: 1195, 2567, 3184
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3184	{SCSI_BUSLOGIC}	0	1
3	2567	{SCSI}	0	2
4	1195	{SCSI_OMIT_FLASHPOINT}	1	3
# END BDD 2781 (T 5 136)

# BEGIN BDD 2782 (T 5 137)
BDD tree for {ISA} && {SCSI} || (!(false) || ({SCSI_PAS16})) && (!({SCSI_PAS16}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2567, 2573
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2573	{SCSI_PAS16}	1	0
3	2567	{SCSI}	2	1
4	1185	{ISA}	2	3
# END BDD 2782 (T 5 137)

# BEGIN BDD 2783 (T 5 138)
BDD tree for {PCI} && {SCSI} && {BROKEN} || (!(false) || ({SCSI_PCI2000})) && (!({SCSI_PCI2000}) || (false))
Variables: 3886. 
Variable ordering: 210, 1929, 2059, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1929	{SCSI_PCI2000}	1	0
3	2567	{SCSI}	0	1
4	2059	{BROKEN}	0	3
5	1929	{SCSI_PCI2000}	1	4
6	210	{PCI}	2	5
# END BDD 2783 (T 5 138)

# BEGIN BDD 2784 (T 5 139)
BDD tree for {PCI} && {SCSI} && {BROKEN} || (!(false) || ({SCSI_PCI2220I})) && (!({SCSI_PCI2220I}) || (false))
Variables: 3886. 
Variable ordering: 210, 2059, 2567, 2934
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2934	{SCSI_PCI2220I}	1	0
3	2567	{SCSI}	2	1
4	2059	{BROKEN}	2	3
5	210	{PCI}	2	4
# END BDD 2784 (T 5 139)

# BEGIN BDD 2785 (T 5 140)
BDD tree for {ARCH_ACORN} && {SCSI} || (!(false) || ({SCSI_POWERTECSCSI})) && (!({SCSI_POWERTECSCSI}) || (false))
Variables: 3886. 
Variable ordering: 2269, 2542, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2542	{ARCH_ACORN}	0	2
4	2269	{SCSI_POWERTECSCSI}	1	3
# END BDD 2785 (T 5 140)

# BEGIN BDD 2786 (T 5 141)
BDD tree for {SCSI} && {PARPORT} || (!(false) || ({SCSI_PPA})) && (!({SCSI_PPA}) || (false))
Variables: 3886. 
Variable ordering: 863, 2567, 3254
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3254	{SCSI_PPA}	1	0
3	2567	{SCSI}	2	1
4	863	{PARPORT}	2	3
# END BDD 2786 (T 5 141)

# BEGIN BDD 2787 (T 5 142)
BDD tree for {SCSI} && {PROC_FS} || (!({SCSI} && {PROC_FS}) || ({SCSI_PROC_FS})) && (!({SCSI_PROC_FS}) || ({SCSI} && {PROC_FS}))
Variables: 3886. 
Variable ordering: 1115, 2143, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2143	{SCSI_PROC_FS}	1	0
3	2567	{SCSI}	0	1
4	2143	{SCSI_PROC_FS}	1	3
5	1115	{PROC_FS}	2	4
# END BDD 2787 (T 5 142)

# BEGIN BDD 2788 (T 5 143)
BDD tree for {ISA} && {SCSI} || (!(false) || ({SCSI_PSI240I})) && (!({SCSI_PSI240I}) || (false))
Variables: 3886. 
Variable ordering: 348, 1185, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1185	{ISA}	0	2
4	348	{SCSI_PSI240I}	1	3
# END BDD 2788 (T 5 143)

# BEGIN BDD 2789 (T 5 144)
BDD tree for {SCSI} && {SCSI_QLA2XXX} || (!(false) || ({SCSI_QLA21XX})) && (!({SCSI_QLA21XX}) || (false))
Variables: 3886. 
Variable ordering: 1845, 2567, 2577
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2577	{SCSI_QLA21XX}	1	0
3	2567	{SCSI}	2	1
4	1845	{SCSI_QLA2XXX}	2	3
# END BDD 2789 (T 5 144)

# BEGIN BDD 2790 (T 5 145)
BDD tree for {SCSI} && {SCSI_QLA2XXX} || (!(false) || ({SCSI_QLA22XX})) && (!({SCSI_QLA22XX}) || (false))
Variables: 3886. 
Variable ordering: 1491, 1845, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1845	{SCSI_QLA2XXX}	0	2
4	1491	{SCSI_QLA22XX}	1	3
# END BDD 2790 (T 5 145)

# BEGIN BDD 2791 (T 5 146)
BDD tree for {SCSI} && {SCSI_QLA2XXX} || (!(false) || ({SCSI_QLA2300})) && (!({SCSI_QLA2300}) || (false))
Variables: 3886. 
Variable ordering: 1845, 2567, 3122
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3122	{SCSI_QLA2300}	1	0
3	2567	{SCSI}	2	1
4	1845	{SCSI_QLA2XXX}	2	3
# END BDD 2791 (T 5 146)

# BEGIN BDD 2792 (T 5 147)
BDD tree for {SCSI} && {SCSI_QLA2XXX} || (!(false) || ({SCSI_QLA2322})) && (!({SCSI_QLA2322}) || (false))
Variables: 3886. 
Variable ordering: 1845, 2009, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2009	{SCSI_QLA2322}	1	0
3	2567	{SCSI}	0	1
4	2009	{SCSI_QLA2322}	1	3
5	1845	{SCSI_QLA2XXX}	2	4
# END BDD 2792 (T 5 147)

# BEGIN BDD 2793 (T 5 148)
BDD tree for (!({SCSI} && {PCI} && {SCSI} && {PCI}) || ({SCSI_QLA2XXX})) && (!({SCSI_QLA2XXX}) || ({SCSI} && {PCI} && {SCSI} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 1845, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1845	{SCSI_QLA2XXX}	1	0
3	2567	{SCSI}	1	0
4	2567	{SCSI}	0	1
5	1845	{SCSI_QLA2XXX}	3	4
6	210	{PCI}	2	5
# END BDD 2793 (T 5 148)

# BEGIN BDD 2794 (T 5 149)
BDD tree for {SCSI} && {SCSI_QLA2XXX} || (!(false) || ({SCSI_QLA6312})) && (!({SCSI_QLA6312}) || (false))
Variables: 3886. 
Variable ordering: 370, 1845, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1845	{SCSI_QLA2XXX}	0	2
4	370	{SCSI_QLA6312}	1	3
# END BDD 2794 (T 5 149)

# BEGIN BDD 2795 (T 5 150)
BDD tree for {SBUS} && {SCSI} || (!(false) || ({SCSI_QLOGICPTI})) && (!({SCSI_QLOGICPTI}) || (false))
Variables: 3886. 
Variable ordering: 1348, 2567, 3105
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3105	{SBUS}	0	1
3	2567	{SCSI}	0	2
4	1348	{SCSI_QLOGICPTI}	1	3
# END BDD 2795 (T 5 150)

# BEGIN BDD 2796 (T 5 151)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_QLOGIC_1280})) && (!({SCSI_QLOGIC_1280}) || (false))
Variables: 3886. 
Variable ordering: 52, 210, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	210	{PCI}	0	2
4	52	{SCSI_QLOGIC_1280}	1	3
# END BDD 2796 (T 5 151)

# BEGIN BDD 2797 (T 5 152)
BDD tree for {SCSI} && {SCSI_QLOGIC_1280} && true || (!(false) || ({SCSI_QLOGIC_1280_1040})) && (!({SCSI_QLOGIC_1280_1040}) || (false))
Variables: 3886. 
Variable ordering: 52, 2567, 3152
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3152	{SCSI_QLOGIC_1280_1040}	1	0
3	2567	{SCSI}	2	1
4	52	{SCSI_QLOGIC_1280}	2	3
# END BDD 2797 (T 5 152)

# BEGIN BDD 2798 (T 5 153)
BDD tree for {ISA} && {SCSI} || (!(false) || ({SCSI_QLOGIC_FAS})) && (!({SCSI_QLOGIC_FAS}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2567, 3137
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3137	{SCSI_QLOGIC_FAS}	1	0
3	2567	{SCSI}	2	1
4	1185	{ISA}	2	3
# END BDD 2798 (T 5 153)

# BEGIN BDD 2799 (T 5 154)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_QLOGIC_FC})) && (!({SCSI_QLOGIC_FC}) || (false))
Variables: 3886. 
Variable ordering: 210, 1223, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1223	{SCSI_QLOGIC_FC}	1	0
3	2567	{SCSI}	0	1
4	1223	{SCSI_QLOGIC_FC}	1	3
5	210	{PCI}	2	4
# END BDD 2799 (T 5 154)

# BEGIN BDD 2800 (T 5 155)
BDD tree for {SCSI} && {SCSI_QLOGIC_FC} || (!(false) || ({SCSI_QLOGIC_FC_FIRMWARE})) && (!({SCSI_QLOGIC_FC_FIRMWARE}) || (false))
Variables: 3886. 
Variable ordering: 1223, 2567, 3158
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3158	{SCSI_QLOGIC_FC_FIRMWARE}	1	0
3	2567	{SCSI}	2	1
4	1223	{SCSI_QLOGIC_FC}	2	3
# END BDD 2800 (T 5 155)

# BEGIN BDD 2801 (T 5 156)
BDD tree for {PCI} && {SCSI} && {BROKEN} || (!(false) || ({SCSI_QLOGIC_ISP})) && (!({SCSI_QLOGIC_ISP}) || (false))
Variables: 3886. 
Variable ordering: 210, 1199, 2059, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1199	{SCSI_QLOGIC_ISP}	1	0
3	2567	{SCSI}	0	1
4	2059	{BROKEN}	0	3
5	1199	{SCSI_QLOGIC_ISP}	1	4
6	210	{PCI}	2	5
# END BDD 2801 (T 5 156)

# BEGIN BDD 2802 (T 5 157)
BDD tree for {SCSI} || (!(false) || ({SCSI_SATA})) && (!({SCSI_SATA}) || (false))
Variables: 3886. 
Variable ordering: 1470, 2567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1470	{SCSI_SATA}	1	2
# END BDD 2802 (T 5 157)

# BEGIN BDD 2803 (T 5 158)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} || (!(false) || ({SCSI_SATA_AHCI})) && (!({SCSI_SATA_AHCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 1470, 2033, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2033	{SCSI_SATA_AHCI}	1	0
3	2567	{SCSI}	0	1
4	2033	{SCSI_SATA_AHCI}	1	3
5	1470	{SCSI_SATA}	2	4
6	210	{PCI}	2	5
# END BDD 2803 (T 5 158)

# BEGIN BDD 2804 (T 5 159)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} && {EXPERIMENTAL} || (!(false) || ({SCSI_SATA_NV})) && (!({SCSI_SATA_NV}) || (false))
Variables: 3886. 
Variable ordering: 210, 1470, 1576, 1711, 2567
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1576	{SCSI_SATA_NV}	1	0
3	2567	{SCSI}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1576	{SCSI_SATA_NV}	1	4
6	1470	{SCSI_SATA}	2	5
7	210	{PCI}	2	6
# END BDD 2804 (T 5 159)

# BEGIN BDD 2805 (T 5 160)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} || (!(false) || ({SCSI_SATA_PROMISE})) && (!({SCSI_SATA_PROMISE}) || (false))
Variables: 3886. 
Variable ordering: 210, 1355, 1470, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1355	{SCSI_SATA_PROMISE}	1	0
3	2567	{SCSI}	0	1
4	1470	{SCSI_SATA}	0	3
5	1355	{SCSI_SATA_PROMISE}	1	4
6	210	{PCI}	2	5
# END BDD 2805 (T 5 160)

# BEGIN BDD 2806 (T 5 161)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} || (!(false) || ({SCSI_SATA_QSTOR})) && (!({SCSI_SATA_QSTOR}) || (false))
Variables: 3886. 
Variable ordering: 95, 210, 1470, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1470	{SCSI_SATA}	0	2
4	210	{PCI}	0	3
5	95	{SCSI_SATA_QSTOR}	1	4
# END BDD 2806 (T 5 161)

# BEGIN BDD 2807 (T 5 162)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} && {EXPERIMENTAL} || (!(false) || ({SCSI_SATA_SIL})) && (!({SCSI_SATA_SIL}) || (false))
Variables: 3886. 
Variable ordering: 210, 1070, 1470, 1711, 2567
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1070	{SCSI_SATA_SIL}	1	0
3	2567	{SCSI}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1470	{SCSI_SATA}	0	4
6	1070	{SCSI_SATA_SIL}	1	5
7	210	{PCI}	2	6
# END BDD 2807 (T 5 162)

# BEGIN BDD 2808 (T 5 163)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} && {EXPERIMENTAL} || (!(false) || ({SCSI_SATA_SIS})) && (!({SCSI_SATA_SIS}) || (false))
Variables: 3886. 
Variable ordering: 210, 1470, 1711, 2411, 2567
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2411	{SCSI_SATA_SIS}	1	0
3	2567	{SCSI}	0	1
4	2411	{SCSI_SATA_SIS}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	1470	{SCSI_SATA}	2	5
7	210	{PCI}	2	6
# END BDD 2808 (T 5 163)

# BEGIN BDD 2809 (T 5 164)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} || (!(false) || ({SCSI_SATA_SVW})) && (!({SCSI_SATA_SVW}) || (false))
Variables: 3886. 
Variable ordering: 210, 1470, 2445, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2445	{SCSI_SATA_SVW}	1	0
3	2567	{SCSI}	0	1
4	2445	{SCSI_SATA_SVW}	1	3
5	1470	{SCSI_SATA}	2	4
6	210	{PCI}	2	5
# END BDD 2809 (T 5 164)

# BEGIN BDD 2810 (T 5 165)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} && {EXPERIMENTAL} || (!(false) || ({SCSI_SATA_SX4})) && (!({SCSI_SATA_SX4}) || (false))
Variables: 3886. 
Variable ordering: 200, 210, 1470, 1711, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1470	{SCSI_SATA}	0	3
5	210	{PCI}	0	4
6	200	{SCSI_SATA_SX4}	1	5
# END BDD 2810 (T 5 165)

# BEGIN BDD 2811 (T 5 166)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} && {EXPERIMENTAL} || (!(false) || ({SCSI_SATA_ULI})) && (!({SCSI_SATA_ULI}) || (false))
Variables: 3886. 
Variable ordering: 210, 919, 1470, 1711, 2567
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	919	{SCSI_SATA_ULI}	1	0
3	2567	{SCSI}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1470	{SCSI_SATA}	0	4
6	919	{SCSI_SATA_ULI}	1	5
7	210	{PCI}	2	6
# END BDD 2811 (T 5 166)

# BEGIN BDD 2812 (T 5 167)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} || (!(false) || ({SCSI_SATA_VIA})) && (!({SCSI_SATA_VIA}) || (false))
Variables: 3886. 
Variable ordering: 210, 1470, 1496, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1496	{SCSI_SATA_VIA}	1	0
3	2567	{SCSI}	0	1
4	1496	{SCSI_SATA_VIA}	1	3
5	1470	{SCSI_SATA}	2	4
6	210	{PCI}	2	5
# END BDD 2812 (T 5 167)

# BEGIN BDD 2813 (T 5 168)
BDD tree for {SCSI} && {SCSI_SATA} && {PCI} || (!(false) || ({SCSI_SATA_VITESSE})) && (!({SCSI_SATA_VITESSE}) || (false))
Variables: 3886. 
Variable ordering: 210, 1470, 1973, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1973	{SCSI_SATA_VITESSE}	1	0
3	2567	{SCSI}	0	1
4	1973	{SCSI_SATA_VITESSE}	1	3
5	1470	{SCSI_SATA}	2	4
6	210	{PCI}	2	5
# END BDD 2813 (T 5 168)

# BEGIN BDD 2814 (T 5 169)
BDD tree for {X86} && {ISA} && {SCSI} && {BROKEN} || (!(false) || ({SCSI_SEAGATE})) && (!({SCSI_SEAGATE}) || (false))
Variables: 3886. 
Variable ordering: 618, 1185, 1244, 2059, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	2059	{BROKEN}	0	2
4	1244	{X86}	0	3
5	1185	{ISA}	0	4
6	618	{SCSI_SEAGATE}	1	5
# END BDD 2814 (T 5 169)

# BEGIN BDD 2815 (T 5 170)
BDD tree for {EISA} || {MCA} && {SCSI} || (!(false) || ({SCSI_SIM710})) && (!({SCSI_SIM710}) || (false))
Variables: 3886. 
Variable ordering: 360, 910, 1262, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1262	{EISA}	0	2
4	910	{SCSI_SIM710}	1	3
5	910	{SCSI_SIM710}	1	2
6	360	{MCA}	4	5
# END BDD 2815 (T 5 170)

# BEGIN BDD 2816 (T 5 171)
BDD tree for {SCSI} || (!({x324} || {x325} || {x326} || {x327} || {x328} || {x329} || {x330}) || ({SCSI_SPI_ATTRS})) && (!({SCSI_SPI_ATTRS}) || ({x324} || {x325} || {x326} || {x327} || {x328} || {x329} || {x330}))
Variables: 3886. 
Variable ordering: 2069, 2567, 3699, 3700, 3701, 3702, 3703, 3704, 3705
Vertices: 19
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3705	{x330}	1	0
3	3704	{x329}	2	0
4	3703	{x328}	3	0
5	3702	{x327}	4	0
6	3701	{x326}	5	0
7	3700	{x325}	6	0
8	3699	{x324}	7	0
9	2567	{SCSI}	8	1
10	3705	{x330}	0	1
11	3704	{x329}	10	1
12	3703	{x328}	11	1
13	3702	{x327}	12	1
14	3701	{x326}	13	1
15	3700	{x325}	14	1
17	2567	{SCSI}	16	1
16	3699	{x324}	15	1
18	2069	{SCSI_SPI_ATTRS}	9	17
# END BDD 2816 (T 5 171)

# BEGIN BDD 2817 (T 5 172)
BDD tree for ({x324} || !({SCSI_LASI700} && {GSC} && {SCSI})) && (!({x324}) || {SCSI_LASI700} && {GSC} && {SCSI})
Variables: 3886. 
Variable ordering: 531, 1776, 2567, 3699
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3699	{x324}	1	0
3	3699	{x324}	0	1
4	2567	{SCSI}	2	3
5	1776	{GSC}	2	4
6	531	{SCSI_LASI700}	2	5
# END BDD 2817 (T 5 172)

# BEGIN BDD 2818 (T 5 173)
BDD tree for ({x325} || !({SCSI_NCR_Q720} && {MCA} && {SCSI})) && (!({x325}) || {SCSI_NCR_Q720} && {MCA} && {SCSI})
Variables: 3886. 
Variable ordering: 360, 603, 2567, 3700
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3700	{x325}	1	0
3	3700	{x325}	0	1
4	2567	{SCSI}	2	3
5	603	{SCSI_NCR_Q720}	2	4
6	360	{MCA}	2	5
# END BDD 2818 (T 5 173)

# BEGIN BDD 2819 (T 5 174)
BDD tree for ({x326} || !({SCSI_NCR_D700} && {MCA} && {SCSI})) && (!({x326}) || {SCSI_NCR_D700} && {MCA} && {SCSI})
Variables: 3886. 
Variable ordering: 360, 1537, 2567, 3701
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3701	{x326}	1	0
3	3701	{x326}	0	1
4	2567	{SCSI}	2	3
5	1537	{SCSI_NCR_D700}	2	4
6	360	{MCA}	2	5
# END BDD 2819 (T 5 174)

# BEGIN BDD 2820 (T 5 175)
BDD tree for ({x327} || !({SCSI_ZALON} && {GSC} && {SCSI})) && (!({x327}) || {SCSI_ZALON} && {GSC} && {SCSI})
Variables: 3886. 
Variable ordering: 1776, 2567, 3250, 3702
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3702	{x327}	1	0
3	3702	{x327}	0	1
4	3250	{SCSI_ZALON}	2	3
5	2567	{SCSI}	2	4
6	1776	{GSC}	2	5
# END BDD 2820 (T 5 175)

# BEGIN BDD 2821 (T 5 176)
BDD tree for ({x328} || !({SCSI_AIC7XXX} && {PCI} || {EISA} && {SCSI})) && (!({x328}) || {SCSI_AIC7XXX} && {PCI} || {EISA} && {SCSI})
Variables: 3886. 
Variable ordering: 210, 1262, 2567, 3139, 3703
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3703	{x328}	1	0
3	3703	{x328}	0	1
4	3139	{SCSI_AIC7XXX}	2	3
5	2567	{SCSI}	2	4
6	1262	{EISA}	2	5
7	210	{PCI}	6	5
# END BDD 2821 (T 5 176)

# BEGIN BDD 2822 (T 5 177)
BDD tree for ({x329} || !({SCSI_SYM53C8XX_2} && {PCI} && {SCSI})) && (!({x329}) || {SCSI_SYM53C8XX_2} && {PCI} && {SCSI})
Variables: 3886. 
Variable ordering: 210, 2567, 2643, 3704
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3704	{x329}	1	0
3	3704	{x329}	0	1
4	2643	{SCSI_SYM53C8XX_2}	2	3
5	2567	{SCSI}	2	4
6	210	{PCI}	2	5
# END BDD 2822 (T 5 177)

# BEGIN BDD 2823 (T 5 178)
BDD tree for ({x330} || !({SCSI_SIM710} && {EISA} || {MCA} && {SCSI})) && (!({x330}) || {SCSI_SIM710} && {EISA} || {MCA} && {SCSI})
Variables: 3886. 
Variable ordering: 360, 910, 1262, 2567, 3705
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3705	{x330}	1	0
3	3705	{x330}	0	1
4	2567	{SCSI}	2	3
5	1262	{EISA}	2	4
6	910	{SCSI_SIM710}	2	5
7	910	{SCSI_SIM710}	2	4
8	360	{MCA}	6	7
# END BDD 2823 (T 5 178)

# BEGIN BDD 2824 (T 5 179)
BDD tree for {SBUS} && {SCSI} || (!(false) || ({SCSI_SUNESP})) && (!({SCSI_SUNESP}) || (false))
Variables: 3886. 
Variable ordering: 2567, 2777, 3105
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2777	{SCSI_SUNESP}	1	0
3	3105	{SBUS}	0	1
4	2777	{SCSI_SUNESP}	1	3
5	2567	{SCSI}	2	4
# END BDD 2824 (T 5 179)

# BEGIN BDD 2825 (T 5 180)
BDD tree for {ISA} && {SCSI} || (!(false) || ({SCSI_SYM53C416})) && (!({SCSI_SYM53C416}) || (false))
Variables: 3886. 
Variable ordering: 1185, 2132, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2132	{SCSI_SYM53C416}	1	0
3	2567	{SCSI}	0	1
4	2132	{SCSI_SYM53C416}	1	3
5	1185	{ISA}	2	4
# END BDD 2825 (T 5 180)

# BEGIN BDD 2826 (T 5 181)
BDD tree for {PCI} && {SCSI} || (!(false) || ({SCSI_SYM53C8XX_2})) && (!({SCSI_SYM53C8XX_2}) || (false))
Variables: 3886. 
Variable ordering: 210, 2567, 2643
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2643	{SCSI_SYM53C8XX_2}	1	0
3	2567	{SCSI}	2	1
4	210	{PCI}	2	3
# END BDD 2826 (T 5 181)

# BEGIN BDD 2827 (T 5 182)
BDD tree for {SCSI} && {SCSI_SYM53C8XX_2} || (!({SCSI} && {SCSI_SYM53C8XX_2}) || ({SCSI_SYM53C8XX_DEFAULT_TAGS})) && (!({SCSI_SYM53C8XX_DEFAULT_TAGS}) || ({SCSI} && {SCSI_SYM53C8XX_2}))
Variables: 3886. 
Variable ordering: 2567, 2628, 2643
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2628	{SCSI_SYM53C8XX_DEFAULT_TAGS}	1	0
3	2643	{SCSI_SYM53C8XX_2}	0	1
4	2628	{SCSI_SYM53C8XX_DEFAULT_TAGS}	1	3
5	2567	{SCSI}	2	4
# END BDD 2827 (T 5 182)

# BEGIN BDD 2828 (T 5 183)
BDD tree for {SCSI} && {SCSI_SYM53C8XX_2} || (!({SCSI} && {SCSI_SYM53C8XX_2}) || ({SCSI_SYM53C8XX_DMA_ADDRESSING_MODE})) && (!({SCSI_SYM53C8XX_DMA_ADDRESSING_MODE}) || ({SCSI} && {SCSI_SYM53C8XX_2}))
Variables: 3886. 
Variable ordering: 496, 2567, 2643
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2643	{SCSI_SYM53C8XX_2}	0	1
3	2567	{SCSI}	0	2
4	496	{SCSI_SYM53C8XX_DMA_ADDRESSING_MODE}	1	3
# END BDD 2828 (T 5 183)

# BEGIN BDD 2829 (T 5 184)
BDD tree for {SCSI} && {SCSI_SYM53C8XX_2} || (!(false) || ({SCSI_SYM53C8XX_IOMAPPED})) && (!({SCSI_SYM53C8XX_IOMAPPED}) || (false))
Variables: 3886. 
Variable ordering: 1198, 2567, 2643
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2643	{SCSI_SYM53C8XX_2}	0	1
3	2567	{SCSI}	0	2
4	1198	{SCSI_SYM53C8XX_IOMAPPED}	1	3
# END BDD 2829 (T 5 184)

# BEGIN BDD 2830 (T 5 185)
BDD tree for {SCSI} && {SCSI_SYM53C8XX_2} || (!({SCSI} && {SCSI_SYM53C8XX_2}) || ({SCSI_SYM53C8XX_MAX_TAGS})) && (!({SCSI_SYM53C8XX_MAX_TAGS}) || ({SCSI} && {SCSI_SYM53C8XX_2}))
Variables: 3886. 
Variable ordering: 946, 2567, 2643
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2643	{SCSI_SYM53C8XX_2}	0	1
3	2567	{SCSI}	0	2
4	946	{SCSI_SYM53C8XX_MAX_TAGS}	1	3
# END BDD 2830 (T 5 185)

# BEGIN BDD 2831 (T 5 186)
BDD tree for {ISA} && {SCSI} || (!(false) || ({SCSI_T128})) && (!({SCSI_T128}) || (false))
Variables: 3886. 
Variable ordering: 469, 1185, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1185	{ISA}	0	2
4	469	{SCSI_T128}	1	3
# END BDD 2831 (T 5 186)

# BEGIN BDD 2832 (T 5 187)
BDD tree for {ISA} && {SCSI} && {ISA_DMA_API} || (!(false) || ({SCSI_U14_34F})) && (!({SCSI_U14_34F}) || (false))
Variables: 3886. 
Variable ordering: 227, 1185, 2567, 3257
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3257	{ISA_DMA_API}	0	1
3	2567	{SCSI}	0	2
4	1185	{ISA}	0	3
5	227	{SCSI_U14_34F}	1	4
# END BDD 2832 (T 5 187)

# BEGIN BDD 2833 (T 5 188)
BDD tree for {SCSI} && {SCSI_U14_34F} || (!(false) || ({SCSI_U14_34F_LINKED_COMMANDS})) && (!({SCSI_U14_34F_LINKED_COMMANDS}) || (false))
Variables: 3886. 
Variable ordering: 227, 2567, 3072
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3072	{SCSI_U14_34F_LINKED_COMMANDS}	1	0
3	2567	{SCSI}	2	1
4	227	{SCSI_U14_34F}	2	3
# END BDD 2833 (T 5 188)

# BEGIN BDD 2834 (T 5 189)
BDD tree for {SCSI} && {SCSI_U14_34F} || (!({SCSI} && {SCSI_U14_34F}) || ({SCSI_U14_34F_MAX_TAGS})) && (!({SCSI_U14_34F_MAX_TAGS}) || ({SCSI} && {SCSI_U14_34F}))
Variables: 3886. 
Variable ordering: 227, 2392, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2392	{SCSI_U14_34F_MAX_TAGS}	1	0
3	2567	{SCSI}	0	1
4	2392	{SCSI_U14_34F_MAX_TAGS}	1	3
5	227	{SCSI_U14_34F}	2	4
# END BDD 2834 (T 5 189)

# BEGIN BDD 2835 (T 5 190)
BDD tree for {SCSI} && {SCSI_U14_34F} || (!(false) || ({SCSI_U14_34F_TAGGED_QUEUE})) && (!({SCSI_U14_34F_TAGGED_QUEUE}) || (false))
Variables: 3886. 
Variable ordering: 227, 1235, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1235	{SCSI_U14_34F_TAGGED_QUEUE}	1	0
3	2567	{SCSI}	0	1
4	1235	{SCSI_U14_34F_TAGGED_QUEUE}	1	3
5	227	{SCSI_U14_34F}	2	4
# END BDD 2835 (T 5 190)

# BEGIN BDD 2836 (T 5 191)
BDD tree for {X86} && {ISA} && {SCSI} || (!(false) || ({SCSI_ULTRASTOR})) && (!({SCSI_ULTRASTOR}) || (false))
Variables: 3886. 
Variable ordering: 1076, 1185, 1244, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1244	{X86}	0	2
4	1185	{ISA}	0	3
5	1076	{SCSI_ULTRASTOR}	1	4
# END BDD 2836 (T 5 191)

# BEGIN BDD 2837 (T 5 192)
BDD tree for {GSC} && {SCSI} || (!(false) || ({SCSI_ZALON})) && (!({SCSI_ZALON}) || (false))
Variables: 3886. 
Variable ordering: 1776, 2567, 3250
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3250	{SCSI_ZALON}	1	0
3	2567	{SCSI}	2	1
4	1776	{GSC}	2	3
# END BDD 2837 (T 5 192)

# BEGIN BDD 2838 (T 5 193)
BDD tree for {NET} && {INET} && {EXPERIMENTAL} && {IP_SCTP} || (!(false) || ({SCTP_DBG_MSG})) && (!({SCTP_DBG_MSG}) || (false))
Variables: 3886. 
Variable ordering: 493, 755, 1371, 1711, 3042
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	755	{SCTP_DBG_MSG}	1	0
3	3042	{INET}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1371	{NET}	0	4
6	755	{SCTP_DBG_MSG}	1	5
7	493	{IP_SCTP}	2	6
# END BDD 2838 (T 5 193)

# BEGIN BDD 2839 (T 5 194)
BDD tree for {NET} && {INET} && {EXPERIMENTAL} && {IP_SCTP} || (!(false) || ({SCTP_DBG_OBJCNT})) && (!({SCTP_DBG_OBJCNT}) || (false))
Variables: 3886. 
Variable ordering: 493, 1230, 1371, 1711, 3042
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1230	{SCTP_DBG_OBJCNT}	1	0
3	3042	{INET}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1371	{NET}	0	4
6	1230	{SCTP_DBG_OBJCNT}	1	5
7	493	{IP_SCTP}	2	6
# END BDD 2839 (T 5 194)

# BEGIN BDD 2840 (T 5 195)
BDD tree for {NET} && {INET} && {EXPERIMENTAL} && {IP_SCTP} || (!(false) || ({SCTP_HMAC_MD5})) && (!({SCTP_HMAC_MD5}) || (false))
Variables: 3886. 
Variable ordering: 493, 1371, 1711, 1984, 3042
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1984	{SCTP_HMAC_MD5}	1	0
3	3042	{INET}	0	1
4	1984	{SCTP_HMAC_MD5}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	1371	{NET}	2	5
7	493	{IP_SCTP}	2	6
# END BDD 2840 (T 5 195)

# BEGIN BDD 2841 (T 5 196)
BDD tree for {NET} && {INET} && {EXPERIMENTAL} && {IP_SCTP} || (!(false) || ({SCTP_HMAC_NONE})) && (!({SCTP_HMAC_NONE}) || (false))
Variables: 3886. 
Variable ordering: 34, 493, 1371, 1711, 3042
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1371	{NET}	0	3
5	493	{IP_SCTP}	0	4
6	34	{SCTP_HMAC_NONE}	1	5
# END BDD 2841 (T 5 196)

# BEGIN BDD 2842 (T 5 197)
BDD tree for {NET} && {INET} && {EXPERIMENTAL} && {IP_SCTP} || (!(false) || ({SCTP_HMAC_SHA1})) && (!({SCTP_HMAC_SHA1}) || (false))
Variables: 3886. 
Variable ordering: 493, 1371, 1711, 2574, 3042
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2574	{SCTP_HMAC_SHA1}	1	0
3	3042	{INET}	0	1
4	2574	{SCTP_HMAC_SHA1}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	1371	{NET}	2	5
7	493	{IP_SCTP}	2	6
# END BDD 2842 (T 5 197)

# BEGIN BDD 2843 (T 5 198)
BDD tree for {X86_VOYAGER} || (!(false) || ({SCx200})) && (!({SCx200}) || (false))
Variables: 3886. 
Variable ordering: 1879, 1969
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	1879	{SCx200}	1	2
# END BDD 2843 (T 5 198)

# BEGIN BDD 2844 (T 5 199)
BDD tree for {I2C} && {PCI} || (!(false) || ({SCx200_ACB})) && (!({SCx200_ACB}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 2512
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2512	{SCx200_ACB}	1	0
3	1032	{I2C}	2	1
4	210	{PCI}	2	3
# END BDD 2844 (T 5 199)

# BEGIN BDD 2845 (T 5 200)
BDD tree for {SCx200} || (!(false) || ({SCx200_GPIO})) && (!({SCx200_GPIO}) || (false))
Variables: 3886. 
Variable ordering: 1879, 2221
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2221	{SCx200_GPIO}	1	0
3	1879	{SCx200}	2	1
# END BDD 2845 (T 5 200)

# BEGIN BDD 2846 (T 5 201)
BDD tree for {SCx200_GPIO} && {I2C} || (!(false) || ({SCx200_I2C})) && (!({SCx200_I2C}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1311, 2221
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1311	{SCx200_I2C}	1	0
3	2221	{SCx200_GPIO}	0	1
4	1311	{SCx200_I2C}	1	3
5	1032	{I2C}	2	4
# END BDD 2846 (T 5 201)

# BEGIN BDD 2847 (T 5 202)
BDD tree for {I2C} && {SCx200_I2C} || (!({I2C} && {SCx200_I2C}) || ({SCx200_I2C_SCL})) && (!({SCx200_I2C_SCL}) || ({I2C} && {SCx200_I2C}))
Variables: 3886. 
Variable ordering: 1032, 1311, 2239
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2239	{SCx200_I2C_SCL}	1	0
3	1311	{SCx200_I2C}	2	1
4	1032	{I2C}	2	3
# END BDD 2847 (T 5 202)

# BEGIN BDD 2848 (T 5 203)
BDD tree for {I2C} && {SCx200_I2C} || (!({I2C} && {SCx200_I2C}) || ({SCx200_I2C_SDA})) && (!({SCx200_I2C_SDA}) || ({I2C} && {SCx200_I2C}))
Variables: 3886. 
Variable ordering: 1032, 1146, 1311
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1146	{SCx200_I2C_SDA}	1	0
3	1311	{SCx200_I2C}	0	1
4	1146	{SCx200_I2C_SDA}	1	3
5	1032	{I2C}	2	4
# END BDD 2848 (T 5 203)

# BEGIN BDD 2849 (T 5 204)
BDD tree for {WATCHDOG} && {SCx200} && {PCI} || (!(false) || ({SCx200_WDT})) && (!({SCx200_WDT}) || (false))
Variables: 3886. 
Variable ordering: 210, 1288, 1879, 3365
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1288	{SCx200_WDT}	1	0
3	3365	{WATCHDOG}	0	1
4	1879	{SCx200}	0	3
5	1288	{SCx200_WDT}	1	4
6	210	{PCI}	2	5
# END BDD 2849 (T 5 204)

# BEGIN BDD 2850 (T 5 205)
BDD tree for {NETDEVICES} && {DLCI} && {ISA} || (!(false) || ({SDLA})) && (!({SDLA}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1363, 2196, 2983
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2983	{SDLA}	1	0
3	2196	{NETDEVICES}	2	1
4	1363	{DLCI}	2	3
5	1185	{ISA}	2	4
# END BDD 2850 (T 5 205)

# BEGIN BDD 2851 (T 5 206)
BDD tree for {NETDEVICES} && {WAN} && {ISA} && true && true && {ISA_DMA_API} || (!(false) || ({SEALEVEL_4021})) && (!({SEALEVEL_4021}) || (false))
Variables: 3886. 
Variable ordering: 598, 1185, 2196, 2304, 3257
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3257	{ISA_DMA_API}	0	1
3	2304	{WAN}	0	2
4	2196	{NETDEVICES}	0	3
5	1185	{ISA}	0	4
6	598	{SEALEVEL_4021}	1	5
# END BDD 2851 (T 5 206)

# BEGIN BDD 2852 (T 5 207)
BDD tree for {PROC_FS} || (!({PROC_FS}) || ({SECCOMP})) && (!({SECCOMP}) || ({PROC_FS}))
Variables: 3886. 
Variable ordering: 561, 1115
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1115	{PROC_FS}	0	1
3	561	{SECCOMP}	1	2
# END BDD 2852 (T 5 207)

# BEGIN BDD 2853 (T 5 208)
BDD tree for {SECURITY} || (!(false) || ({SECURITY_CAPABILITIES})) && (!({SECURITY_CAPABILITIES}) || (false))
Variables: 3886. 
Variable ordering: 1947, 2022
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2022	{SECURITY_CAPABILITIES}	1	0
3	1947	{SECURITY}	2	1
# END BDD 2853 (T 5 208)

# BEGIN BDD 2854 (T 5 209)
BDD tree for {SECURITY} || (!(false) || ({SECURITY_NETWORK})) && (!({SECURITY_NETWORK}) || (false))
Variables: 3886. 
Variable ordering: 1947, 3049
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3049	{SECURITY_NETWORK}	1	0
3	1947	{SECURITY}	2	1
# END BDD 2854 (T 5 209)

# BEGIN BDD 2855 (T 5 210)
BDD tree for {USB} && {SECURITY} || (!(false) || ({SECURITY_ROOTPLUG})) && (!({SECURITY_ROOTPLUG}) || (false))
Variables: 3886. 
Variable ordering: 554, 1947, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1947	{SECURITY}	0	2
4	554	{SECURITY_ROOTPLUG}	1	3
# END BDD 2855 (T 5 210)

# BEGIN BDD 2856 (T 5 211)
BDD tree for {SECURITY} || (!(false) || ({SECURITY_SECLVL})) && (!({SECURITY_SECLVL}) || (false))
Variables: 3886. 
Variable ordering: 1154, 1947
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1947	{SECURITY}	0	1
3	1154	{SECURITY_SECLVL}	1	2
# END BDD 2856 (T 5 211)

# BEGIN BDD 2857 (T 5 212)
BDD tree for {SECURITY} && {NET} && {INET} || (!(false) || ({SECURITY_SELINUX})) && (!({SECURITY_SELINUX}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1434, 1947, 3042
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1434	{SECURITY_SELINUX}	1	0
3	3042	{INET}	0	1
4	1947	{SECURITY}	0	3
5	1434	{SECURITY_SELINUX}	1	4
6	1371	{NET}	2	5
# END BDD 2857 (T 5 212)

# BEGIN BDD 2858 (T 5 213)
BDD tree for {SECURITY_SELINUX} || (!({SECURITY_SELINUX}) || ({SECURITY_SELINUX_AVC_STATS})) && (!({SECURITY_SELINUX_AVC_STATS}) || ({SECURITY_SELINUX}))
Variables: 3886. 
Variable ordering: 204, 1434
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1434	{SECURITY_SELINUX}	0	1
3	204	{SECURITY_SELINUX_AVC_STATS}	1	2
# END BDD 2858 (T 5 213)

# BEGIN BDD 2859 (T 5 214)
BDD tree for {SECURITY_SELINUX} || (!(false) || ({SECURITY_SELINUX_BOOTPARAM})) && (!({SECURITY_SELINUX_BOOTPARAM}) || (false))
Variables: 3886. 
Variable ordering: 1434, 2331
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2331	{SECURITY_SELINUX_BOOTPARAM}	1	0
3	1434	{SECURITY_SELINUX}	2	1
# END BDD 2859 (T 5 214)

# BEGIN BDD 2860 (T 5 215)
BDD tree for {SECURITY_SELINUX_BOOTPARAM} || (!({SECURITY_SELINUX_BOOTPARAM}) || ({SECURITY_SELINUX_BOOTPARAM_VALUE})) && (!({SECURITY_SELINUX_BOOTPARAM_VALUE}) || ({SECURITY_SELINUX_BOOTPARAM}))
Variables: 3886. 
Variable ordering: 58, 2331
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2331	{SECURITY_SELINUX_BOOTPARAM}	0	1
3	58	{SECURITY_SELINUX_BOOTPARAM_VALUE}	1	2
# END BDD 2860 (T 5 215)

# BEGIN BDD 2861 (T 5 216)
BDD tree for {SECURITY_SELINUX} || (!({SECURITY_SELINUX}) || ({SECURITY_SELINUX_CHECKREQPROT_VALUE})) && (!({SECURITY_SELINUX_CHECKREQPROT_VALUE}) || ({SECURITY_SELINUX}))
Variables: 3886. 
Variable ordering: 1434, 2789
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2789	{SECURITY_SELINUX_CHECKREQPROT_VALUE}	1	0
3	1434	{SECURITY_SELINUX}	2	1
# END BDD 2861 (T 5 216)

# BEGIN BDD 2862 (T 5 217)
BDD tree for {SECURITY_SELINUX} || (!({SECURITY_SELINUX}) || ({SECURITY_SELINUX_DEVELOP})) && (!({SECURITY_SELINUX_DEVELOP}) || ({SECURITY_SELINUX}))
Variables: 3886. 
Variable ordering: 1434, 2966
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2966	{SECURITY_SELINUX_DEVELOP}	1	0
3	1434	{SECURITY_SELINUX}	2	1
# END BDD 2862 (T 5 217)

# BEGIN BDD 2863 (T 5 218)
BDD tree for {SECURITY_SELINUX} || (!(false) || ({SECURITY_SELINUX_DISABLE})) && (!({SECURITY_SELINUX_DISABLE}) || (false))
Variables: 3886. 
Variable ordering: 437, 1434
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1434	{SECURITY_SELINUX}	0	1
3	437	{SECURITY_SELINUX_DISABLE}	1	2
# END BDD 2863 (T 5 218)

# BEGIN BDD 2864 (T 5 219)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} && {EXPERIMENTAL} || (!(false) || ({SEEQ8005})) && (!({SEEQ8005}) || (false))
Variables: 3886. 
Variable ordering: 1404, 1711, 2196, 2228, 2568
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2568	{SEEQ8005}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1404	{NET_ISA}	2	5
# END BDD 2864 (T 5 219)

# BEGIN BDD 2865 (T 5 220)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_ADM1021})) && (!({SENSORS_ADM1021}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2892
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2892	{SENSORS_ADM1021}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2865 (T 5 220)

# BEGIN BDD 2866 (T 5 221)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_ADM1025})) && (!({SENSORS_ADM1025}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 3130
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3130	{SENSORS_ADM1025}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2866 (T 5 221)

# BEGIN BDD 2867 (T 5 222)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_ADM1026})) && (!({SENSORS_ADM1026}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2610
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2610	{SENSORS_ADM1026}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2867 (T 5 222)

# BEGIN BDD 2868 (T 5 223)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_ADM1031})) && (!({SENSORS_ADM1031}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2318
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2318	{SENSORS_ADM1031}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2868 (T 5 223)

# BEGIN BDD 2869 (T 5 224)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_ASB100})) && (!({SENSORS_ASB100}) || (false))
Variables: 3886. 
Variable ordering: 802, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	802	{SENSORS_ASB100}	1	3
# END BDD 2869 (T 5 224)

# BEGIN BDD 2870 (T 5 225)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_DS1337})) && (!({SENSORS_DS1337}) || (false))
Variables: 3886. 
Variable ordering: 129, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	129	{SENSORS_DS1337}	1	3
# END BDD 2870 (T 5 225)

# BEGIN BDD 2871 (T 5 226)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_DS1621})) && (!({SENSORS_DS1621}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 1877
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1877	{SENSORS_DS1621}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2871 (T 5 226)

# BEGIN BDD 2872 (T 5 227)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_EEPROM})) && (!({SENSORS_EEPROM}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2065
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2065	{SENSORS_EEPROM}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2872 (T 5 227)

# BEGIN BDD 2873 (T 5 228)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_FSCHER})) && (!({SENSORS_FSCHER}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2958
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2958	{SENSORS_FSCHER}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2873 (T 5 228)

# BEGIN BDD 2874 (T 5 229)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_FSCPOS})) && (!({SENSORS_FSCPOS}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2810
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2810	{SENSORS_FSCPOS}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2874 (T 5 229)

# BEGIN BDD 2875 (T 5 230)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_GL518SM})) && (!({SENSORS_GL518SM}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2596
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2596	{SENSORS_GL518SM}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2875 (T 5 230)

# BEGIN BDD 2876 (T 5 231)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_GL520SM})) && (!({SENSORS_GL520SM}) || (false))
Variables: 3886. 
Variable ordering: 294, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	294	{SENSORS_GL520SM}	1	3
# END BDD 2876 (T 5 231)

# BEGIN BDD 2877 (T 5 232)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_IT87})) && (!({SENSORS_IT87}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 1771
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1771	{SENSORS_IT87}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2877 (T 5 232)

# BEGIN BDD 2878 (T 5 233)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_LM63})) && (!({SENSORS_LM63}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2888
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2888	{SENSORS_LM63}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2878 (T 5 233)

# BEGIN BDD 2879 (T 5 234)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_LM75})) && (!({SENSORS_LM75}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1140, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1140	{SENSORS_LM75}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1140	{SENSORS_LM75}	1	3
5	1032	{I2C}	2	4
# END BDD 2879 (T 5 234)

# BEGIN BDD 2880 (T 5 235)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_LM77})) && (!({SENSORS_LM77}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2955
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2955	{SENSORS_LM77}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2880 (T 5 235)

# BEGIN BDD 2881 (T 5 236)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_LM78})) && (!({SENSORS_LM78}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 1892
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1892	{SENSORS_LM78}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2881 (T 5 236)

# BEGIN BDD 2882 (T 5 237)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_LM80})) && (!({SENSORS_LM80}) || (false))
Variables: 3886. 
Variable ordering: 425, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	425	{SENSORS_LM80}	1	3
# END BDD 2882 (T 5 237)

# BEGIN BDD 2883 (T 5 238)
BDD tree for {I2C} || (!(false) || ({SENSORS_LM83})) && (!({SENSORS_LM83}) || (false))
Variables: 3886. 
Variable ordering: 1032, 2111
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2111	{SENSORS_LM83}	1	0
3	1032	{I2C}	2	1
# END BDD 2883 (T 5 238)

# BEGIN BDD 2884 (T 5 239)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_LM85})) && (!({SENSORS_LM85}) || (false))
Variables: 3886. 
Variable ordering: 584, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	584	{SENSORS_LM85}	1	3
# END BDD 2884 (T 5 239)

# BEGIN BDD 2885 (T 5 240)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_LM87})) && (!({SENSORS_LM87}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 1880
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1880	{SENSORS_LM87}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2885 (T 5 240)

# BEGIN BDD 2886 (T 5 241)
BDD tree for {I2C} || (!(false) || ({SENSORS_LM90})) && (!({SENSORS_LM90}) || (false))
Variables: 3886. 
Variable ordering: 1032, 2688
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2688	{SENSORS_LM90}	1	0
3	1032	{I2C}	2	1
# END BDD 2886 (T 5 241)

# BEGIN BDD 2887 (T 5 242)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_LM92})) && (!({SENSORS_LM92}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2920
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2920	{SENSORS_LM92}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2887 (T 5 242)

# BEGIN BDD 2888 (T 5 243)
BDD tree for {I2C} && {PPC32} || (!(false) || ({SENSORS_M41T00})) && (!({SENSORS_M41T00}) || (false))
Variables: 3886. 
Variable ordering: 489, 1032, 2552
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2552	{SENSORS_M41T00}	1	0
3	1032	{I2C}	2	1
4	489	{PPC32}	2	3
# END BDD 2888 (T 5 243)

# BEGIN BDD 2889 (T 5 244)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_MAX1619})) && (!({SENSORS_MAX1619}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 1914
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1914	{SENSORS_MAX1619}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2889 (T 5 244)

# BEGIN BDD 2890 (T 5 245)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_PC87360})) && (!({SENSORS_PC87360}) || (false))
Variables: 3886. 
Variable ordering: 15, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	15	{SENSORS_PC87360}	1	3
# END BDD 2890 (T 5 245)

# BEGIN BDD 2891 (T 5 246)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_PCF8574})) && (!({SENSORS_PCF8574}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1138, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1138	{SENSORS_PCF8574}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1138	{SENSORS_PCF8574}	1	3
5	1032	{I2C}	2	4
# END BDD 2891 (T 5 246)

# BEGIN BDD 2892 (T 5 247)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_PCF8591})) && (!({SENSORS_PCF8591}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 2296
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2296	{SENSORS_PCF8591}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2892 (T 5 247)

# BEGIN BDD 2893 (T 5 248)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_RTC8564})) && (!({SENSORS_RTC8564}) || (false))
Variables: 3886. 
Variable ordering: 48, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	48	{SENSORS_RTC8564}	1	3
# END BDD 2893 (T 5 248)

# BEGIN BDD 2894 (T 5 249)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({SENSORS_SIS5595})) && (!({SENSORS_SIS5595}) || (false))
Variables: 3886. 
Variable ordering: 210, 823, 1032, 1711
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	823	{SENSORS_SIS5595}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1032	{I2C}	0	3
5	823	{SENSORS_SIS5595}	1	4
6	210	{PCI}	2	5
# END BDD 2894 (T 5 249)

# BEGIN BDD 2895 (T 5 250)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_SMSC47B397})) && (!({SENSORS_SMSC47B397}) || (false))
Variables: 3886. 
Variable ordering: 771, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	771	{SENSORS_SMSC47B397}	1	3
# END BDD 2895 (T 5 250)

# BEGIN BDD 2896 (T 5 251)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_SMSC47M1})) && (!({SENSORS_SMSC47M1}) || (false))
Variables: 3886. 
Variable ordering: 836, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	836	{SENSORS_SMSC47M1}	1	3
# END BDD 2896 (T 5 251)

# BEGIN BDD 2897 (T 5 252)
BDD tree for {I2C} && {PCI} && {EXPERIMENTAL} || (!(false) || ({SENSORS_VIA686A})) && (!({SENSORS_VIA686A}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2199
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2199	{SENSORS_VIA686A}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
5	210	{PCI}	2	4
# END BDD 2897 (T 5 252)

# BEGIN BDD 2898 (T 5 253)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_W83627HF})) && (!({SENSORS_W83627HF}) || (false))
Variables: 3886. 
Variable ordering: 475, 1032, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1032	{I2C}	0	2
4	475	{SENSORS_W83627HF}	1	3
# END BDD 2898 (T 5 253)

# BEGIN BDD 2899 (T 5 254)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_W83781D})) && (!({SENSORS_W83781D}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1711, 1925
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1925	{SENSORS_W83781D}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1032	{I2C}	2	3
# END BDD 2899 (T 5 254)

# BEGIN BDD 2900 (T 5 255)
BDD tree for {I2C} && {EXPERIMENTAL} || (!(false) || ({SENSORS_W83L785TS})) && (!({SENSORS_W83L785TS}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1152, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1152	{SENSORS_W83L785TS}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1152	{SENSORS_W83L785TS}	1	3
5	1032	{I2C}	2	4
# END BDD 2900 (T 5 255)

# BEGIN BDD 2901 (T 5 256)
BDD tree for {ARM} && {FOOTBRIDGE} || (!(false) || ({SERIAL_21285})) && (!({SERIAL_21285}) || (false))
Variables: 3886. 
Variable ordering: 209, 455, 1094
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1094	{SERIAL_21285}	1	0
3	455	{FOOTBRIDGE}	2	1
4	209	{ARM}	2	3
# END BDD 2901 (T 5 256)

# BEGIN BDD 2902 (T 5 257)
BDD tree for {SERIAL_21285} || (!(false) || ({SERIAL_21285_CONSOLE})) && (!({SERIAL_21285_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1094, 1747
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1747	{SERIAL_21285_CONSOLE}	1	0
3	1094	{SERIAL_21285}	2	1
# END BDD 2902 (T 5 257)

# BEGIN BDD 2903 (T 5 258)
BDD tree for {M68328} || {M68EZ328} || {M68VZ328} || (!(false) || ({SERIAL_68328})) && (!({SERIAL_68328}) || (false))
Variables: 3886. 
Variable ordering: 1310, 1461, 2613, 2857
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2857	{M68328}	0	1
3	2613	{SERIAL_68328}	1	2
4	1461	{M68EZ328}	3	1
5	1310	{M68VZ328}	4	1
# END BDD 2903 (T 5 258)

# BEGIN BDD 2904 (T 5 259)
BDD tree for {SERIAL_68328} || (!(false) || ({SERIAL_68328_RTS_CTS})) && (!({SERIAL_68328_RTS_CTS}) || (false))
Variables: 3886. 
Variable ordering: 2613, 3285
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3285	{SERIAL_68328_RTS_CTS}	1	0
3	2613	{SERIAL_68328}	2	1
# END BDD 2904 (T 5 259)

# BEGIN BDD 2905 (T 5 260)
BDD tree for (!({SERIAL_68360_SMC} || {SERIAL_68360_SCC}) || ({SERIAL_68360})) && (!({SERIAL_68360}) || ({SERIAL_68360_SMC} || {SERIAL_68360_SCC}))
Variables: 3886. 
Variable ordering: 1704, 2455, 3350
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3350	{SERIAL_68360_SCC}	1	0
3	3350	{SERIAL_68360_SCC}	0	1
4	2455	{SERIAL_68360}	2	3
5	2455	{SERIAL_68360}	0	1
6	1704	{SERIAL_68360_SMC}	4	5
# END BDD 2905 (T 5 260)

# BEGIN BDD 2906 (T 5 261)
BDD tree for {M68360} || (!(false) || ({SERIAL_68360_SCC})) && (!({SERIAL_68360_SCC}) || (false))
Variables: 3886. 
Variable ordering: 1046, 3350
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3350	{SERIAL_68360_SCC}	1	0
3	1046	{M68360}	2	1
# END BDD 2906 (T 5 261)

# BEGIN BDD 2907 (T 5 262)
BDD tree for {M68360} || (!(false) || ({SERIAL_68360_SMC})) && (!({SERIAL_68360_SMC}) || (false))
Variables: 3886. 
Variable ordering: 1046, 1704
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1704	{SERIAL_68360_SMC}	1	0
3	1046	{M68360}	2	1
# END BDD 2907 (T 5 262)

# BEGIN BDD 2908 (T 5 263)
BDD tree for {BROKEN} || {SPARC64} && {SPARC32} || (!({MWAVE} && {X86}) || ({SERIAL_8250})) && (!({SERIAL_8250}) || ({MWAVE} && {X86}))
Variables: 3886. 
Variable ordering: 1162, 1244, 2059, 2407, 2470, 3034
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3034	{SERIAL_8250}	1	0
3	2470	{SPARC64}	2	1
4	2407	{SPARC32}	2	3
5	2059	{BROKEN}	4	1
6	3034	{SERIAL_8250}	0	1
7	2470	{SPARC64}	6	1
8	2407	{SPARC32}	6	7
9	2059	{BROKEN}	8	1
10	1244	{X86}	5	9
11	1162	{MWAVE}	5	10
# END BDD 2908 (T 5 263)

# BEGIN BDD 2909 (T 5 264)
BDD tree for {ARM} && {ARCH_ACORN} && {SERIAL_8250} || (!(false) || ({SERIAL_8250_ACORN})) && (!({SERIAL_8250_ACORN}) || (false))
Variables: 3886. 
Variable ordering: 209, 2391, 2542, 3034
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2391	{SERIAL_8250_ACORN}	1	0
3	3034	{SERIAL_8250}	0	1
4	2542	{ARCH_ACORN}	0	3
5	2391	{SERIAL_8250_ACORN}	1	4
6	209	{ARM}	2	5
# END BDD 2909 (T 5 264)

# BEGIN BDD 2910 (T 5 265)
BDD tree for {ACPI_BUS} && {SERIAL_8250} || (!({ACPI_BUS} && {SERIAL_8250} && {IA64}) || ({SERIAL_8250_ACPI})) && (!({SERIAL_8250_ACPI}) || ({ACPI_BUS} && {SERIAL_8250} && {IA64}))
Variables: 3886. 
Variable ordering: 298, 2463, 2980, 3034
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2463	{SERIAL_8250_ACPI}	1	0
3	3034	{SERIAL_8250}	0	1
4	2463	{SERIAL_8250_ACPI}	1	3
5	298	{ACPI_BUS}	2	4
# END BDD 2910 (T 5 265)

# BEGIN BDD 2911 (T 5 266)
BDD tree for {SERIAL_8250} || (!(false) || ({SERIAL_8250_CONSOLE})) && (!({SERIAL_8250_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1068, 3034
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3034	{SERIAL_8250}	0	1
3	1068	{SERIAL_8250_CONSOLE}	1	2
# END BDD 2911 (T 5 266)

# BEGIN BDD 2912 (T 5 267)
BDD tree for {PCMCIA} && {SERIAL_8250} || (!(false) || ({SERIAL_8250_CS})) && (!({SERIAL_8250_CS}) || (false))
Variables: 3886. 
Variable ordering: 2001, 2667, 3034
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2667	{SERIAL_8250_CS}	1	0
3	3034	{SERIAL_8250}	0	1
4	2667	{SERIAL_8250_CS}	1	3
5	2001	{PCMCIA}	2	4
# END BDD 2912 (T 5 267)

# BEGIN BDD 2913 (T 5 268)
BDD tree for {SERIAL_8250_EXTENDED} || (!(false) || ({SERIAL_8250_DETECT_IRQ})) && (!({SERIAL_8250_DETECT_IRQ}) || (false))
Variables: 3886. 
Variable ordering: 1307, 1644
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1644	{SERIAL_8250_DETECT_IRQ}	1	0
3	1307	{SERIAL_8250_EXTENDED}	2	1
# END BDD 2913 (T 5 268)

# BEGIN BDD 2914 (T 5 269)
BDD tree for {SERIAL_8250} || (!(false) || ({SERIAL_8250_EXTENDED})) && (!({SERIAL_8250_EXTENDED}) || (false))
Variables: 3886. 
Variable ordering: 1307, 3034
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3034	{SERIAL_8250}	0	1
3	1307	{SERIAL_8250_EXTENDED}	1	2
# END BDD 2914 (T 5 269)

# BEGIN BDD 2915 (T 5 270)
BDD tree for {SERIAL_8250_EXTENDED} && {IA64} || (!(false) || ({SERIAL_8250_MANY_PORTS})) && (!({SERIAL_8250_MANY_PORTS}) || (false))
Variables: 3886. 
Variable ordering: 1307, 1862, 2980
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1862	{SERIAL_8250_MANY_PORTS}	1	0
3	2980	{IA64}	0	1
4	1862	{SERIAL_8250_MANY_PORTS}	1	3
5	1307	{SERIAL_8250_EXTENDED}	2	4
# END BDD 2915 (T 5 270)

# BEGIN BDD 2916 (T 5 271)
BDD tree for {SERIAL_8250_EXTENDED} || (!(false) || ({SERIAL_8250_MULTIPORT})) && (!({SERIAL_8250_MULTIPORT}) || (false))
Variables: 3886. 
Variable ordering: 1307, 2240
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2240	{SERIAL_8250_MULTIPORT}	1	0
3	1307	{SERIAL_8250_EXTENDED}	2	1
# END BDD 2916 (T 5 271)

# BEGIN BDD 2917 (T 5 272)
BDD tree for {SERIAL_8250} || (!({SERIAL_8250}) || ({SERIAL_8250_NR_UARTS})) && (!({SERIAL_8250_NR_UARTS}) || ({SERIAL_8250}))
Variables: 3886. 
Variable ordering: 1121, 3034
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3034	{SERIAL_8250}	0	1
3	1121	{SERIAL_8250_NR_UARTS}	1	2
# END BDD 2917 (T 5 272)

# BEGIN BDD 2918 (T 5 273)
BDD tree for {SERIAL_8250_EXTENDED} || (!(false) || ({SERIAL_8250_RSA})) && (!({SERIAL_8250_RSA}) || (false))
Variables: 3886. 
Variable ordering: 1307, 3031
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3031	{SERIAL_8250_RSA}	1	0
3	1307	{SERIAL_8250_EXTENDED}	2	1
# END BDD 2918 (T 5 273)

# BEGIN BDD 2919 (T 5 274)
BDD tree for {SERIAL_8250_EXTENDED} || (!(false) || ({SERIAL_8250_SHARE_IRQ})) && (!({SERIAL_8250_SHARE_IRQ}) || (false))
Variables: 3886. 
Variable ordering: 1307, 3019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3019	{SERIAL_8250_SHARE_IRQ}	1	0
3	1307	{SERIAL_8250_EXTENDED}	2	1
# END BDD 2919 (T 5 274)

# BEGIN BDD 2920 (T 5 275)
BDD tree for {ARM_AMBA} || (!(false) || ({SERIAL_AMBA_PL010})) && (!({SERIAL_AMBA_PL010}) || (false))
Variables: 3886. 
Variable ordering: 853, 1942
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1942	{SERIAL_AMBA_PL010}	1	0
3	853	{ARM_AMBA}	2	1
# END BDD 2920 (T 5 275)

# BEGIN BDD 2921 (T 5 276)
BDD tree for {SERIAL_AMBA_PL010} || (!(false) || ({SERIAL_AMBA_PL010_CONSOLE})) && (!({SERIAL_AMBA_PL010_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1405, 1942
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1942	{SERIAL_AMBA_PL010}	0	1
3	1405	{SERIAL_AMBA_PL010_CONSOLE}	1	2
# END BDD 2921 (T 5 276)

# BEGIN BDD 2922 (T 5 277)
BDD tree for {ARM_AMBA} || (!(false) || ({SERIAL_AMBA_PL011})) && (!({SERIAL_AMBA_PL011}) || (false))
Variables: 3886. 
Variable ordering: 853, 1000
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1000	{SERIAL_AMBA_PL011}	1	0
3	853	{ARM_AMBA}	2	1
# END BDD 2922 (T 5 277)

# BEGIN BDD 2923 (T 5 278)
BDD tree for {SERIAL_AMBA_PL011} || (!(false) || ({SERIAL_AMBA_PL011_CONSOLE})) && (!({SERIAL_AMBA_PL011_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1000, 2349
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2349	{SERIAL_AMBA_PL011_CONSOLE}	1	0
3	1000	{SERIAL_AMBA_PL011}	2	1
# END BDD 2923 (T 5 278)

# BEGIN BDD 2924 (T 5 279)
BDD tree for {MIPS} && {SOC_AU1X00} || (!(false) || ({SERIAL_AU1X00})) && (!({SERIAL_AU1X00}) || (false))
Variables: 3886. 
Variable ordering: 69, 2584, 3103
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3103	{SERIAL_AU1X00}	1	0
3	2584	{SOC_AU1X00}	2	1
4	69	{MIPS}	2	3
# END BDD 2924 (T 5 279)

# BEGIN BDD 2925 (T 5 280)
BDD tree for {SERIAL_AU1X00} || (!(false) || ({SERIAL_AU1X00_CONSOLE})) && (!({SERIAL_AU1X00_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 671, 3103
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3103	{SERIAL_AU1X00}	0	1
3	671	{SERIAL_AU1X00_CONSOLE}	1	2
# END BDD 2925 (T 5 280)

# BEGIN BDD 2926 (T 5 281)
BDD tree for {ARCH_BAST} && {SERIAL_8250} || (!(false) || ({SERIAL_BAST_SIO})) && (!({SERIAL_BAST_SIO}) || (false))
Variables: 3886. 
Variable ordering: 1132, 1596, 3034
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3034	{SERIAL_8250}	0	1
3	1596	{ARCH_BAST}	0	2
4	1132	{SERIAL_BAST_SIO}	1	3
# END BDD 2926 (T 5 281)

# BEGIN BDD 2927 (T 5 282)
BDD tree for {ARM} && {ARCH_CLPS711X} || (!(false) || ({SERIAL_CLPS711X})) && (!({SERIAL_CLPS711X}) || (false))
Variables: 3886. 
Variable ordering: 209, 1532, 2969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1532	{SERIAL_CLPS711X}	1	0
3	2969	{ARCH_CLPS711X}	0	1
4	1532	{SERIAL_CLPS711X}	1	3
5	209	{ARM}	2	4
# END BDD 2927 (T 5 282)

# BEGIN BDD 2928 (T 5 283)
BDD tree for {SERIAL_CLPS711X} || (!(false) || ({SERIAL_CLPS711X_CONSOLE})) && (!({SERIAL_CLPS711X_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1133, 1532
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1532	{SERIAL_CLPS711X}	0	1
3	1133	{SERIAL_CLPS711X_CONSOLE}	1	2
# END BDD 2928 (T 5 283)

# BEGIN BDD 2929 (T 5 284)
BDD tree for {COLDFIRE} || (!(false) || ({SERIAL_COLDFIRE})) && (!({SERIAL_COLDFIRE}) || (false))
Variables: 3886. 
Variable ordering: 1316, 3318
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3318	{SERIAL_COLDFIRE}	1	0
3	1316	{COLDFIRE}	2	1
# END BDD 2929 (T 5 284)

# BEGIN BDD 2930 (T 5 285)
BDD tree for (!({x331} || {x332} || {x333} || {x334} || {x335} || {x336} || {x337} || {x338} || {x339} || {x340} || {x341} || {x342} || {x343} || {x344} || {x345} || {x346} || {x347} || {x348} || {x349} || {x350} || {x351} || {x352} || {x353} || {x354} || {x355} || {x356} || {x357} || {x358}) || ({SERIAL_CORE})) && (!({SERIAL_CORE}) || ({x331} || {x332} || {x333} || {x334} || {x335} || {x336} || {x337} || {x338} || {x339} || {x340} || {x341} || {x342} || {x343} || {x344} || {x345} || {x346} || {x347} || {x348} || {x349} || {x350} || {x351} || {x352} || {x353} || {x354} || {x355} || {x356} || {x357} || {x358}))
Variables: 3886. 
Variable ordering: 1961, 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733
Vertices: 59
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3733	{x358}	1	0
3	3732	{x357}	2	0
4	3731	{x356}	3	0
5	3730	{x355}	4	0
6	3729	{x354}	5	0
7	3728	{x353}	6	0
8	3727	{x352}	7	0
9	3726	{x351}	8	0
10	3725	{x350}	9	0
11	3724	{x349}	10	0
12	3723	{x348}	11	0
13	3722	{x347}	12	0
14	3721	{x346}	13	0
15	3720	{x345}	14	0
17	3718	{x343}	16	0
16	3719	{x344}	15	0
19	3716	{x341}	18	0
18	3717	{x342}	17	0
21	3714	{x339}	20	0
20	3715	{x340}	19	0
23	3712	{x337}	22	0
22	3713	{x338}	21	0
25	3710	{x335}	24	0
24	3711	{x336}	23	0
27	3708	{x333}	26	0
26	3709	{x334}	25	0
29	3706	{x331}	28	0
28	3707	{x332}	27	0
31	3732	{x357}	30	1
30	3733	{x358}	0	1
34	3729	{x354}	33	1
35	3728	{x353}	34	1
32	3731	{x356}	31	1
33	3730	{x355}	32	1
38	3725	{x350}	37	1
39	3724	{x349}	38	1
36	3727	{x352}	35	1
37	3726	{x351}	36	1
42	3721	{x346}	41	1
43	3720	{x345}	42	1
40	3723	{x348}	39	1
41	3722	{x347}	40	1
46	3717	{x342}	45	1
47	3716	{x341}	46	1
44	3719	{x344}	43	1
45	3718	{x343}	44	1
51	3712	{x337}	50	1
50	3713	{x338}	49	1
49	3714	{x339}	48	1
48	3715	{x340}	47	1
55	3708	{x333}	54	1
54	3709	{x334}	53	1
53	3710	{x335}	52	1
52	3711	{x336}	51	1
58	1961	{SERIAL_CORE}	29	57
57	3706	{x331}	56	1
56	3707	{x332}	55	1
# END BDD 2930 (T 5 285)

# BEGIN BDD 2931 (T 5 286)
BDD tree for ({x331} || !({SERIAL_JSM} && {PCI})) && (!({x331}) || {SERIAL_JSM} && {PCI})
Variables: 3886. 
Variable ordering: 210, 280, 3706
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3706	{x331}	1	0
3	3706	{x331}	0	1
4	280	{SERIAL_JSM}	2	3
5	210	{PCI}	2	4
# END BDD 2931 (T 5 286)

# BEGIN BDD 2932 (T 5 287)
BDD tree for ({x332} || !({SERIAL_MPSC} && {PPC32} && {MV64X60})) && (!({x332}) || {SERIAL_MPSC} && {PPC32} && {MV64X60})
Variables: 3886. 
Variable ordering: 489, 846, 2940, 3707
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3707	{x332}	1	0
3	3707	{x332}	0	1
4	2940	{SERIAL_MPSC}	2	3
5	846	{MV64X60}	2	4
6	489	{PPC32}	2	5
# END BDD 2932 (T 5 287)

# BEGIN BDD 2933 (T 5 288)
BDD tree for ({x333} || !({SERIAL_MUX} && {PARISC})) && (!({x333}) || {SERIAL_MUX} && {PARISC})
Variables: 3886. 
Variable ordering: 2575, 2998, 3708
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3708	{x333}	1	0
3	3708	{x333}	0	1
4	2998	{SERIAL_MUX}	2	3
5	2575	{PARISC}	2	4
# END BDD 2933 (T 5 288)

# BEGIN BDD 2934 (T 5 289)
BDD tree for ({x334} || !({SERIAL_AMBA_PL011} && {ARM_AMBA})) && (!({x334}) || {SERIAL_AMBA_PL011} && {ARM_AMBA})
Variables: 3886. 
Variable ordering: 853, 1000, 3709
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3709	{x334}	1	0
3	3709	{x334}	0	1
4	1000	{SERIAL_AMBA_PL011}	2	3
5	853	{ARM_AMBA}	2	4
# END BDD 2934 (T 5 289)

# BEGIN BDD 2935 (T 5 290)
BDD tree for ({x335} || !({SERIAL_SGI_L1_CONSOLE} && {IA64_GENERIC} || {IA64_SGI_SN2})) && (!({x335}) || {SERIAL_SGI_L1_CONSOLE} && {IA64_GENERIC} || {IA64_SGI_SN2})
Variables: 3886. 
Variable ordering: 28, 125, 2193, 3710
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3710	{x335}	1	0
3	3710	{x335}	0	1
4	2193	{SERIAL_SGI_L1_CONSOLE}	2	3
5	125	{IA64_GENERIC}	2	4
6	28	{IA64_SGI_SN2}	5	4
# END BDD 2935 (T 5 290)

# BEGIN BDD 2936 (T 5 291)
BDD tree for ({x336} || !({SERIAL_MPC52xx} && {PPC_MPC52xx})) && (!({x336}) || {SERIAL_MPC52xx} && {PPC_MPC52xx})
Variables: 3886. 
Variable ordering: 921, 3043, 3711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3711	{x336}	1	0
3	3711	{x336}	0	1
4	3043	{SERIAL_MPC52xx}	2	3
5	921	{PPC_MPC52xx}	2	4
# END BDD 2936 (T 5 291)

# BEGIN BDD 2937 (T 5 292)
BDD tree for ({x337} || !({SERIAL_21285} && {ARM} && {FOOTBRIDGE})) && (!({x337}) || {SERIAL_21285} && {ARM} && {FOOTBRIDGE})
Variables: 3886. 
Variable ordering: 209, 455, 1094, 3712
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3712	{x337}	1	0
3	3712	{x337}	0	1
4	1094	{SERIAL_21285}	2	3
5	455	{FOOTBRIDGE}	2	4
6	209	{ARM}	2	5
# END BDD 2937 (T 5 292)

# BEGIN BDD 2938 (T 5 293)
BDD tree for ({x338} || !({SERIAL_UART00} && {ARM} && {ARCH_CAMELOT})) && (!({x338}) || {SERIAL_UART00} && {ARM} && {ARCH_CAMELOT})
Variables: 3886. 
Variable ordering: 209, 1243, 2894, 3713
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3713	{x338}	1	0
3	3713	{x338}	0	1
4	2894	{SERIAL_UART00}	2	3
5	1243	{ARCH_CAMELOT}	2	4
6	209	{ARM}	2	5
# END BDD 2938 (T 5 293)

# BEGIN BDD 2939 (T 5 294)
BDD tree for ({x339} || !({SERIAL_TXX9} && {HAS_TXX9_SERIAL})) && (!({x339}) || {SERIAL_TXX9} && {HAS_TXX9_SERIAL})
Variables: 3886. 
Variable ordering: 930, 2623, 3714
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3714	{x339}	1	0
3	3714	{x339}	0	1
4	2623	{SERIAL_TXX9}	2	3
5	930	{HAS_TXX9_SERIAL}	2	4
# END BDD 2939 (T 5 294)

# BEGIN BDD 2940 (T 5 295)
BDD tree for ({x340} || !({V850E_UART} && {V850E_MA1} || {V850E_ME2} || {V850E_TEG} || {V850E2_ANNA} || {V850E_AS85EP1})) && (!({x340}) || {V850E_UART} && {V850E_MA1} || {V850E_ME2} || {V850E_TEG} || {V850E2_ANNA} || {V850E_AS85EP1})
Variables: 3886. 
Variable ordering: 50, 83, 660, 1549, 1936, 3118, 3715
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3715	{x340}	1	0
3	3715	{x340}	0	1
4	3118	{V850E_ME2}	2	3
5	1936	{V850E_UART}	2	4
6	1936	{V850E_UART}	2	3
7	1549	{V850E_MA1}	5	6
8	660	{V850E_TEG}	7	6
9	83	{V850E2_ANNA}	8	6
10	50	{V850E_AS85EP1}	9	6
# END BDD 2940 (T 5 295)

# BEGIN BDD 2941 (T 5 296)
BDD tree for ({x341} || !({SERIAL_DZ} && {MACH_DECSTATION} && {MIPS32})) && (!({x341}) || {SERIAL_DZ} && {MACH_DECSTATION} && {MIPS32})
Variables: 3886. 
Variable ordering: 341, 2657, 3166, 3716
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3716	{x341}	1	0
3	3716	{x341}	0	1
4	3166	{MACH_DECSTATION}	2	3
5	2657	{SERIAL_DZ}	2	4
6	341	{MIPS32}	2	5
# END BDD 2941 (T 5 296)

# BEGIN BDD 2942 (T 5 297)
BDD tree for ({x342} || !({SERIAL_AU1X00} && {MIPS} && {SOC_AU1X00})) && (!({x342}) || {SERIAL_AU1X00} && {MIPS} && {SOC_AU1X00})
Variables: 3886. 
Variable ordering: 69, 2584, 3103, 3717
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3717	{x342}	1	0
3	3717	{x342}	0	1
4	3103	{SERIAL_AU1X00}	2	3
5	2584	{SOC_AU1X00}	2	4
6	69	{MIPS}	2	5
# END BDD 2942 (T 5 297)

# BEGIN BDD 2943 (T 5 298)
BDD tree for ({x343} || !({SERIAL_S3C2410} && {ARM} && {ARCH_S3C2410})) && (!({x343}) || {SERIAL_S3C2410} && {ARM} && {ARCH_S3C2410})
Variables: 3886. 
Variable ordering: 209, 497, 2425, 3718
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3718	{x343}	1	0
3	3718	{x343}	0	1
4	2425	{SERIAL_S3C2410}	2	3
5	497	{ARCH_S3C2410}	2	4
6	209	{ARM}	2	5
# END BDD 2943 (T 5 298)

# BEGIN BDD 2944 (T 5 299)
BDD tree for ({x344} || !({SERIAL_VR41XX} && {CPU_VR41XX})) && (!({x344}) || {SERIAL_VR41XX} && {CPU_VR41XX})
Variables: 3886. 
Variable ordering: 1566, 2133, 3719
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3719	{x344}	1	0
3	3719	{x344}	0	1
4	2133	{SERIAL_VR41XX}	2	3
5	1566	{CPU_VR41XX}	2	4
# END BDD 2944 (T 5 299)

# BEGIN BDD 2945 (T 5 300)
BDD tree for ({x345} || !({SERIAL_SH_SCI} && {SUPERH} || {H8300})) && (!({x345}) || {SERIAL_SH_SCI} && {SUPERH} || {H8300})
Variables: 3886. 
Variable ordering: 73, 758, 1272, 3720
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3720	{x345}	1	0
3	3720	{x345}	0	1
4	1272	{SUPERH}	2	3
5	758	{H8300}	4	3
6	73	{SERIAL_SH_SCI}	2	5
# END BDD 2945 (T 5 300)

# BEGIN BDD 2946 (T 5 301)
BDD tree for ({x346} || !({SERIAL_IMX} && {ARM} && {ARCH_IMX})) && (!({x346}) || {SERIAL_IMX} && {ARM} && {ARCH_IMX})
Variables: 3886. 
Variable ordering: 209, 2902, 3345, 3721
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3721	{x346}	1	0
3	3721	{x346}	0	1
4	3345	{SERIAL_IMX}	2	3
5	2902	{ARCH_IMX}	2	4
6	209	{ARM}	2	5
# END BDD 2946 (T 5 301)

# BEGIN BDD 2947 (T 5 302)
BDD tree for ({x347} || !({SERIAL_IP22_ZILOG} && {SGI_IP22})) && (!({x347}) || {SERIAL_IP22_ZILOG} && {SGI_IP22})
Variables: 3886. 
Variable ordering: 581, 1296, 3722
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3722	{x347}	1	0
3	3722	{x347}	0	1
4	1296	{SGI_IP22}	2	3
5	581	{SERIAL_IP22_ZILOG}	2	4
# END BDD 2947 (T 5 302)

# BEGIN BDD 2948 (T 5 303)
BDD tree for ({x348} || !({SERIAL_8250} && {BROKEN} || {SPARC64} && {SPARC32})) && (!({x348}) || {SERIAL_8250} && {BROKEN} || {SPARC64} && {SPARC32})
Variables: 3886. 
Variable ordering: 2059, 2407, 2470, 3034, 3723
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3723	{x348}	1	0
3	3723	{x348}	0	1
4	3034	{SERIAL_8250}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	2	5
7	2059	{BROKEN}	6	4
# END BDD 2948 (T 5 303)

# BEGIN BDD 2949 (T 5 304)
BDD tree for ({x349} || !({SERIAL_SA1100} && {ARM} && {ARCH_SA1100})) && (!({x349}) || {SERIAL_SA1100} && {ARM} && {ARCH_SA1100})
Variables: 3886. 
Variable ordering: 209, 1034, 1859, 3724
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3724	{x349}	1	0
3	3724	{x349}	0	1
4	1859	{SERIAL_SA1100}	2	3
5	1034	{ARCH_SA1100}	2	4
6	209	{ARM}	2	5
# END BDD 2949 (T 5 304)

# BEGIN BDD 2950 (T 5 305)
BDD tree for ({x350} || !({SERIAL_LH7A40X} && {ARM} && {ARCH_LH7A40X})) && (!({x350}) || {SERIAL_LH7A40X} && {ARM} && {ARCH_LH7A40X})
Variables: 3886. 
Variable ordering: 209, 1991, 2930, 3725
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3725	{x350}	1	0
3	3725	{x350}	0	1
4	2930	{ARCH_LH7A40X}	2	3
5	1991	{SERIAL_LH7A40X}	2	4
6	209	{ARM}	2	5
# END BDD 2950 (T 5 305)

# BEGIN BDD 2951 (T 5 306)
BDD tree for ({x351} || !({SERIAL_AMBA_PL010} && {ARM_AMBA})) && (!({x351}) || {SERIAL_AMBA_PL010} && {ARM_AMBA})
Variables: 3886. 
Variable ordering: 853, 1942, 3726
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3726	{x351}	1	0
3	3726	{x351}	0	1
4	1942	{SERIAL_AMBA_PL010}	2	3
5	853	{ARM_AMBA}	2	4
# END BDD 2951 (T 5 306)

# BEGIN BDD 2952 (T 5 307)
BDD tree for ({x352} || !({SERIAL_M32R_SIO} && {M32R})) && (!({x352}) || {SERIAL_M32R_SIO} && {M32R})
Variables: 3886. 
Variable ordering: 1631, 2656, 3727
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3727	{x352}	1	0
3	3727	{x352}	0	1
4	2656	{M32R}	2	3
5	1631	{SERIAL_M32R_SIO}	2	4
# END BDD 2952 (T 5 307)

# BEGIN BDD 2953 (T 5 308)
BDD tree for ({x353} || !({SERIAL_CPM} && {CPM2} || {8xx})) && (!({x353}) || {SERIAL_CPM} && {CPM2} || {8xx})
Variables: 3886. 
Variable ordering: 822, 1558, 3284, 3728
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3728	{x353}	1	0
3	3728	{x353}	0	1
4	3284	{CPM2}	2	3
5	1558	{SERIAL_CPM}	2	4
6	1558	{SERIAL_CPM}	2	3
7	822	{8xx}	5	6
# END BDD 2953 (T 5 308)

# BEGIN BDD 2954 (T 5 309)
BDD tree for ({x354} || !({SERIAL_ICOM} && {PPC_ISERIES} || {PPC_PSERIES})) && (!({x354}) || {SERIAL_ICOM} && {PPC_ISERIES} || {PPC_PSERIES})
Variables: 3886. 
Variable ordering: 154, 784, 1854, 3729
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3729	{x354}	1	0
3	3729	{x354}	0	1
4	1854	{PPC_ISERIES}	2	3
5	784	{PPC_PSERIES}	4	3
6	154	{SERIAL_ICOM}	2	5
# END BDD 2954 (T 5 309)

# BEGIN BDD 2955 (T 5 310)
BDD tree for ({x355} || !({SERIAL_PXA} && {ARM} && {ARCH_PXA})) && (!({x355}) || {SERIAL_PXA} && {ARM} && {ARCH_PXA})
Variables: 3886. 
Variable ordering: 209, 317, 970, 3730
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3730	{x355}	1	0
3	3730	{x355}	0	1
4	970	{ARCH_PXA}	2	3
5	317	{SERIAL_PXA}	2	4
6	209	{ARM}	2	5
# END BDD 2955 (T 5 310)

# BEGIN BDD 2956 (T 5 311)
BDD tree for ({x356} || !({SERIAL_PMACZILOG} && {PPC_OF} && {PPC_PMAC})) && (!({x356}) || {SERIAL_PMACZILOG} && {PPC_OF} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 1505, 2279, 2347, 3731
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3731	{x356}	1	0
3	3731	{x356}	0	1
4	2347	{PPC_OF}	2	3
5	2279	{SERIAL_PMACZILOG}	2	4
6	1505	{PPC_PMAC}	2	5
# END BDD 2956 (T 5 311)

# BEGIN BDD 2957 (T 5 312)
BDD tree for ({x357} || !({SERIAL_SUNCORE} && {SPARC32} || {SPARC64})) && (!({x357}) || {SERIAL_SUNCORE} && {SPARC32} || {SPARC64})
Variables: 3886. 
Variable ordering: 219, 2407, 2470, 3732
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3732	{x357}	1	0
3	3732	{x357}	0	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	4	3
6	219	{SERIAL_SUNCORE}	2	5
# END BDD 2957 (T 5 312)

# BEGIN BDD 2958 (T 5 313)
BDD tree for ({x358} || !({SERIAL_CLPS711X} && {ARM} && {ARCH_CLPS711X})) && (!({x358}) || {SERIAL_CLPS711X} && {ARM} && {ARCH_CLPS711X})
Variables: 3886. 
Variable ordering: 209, 1532, 2969, 3733
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3733	{x358}	1	0
3	3733	{x358}	0	1
4	2969	{ARCH_CLPS711X}	2	3
5	1532	{SERIAL_CLPS711X}	2	4
6	209	{ARM}	2	5
# END BDD 2958 (T 5 313)

# BEGIN BDD 2959 (T 5 314)
BDD tree for (!({x335} || {x362} || {x363} || {x364} || {x365} || {x366} || {x367} || {x369} || {x371} || {x372} || {x376} || {x357} || {x381} || {x382}) || ({SERIAL_CORE_CONSOLE})) && (!({SERIAL_CORE_CONSOLE}) || ({x359} || {x360} || {x335} || {x361} || {x362} || {x363} || {x364} || {x365} || {x366} || {x367} || {x368} || {x369} || {x370} || {x371} || {x372} || {x373} || {x374} || {x375} || {x376} || {x377} || {x378} || {x379} || {x380} || {x357} || {x381} || {x382}))
Variables: 3886. 
Variable ordering: 3054, 3710, 3732, 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757
Vertices: 43
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3757	{x382}	1	0
3	3756	{x381}	2	0
4	3751	{x376}	3	0
5	3747	{x372}	4	0
6	3746	{x371}	5	0
7	3744	{x369}	6	0
8	3742	{x367}	7	0
9	3741	{x366}	8	0
10	3740	{x365}	9	0
11	3739	{x364}	10	0
12	3738	{x363}	11	0
13	3737	{x362}	12	0
14	3732	{x357}	13	0
15	3710	{x335}	14	0
17	3756	{x381}	16	1
16	3757	{x382}	0	1
19	3754	{x379}	18	1
18	3755	{x380}	17	1
21	3752	{x377}	20	1
20	3753	{x378}	19	1
23	3750	{x375}	22	1
22	3751	{x376}	21	1
25	3748	{x373}	24	1
24	3749	{x374}	23	1
27	3746	{x371}	26	1
26	3747	{x372}	25	1
29	3744	{x369}	28	1
28	3745	{x370}	27	1
31	3742	{x367}	30	1
30	3743	{x368}	29	1
34	3739	{x364}	33	1
35	3738	{x363}	34	1
32	3741	{x366}	31	1
33	3740	{x365}	32	1
38	3735	{x360}	37	1
39	3734	{x359}	38	1
36	3737	{x362}	35	1
37	3736	{x361}	36	1
42	3054	{SERIAL_CORE_CONSOLE}	15	41
40	3732	{x357}	39	1
41	3710	{x335}	40	1
# END BDD 2959 (T 5 314)

# BEGIN BDD 2960 (T 5 315)
BDD tree for ({x359} || !({SERIAL_8250_CONSOLE} && {SERIAL_8250})) && (!({x359}) || {SERIAL_8250_CONSOLE} && {SERIAL_8250})
Variables: 3886. 
Variable ordering: 1068, 3034, 3734
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3734	{x359}	1	0
3	3734	{x359}	0	1
4	3034	{SERIAL_8250}	2	3
5	1068	{SERIAL_8250_CONSOLE}	2	4
# END BDD 2960 (T 5 315)

# BEGIN BDD 2961 (T 5 316)
BDD tree for ({x360} || !({SERIAL_IP22_ZILOG_CONSOLE} && {SERIAL_IP22_ZILOG})) && (!({x360}) || {SERIAL_IP22_ZILOG_CONSOLE} && {SERIAL_IP22_ZILOG})
Variables: 3886. 
Variable ordering: 466, 581, 3735
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3735	{x360}	1	0
3	3735	{x360}	0	1
4	581	{SERIAL_IP22_ZILOG}	2	3
5	466	{SERIAL_IP22_ZILOG_CONSOLE}	2	4
# END BDD 2961 (T 5 316)

# BEGIN BDD 2962 (T 5 317)
BDD tree for ({x335} || !({SERIAL_SGI_L1_CONSOLE} && {IA64_GENERIC} || {IA64_SGI_SN2})) && (!({x335}) || {SERIAL_SGI_L1_CONSOLE} && {IA64_GENERIC} || {IA64_SGI_SN2})
Variables: 3886. 
Variable ordering: 28, 125, 2193, 3710
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3710	{x335}	1	0
3	3710	{x335}	0	1
4	2193	{SERIAL_SGI_L1_CONSOLE}	2	3
5	125	{IA64_GENERIC}	2	4
6	28	{IA64_SGI_SN2}	5	4
# END BDD 2962 (T 5 317)

# BEGIN BDD 2963 (T 5 318)
BDD tree for ({x361} || !({SERIAL_MPC52xx_CONSOLE} && {SERIAL_MPC52xx})) && (!({x361}) || {SERIAL_MPC52xx_CONSOLE} && {SERIAL_MPC52xx})
Variables: 3886. 
Variable ordering: 666, 3043, 3736
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3736	{x361}	1	0
3	3736	{x361}	0	1
4	3043	{SERIAL_MPC52xx}	2	3
5	666	{SERIAL_MPC52xx_CONSOLE}	2	4
# END BDD 2963 (T 5 318)

# BEGIN BDD 2964 (T 5 319)
BDD tree for ({x362} || !({SERIAL_AU1X00_CONSOLE} && {SERIAL_AU1X00})) && (!({x362}) || {SERIAL_AU1X00_CONSOLE} && {SERIAL_AU1X00})
Variables: 3886. 
Variable ordering: 671, 3103, 3737
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3737	{x362}	1	0
3	3737	{x362}	0	1
4	3103	{SERIAL_AU1X00}	2	3
5	671	{SERIAL_AU1X00_CONSOLE}	2	4
# END BDD 2964 (T 5 319)

# BEGIN BDD 2965 (T 5 320)
BDD tree for ({x363} || !({SERIAL_UART00_CONSOLE} && {SERIAL_UART00})) && (!({x363}) || {SERIAL_UART00_CONSOLE} && {SERIAL_UART00})
Variables: 3886. 
Variable ordering: 2177, 2894, 3738
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3738	{x363}	1	0
3	3738	{x363}	0	1
4	2894	{SERIAL_UART00}	2	3
5	2177	{SERIAL_UART00_CONSOLE}	2	4
# END BDD 2965 (T 5 320)

# BEGIN BDD 2966 (T 5 321)
BDD tree for ({x364} || !({SERIAL_M32R_SIO_CONSOLE} && {SERIAL_M32R_SIO})) && (!({x364}) || {SERIAL_M32R_SIO_CONSOLE} && {SERIAL_M32R_SIO})
Variables: 3886. 
Variable ordering: 285, 1631, 3739
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3739	{x364}	1	0
3	3739	{x364}	0	1
4	1631	{SERIAL_M32R_SIO}	2	3
5	285	{SERIAL_M32R_SIO_CONSOLE}	2	4
# END BDD 2966 (T 5 321)

# BEGIN BDD 2967 (T 5 322)
BDD tree for ({x365} || !({V850E_UART_CONSOLE} && {V850E_UART})) && (!({x365}) || {V850E_UART_CONSOLE} && {V850E_UART})
Variables: 3886. 
Variable ordering: 702, 1936, 3740
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3740	{x365}	1	0
3	3740	{x365}	0	1
4	1936	{V850E_UART}	2	3
5	702	{V850E_UART_CONSOLE}	2	4
# END BDD 2967 (T 5 322)

# BEGIN BDD 2968 (T 5 323)
BDD tree for ({x366} || !({SERIAL_SA1100_CONSOLE} && {SERIAL_SA1100})) && (!({x366}) || {SERIAL_SA1100_CONSOLE} && {SERIAL_SA1100})
Variables: 3886. 
Variable ordering: 1859, 2156, 3741
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3741	{x366}	1	0
3	3741	{x366}	0	1
4	2156	{SERIAL_SA1100_CONSOLE}	2	3
5	1859	{SERIAL_SA1100}	2	4
# END BDD 2968 (T 5 323)

# BEGIN BDD 2969 (T 5 324)
BDD tree for ({x367} || !({SERIAL_DZ_CONSOLE} && {SERIAL_DZ})) && (!({x367}) || {SERIAL_DZ_CONSOLE} && {SERIAL_DZ})
Variables: 3886. 
Variable ordering: 2657, 3374, 3742
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3742	{x367}	1	0
3	3742	{x367}	0	1
4	3374	{SERIAL_DZ_CONSOLE}	2	3
5	2657	{SERIAL_DZ}	2	4
# END BDD 2969 (T 5 324)

# BEGIN BDD 2970 (T 5 325)
BDD tree for ({x368} || !({SERIAL_AMBA_PL011_CONSOLE} && {SERIAL_AMBA_PL011})) && (!({x368}) || {SERIAL_AMBA_PL011_CONSOLE} && {SERIAL_AMBA_PL011})
Variables: 3886. 
Variable ordering: 1000, 2349, 3743
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3743	{x368}	1	0
3	3743	{x368}	0	1
4	2349	{SERIAL_AMBA_PL011_CONSOLE}	2	3
5	1000	{SERIAL_AMBA_PL011}	2	4
# END BDD 2970 (T 5 325)

# BEGIN BDD 2971 (T 5 326)
BDD tree for ({x369} || !({SERIAL_MPSC_CONSOLE} && {SERIAL_MPSC})) && (!({x369}) || {SERIAL_MPSC_CONSOLE} && {SERIAL_MPSC})
Variables: 3886. 
Variable ordering: 1459, 2940, 3744
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3744	{x369}	1	0
3	3744	{x369}	0	1
4	2940	{SERIAL_MPSC}	2	3
5	1459	{SERIAL_MPSC_CONSOLE}	2	4
# END BDD 2971 (T 5 326)

# BEGIN BDD 2972 (T 5 327)
BDD tree for ({x370} || !({SERIAL_LH7A40X_CONSOLE} && {SERIAL_LH7A40X})) && (!({x370}) || {SERIAL_LH7A40X_CONSOLE} && {SERIAL_LH7A40X})
Variables: 3886. 
Variable ordering: 1991, 2487, 3745
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3745	{x370}	1	0
3	3745	{x370}	0	1
4	2487	{SERIAL_LH7A40X_CONSOLE}	2	3
5	1991	{SERIAL_LH7A40X}	2	4
# END BDD 2972 (T 5 327)

# BEGIN BDD 2973 (T 5 328)
BDD tree for ({x371} || !({SERIAL_VR41XX_CONSOLE} && {SERIAL_VR41XX})) && (!({x371}) || {SERIAL_VR41XX_CONSOLE} && {SERIAL_VR41XX})
Variables: 3886. 
Variable ordering: 1907, 2133, 3746
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3746	{x371}	1	0
3	3746	{x371}	0	1
4	2133	{SERIAL_VR41XX}	2	3
5	1907	{SERIAL_VR41XX_CONSOLE}	2	4
# END BDD 2973 (T 5 328)

# BEGIN BDD 2974 (T 5 329)
BDD tree for ({x372} || !({SERIAL_PXA_CONSOLE} && {SERIAL_PXA})) && (!({x372}) || {SERIAL_PXA_CONSOLE} && {SERIAL_PXA})
Variables: 3886. 
Variable ordering: 317, 2313, 3747
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3747	{x372}	1	0
3	3747	{x372}	0	1
4	2313	{SERIAL_PXA_CONSOLE}	2	3
5	317	{SERIAL_PXA}	2	4
# END BDD 2974 (T 5 329)

# BEGIN BDD 2975 (T 5 330)
BDD tree for ({x373} || !({SERIAL_CPM_CONSOLE} && {SERIAL_CPM})) && (!({x373}) || {SERIAL_CPM_CONSOLE} && {SERIAL_CPM})
Variables: 3886. 
Variable ordering: 1533, 1558, 3748
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3748	{x373}	1	0
3	3748	{x373}	0	1
4	1558	{SERIAL_CPM}	2	3
5	1533	{SERIAL_CPM_CONSOLE}	2	4
# END BDD 2975 (T 5 330)

# BEGIN BDD 2976 (T 5 331)
BDD tree for ({x374} || !({SERIAL_PMACZILOG_CONSOLE} && {SERIAL_PMACZILOG})) && (!({x374}) || {SERIAL_PMACZILOG_CONSOLE} && {SERIAL_PMACZILOG})
Variables: 3886. 
Variable ordering: 2100, 2279, 3749
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3749	{x374}	1	0
3	3749	{x374}	0	1
4	2279	{SERIAL_PMACZILOG}	2	3
5	2100	{SERIAL_PMACZILOG_CONSOLE}	2	4
# END BDD 2976 (T 5 331)

# BEGIN BDD 2977 (T 5 332)
BDD tree for ({x375} || !({SERIAL_SH_SCI_CONSOLE} && {SERIAL_SH_SCI})) && (!({x375}) || {SERIAL_SH_SCI_CONSOLE} && {SERIAL_SH_SCI})
Variables: 3886. 
Variable ordering: 73, 3256, 3750
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3750	{x375}	1	0
3	3750	{x375}	0	1
4	3256	{SERIAL_SH_SCI_CONSOLE}	2	3
5	73	{SERIAL_SH_SCI}	2	4
# END BDD 2977 (T 5 332)

# BEGIN BDD 2978 (T 5 333)
BDD tree for ({x376} || !({SERIAL_TXX9_CONSOLE} && {SERIAL_TXX9})) && (!({x376}) || {SERIAL_TXX9_CONSOLE} && {SERIAL_TXX9})
Variables: 3886. 
Variable ordering: 2623, 2677, 3751
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3751	{x376}	1	0
3	3751	{x376}	0	1
4	2677	{SERIAL_TXX9_CONSOLE}	2	3
5	2623	{SERIAL_TXX9}	2	4
# END BDD 2978 (T 5 333)

# BEGIN BDD 2979 (T 5 334)
BDD tree for ({x377} || !({SERIAL_AMBA_PL010_CONSOLE} && {SERIAL_AMBA_PL010})) && (!({x377}) || {SERIAL_AMBA_PL010_CONSOLE} && {SERIAL_AMBA_PL010})
Variables: 3886. 
Variable ordering: 1405, 1942, 3752
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3752	{x377}	1	0
3	3752	{x377}	0	1
4	1942	{SERIAL_AMBA_PL010}	2	3
5	1405	{SERIAL_AMBA_PL010_CONSOLE}	2	4
# END BDD 2979 (T 5 334)

# BEGIN BDD 2980 (T 5 335)
BDD tree for ({x378} || !({SERIAL_S3C2410_CONSOLE} && {SERIAL_S3C2410})) && (!({x378}) || {SERIAL_S3C2410_CONSOLE} && {SERIAL_S3C2410})
Variables: 3886. 
Variable ordering: 1915, 2425, 3753
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3753	{x378}	1	0
3	3753	{x378}	0	1
4	2425	{SERIAL_S3C2410}	2	3
5	1915	{SERIAL_S3C2410_CONSOLE}	2	4
# END BDD 2980 (T 5 335)

# BEGIN BDD 2981 (T 5 336)
BDD tree for ({x379} || !({SERIAL_CLPS711X_CONSOLE} && {SERIAL_CLPS711X})) && (!({x379}) || {SERIAL_CLPS711X_CONSOLE} && {SERIAL_CLPS711X})
Variables: 3886. 
Variable ordering: 1133, 1532, 3754
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3754	{x379}	1	0
3	3754	{x379}	0	1
4	1532	{SERIAL_CLPS711X}	2	3
5	1133	{SERIAL_CLPS711X_CONSOLE}	2	4
# END BDD 2981 (T 5 336)

# BEGIN BDD 2982 (T 5 337)
BDD tree for ({x380} || !({SERIAL_21285_CONSOLE} && {SERIAL_21285})) && (!({x380}) || {SERIAL_21285_CONSOLE} && {SERIAL_21285})
Variables: 3886. 
Variable ordering: 1094, 1747, 3755
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3755	{x380}	1	0
3	3755	{x380}	0	1
4	1747	{SERIAL_21285_CONSOLE}	2	3
5	1094	{SERIAL_21285}	2	4
# END BDD 2982 (T 5 337)

# BEGIN BDD 2983 (T 5 338)
BDD tree for ({x357} || !({SERIAL_SUNCORE} && {SPARC32} || {SPARC64})) && (!({x357}) || {SERIAL_SUNCORE} && {SPARC32} || {SPARC64})
Variables: 3886. 
Variable ordering: 219, 2407, 2470, 3732
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3732	{x357}	1	0
3	3732	{x357}	0	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	4	3
6	219	{SERIAL_SUNCORE}	2	5
# END BDD 2983 (T 5 338)

# BEGIN BDD 2984 (T 5 339)
BDD tree for ({x381} || !({SERIAL_IMX_CONSOLE} && {SERIAL_IMX})) && (!({x381}) || {SERIAL_IMX_CONSOLE} && {SERIAL_IMX})
Variables: 3886. 
Variable ordering: 1608, 3345, 3756
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3756	{x381}	1	0
3	3756	{x381}	0	1
4	3345	{SERIAL_IMX}	2	3
5	1608	{SERIAL_IMX_CONSOLE}	2	4
# END BDD 2984 (T 5 339)

# BEGIN BDD 2985 (T 5 340)
BDD tree for ({x382} || !({SERIAL_MUX_CONSOLE} && {SERIAL_MUX})) && (!({x382}) || {SERIAL_MUX_CONSOLE} && {SERIAL_MUX})
Variables: 3886. 
Variable ordering: 2998, 3274, 3757
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3757	{x382}	1	0
3	3757	{x382}	0	1
4	3274	{SERIAL_MUX_CONSOLE}	2	3
5	2998	{SERIAL_MUX}	2	4
# END BDD 2985 (T 5 340)

# BEGIN BDD 2986 (T 5 341)
BDD tree for {CPM2} || {8xx} || (!(false) || ({SERIAL_CPM})) && (!({SERIAL_CPM}) || (false))
Variables: 3886. 
Variable ordering: 822, 1558, 3284
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3284	{CPM2}	0	1
3	1558	{SERIAL_CPM}	1	2
4	822	{8xx}	3	1
# END BDD 2986 (T 5 341)

# BEGIN BDD 2987 (T 5 342)
BDD tree for {SERIAL_CPM} || (!(false) || ({SERIAL_CPM_CONSOLE})) && (!({SERIAL_CPM_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1533, 1558
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1558	{SERIAL_CPM}	0	1
3	1533	{SERIAL_CPM_CONSOLE}	1	2
# END BDD 2987 (T 5 342)

# BEGIN BDD 2988 (T 5 343)
BDD tree for {SERIAL_CPM} || (!(false) || ({SERIAL_CPM_SCC1})) && (!({SERIAL_CPM_SCC1}) || (false))
Variables: 3886. 
Variable ordering: 1558, 2559
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2559	{SERIAL_CPM_SCC1}	1	0
3	1558	{SERIAL_CPM}	2	1
# END BDD 2988 (T 5 343)

# BEGIN BDD 2989 (T 5 344)
BDD tree for {SERIAL_CPM} || (!(false) || ({SERIAL_CPM_SCC2})) && (!({SERIAL_CPM_SCC2}) || (false))
Variables: 3886. 
Variable ordering: 1558, 3039
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3039	{SERIAL_CPM_SCC2}	1	0
3	1558	{SERIAL_CPM}	2	1
# END BDD 2989 (T 5 344)

# BEGIN BDD 2990 (T 5 345)
BDD tree for {SERIAL_CPM} || (!(false) || ({SERIAL_CPM_SCC3})) && (!({SERIAL_CPM_SCC3}) || (false))
Variables: 3886. 
Variable ordering: 4, 1558
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1558	{SERIAL_CPM}	0	1
3	4	{SERIAL_CPM_SCC3}	1	2
# END BDD 2990 (T 5 345)

# BEGIN BDD 2991 (T 5 346)
BDD tree for {SERIAL_CPM} || (!(false) || ({SERIAL_CPM_SCC4})) && (!({SERIAL_CPM_SCC4}) || (false))
Variables: 3886. 
Variable ordering: 1095, 1558
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1558	{SERIAL_CPM}	0	1
3	1095	{SERIAL_CPM_SCC4}	1	2
# END BDD 2991 (T 5 346)

# BEGIN BDD 2992 (T 5 347)
BDD tree for {SERIAL_CPM} || (!(false) || ({SERIAL_CPM_SMC1})) && (!({SERIAL_CPM_SMC1}) || (false))
Variables: 3886. 
Variable ordering: 880, 1558
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1558	{SERIAL_CPM}	0	1
3	880	{SERIAL_CPM_SMC1}	1	2
# END BDD 2992 (T 5 347)

# BEGIN BDD 2993 (T 5 348)
BDD tree for {SERIAL_CPM} || (!(false) || ({SERIAL_CPM_SMC2})) && (!({SERIAL_CPM_SMC2}) || (false))
Variables: 3886. 
Variable ordering: 1558, 2045
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2045	{SERIAL_CPM_SMC2}	1	0
3	1558	{SERIAL_CPM}	2	1
# END BDD 2993 (T 5 348)

# BEGIN BDD 2994 (T 5 349)
BDD tree for {MACH_DECSTATION} && {MIPS32} || (!(false) || ({SERIAL_DZ})) && (!({SERIAL_DZ}) || (false))
Variables: 3886. 
Variable ordering: 341, 2657, 3166
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2657	{SERIAL_DZ}	1	0
3	3166	{MACH_DECSTATION}	0	1
4	2657	{SERIAL_DZ}	1	3
5	341	{MIPS32}	2	4
# END BDD 2994 (T 5 349)

# BEGIN BDD 2995 (T 5 350)
BDD tree for {SERIAL_DZ} || (!(false) || ({SERIAL_DZ_CONSOLE})) && (!({SERIAL_DZ_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 2657, 3374
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3374	{SERIAL_DZ_CONSOLE}	1	0
3	2657	{SERIAL_DZ}	2	1
# END BDD 2995 (T 5 350)

# BEGIN BDD 2996 (T 5 351)
BDD tree for {PPC_ISERIES} || {PPC_PSERIES} || (!(false) || ({SERIAL_ICOM})) && (!({SERIAL_ICOM}) || (false))
Variables: 3886. 
Variable ordering: 154, 784, 1854
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1854	{PPC_ISERIES}	0	1
3	784	{PPC_PSERIES}	2	1
4	154	{SERIAL_ICOM}	1	3
# END BDD 2996 (T 5 351)

# BEGIN BDD 2997 (T 5 352)
BDD tree for {ARM} && {ARCH_IMX} || (!(false) || ({SERIAL_IMX})) && (!({SERIAL_IMX}) || (false))
Variables: 3886. 
Variable ordering: 209, 2902, 3345
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3345	{SERIAL_IMX}	1	0
3	2902	{ARCH_IMX}	2	1
4	209	{ARM}	2	3
# END BDD 2997 (T 5 352)

# BEGIN BDD 2998 (T 5 353)
BDD tree for {SERIAL_IMX} || (!(false) || ({SERIAL_IMX_CONSOLE})) && (!({SERIAL_IMX_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1608, 3345
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3345	{SERIAL_IMX}	0	1
3	1608	{SERIAL_IMX_CONSOLE}	1	2
# END BDD 2998 (T 5 353)

# BEGIN BDD 2999 (T 5 354)
BDD tree for {SGI_IP22} || (!(false) || ({SERIAL_IP22_ZILOG})) && (!({SERIAL_IP22_ZILOG}) || (false))
Variables: 3886. 
Variable ordering: 581, 1296
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1296	{SGI_IP22}	0	1
3	581	{SERIAL_IP22_ZILOG}	1	2
# END BDD 2999 (T 5 354)

# BEGIN BDD 3000 (T 5 355)
BDD tree for {SERIAL_IP22_ZILOG} || (!(false) || ({SERIAL_IP22_ZILOG_CONSOLE})) && (!({SERIAL_IP22_ZILOG_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 466, 581
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	581	{SERIAL_IP22_ZILOG}	0	1
3	466	{SERIAL_IP22_ZILOG_CONSOLE}	1	2
# END BDD 3000 (T 5 355)

# BEGIN BDD 3001 (T 5 356)
BDD tree for {PCI} || (!(false) || ({SERIAL_JSM})) && (!({SERIAL_JSM}) || (false))
Variables: 3886. 
Variable ordering: 210, 280
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	280	{SERIAL_JSM}	1	0
3	210	{PCI}	2	1
# END BDD 3001 (T 5 356)

# BEGIN BDD 3002 (T 5 357)
BDD tree for {ARM} && {ARCH_LH7A40X} || (!(false) || ({SERIAL_LH7A40X})) && (!({SERIAL_LH7A40X}) || (false))
Variables: 3886. 
Variable ordering: 209, 1991, 2930
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1991	{SERIAL_LH7A40X}	1	0
3	2930	{ARCH_LH7A40X}	0	1
4	1991	{SERIAL_LH7A40X}	1	3
5	209	{ARM}	2	4
# END BDD 3002 (T 5 357)

# BEGIN BDD 3003 (T 5 358)
BDD tree for {SERIAL_LH7A40X} || (!(false) || ({SERIAL_LH7A40X_CONSOLE})) && (!({SERIAL_LH7A40X_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1991, 2487
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2487	{SERIAL_LH7A40X_CONSOLE}	1	0
3	1991	{SERIAL_LH7A40X}	2	1
# END BDD 3003 (T 5 358)

# BEGIN BDD 3004 (T 5 359)
BDD tree for {SERIAL_M32R_SIO} || (!(false) || ({SERIAL_M32R_PLDSIO})) && (!({SERIAL_M32R_PLDSIO}) || (false))
Variables: 3886. 
Variable ordering: 745, 1631
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1631	{SERIAL_M32R_SIO}	0	1
3	745	{SERIAL_M32R_PLDSIO}	1	2
# END BDD 3004 (T 5 359)

# BEGIN BDD 3005 (T 5 360)
BDD tree for {M32R} || (!({M32R}) || ({SERIAL_M32R_SIO})) && (!({SERIAL_M32R_SIO}) || ({M32R}))
Variables: 3886. 
Variable ordering: 1631, 2656
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2656	{M32R}	0	1
3	1631	{SERIAL_M32R_SIO}	1	2
# END BDD 3005 (T 5 360)

# BEGIN BDD 3006 (T 5 361)
BDD tree for {SERIAL_M32R_SIO} || (!(false) || ({SERIAL_M32R_SIO_CONSOLE})) && (!({SERIAL_M32R_SIO_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 285, 1631
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1631	{SERIAL_M32R_SIO}	0	1
3	285	{SERIAL_M32R_SIO_CONSOLE}	1	2
# END BDD 3006 (T 5 361)

# BEGIN BDD 3007 (T 5 362)
BDD tree for {PPC_MPC52xx} || (!(false) || ({SERIAL_MPC52xx})) && (!({SERIAL_MPC52xx}) || (false))
Variables: 3886. 
Variable ordering: 921, 3043
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3043	{SERIAL_MPC52xx}	1	0
3	921	{PPC_MPC52xx}	2	1
# END BDD 3007 (T 5 362)

# BEGIN BDD 3008 (T 5 363)
BDD tree for {SERIAL_MPC52xx} || (!(false) || ({SERIAL_MPC52xx_CONSOLE})) && (!({SERIAL_MPC52xx_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 666, 3043
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3043	{SERIAL_MPC52xx}	0	1
3	666	{SERIAL_MPC52xx_CONSOLE}	1	2
# END BDD 3008 (T 5 363)

# BEGIN BDD 3009 (T 5 364)
BDD tree for {SERIAL_MPC52xx_CONSOLE} || (!({SERIAL_MPC52xx_CONSOLE}) || ({SERIAL_MPC52xx_CONSOLE_BAUD})) && (!({SERIAL_MPC52xx_CONSOLE_BAUD}) || ({SERIAL_MPC52xx_CONSOLE}))
Variables: 3886. 
Variable ordering: 666, 1255
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1255	{SERIAL_MPC52xx_CONSOLE_BAUD}	1	0
3	666	{SERIAL_MPC52xx_CONSOLE}	2	1
# END BDD 3009 (T 5 364)

# BEGIN BDD 3010 (T 5 365)
BDD tree for {PPC32} && {MV64X60} || (!(false) || ({SERIAL_MPSC})) && (!({SERIAL_MPSC}) || (false))
Variables: 3886. 
Variable ordering: 489, 846, 2940
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2940	{SERIAL_MPSC}	1	0
3	846	{MV64X60}	2	1
4	489	{PPC32}	2	3
# END BDD 3010 (T 5 365)

# BEGIN BDD 3011 (T 5 366)
BDD tree for {SERIAL_MPSC} || (!(false) || ({SERIAL_MPSC_CONSOLE})) && (!({SERIAL_MPSC_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1459, 2940
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2940	{SERIAL_MPSC}	0	1
3	1459	{SERIAL_MPSC_CONSOLE}	1	2
# END BDD 3011 (T 5 366)

# BEGIN BDD 3012 (T 5 367)
BDD tree for {PARISC} || (!({PARISC}) || ({SERIAL_MUX})) && (!({SERIAL_MUX}) || ({PARISC}))
Variables: 3886. 
Variable ordering: 2575, 2998
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2998	{SERIAL_MUX}	1	0
3	2575	{PARISC}	2	1
# END BDD 3012 (T 5 367)

# BEGIN BDD 3013 (T 5 368)
BDD tree for {SERIAL_MUX} || (!({SERIAL_MUX}) || ({SERIAL_MUX_CONSOLE})) && (!({SERIAL_MUX_CONSOLE}) || ({SERIAL_MUX}))
Variables: 3886. 
Variable ordering: 2998, 3274
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3274	{SERIAL_MUX_CONSOLE}	1	0
3	2998	{SERIAL_MUX}	2	1
# END BDD 3013 (T 5 368)

# BEGIN BDD 3014 (T 5 369)
BDD tree for {PPC_OF} && {PPC_PMAC} || (!(false) || ({SERIAL_PMACZILOG})) && (!({SERIAL_PMACZILOG}) || (false))
Variables: 3886. 
Variable ordering: 1505, 2279, 2347
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2279	{SERIAL_PMACZILOG}	1	0
3	2347	{PPC_OF}	0	1
4	2279	{SERIAL_PMACZILOG}	1	3
5	1505	{PPC_PMAC}	2	4
# END BDD 3014 (T 5 369)

# BEGIN BDD 3015 (T 5 370)
BDD tree for {SERIAL_PMACZILOG} || (!(false) || ({SERIAL_PMACZILOG_CONSOLE})) && (!({SERIAL_PMACZILOG_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 2100, 2279
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2279	{SERIAL_PMACZILOG}	0	1
3	2100	{SERIAL_PMACZILOG_CONSOLE}	1	2
# END BDD 3015 (T 5 370)

# BEGIN BDD 3016 (T 5 371)
BDD tree for {ARM} && {ARCH_PXA} || (!(false) || ({SERIAL_PXA})) && (!({SERIAL_PXA}) || (false))
Variables: 3886. 
Variable ordering: 209, 317, 970
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	317	{SERIAL_PXA}	1	0
3	970	{ARCH_PXA}	0	1
4	317	{SERIAL_PXA}	1	3
5	209	{ARM}	2	4
# END BDD 3016 (T 5 371)

# BEGIN BDD 3017 (T 5 372)
BDD tree for {SERIAL_PXA} || (!(false) || ({SERIAL_PXA_CONSOLE})) && (!({SERIAL_PXA_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 317, 2313
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2313	{SERIAL_PXA_CONSOLE}	1	0
3	317	{SERIAL_PXA}	2	1
# END BDD 3017 (T 5 372)

# BEGIN BDD 3018 (T 5 373)
BDD tree for {ARM} && {ARCH_S3C2410} || (!(false) || ({SERIAL_S3C2410})) && (!({SERIAL_S3C2410}) || (false))
Variables: 3886. 
Variable ordering: 209, 497, 2425
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2425	{SERIAL_S3C2410}	1	0
3	497	{ARCH_S3C2410}	2	1
4	209	{ARM}	2	3
# END BDD 3018 (T 5 373)

# BEGIN BDD 3019 (T 5 374)
BDD tree for {SERIAL_S3C2410} || (!(false) || ({SERIAL_S3C2410_CONSOLE})) && (!({SERIAL_S3C2410_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1915, 2425
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2425	{SERIAL_S3C2410}	0	1
3	1915	{SERIAL_S3C2410_CONSOLE}	1	2
# END BDD 3019 (T 5 374)

# BEGIN BDD 3020 (T 5 375)
BDD tree for {ARM} && {ARCH_SA1100} || (!(false) || ({SERIAL_SA1100})) && (!({SERIAL_SA1100}) || (false))
Variables: 3886. 
Variable ordering: 209, 1034, 1859
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1859	{SERIAL_SA1100}	1	0
3	1034	{ARCH_SA1100}	2	1
4	209	{ARM}	2	3
# END BDD 3020 (T 5 375)

# BEGIN BDD 3021 (T 5 376)
BDD tree for {SERIAL_SA1100} || (!(false) || ({SERIAL_SA1100_CONSOLE})) && (!({SERIAL_SA1100_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1859, 2156
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2156	{SERIAL_SA1100_CONSOLE}	1	0
3	1859	{SERIAL_SA1100}	2	1
# END BDD 3021 (T 5 376)

# BEGIN BDD 3022 (T 5 377)
BDD tree for {IA64_GENERIC} || {IA64_SGI_SN2} || (!(false) || ({SERIAL_SGI_L1_CONSOLE})) && (!({SERIAL_SGI_L1_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 28, 125, 2193
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2193	{SERIAL_SGI_L1_CONSOLE}	1	0
3	125	{IA64_GENERIC}	2	1
4	28	{IA64_SGI_SN2}	3	1
# END BDD 3022 (T 5 377)

# BEGIN BDD 3023 (T 5 378)
BDD tree for {SUPERH} || {H8300} || (!(false) || ({SERIAL_SH_SCI})) && (!({SERIAL_SH_SCI}) || (false))
Variables: 3886. 
Variable ordering: 73, 758, 1272
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1272	{SUPERH}	0	1
3	758	{H8300}	2	1
4	73	{SERIAL_SH_SCI}	1	3
# END BDD 3023 (T 5 378)

# BEGIN BDD 3024 (T 5 379)
BDD tree for {SERIAL_SH_SCI} || (!(false) || ({SERIAL_SH_SCI_CONSOLE})) && (!({SERIAL_SH_SCI_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 73, 3256
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3256	{SERIAL_SH_SCI_CONSOLE}	1	0
3	73	{SERIAL_SH_SCI}	2	1
# END BDD 3024 (T 5 379)

# BEGIN BDD 3025 (T 5 380)
BDD tree for (!({SPARC32} || {SPARC64}) || ({SERIAL_SUNCORE})) && (!({SERIAL_SUNCORE}) || ({SPARC32} || {SPARC64}))
Variables: 3886. 
Variable ordering: 219, 2407, 2470
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2470	{SPARC64}	1	0
3	2407	{SPARC32}	2	0
4	2470	{SPARC64}	0	1
5	2407	{SPARC32}	4	1
6	219	{SERIAL_SUNCORE}	3	5
# END BDD 3025 (T 5 380)

# BEGIN BDD 3026 (T 5 381)
BDD tree for {SPARC32} || {SPARC64} && {PCI} || (!(false) || ({SERIAL_SUNSAB})) && (!({SERIAL_SUNSAB}) || (false))
Variables: 3886. 
Variable ordering: 210, 2361, 2407, 2470
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2361	{SERIAL_SUNSAB}	1	0
3	2470	{SPARC64}	0	1
4	2407	{SPARC32}	3	1
5	2361	{SERIAL_SUNSAB}	1	4
6	210	{PCI}	2	5
# END BDD 3026 (T 5 381)

# BEGIN BDD 3027 (T 5 382)
BDD tree for {SERIAL_SUNSAB} || (!(false) || ({SERIAL_SUNSAB_CONSOLE})) && (!({SERIAL_SUNSAB_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1921, 2361
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2361	{SERIAL_SUNSAB}	0	1
3	1921	{SERIAL_SUNSAB_CONSOLE}	1	2
# END BDD 3027 (T 5 382)

# BEGIN BDD 3028 (T 5 383)
BDD tree for {SPARC32} || {SPARC64} && {PCI} || (!(false) || ({SERIAL_SUNSU})) && (!({SERIAL_SUNSU}) || (false))
Variables: 3886. 
Variable ordering: 102, 210, 2407, 2470
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2470	{SPARC64}	0	1
3	2407	{SPARC32}	2	1
4	210	{PCI}	0	3
5	102	{SERIAL_SUNSU}	1	4
# END BDD 3028 (T 5 383)

# BEGIN BDD 3029 (T 5 384)
BDD tree for {SERIAL_SUNSU} || (!(false) || ({SERIAL_SUNSU_CONSOLE})) && (!({SERIAL_SUNSU_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 92, 102
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	102	{SERIAL_SUNSU}	0	1
3	92	{SERIAL_SUNSU_CONSOLE}	1	2
# END BDD 3029 (T 5 384)

# BEGIN BDD 3030 (T 5 385)
BDD tree for {SPARC32} || {SPARC64} || (!(false) || ({SERIAL_SUNZILOG})) && (!({SERIAL_SUNZILOG}) || (false))
Variables: 3886. 
Variable ordering: 175, 2407, 2470
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2470	{SPARC64}	0	1
3	2407	{SPARC32}	2	1
4	175	{SERIAL_SUNZILOG}	1	3
# END BDD 3030 (T 5 385)

# BEGIN BDD 3031 (T 5 386)
BDD tree for {SERIAL_SUNZILOG} || (!(false) || ({SERIAL_SUNZILOG_CONSOLE})) && (!({SERIAL_SUNZILOG_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 175, 1893
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1893	{SERIAL_SUNZILOG_CONSOLE}	1	0
3	175	{SERIAL_SUNZILOG}	2	1
# END BDD 3031 (T 5 386)

# BEGIN BDD 3032 (T 5 387)
BDD tree for {HAS_TXX9_SERIAL} || (!({HAS_TXX9_SERIAL}) || ({SERIAL_TXX9})) && (!({SERIAL_TXX9}) || ({HAS_TXX9_SERIAL}))
Variables: 3886. 
Variable ordering: 930, 2623
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2623	{SERIAL_TXX9}	1	0
3	930	{HAS_TXX9_SERIAL}	2	1
# END BDD 3032 (T 5 387)

# BEGIN BDD 3033 (T 5 388)
BDD tree for {SERIAL_TXX9} || (!(false) || ({SERIAL_TXX9_CONSOLE})) && (!({SERIAL_TXX9_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 2623, 2677
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2677	{SERIAL_TXX9_CONSOLE}	1	0
3	2623	{SERIAL_TXX9}	2	1
# END BDD 3033 (T 5 388)

# BEGIN BDD 3034 (T 5 389)
BDD tree for {SERIAL_8250} && {SERIAL_TXX9} || (!(false) || ({SERIAL_TXX9_STDSERIAL})) && (!({SERIAL_TXX9_STDSERIAL}) || (false))
Variables: 3886. 
Variable ordering: 2623, 2655, 3034
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2655	{SERIAL_TXX9_STDSERIAL}	1	0
3	3034	{SERIAL_8250}	0	1
4	2655	{SERIAL_TXX9_STDSERIAL}	1	3
5	2623	{SERIAL_TXX9}	2	4
# END BDD 3034 (T 5 389)

# BEGIN BDD 3035 (T 5 390)
BDD tree for {ARM} && {ARCH_CAMELOT} || (!(false) || ({SERIAL_UART00})) && (!({SERIAL_UART00}) || (false))
Variables: 3886. 
Variable ordering: 209, 1243, 2894
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2894	{SERIAL_UART00}	1	0
3	1243	{ARCH_CAMELOT}	2	1
4	209	{ARM}	2	3
# END BDD 3035 (T 5 390)

# BEGIN BDD 3036 (T 5 391)
BDD tree for {SERIAL_UART00} || (!(false) || ({SERIAL_UART00_CONSOLE})) && (!({SERIAL_UART00_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 2177, 2894
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2894	{SERIAL_UART00}	0	1
3	2177	{SERIAL_UART00_CONSOLE}	1	2
# END BDD 3036 (T 5 391)

# BEGIN BDD 3037 (T 5 392)
BDD tree for {CPU_VR41XX} || (!(false) || ({SERIAL_VR41XX})) && (!({SERIAL_VR41XX}) || (false))
Variables: 3886. 
Variable ordering: 1566, 2133
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2133	{SERIAL_VR41XX}	1	0
3	1566	{CPU_VR41XX}	2	1
# END BDD 3037 (T 5 392)

# BEGIN BDD 3038 (T 5 393)
BDD tree for {SERIAL_VR41XX} || (!(false) || ({SERIAL_VR41XX_CONSOLE})) && (!({SERIAL_VR41XX_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1907, 2133
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2133	{SERIAL_VR41XX}	0	1
3	1907	{SERIAL_VR41XX_CONSOLE}	1	2
# END BDD 3038 (T 5 393)

# BEGIN BDD 3039 (T 5 394)
BDD tree for {EMBEDDED} || {X86} || (!({x383} || {x384} || {x385} || {x386} || {x387} || {x388} || {x389} || {x390} || {x391} || {x392} || {x393} || {x394} || {x395} || {x396} || {x397} || {x398} || {x399} || {x400} || {x401} || {x98}) || ({SERIO})) && (!({SERIO}) || ({x383} || {x384} || {x385} || {x386} || {x387} || {x388} || {x389} || {x390} || {x391} || {x392} || {x393} || {x394} || {x395} || {x396} || {x397} || {x398} || {x399} || {x400} || {x401} || {x98}))
Variables: 3886. 
Variable ordering: 940, 1244, 3174, 3473, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775, 3776
Vertices: 47
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3776	{x401}	1	0
3	3775	{x400}	2	0
4	3774	{x399}	3	0
5	3773	{x398}	4	0
6	3772	{x397}	5	0
7	3771	{x396}	6	0
8	3770	{x395}	7	0
9	3769	{x394}	8	0
10	3768	{x393}	9	0
11	3767	{x392}	10	0
12	3766	{x391}	11	0
13	3765	{x390}	12	0
14	3764	{x389}	13	0
15	3763	{x388}	14	0
17	3761	{x386}	16	0
16	3762	{x387}	15	0
19	3759	{x384}	18	0
18	3760	{x385}	17	0
21	3473	{x98}	20	0
20	3758	{x383}	19	0
23	1244	{X86}	22	1
22	3174	{EMBEDDED}	21	1
25	3775	{x400}	24	1
24	3776	{x401}	0	1
27	3773	{x398}	26	1
26	3774	{x399}	25	1
29	3771	{x396}	28	1
28	3772	{x397}	27	1
31	3769	{x394}	30	1
30	3770	{x395}	29	1
34	3766	{x391}	33	1
35	3765	{x390}	34	1
32	3768	{x393}	31	1
33	3767	{x392}	32	1
38	3762	{x387}	37	1
39	3761	{x386}	38	1
36	3764	{x389}	35	1
37	3763	{x388}	36	1
42	3758	{x383}	41	1
43	3473	{x98}	42	1
40	3760	{x385}	39	1
41	3759	{x384}	40	1
46	940	{SERIO}	23	45
44	3174	{EMBEDDED}	43	1
45	1244	{X86}	44	1
# END BDD 3039 (T 5 394)

# BEGIN BDD 3040 (T 5 395)
BDD tree for ({x383} || !({KEYBOARD_SUNKBD} && {INPUT} && {INPUT_KEYBOARD})) && (!({x383}) || {KEYBOARD_SUNKBD} && {INPUT} && {INPUT_KEYBOARD})
Variables: 3886. 
Variable ordering: 892, 1858, 2830, 3758
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3758	{x383}	1	0
3	3758	{x383}	0	1
4	2830	{INPUT}	2	3
5	1858	{INPUT_KEYBOARD}	2	4
6	892	{KEYBOARD_SUNKBD}	2	5
# END BDD 3040 (T 5 395)

# BEGIN BDD 3041 (T 5 396)
BDD tree for ({x384} || !({TOUCHSCREEN_BITSY} && {INPUT} && {INPUT_TOUCHSCREEN} && {SA1100_BITSY})) && (!({x384}) || {TOUCHSCREEN_BITSY} && {INPUT} && {INPUT_TOUCHSCREEN} && {SA1100_BITSY})
Variables: 3886. 
Variable ordering: 2026, 2638, 2793, 2830, 3759
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3759	{x384}	1	0
3	3759	{x384}	0	1
4	2830	{INPUT}	2	3
5	2793	{INPUT_TOUCHSCREEN}	2	4
6	2638	{SA1100_BITSY}	2	5
7	2026	{TOUCHSCREEN_BITSY}	2	6
# END BDD 3041 (T 5 396)

# BEGIN BDD 3042 (T 5 397)
BDD tree for ({x385} || !({TOUCHSCREEN_GUNZE} && {INPUT} && {INPUT_TOUCHSCREEN})) && (!({x385}) || {TOUCHSCREEN_GUNZE} && {INPUT} && {INPUT_TOUCHSCREEN})
Variables: 3886. 
Variable ordering: 2769, 2793, 2830, 3760
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3760	{x385}	1	0
3	3760	{x385}	0	1
4	2830	{INPUT}	2	3
5	2793	{INPUT_TOUCHSCREEN}	2	4
6	2769	{TOUCHSCREEN_GUNZE}	2	5
# END BDD 3042 (T 5 397)

# BEGIN BDD 3043 (T 5 398)
BDD tree for ({x386} || !({JOYSTICK_TWIDJOY} && {INPUT} && {INPUT_JOYSTICK})) && (!({x386}) || {JOYSTICK_TWIDJOY} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 943, 2830, 2910, 3761
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3761	{x386}	1	0
3	3761	{x386}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	943	{JOYSTICK_TWIDJOY}	2	5
# END BDD 3043 (T 5 398)

# BEGIN BDD 3044 (T 5 399)
BDD tree for ({x387} || !({JOYSTICK_MAGELLAN} && {INPUT} && {INPUT_JOYSTICK})) && (!({x387}) || {JOYSTICK_MAGELLAN} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 2321, 2830, 2910, 3762
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3762	{x387}	1	0
3	3762	{x387}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	2321	{JOYSTICK_MAGELLAN}	2	5
# END BDD 3044 (T 5 399)

# BEGIN BDD 3045 (T 5 400)
BDD tree for ({x388} || !({JOYSTICK_SPACEBALL} && {INPUT} && {INPUT_JOYSTICK})) && (!({x388}) || {JOYSTICK_SPACEBALL} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 2077, 2830, 2910, 3763
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3763	{x388}	1	0
3	3763	{x388}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	2077	{JOYSTICK_SPACEBALL}	2	5
# END BDD 3045 (T 5 400)

# BEGIN BDD 3046 (T 5 401)
BDD tree for ({x389} || !({KEYBOARD_NEWTON} && {INPUT} && {INPUT_KEYBOARD})) && (!({x389}) || {KEYBOARD_NEWTON} && {INPUT} && {INPUT_KEYBOARD})
Variables: 3886. 
Variable ordering: 1858, 2830, 3202, 3764
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3764	{x389}	1	0
3	3764	{x389}	0	1
4	3202	{KEYBOARD_NEWTON}	2	3
5	2830	{INPUT}	2	4
6	1858	{INPUT_KEYBOARD}	2	5
# END BDD 3046 (T 5 401)

# BEGIN BDD 3047 (T 5 402)
BDD tree for ({x390} || !({KEYBOARD_LKKBD} && {INPUT} && {INPUT_KEYBOARD})) && (!({x390}) || {KEYBOARD_LKKBD} && {INPUT} && {INPUT_KEYBOARD})
Variables: 3886. 
Variable ordering: 1492, 1858, 2830, 3765
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3765	{x390}	1	0
3	3765	{x390}	0	1
4	2830	{INPUT}	2	3
5	1858	{INPUT_KEYBOARD}	2	4
6	1492	{KEYBOARD_LKKBD}	2	5
# END BDD 3047 (T 5 402)

# BEGIN BDD 3048 (T 5 403)
BDD tree for ({x391} || !({MOUSE_VSXXXAA} && {INPUT} && {INPUT_MOUSE})) && (!({x391}) || {MOUSE_VSXXXAA} && {INPUT} && {INPUT_MOUSE})
Variables: 3886. 
Variable ordering: 6, 183, 2830, 3766
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3766	{x391}	1	0
3	3766	{x391}	0	1
4	2830	{INPUT}	2	3
5	183	{MOUSE_VSXXXAA}	2	4
6	6	{INPUT_MOUSE}	2	5
# END BDD 3048 (T 5 403)

# BEGIN BDD 3049 (T 5 404)
BDD tree for ({x392} || !({MOUSE_SERIAL} && {INPUT} && {INPUT_MOUSE})) && (!({x392}) || {MOUSE_SERIAL} && {INPUT} && {INPUT_MOUSE})
Variables: 3886. 
Variable ordering: 6, 2525, 2830, 3767
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3767	{x392}	1	0
3	3767	{x392}	0	1
4	2830	{INPUT}	2	3
5	2525	{MOUSE_SERIAL}	2	4
6	6	{INPUT_MOUSE}	2	5
# END BDD 3049 (T 5 404)

# BEGIN BDD 3050 (T 5 405)
BDD tree for ({x393} || !({JOYSTICK_SPACEORB} && {INPUT} && {INPUT_JOYSTICK})) && (!({x393}) || {JOYSTICK_SPACEORB} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 168, 2830, 2910, 3768
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3768	{x393}	1	0
3	3768	{x393}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	168	{JOYSTICK_SPACEORB}	2	5
# END BDD 3050 (T 5 405)

# BEGIN BDD 3051 (T 5 406)
BDD tree for ({x394} || !({KEYBOARD_HIL} && {INPUT} && {INPUT_KEYBOARD} && {GSC})) && (!({x394}) || {KEYBOARD_HIL} && {INPUT} && {INPUT_KEYBOARD} && {GSC})
Variables: 3886. 
Variable ordering: 1719, 1776, 1858, 2830, 3769
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3769	{x394}	1	0
3	3769	{x394}	0	1
4	2830	{INPUT}	2	3
5	1858	{INPUT_KEYBOARD}	2	4
6	1776	{GSC}	2	5
7	1719	{KEYBOARD_HIL}	2	6
# END BDD 3051 (T 5 406)

# BEGIN BDD 3052 (T 5 407)
BDD tree for ({x395} || !({MOUSE_PS2} && {INPUT} && {INPUT_MOUSE})) && (!({x395}) || {MOUSE_PS2} && {INPUT} && {INPUT_MOUSE})
Variables: 3886. 
Variable ordering: 6, 18, 2830, 3770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3770	{x395}	1	0
3	3770	{x395}	0	1
4	2830	{INPUT}	2	3
5	18	{MOUSE_PS2}	2	4
6	6	{INPUT_MOUSE}	2	5
# END BDD 3052 (T 5 407)

# BEGIN BDD 3053 (T 5 408)
BDD tree for ({x396} || !({TOUCHSCREEN_ELO} && {INPUT} && {INPUT_TOUCHSCREEN})) && (!({x396}) || {TOUCHSCREEN_ELO} && {INPUT} && {INPUT_TOUCHSCREEN})
Variables: 3886. 
Variable ordering: 122, 2793, 2830, 3771
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3771	{x396}	1	0
3	3771	{x396}	0	1
4	2830	{INPUT}	2	3
5	2793	{INPUT_TOUCHSCREEN}	2	4
6	122	{TOUCHSCREEN_ELO}	2	5
# END BDD 3053 (T 5 408)

# BEGIN BDD 3054 (T 5 409)
BDD tree for ({x397} || !({JOYSTICK_WARRIOR} && {INPUT} && {INPUT_JOYSTICK})) && (!({x397}) || {JOYSTICK_WARRIOR} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 1821, 2830, 2910, 3772
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3772	{x397}	1	0
3	3772	{x397}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	1821	{JOYSTICK_WARRIOR}	2	5
# END BDD 3054 (T 5 409)

# BEGIN BDD 3055 (T 5 410)
BDD tree for ({x398} || !({KEYBOARD_ATKBD} && {INPUT} && {INPUT_KEYBOARD})) && (!({x398}) || {KEYBOARD_ATKBD} && {INPUT} && {INPUT_KEYBOARD})
Variables: 3886. 
Variable ordering: 1446, 1858, 2830, 3773
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3773	{x398}	1	0
3	3773	{x398}	0	1
4	2830	{INPUT}	2	3
5	1858	{INPUT_KEYBOARD}	2	4
6	1446	{KEYBOARD_ATKBD}	2	5
# END BDD 3055 (T 5 410)

# BEGIN BDD 3056 (T 5 411)
BDD tree for ({x399} || !({TOUCHSCREEN_MTOUCH} && {INPUT} && {INPUT_TOUCHSCREEN})) && (!({x399}) || {TOUCHSCREEN_MTOUCH} && {INPUT} && {INPUT_TOUCHSCREEN})
Variables: 3886. 
Variable ordering: 2715, 2793, 2830, 3774
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3774	{x399}	1	0
3	3774	{x399}	0	1
4	2830	{INPUT}	2	3
5	2793	{INPUT_TOUCHSCREEN}	2	4
6	2715	{TOUCHSCREEN_MTOUCH}	2	5
# END BDD 3056 (T 5 411)

# BEGIN BDD 3057 (T 5 412)
BDD tree for ({x400} || !({JOYSTICK_STINGER} && {INPUT} && {INPUT_JOYSTICK})) && (!({x400}) || {JOYSTICK_STINGER} && {INPUT} && {INPUT_JOYSTICK})
Variables: 3886. 
Variable ordering: 1974, 2830, 2910, 3775
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3775	{x400}	1	0
3	3775	{x400}	0	1
4	2910	{INPUT_JOYSTICK}	2	3
5	2830	{INPUT}	2	4
6	1974	{JOYSTICK_STINGER}	2	5
# END BDD 3057 (T 5 412)

# BEGIN BDD 3058 (T 5 413)
BDD tree for ({x401} || !({KEYBOARD_XTKBD} && {INPUT} && {INPUT_KEYBOARD})) && (!({x401}) || {KEYBOARD_XTKBD} && {INPUT} && {INPUT_KEYBOARD})
Variables: 3886. 
Variable ordering: 485, 1858, 2830, 3776
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3776	{x401}	1	0
3	3776	{x401}	0	1
4	2830	{INPUT}	2	3
5	1858	{INPUT_KEYBOARD}	2	4
6	485	{KEYBOARD_XTKBD}	2	5
# END BDD 3058 (T 5 413)

# BEGIN BDD 3059 (T 5 414)
BDD tree for ({x98} || !(true)) && (!({x98}) || true)
Variables: 3886. 
Variable ordering: 3473
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3473	{x98}	0	1
# END BDD 3059 (T 5 414)

# BEGIN BDD 3060 (T 5 415)
BDD tree for {SERIO} && {ARM_AMBA} || (!(false) || ({SERIO_AMBAKMI})) && (!({SERIO_AMBAKMI}) || (false))
Variables: 3886. 
Variable ordering: 853, 940, 1155
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1155	{SERIO_AMBAKMI}	1	0
3	940	{SERIO}	2	1
4	853	{ARM_AMBA}	2	3
# END BDD 3060 (T 5 415)

# BEGIN BDD 3061 (T 5 416)
BDD tree for {SERIO} && {X86} || (!(false) || ({SERIO_CT82C710})) && (!({SERIO_CT82C710}) || (false))
Variables: 3886. 
Variable ordering: 318, 940, 1244
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1244	{X86}	0	1
3	940	{SERIO}	0	2
4	318	{SERIO_CT82C710}	1	3
# END BDD 3061 (T 5 416)

# BEGIN BDD 3062 (T 5 417)
BDD tree for {SERIO} && {GSC} || (!({KEYBOARD_ATKBD} && {INPUT} && {INPUT_KEYBOARD} && {GSC} || {MOUSE_PS2} && {INPUT} && {INPUT_MOUSE} && {GSC} || {SERIO} && {GSC}) || ({SERIO_GSCPS2})) && (!({SERIO_GSCPS2}) || ({KEYBOARD_ATKBD} && {INPUT} && {INPUT_KEYBOARD} && {GSC} || {MOUSE_PS2} && {INPUT} && {INPUT_MOUSE} && {GSC} || {SERIO} && {GSC}))
Variables: 3886. 
Variable ordering: 6, 18, 550, 940, 1446, 1776, 1858, 2830
Vertices: 21
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	1	0
3	1858	{INPUT_KEYBOARD}	1	2
4	1776	{GSC}	1	3
5	1446	{KEYBOARD_ATKBD}	1	4
6	940	{SERIO}	5	1
7	2830	{INPUT}	0	1
8	1858	{INPUT_KEYBOARD}	0	7
9	1776	{GSC}	0	8
10	1446	{KEYBOARD_ATKBD}	0	9
11	1776	{GSC}	0	1
12	940	{SERIO}	10	11
13	550	{SERIO_GSCPS2}	6	12
14	1776	{GSC}	1	2
15	940	{SERIO}	14	1
17	940	{SERIO}	16	11
16	1776	{GSC}	0	7
19	18	{MOUSE_PS2}	13	18
18	550	{SERIO_GSCPS2}	15	17
20	6	{INPUT_MOUSE}	13	19
# END BDD 3062 (T 5 417)

# BEGIN BDD 3063 (T 5 418)
BDD tree for {SERIO} && {PARISC} && {ARM} || {ARCH_SHARK} || {FOOTBRIDGE_HOST} && {M68K} && {EMBEDDED} || {X86} || (!({KEYBOARD_ATKBD} && {INPUT} && {INPUT_KEYBOARD} && {PC} || {MOUSE_PS2} && {INPUT} && {INPUT_MOUSE} && {PC} || {SERIO} && {PARISC} && {ARM} || {ARCH_SHARK} || {FOOTBRIDGE_HOST} && {M68K}) || ({SERIO_I8042})) && (!({SERIO_I8042}) || ({KEYBOARD_ATKBD} && {INPUT} && {INPUT_KEYBOARD} && {PC} || {MOUSE_PS2} && {INPUT} && {INPUT_MOUSE} && {PC} || {SERIO} && {PARISC} && {ARM} || {ARCH_SHARK} || {FOOTBRIDGE_HOST} && {M68K}))
Variables: 3886. 
Variable ordering: 6, 18, 209, 652, 940, 1118, 1244, 1446, 1858, 2332, 2575, 2770, 2830, 3174, 3315
Vertices: 87
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	1	0
3	1858	{INPUT_KEYBOARD}	1	2
4	1446	{KEYBOARD_ATKBD}	1	3
5	1118	{PC}	1	4
6	3315	{FOOTBRIDGE_HOST}	1	0
7	3174	{EMBEDDED}	6	1
8	2770	{M68K}	1	7
9	2575	{PARISC}	1	8
10	3174	{EMBEDDED}	0	1
11	2770	{M68K}	1	10
12	2575	{PARISC}	1	11
13	2332	{ARCH_SHARK}	9	12
14	1244	{X86}	13	1
15	3315	{FOOTBRIDGE_HOST}	0	1
17	2830	{INPUT}	7	16
16	3174	{EMBEDDED}	0	15
19	2575	{PARISC}	2	18
18	2770	{M68K}	2	17
21	2575	{PARISC}	2	20
20	2770	{M68K}	2	10
23	1858	{INPUT_KEYBOARD}	13	22
22	2332	{ARCH_SHARK}	19	21
25	2830	{INPUT}	1	15
24	1446	{KEYBOARD_ATKBD}	13	23
27	2575	{PARISC}	2	26
26	2770	{M68K}	2	25
29	2575	{PARISC}	2	28
28	2770	{M68K}	2	1
31	1858	{INPUT_KEYBOARD}	1	30
30	2332	{ARCH_SHARK}	27	29
34	1118	{PC}	14	33
35	940	{SERIO}	5	34
32	1446	{KEYBOARD_ATKBD}	1	31
33	1244	{X86}	24	32
38	1446	{KEYBOARD_ATKBD}	0	37
39	1118	{PC}	0	38
36	2830	{INPUT}	0	1
37	1858	{INPUT_KEYBOARD}	0	36
42	2770	{M68K}	0	1
43	2575	{PARISC}	0	42
40	2770	{M68K}	0	15
41	2575	{PARISC}	0	40
46	2770	{M68K}	36	45
47	2575	{PARISC}	36	46
44	2332	{ARCH_SHARK}	41	43
45	2830	{INPUT}	15	1
51	1858	{INPUT_KEYBOARD}	44	50
50	2332	{ARCH_SHARK}	47	49
49	2575	{PARISC}	36	48
48	2770	{M68K}	36	1
55	652	{SERIO_I8042}	35	54
54	940	{SERIO}	39	53
53	1118	{PC}	44	52
52	1446	{KEYBOARD_ATKBD}	44	51
59	1858	{INPUT_KEYBOARD}	1	29
58	1446	{KEYBOARD_ATKBD}	12	57
57	1858	{INPUT_KEYBOARD}	12	21
56	1244	{X86}	12	1
63	940	{SERIO}	5	62
62	1118	{PC}	56	61
61	1244	{X86}	58	60
60	1446	{KEYBOARD_ATKBD}	1	59
68	652	{SERIO_I8042}	63	67
69	209	{ARM}	55	68
70	1118	{PC}	1	2
71	1244	{X86}	22	30
64	1858	{INPUT_KEYBOARD}	43	49
65	1446	{KEYBOARD_ATKBD}	43	64
66	1118	{PC}	43	65
67	940	{SERIO}	39	66
76	940	{SERIO}	74	75
77	652	{SERIO_I8042}	73	76
78	1244	{X86}	21	29
79	1118	{PC}	56	78
72	1118	{PC}	14	71
73	940	{SERIO}	70	72
74	1118	{PC}	0	36
75	1118	{PC}	44	50
85	18	{MOUSE_PS2}	69	84
84	209	{ARM}	77	83
86	6	{INPUT_MOUSE}	69	85
81	1118	{PC}	43	49
80	940	{SERIO}	70	79
83	652	{SERIO_I8042}	80	82
82	940	{SERIO}	74	81
# END BDD 3063 (T 5 418)

# BEGIN BDD 3064 (T 5 419)
BDD tree for {SERIO} && {EMBEDDED} || (!({KEYBOARD_ATKBD} && {INPUT} && {INPUT_KEYBOARD} || {MOUSE_PS2} && {INPUT} && {INPUT_MOUSE}) || ({SERIO_LIBPS2})) && (!({SERIO_LIBPS2}) || ({KEYBOARD_ATKBD} && {INPUT} && {INPUT_KEYBOARD} || {MOUSE_PS2} && {INPUT} && {INPUT_MOUSE}))
Variables: 3886. 
Variable ordering: 6, 18, 457, 940, 1446, 1858, 2830, 3174
Vertices: 23
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	1	0
3	1858	{INPUT_KEYBOARD}	1	2
4	1446	{KEYBOARD_ATKBD}	1	3
5	3174	{EMBEDDED}	0	1
6	2830	{INPUT}	1	5
7	1858	{INPUT_KEYBOARD}	1	6
8	1446	{KEYBOARD_ATKBD}	1	7
9	940	{SERIO}	4	8
10	2830	{INPUT}	0	1
11	1858	{INPUT_KEYBOARD}	0	10
12	1446	{KEYBOARD_ATKBD}	0	11
13	2830	{INPUT}	5	1
14	1858	{INPUT_KEYBOARD}	5	13
15	1446	{KEYBOARD_ATKBD}	5	14
17	457	{SERIO_LIBPS2}	9	16
16	940	{SERIO}	12	15
19	940	{SERIO}	10	13
18	940	{SERIO}	2	6
21	18	{MOUSE_PS2}	17	20
20	457	{SERIO_LIBPS2}	18	19
22	6	{INPUT_MOUSE}	17	21
# END BDD 3064 (T 5 419)

# BEGIN BDD 3065 (T 5 420)
BDD tree for {SERIO} && {SGI_IP32} || (!(false) || ({SERIO_MACEPS2})) && (!({SERIO_MACEPS2}) || (false))
Variables: 3886. 
Variable ordering: 940, 2751, 3013
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3013	{SERIO_MACEPS2}	1	0
3	2751	{SGI_IP32}	2	1
4	940	{SERIO}	2	3
# END BDD 3065 (T 5 420)

# BEGIN BDD 3066 (T 5 421)
BDD tree for {SERIO} && {PARPORT} || (!(false) || ({SERIO_PARKBD})) && (!({SERIO_PARKBD}) || (false))
Variables: 3886. 
Variable ordering: 863, 940, 1635
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1635	{SERIO_PARKBD}	1	0
3	940	{SERIO}	2	1
4	863	{PARPORT}	2	3
# END BDD 3066 (T 5 421)

# BEGIN BDD 3067 (T 5 422)
BDD tree for {SERIO} && {PCI} || (!(false) || ({SERIO_PCIPS2})) && (!({SERIO_PCIPS2}) || (false))
Variables: 3886. 
Variable ordering: 210, 940, 2879
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2879	{SERIO_PCIPS2}	1	0
3	940	{SERIO}	2	1
4	210	{PCI}	2	3
# END BDD 3067 (T 5 422)

# BEGIN BDD 3068 (T 5 423)
BDD tree for {SERIO} && {Q40} || (!(false) || ({SERIO_Q40KBD})) && (!({SERIO_Q40KBD}) || (false))
Variables: 3886. 
Variable ordering: 940, 2762, 3289
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3289	{SERIO_Q40KBD}	1	0
3	2762	{Q40}	2	1
4	940	{SERIO}	2	3
# END BDD 3068 (T 5 423)

# BEGIN BDD 3069 (T 5 424)
BDD tree for {SERIO} || (!(false) || ({SERIO_RAW})) && (!({SERIO_RAW}) || (false))
Variables: 3886. 
Variable ordering: 940, 1450
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1450	{SERIO_RAW}	1	0
3	940	{SERIO}	2	1
# END BDD 3069 (T 5 424)

# BEGIN BDD 3070 (T 5 425)
BDD tree for {SERIO} && {ARCH_ACORN} || {ARCH_CLPS7500} || (!({SERIO} && {ARCH_ACORN} || {ARCH_CLPS7500}) || ({SERIO_RPCKBD})) && (!({SERIO_RPCKBD}) || ({SERIO} && {ARCH_ACORN} || {ARCH_CLPS7500}))
Variables: 3886. 
Variable ordering: 940, 1273, 2277, 2542
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2277	{SERIO_RPCKBD}	1	0
3	2542	{ARCH_ACORN}	0	1
4	2277	{SERIO_RPCKBD}	1	3
5	1273	{ARCH_CLPS7500}	4	1
6	940	{SERIO}	2	5
# END BDD 3070 (T 5 425)

# BEGIN BDD 3071 (T 5 426)
BDD tree for {SERIO} && {SA1111} || (!(false) || ({SERIO_SA1111})) && (!({SERIO_SA1111}) || (false))
Variables: 3886. 
Variable ordering: 940, 1590, 1805
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1590	{SERIO_SA1111}	1	0
3	1805	{SA1111}	0	1
4	1590	{SERIO_SA1111}	1	3
5	940	{SERIO}	2	4
# END BDD 3071 (T 5 426)

# BEGIN BDD 3072 (T 5 427)
BDD tree for {SERIO} || (!({SERIO}) || ({SERIO_SERPORT})) && (!({SERIO_SERPORT}) || ({SERIO}))
Variables: 3886. 
Variable ordering: 940, 1088
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1088	{SERIO_SERPORT}	1	0
3	940	{SERIO}	2	1
# END BDD 3072 (T 5 427)

# BEGIN BDD 3073 (T 5 428)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SGI_IP22} || (!(false) || ({SGISEEQ})) && (!({SGISEEQ}) || (false))
Variables: 3886. 
Variable ordering: 1296, 2056, 2196, 2228, 2601
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2601	{SGISEEQ}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1296	{SGI_IP22}	2	5
# END BDD 3073 (T 5 428)

# BEGIN BDD 3074 (T 5 429)
BDD tree for {SGI_IP22} && {SCSI} || (!(false) || ({SGIWD93_SCSI})) && (!({SGIWD93_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 941, 1296, 2567
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2567	{SCSI}	0	1
3	1296	{SGI_IP22}	0	2
4	941	{SGIWD93_SCSI}	1	3
# END BDD 3074 (T 5 429)

# BEGIN BDD 3075 (T 5 430)
BDD tree for {SGI_IP22} || (!(false) || ({SGI_DS1286})) && (!({SGI_DS1286}) || (false))
Variables: 3886. 
Variable ordering: 1296, 2790
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2790	{SGI_DS1286}	1	0
3	1296	{SGI_IP22}	2	1
# END BDD 3075 (T 5 430)

# BEGIN BDD 3076 (T 5 431)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} && {SGI_IP27} || (!(false) || ({SGI_IOC3_ETH})) && (!({SGI_IOC3_ETH}) || (false))
Variables: 3886. 
Variable ordering: 210, 716, 2056, 2196, 2228, 3342
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	716	{SGI_IOC3_ETH}	1	0
3	3342	{SGI_IP27}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2056	{NET_ETHERNET}	0	5
7	716	{SGI_IOC3_ETH}	1	6
8	210	{PCI}	2	7
# END BDD 3076 (T 5 431)

# BEGIN BDD 3077 (T 5 432)
BDD tree for {NETDEVICES} && {UML} && {SGI_IOC3_ETH} && {INET} || (!({NETDEVICES} && {UML} && {SGI_IOC3_ETH} && {INET}) || ({SGI_IOC3_ETH_HW_RX_CSUM})) && (!({SGI_IOC3_ETH_HW_RX_CSUM}) || ({NETDEVICES} && {UML} && {SGI_IOC3_ETH} && {INET}))
Variables: 3886. 
Variable ordering: 234, 716, 2196, 2228, 3042
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	716	{SGI_IOC3_ETH}	0	4
6	234	{SGI_IOC3_ETH_HW_RX_CSUM}	1	5
# END BDD 3077 (T 5 432)

# BEGIN BDD 3078 (T 5 433)
BDD tree for {NETDEVICES} && {UML} && {SGI_IOC3_ETH} && {INET} || (!({NETDEVICES} && {UML} && {SGI_IOC3_ETH} && {INET}) || ({SGI_IOC3_ETH_HW_TX_CSUM})) && (!({SGI_IOC3_ETH_HW_TX_CSUM}) || ({NETDEVICES} && {UML} && {SGI_IOC3_ETH} && {INET}))
Variables: 3886. 
Variable ordering: 716, 2053, 2196, 2228, 3042
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2053	{SGI_IOC3_ETH_HW_TX_CSUM}	1	0
3	3042	{INET}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2053	{SGI_IOC3_ETH_HW_TX_CSUM}	1	5
7	716	{SGI_IOC3_ETH}	2	6
# END BDD 3078 (T 5 433)

# BEGIN BDD 3079 (T 5 434)
BDD tree for {SGI_IP27} || (!(false) || ({SGI_IP27_RTC})) && (!({SGI_IP27_RTC}) || (false))
Variables: 3886. 
Variable ordering: 2802, 3342
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3342	{SGI_IP27}	0	1
3	2802	{SGI_IP27_RTC}	1	2
# END BDD 3079 (T 5 434)

# BEGIN BDD 3080 (T 5 435)
BDD tree for {SGI_TIOCX} || (!(false) || ({SGI_MBCS})) && (!({SGI_MBCS}) || (false))
Variables: 3886. 
Variable ordering: 1997, 1998
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1998	{SGI_MBCS}	1	0
3	1997	{SGI_TIOCX}	2	1
# END BDD 3080 (T 5 435)

# BEGIN BDD 3081 (T 5 436)
BDD tree for {VT} && {SGI_IP22} || (!(false) || ({SGI_NEWPORT_CONSOLE})) && (!({SGI_NEWPORT_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 809, 1296, 1838
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1838	{SGI_NEWPORT_CONSOLE}	1	0
3	1296	{SGI_IP22}	2	1
4	809	{VT}	2	3
# END BDD 3081 (T 5 436)

# BEGIN BDD 3082 (T 5 437)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SGI_IP32} || (!(false) || ({SGI_O2MACE_ETH})) && (!({SGI_O2MACE_ETH}) || (false))
Variables: 3886. 
Variable ordering: 2056, 2174, 2196, 2228, 2751
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2174	{SGI_O2MACE_ETH}	1	0
3	2751	{SGI_IP32}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2174	{SGI_O2MACE_ETH}	1	5
7	2056	{NET_ETHERNET}	2	6
# END BDD 3082 (T 5 437)

# BEGIN BDD 3083 (T 5 438)
BDD tree for {PARTITION_ADVANCED} || (!({SGI_IP22} || {SGI_IP27} || {MACH_JAZZ} || {SNI_RM200_PCI} && {CPU_LITTLE_ENDIAN}) || ({SGI_PARTITION})) && (!({SGI_PARTITION}) || ({SGI_IP22} || {SGI_IP27} || {MACH_JAZZ} || {SNI_RM200_PCI} && {CPU_LITTLE_ENDIAN}))
Variables: 3886. 
Variable ordering: 14, 992, 1296, 1945, 2016, 3070, 3342
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3342	{SGI_IP27}	1	0
3	3342	{SGI_IP27}	0	1
4	3070	{SGI_PARTITION}	2	3
5	2016	{PARTITION_ADVANCED}	4	1
6	3070	{SGI_PARTITION}	0	1
7	2016	{PARTITION_ADVANCED}	6	1
8	1296	{SGI_IP22}	5	7
9	1945	{SNI_RM200_PCI}	5	7
10	1296	{SGI_IP22}	9	7
11	992	{MACH_JAZZ}	10	7
12	14	{CPU_LITTLE_ENDIAN}	8	11
# END BDD 3083 (T 5 438)

# BEGIN BDD 3084 (T 5 439)
BDD tree for {IA64_SGI_SN2} || {IA64_GENERIC} || (!(false) || ({SGI_SNSC})) && (!({SGI_SNSC}) || (false))
Variables: 3886. 
Variable ordering: 28, 125, 3146
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3146	{SGI_SNSC}	1	0
3	125	{IA64_GENERIC}	2	1
4	28	{IA64_SGI_SN2}	3	1
# END BDD 3084 (T 5 439)

# BEGIN BDD 3085 (T 5 440)
BDD tree for {IA64_SGI_SN2} || {IA64_GENERIC} || (!(false) || ({SGI_TIOCX})) && (!({SGI_TIOCX}) || (false))
Variables: 3886. 
Variable ordering: 28, 125, 1997
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1997	{SGI_TIOCX}	1	0
3	125	{IA64_GENERIC}	2	1
4	28	{IA64_SGI_SN2}	3	1
# END BDD 3085 (T 5 440)

# BEGIN BDD 3086 (T 5 441)
BDD tree for {NETDEVICES} && {EXPERIMENTAL} || (!(false) || ({SHAPER})) && (!({SHAPER}) || (false))
Variables: 3886. 
Variable ordering: 459, 1711, 2196
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2196	{NETDEVICES}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	459	{SHAPER}	1	3
# END BDD 3086 (T 5 441)

# BEGIN BDD 3087 (T 5 442)
BDD tree for {MMU} && {EMBEDDED} || (!({MMU}) || ({SHMEM})) && (!({SHMEM}) || ({MMU}))
Variables: 3886. 
Variable ordering: 928, 1480, 3174
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	1480	{MMU}	1	2
4	1480	{MMU}	0	1
5	928	{SHMEM}	3	4
# END BDD 3087 (T 5 442)

# BEGIN BDD 3088 (T 5 443)
BDD tree for {WATCHDOG} && {SUPERH} || (!(false) || ({SH_WDT})) && (!({SH_WDT}) || (false))
Variables: 3886. 
Variable ordering: 1272, 3263, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3263	{SH_WDT}	1	0
3	3365	{WATCHDOG}	0	1
4	3263	{SH_WDT}	1	3
5	1272	{SUPERH}	2	4
# END BDD 3088 (T 5 443)

# BEGIN BDD 3089 (T 5 444)
BDD tree for {IRDA} && {USB} && {EXPERIMENTAL} || (!(false) || ({SIGMATEL_FIR})) && (!({SIGMATEL_FIR}) || (false))
Variables: 3886. 
Variable ordering: 1511, 1711, 2705, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	2705	{USB}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	1511	{SIGMATEL_FIR}	1	4
# END BDD 3089 (T 5 444)

# BEGIN BDD 3090 (T 5 445)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({SIS900})) && (!({SIS900}) || (false))
Variables: 3886. 
Variable ordering: 210, 743, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	743	{SIS900}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	743	{SIS900}	1	5
7	210	{PCI}	2	6
# END BDD 3090 (T 5 445)

# BEGIN BDD 3091 (T 5 446)
BDD tree for {ISA} && {CD_NO_IDESCSI} || (!(false) || ({SJCD})) && (!({SJCD}) || (false))
Variables: 3886. 
Variable ordering: 111, 868, 1185
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	868	{SJCD}	1	0
3	1185	{ISA}	0	1
4	868	{SJCD}	1	3
5	111	{CD_NO_IDESCSI}	2	4
# END BDD 3091 (T 5 446)

# BEGIN BDD 3092 (T 5 447)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({SK98LIN})) && (!({SK98LIN}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2282
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2282	{SK98LIN}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	210	{PCI}	2	4
# END BDD 3092 (T 5 447)

# BEGIN BDD 3093 (T 5 448)
BDD tree for {FDDI} && {PCI} || (!(false) || ({SKFP})) && (!({SKFP}) || (false))
Variables: 3886. 
Variable ordering: 210, 2054, 2183
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2183	{SKFP}	1	0
3	2054	{FDDI}	2	1
4	210	{PCI}	2	3
# END BDD 3093 (T 5 448)

# BEGIN BDD 3094 (T 5 449)
BDD tree for {UML} && {NETDEVICES} && {TR} && {TMS380TR} && {ISA} || (!(false) || ({SKISA})) && (!({SKISA}) || (false))
Variables: 3886. 
Variable ordering: 239, 516, 1185, 2196, 2228, 2864
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	516	{SKISA}	1	0
3	2864	{TMS380TR}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1185	{ISA}	0	5
7	516	{SKISA}	1	6
8	239	{TR}	2	7
# END BDD 3094 (T 5 449)

# BEGIN BDD 3095 (T 5 450)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {MCA} && {BROKEN} || (!(false) || ({SKMC})) && (!({SKMC}) || (false))
Variables: 3886. 
Variable ordering: 265, 360, 2056, 2059, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2059	{BROKEN}	0	3
5	2056	{NET_ETHERNET}	0	4
6	360	{MCA}	0	5
7	265	{SKMC}	1	6
# END BDD 3095 (T 5 450)

# BEGIN BDD 3096 (T 5 451)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} && {OBSOLETE} || (!(false) || ({SK_G16})) && (!({SK_G16}) || (false))
Variables: 3886. 
Variable ordering: 446, 1404, 2196, 2228, 2442
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2442	{SK_G16}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1404	{NET_ISA}	2	4
6	446	{OBSOLETE}	2	5
# END BDD 3096 (T 5 451)

# BEGIN BDD 3097 (T 5 452)
BDD tree for {NETDEVICES} || (!(false) || ({SLIP})) && (!({SLIP}) || (false))
Variables: 3886. 
Variable ordering: 326, 2196
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2196	{NETDEVICES}	0	1
3	326	{SLIP}	1	2
# END BDD 3097 (T 5 452)

# BEGIN BDD 3098 (T 5 453)
BDD tree for {SLIP} || (!(false) || ({SLIP_COMPRESSED})) && (!({SLIP_COMPRESSED}) || (false))
Variables: 3886. 
Variable ordering: 326, 1382
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1382	{SLIP_COMPRESSED}	1	0
3	326	{SLIP}	2	1
# END BDD 3098 (T 5 453)

# BEGIN BDD 3099 (T 5 454)
BDD tree for {SLIP} || (!(false) || ({SLIP_MODE_SLIP6})) && (!({SLIP_MODE_SLIP6}) || (false))
Variables: 3886. 
Variable ordering: 326, 2450
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2450	{SLIP_MODE_SLIP6}	1	0
3	326	{SLIP}	2	1
# END BDD 3099 (T 5 454)

# BEGIN BDD 3100 (T 5 455)
BDD tree for {SLIP} || (!(false) || ({SLIP_SMART})) && (!({SLIP_SMART}) || (false))
Variables: 3886. 
Variable ordering: 326, 988
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	988	{SLIP_SMART}	1	0
3	326	{SLIP}	2	1
# END BDD 3100 (T 5 455)

# BEGIN BDD 3101 (T 5 456)
BDD tree for {NET} && {INET} || (!(false) || ({SMB_FS})) && (!({SMB_FS}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1527, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1527	{SMB_FS}	1	0
3	3042	{INET}	0	1
4	1527	{SMB_FS}	1	3
5	1371	{NET}	2	4
# END BDD 3101 (T 5 456)

# BEGIN BDD 3102 (T 5 457)
BDD tree for {NET} && {SMB_FS} || (!(false) || ({SMB_NLS_DEFAULT})) && (!({SMB_NLS_DEFAULT}) || (false))
Variables: 3886. 
Variable ordering: 860, 1371, 1527
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1527	{SMB_FS}	0	1
3	1371	{NET}	0	2
4	860	{SMB_NLS_DEFAULT}	1	3
# END BDD 3102 (T 5 457)

# BEGIN BDD 3103 (T 5 458)
BDD tree for {NET} && {SMB_NLS_DEFAULT} || (!({NET} && {SMB_NLS_DEFAULT}) || ({SMB_NLS_REMOTE})) && (!({SMB_NLS_REMOTE}) || ({NET} && {SMB_NLS_DEFAULT}))
Variables: 3886. 
Variable ordering: 860, 1371, 2441
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2441	{SMB_NLS_REMOTE}	1	0
3	1371	{NET}	2	1
4	860	{SMB_NLS_DEFAULT}	2	3
# END BDD 3103 (T 5 458)

# BEGIN BDD 3104 (T 5 459)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {ISA} || {MAC} && {BROKEN} || (!(false) || ({SMC9194})) && (!({SMC9194}) || (false))
Variables: 3886. 
Variable ordering: 76, 1054, 1185, 2059, 2165, 2196, 2228
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2165	{SMC9194}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2165	{SMC9194}	1	4
6	1185	{ISA}	2	5
7	1054	{NET_VENDOR_SMC}	2	6
8	2059	{BROKEN}	2	5
9	1185	{ISA}	8	5
10	1054	{NET_VENDOR_SMC}	2	9
11	76	{MAC}	7	10
# END BDD 3104 (T 5 459)

# BEGIN BDD 3105 (T 5 460)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ARM} || {REDWOOD_5} || {REDWOOD_6} || {M32R} || {SUPERH} || (!(false) || ({SMC91X})) && (!({SMC91X}) || (false))
Variables: 3886. 
Variable ordering: 209, 709, 949, 1272, 2056, 2196, 2228, 2376, 2656
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2376	{SMC91X}	1	0
3	2656	{M32R}	0	1
4	2376	{SMC91X}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	2056	{NET_ETHERNET}	2	6
8	2228	{UML}	2	1
9	2196	{NETDEVICES}	2	8
10	2056	{NET_ETHERNET}	2	9
11	1272	{SUPERH}	7	10
12	949	{REDWOOD_5}	11	10
13	709	{REDWOOD_6}	12	10
14	209	{ARM}	13	10
# END BDD 3105 (T 5 460)

# BEGIN BDD 3106 (T 5 461)
BDD tree for {UML} && {NETDEVICES} && {TR} && {ISA} || {MCA_LEGACY} && {BROKEN} || {64BIT} || (!(false) || ({SMCTR})) && (!({SMCTR}) || (false))
Variables: 3886. 
Variable ordering: 239, 1129, 1142, 1185, 2059, 2196, 2228, 2271
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1129	{SMCTR}	1	0
3	2271	{64BIT}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2228	{UML}	0	1
7	2196	{NETDEVICES}	0	6
8	2059	{BROKEN}	5	7
9	1185	{ISA}	0	8
10	1142	{MCA_LEGACY}	9	8
11	1129	{SMCTR}	1	10
12	239	{TR}	2	11
# END BDD 3106 (T 5 461)

# BEGIN BDD 3107 (T 5 462)
BDD tree for {EXPERIMENTAL} && {IRDA} && {ISA_DMA_API} || (!(false) || ({SMC_IRCC_FIR})) && (!({SMC_IRCC_FIR}) || (false))
Variables: 3886. 
Variable ordering: 1711, 3084, 3242, 3257
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3084	{SMC_IRCC_FIR}	1	0
3	3257	{ISA_DMA_API}	0	1
4	3242	{IRDA}	0	3
5	3084	{SMC_IRCC_FIR}	1	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 3107 (T 5 462)

# BEGIN BDD 3108 (T 5 463)
BDD tree for {NETDEVICES} && {ARCH_S390} && {IUCV} || (!(false) || ({SMSGIUCV})) && (!({SMSGIUCV}) || (false))
Variables: 3886. 
Variable ordering: 1297, 2196, 2728, 3305
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3305	{SMSGIUCV}	1	0
3	2728	{ARCH_S390}	2	1
4	2196	{NETDEVICES}	2	3
5	1297	{IUCV}	2	4
# END BDD 3108 (T 5 463)

# BEGIN BDD 3109 (T 5 464)
BDD tree for {M68K} && {SOUND} || (!(false) || ({SND})) && (!({SND}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1987, 2770
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1987	{SND}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	1	3
5	1228	{SOUND}	2	4
# END BDD 3109 (T 5 464)

# BEGIN BDD 3110 (T 5 465)
BDD tree for (!(false) || ({SND_AC97_CODEC})) && (!({SND_AC97_CODEC}) || ({x402} || {x403} || {x404} || {x405} || {x406} || {x407} || {x408} || {x409} || {x410} || {x411} || {x412} || {x413} || {x414} || {x415} || {x416} || {x417} || {x418} || {x419} || {x420} || {x421} || {x422} || {x423} || {x424} || {x425} || {x426} || {x427} || {x428}))
Variables: 3886. 
Variable ordering: 977, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797, 3798, 3799, 3800, 3801, 3802, 3803
Vertices: 30
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3803	{x428}	0	1
3	3802	{x427}	2	1
4	3801	{x426}	3	1
5	3800	{x425}	4	1
6	3799	{x424}	5	1
7	3798	{x423}	6	1
8	3797	{x422}	7	1
9	3796	{x421}	8	1
10	3795	{x420}	9	1
11	3794	{x419}	10	1
12	3793	{x418}	11	1
13	3792	{x417}	12	1
14	3791	{x416}	13	1
15	3790	{x415}	14	1
17	3788	{x413}	16	1
16	3789	{x414}	15	1
19	3786	{x411}	18	1
18	3787	{x412}	17	1
21	3784	{x409}	20	1
20	3785	{x410}	19	1
23	3782	{x407}	22	1
22	3783	{x408}	21	1
25	3780	{x405}	24	1
24	3781	{x406}	23	1
27	3778	{x403}	26	1
26	3779	{x404}	25	1
29	977	{SND_AC97_CODEC}	1	28
28	3777	{x402}	27	1
# END BDD 3110 (T 5 465)

# BEGIN BDD 3111 (T 5 466)
BDD tree for ({x402} || !({SND_SONICVIBES} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x402}) || {SND_SONICVIBES} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2477, 2770, 3777
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3777	{x402}	1	0
3	3777	{x402}	0	1
4	2770	{M68K}	2	3
5	2477	{SND_SONICVIBES}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3111 (T 5 466)

# BEGIN BDD 3112 (T 5 467)
BDD tree for ({x403} || !({SND_ATIIXP_MODEM} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x403}) || {SND_ATIIXP_MODEM} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 973, 1228, 1987, 2770, 3778
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3778	{x403}	1	0
3	3778	{x403}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	973	{SND_ATIIXP_MODEM}	2	6
8	210	{PCI}	2	7
# END BDD 3112 (T 5 467)

# BEGIN BDD 3113 (T 5 468)
BDD tree for ({x404} || !({SND_INTEL8X0M} && {M68K} && {SOUND} && {PCI} && {SND} && {EXPERIMENTAL})) && (!({x404}) || {SND_INTEL8X0M} && {M68K} && {SOUND} && {PCI} && {SND} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1228, 1711, 1987, 2536, 2770, 3779
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3779	{x404}	1	0
3	3779	{x404}	0	1
4	2770	{M68K}	2	3
5	2536	{SND_INTEL8X0M}	2	4
6	1987	{SND}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1228	{SOUND}	2	7
9	210	{PCI}	2	8
# END BDD 3113 (T 5 468)

# BEGIN BDD 3114 (T 5 469)
BDD tree for ({x405} || !({SND_FM801} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x405}) || {SND_FM801} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2778, 3780
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3780	{x405}	1	0
3	3780	{x405}	0	1
4	2778	{SND_FM801}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3114 (T 5 469)

# BEGIN BDD 3115 (T 5 470)
BDD tree for ({x406} || !({SND_CS46XX} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x406}) || {SND_CS46XX} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2241, 2770, 3781
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3781	{x406}	1	0
3	3781	{x406}	0	1
4	2770	{M68K}	2	3
5	2241	{SND_CS46XX}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3115 (T 5 470)

# BEGIN BDD 3116 (T 5 471)
BDD tree for ({x407} || !({SND_ES1938} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x407}) || {SND_ES1938} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 3325, 3782
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3782	{x407}	1	0
3	3782	{x407}	0	1
4	3325	{SND_ES1938}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3116 (T 5 471)

# BEGIN BDD 3117 (T 5 472)
BDD tree for ({x408} || !({SND_CS4281} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x408}) || {SND_CS4281} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2509, 2770, 3783
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3783	{x408}	1	0
3	3783	{x408}	0	1
4	2770	{M68K}	2	3
5	2509	{SND_CS4281}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3117 (T 5 472)

# BEGIN BDD 3118 (T 5 473)
BDD tree for ({x409} || !({SND_ICE1712} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x409}) || {SND_ICE1712} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1161, 1228, 1987, 2770, 3784
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3784	{x409}	1	0
3	3784	{x409}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1161	{SND_ICE1712}	2	6
8	210	{PCI}	2	7
# END BDD 3118 (T 5 473)

# BEGIN BDD 3119 (T 5 474)
BDD tree for ({x410} || !({SND_ATIIXP} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x410}) || {SND_ATIIXP} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 3169, 3785
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3785	{x410}	1	0
3	3785	{x410}	0	1
4	3169	{SND_ATIIXP}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3119 (T 5 474)

# BEGIN BDD 3120 (T 5 475)
BDD tree for ({x411} || !({SND_AU1X00} && {M68K} && {SOUND} && {MIPS} && {SOC_AU1000} || {SOC_AU1100} || {SOC_AU1500} && {SND})) && (!({x411}) || {SND_AU1X00} && {M68K} && {SOUND} && {MIPS} && {SOC_AU1000} || {SOC_AU1100} || {SOC_AU1500} && {SND})
Variables: 3886. 
Variable ordering: 69, 392, 734, 1020, 1100, 1228, 1987, 2770, 3786
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3786	{x411}	1	0
3	3786	{x411}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1100	{SOC_AU1500}	2	6
8	1020	{SND_AU1X00}	2	7
9	1020	{SND_AU1X00}	2	6
10	734	{SOC_AU1000}	8	9
11	392	{SOC_AU1100}	10	9
12	69	{MIPS}	2	11
# END BDD 3120 (T 5 475)

# BEGIN BDD 3121 (T 5 476)
BDD tree for ({x412} || !({SND_AU8820} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x412}) || {SND_AU8820} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1844, 1987, 2770, 3787
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3787	{x412}	1	0
3	3787	{x412}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1844	{SND_AU8820}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3121 (T 5 476)

# BEGIN BDD 3122 (T 5 477)
BDD tree for ({x413} || !({SND_EMU10K1} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x413}) || {SND_EMU10K1} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2235, 2770, 3788
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3788	{x413}	1	0
3	3788	{x413}	0	1
4	2770	{M68K}	2	3
5	2235	{SND_EMU10K1}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3122 (T 5 477)

# BEGIN BDD 3123 (T 5 478)
BDD tree for ({x414} || !({SND_MAESTRO3} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x414}) || {SND_MAESTRO3} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2082, 2770, 3789
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3789	{x414}	1	0
3	3789	{x414}	0	1
4	2770	{M68K}	2	3
5	2082	{SND_MAESTRO3}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3123 (T 5 478)

# BEGIN BDD 3124 (T 5 479)
BDD tree for ({x415} || !({SND_TRIDENT} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x415}) || {SND_TRIDENT} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1820, 1987, 2770, 3790
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3790	{x415}	1	0
3	3790	{x415}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1820	{SND_TRIDENT}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3124 (T 5 479)

# BEGIN BDD 3125 (T 5 480)
BDD tree for ({x416} || !({SND_YMFPCI} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x416}) || {SND_YMFPCI} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 556, 1228, 1987, 2770, 3791
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3791	{x416}	1	0
3	3791	{x416}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	556	{SND_YMFPCI}	2	6
8	210	{PCI}	2	7
# END BDD 3125 (T 5 480)

# BEGIN BDD 3126 (T 5 481)
BDD tree for ({x417} || !({SND_CA0106} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x417}) || {SND_CA0106} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2102, 2770, 3792
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3792	{x417}	1	0
3	3792	{x417}	0	1
4	2770	{M68K}	2	3
5	2102	{SND_CA0106}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3126 (T 5 481)

# BEGIN BDD 3127 (T 5 482)
BDD tree for ({x418} || !({SND_NM256} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x418}) || {SND_NM256} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2609, 2770, 3793
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3793	{x418}	1	0
3	3793	{x418}	0	1
4	2770	{M68K}	2	3
5	2609	{SND_NM256}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3127 (T 5 482)

# BEGIN BDD 3128 (T 5 483)
BDD tree for ({x419} || !({SND_VIA82XX} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x419}) || {SND_VIA82XX} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2311, 2770, 3794
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3794	{x419}	1	0
3	3794	{x419}	0	1
4	2770	{M68K}	2	3
5	2311	{SND_VIA82XX}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3128 (T 5 483)

# BEGIN BDD 3129 (T 5 484)
BDD tree for ({x420} || !({SND_AU8830} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x420}) || {SND_AU8830} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 750, 1228, 1987, 2770, 3795
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3795	{x420}	1	0
3	3795	{x420}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	750	{SND_AU8830}	2	6
8	210	{PCI}	2	7
# END BDD 3129 (T 5 484)

# BEGIN BDD 3130 (T 5 485)
BDD tree for ({x421} || !({SND_ES1968} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x421}) || {SND_ES1968} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2048, 2770, 3796
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3796	{x421}	1	0
3	3796	{x421}	0	1
4	2770	{M68K}	2	3
5	2048	{SND_ES1968}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3130 (T 5 485)

# BEGIN BDD 3131 (T 5 486)
BDD tree for ({x422} || !({SND_VIA82XX_MODEM} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x422}) || {SND_VIA82XX_MODEM} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1375, 1987, 2770, 3797
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3797	{x422}	1	0
3	3797	{x422}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1375	{SND_VIA82XX_MODEM}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3131 (T 5 486)

# BEGIN BDD 3132 (T 5 487)
BDD tree for ({x423} || !({SND_AU8810} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x423}) || {SND_AU8810} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2461, 2770, 3798
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3798	{x423}	1	0
3	3798	{x423}	0	1
4	2770	{M68K}	2	3
5	2461	{SND_AU8810}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3132 (T 5 487)

# BEGIN BDD 3133 (T 5 488)
BDD tree for ({x424} || !({SND_ENS1371} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x424}) || {SND_ENS1371} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 358, 1228, 1987, 2770, 3799
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3799	{x424}	1	0
3	3799	{x424}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	358	{SND_ENS1371}	2	6
8	210	{PCI}	2	7
# END BDD 3133 (T 5 488)

# BEGIN BDD 3134 (T 5 489)
BDD tree for ({x425} || !({SND_ALI5451} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x425}) || {SND_ALI5451} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1917, 1987, 2770, 3800
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3800	{x425}	1	0
3	3800	{x425}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1917	{SND_ALI5451}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3134 (T 5 489)

# BEGIN BDD 3135 (T 5 490)
BDD tree for ({x426} || !({SND_ICE1724} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x426}) || {SND_ICE1724} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2162, 2770, 3801
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3801	{x426}	1	0
3	3801	{x426}	0	1
4	2770	{M68K}	2	3
5	2162	{SND_ICE1724}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3135 (T 5 490)

# BEGIN BDD 3136 (T 5 491)
BDD tree for ({x427} || !({SND_EMU10K1X} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x427}) || {SND_EMU10K1X} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 195, 210, 1228, 1987, 2770, 3802
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3802	{x427}	1	0
3	3802	{x427}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
8	195	{SND_EMU10K1X}	2	7
# END BDD 3136 (T 5 491)

# BEGIN BDD 3137 (T 5 492)
BDD tree for ({x428} || !({SND_INTEL8X0} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x428}) || {SND_INTEL8X0} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 916, 1228, 1987, 2770, 3803
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3803	{x428}	1	0
3	3803	{x428}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	916	{SND_INTEL8X0}	2	6
8	210	{PCI}	2	7
# END BDD 3137 (T 5 492)

# BEGIN BDD 3138 (T 5 493)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP} || (!(false) || ({SND_AD1816A})) && (!({SND_AD1816A}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1565, 1738, 1987, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1565	{SND_AD1816A}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1738	{ISAPNP}	0	4
6	1565	{SND_AD1816A}	1	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3138 (T 5 493)

# BEGIN BDD 3139 (T 5 494)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_AD1848})) && (!({SND_AD1848}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2155, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2155	{SND_AD1848}	1	0
3	2770	{M68K}	0	1
4	2155	{SND_AD1848}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3139 (T 5 494)

# BEGIN BDD 3140 (T 5 495)
BDD tree for (!(false) || ({SND_AD1848_LIB})) && (!({SND_AD1848_LIB}) || ({SND_OPTI92X_AD1848} && {M68K} && {SOUND} && {ISA} && {SND} || {SND_AD1848} && {M68K} && {SOUND} && {ISA} && {SND} || {SND_CMI8330} && {M68K} && {SOUND} && {ISA} && {SND} || {SND_SGALAXY} && {M68K} && {SOUND} && {ISA} && {SND}))
Variables: 3886. 
Variable ordering: 1063, 1185, 1228, 1282, 1894, 1987, 2116, 2155, 2770
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2116	{SND_AD1848_LIB}	1	0
3	2770	{M68K}	0	1
4	2155	{SND_AD1848}	0	3
5	2116	{SND_AD1848_LIB}	1	4
6	1987	{SND}	2	5
7	2116	{SND_AD1848_LIB}	1	3
8	1987	{SND}	2	7
9	1894	{SND_CMI8330}	6	8
10	1282	{SND_SGALAXY}	9	8
11	1228	{SOUND}	2	10
12	1185	{ISA}	2	11
13	1228	{SOUND}	2	8
14	1185	{ISA}	2	13
15	1063	{SND_OPTI92X_AD1848}	12	14
# END BDD 3140 (T 5 495)

# BEGIN BDD 3141 (T 5 496)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_ALI5451})) && (!({SND_ALI5451}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1917, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1917	{SND_ALI5451}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1917	{SND_ALI5451}	1	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3141 (T 5 496)

# BEGIN BDD 3142 (T 5 497)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP} || (!(false) || ({SND_ALS100})) && (!({SND_ALS100}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1738, 1840, 1987, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1840	{SND_ALS100}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1840	{SND_ALS100}	1	4
6	1738	{ISAPNP}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3142 (T 5 497)

# BEGIN BDD 3143 (T 5 498)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_ALS4000})) && (!({SND_ALS4000}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2896
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2896	{SND_ALS4000}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	210	{PCI}	2	5
# END BDD 3143 (T 5 498)

# BEGIN BDD 3144 (T 5 499)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_ATIIXP})) && (!({SND_ATIIXP}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 3169
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3169	{SND_ATIIXP}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	210	{PCI}	2	5
# END BDD 3144 (T 5 499)

# BEGIN BDD 3145 (T 5 500)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_ATIIXP_MODEM})) && (!({SND_ATIIXP_MODEM}) || (false))
Variables: 3886. 
Variable ordering: 210, 973, 1228, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	973	{SND_ATIIXP_MODEM}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	973	{SND_ATIIXP_MODEM}	1	5
7	210	{PCI}	2	6
# END BDD 3145 (T 5 500)

# BEGIN BDD 3146 (T 5 501)
BDD tree for {M68K} && {SOUND} && {MIPS} && {SOC_AU1000} || {SOC_AU1100} || {SOC_AU1500} && {SND} || (!(false) || ({SND_AU1X00})) && (!({SND_AU1X00}) || (false))
Variables: 3886. 
Variable ordering: 69, 392, 734, 1020, 1100, 1228, 1987, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1020	{SND_AU1X00}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	1100	{SOC_AU1500}	0	5
7	1020	{SND_AU1X00}	1	6
8	1020	{SND_AU1X00}	1	5
9	734	{SOC_AU1000}	7	8
10	392	{SOC_AU1100}	9	8
11	69	{MIPS}	2	10
# END BDD 3146 (T 5 501)

# BEGIN BDD 3147 (T 5 502)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_AU8810})) && (!({SND_AU8810}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2461, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2461	{SND_AU8810}	1	0
3	2770	{M68K}	0	1
4	2461	{SND_AU8810}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3147 (T 5 502)

# BEGIN BDD 3148 (T 5 503)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_AU8820})) && (!({SND_AU8820}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1844, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1844	{SND_AU8820}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1844	{SND_AU8820}	1	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3148 (T 5 503)

# BEGIN BDD 3149 (T 5 504)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_AU8830})) && (!({SND_AU8830}) || (false))
Variables: 3886. 
Variable ordering: 210, 750, 1228, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	750	{SND_AU8830}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	750	{SND_AU8830}	1	5
7	210	{PCI}	2	6
# END BDD 3149 (T 5 504)

# BEGIN BDD 3150 (T 5 505)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP} || (!(false) || ({SND_AZT2320})) && (!({SND_AZT2320}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1738, 1987, 2770, 3163
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3163	{SND_AZT2320}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1738	{ISAPNP}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3150 (T 5 505)

# BEGIN BDD 3151 (T 5 506)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} && {EXPERIMENTAL} || (!(false) || ({SND_AZT3328})) && (!({SND_AZT3328}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1711, 1987, 2770, 3233
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3233	{SND_AZT3328}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1711	{EXPERIMENTAL}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3151 (T 5 506)

# BEGIN BDD 3152 (T 5 507)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_BT87X})) && (!({SND_BT87X}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2804
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2804	{SND_BT87X}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	210	{PCI}	2	5
# END BDD 3152 (T 5 507)

# BEGIN BDD 3153 (T 5 508)
BDD tree for {M68K} && {SOUND} && {SND} && {PCI} && {SND_BT87X} || (!(false) || ({SND_BT87X_OVERCLOCK})) && (!({SND_BT87X_OVERCLOCK}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2749, 2770, 2804
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2749	{SND_BT87X_OVERCLOCK}	1	0
3	2804	{SND_BT87X}	0	1
4	2770	{M68K}	0	3
5	2749	{SND_BT87X_OVERCLOCK}	1	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3153 (T 5 508)

# BEGIN BDD 3154 (T 5 509)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_CA0106})) && (!({SND_CA0106}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2102, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2102	{SND_CA0106}	1	0
3	2770	{M68K}	0	1
4	2102	{SND_CA0106}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3154 (T 5 509)

# BEGIN BDD 3155 (T 5 510)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_CMI8330})) && (!({SND_CMI8330}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1894, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1894	{SND_CMI8330}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1894	{SND_CMI8330}	1	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3155 (T 5 510)

# BEGIN BDD 3156 (T 5 511)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_CMIPCI})) && (!({SND_CMIPCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1467, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1467	{SND_CMIPCI}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1467	{SND_CMIPCI}	1	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3156 (T 5 511)

# BEGIN BDD 3157 (T 5 512)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_CS4231})) && (!({SND_CS4231}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2336, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2336	{SND_CS4231}	1	0
3	2770	{M68K}	0	1
4	2336	{SND_CS4231}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3157 (T 5 512)

# BEGIN BDD 3158 (T 5 513)
BDD tree for (!(false) || ({SND_CS4231_LIB})) && (!({SND_CS4231_LIB}) || ({x429} || {x430} || {x431} || {x432} || {x433} || {x434} || {x435} || {x436} || {x437} || {x438} || {x439}))
Variables: 3886. 
Variable ordering: 139, 3804, 3805, 3806, 3807, 3808, 3809, 3810, 3811, 3812, 3813, 3814
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3814	{x439}	0	1
3	3813	{x438}	2	1
4	3812	{x437}	3	1
5	3811	{x436}	4	1
6	3810	{x435}	5	1
7	3809	{x434}	6	1
8	3808	{x433}	7	1
9	3807	{x432}	8	1
10	3806	{x431}	9	1
11	3805	{x430}	10	1
12	3804	{x429}	11	1
13	139	{SND_CS4231_LIB}	1	12
# END BDD 3158 (T 5 513)

# BEGIN BDD 3159 (T 5 514)
BDD tree for ({x429} || !({SND_INTERWAVE} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x429}) || {SND_INTERWAVE} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2533, 2770, 3804
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3804	{x429}	1	0
3	3804	{x429}	0	1
4	2770	{M68K}	2	3
5	2533	{SND_INTERWAVE}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3159 (T 5 514)

# BEGIN BDD 3160 (T 5 515)
BDD tree for ({x430} || !({SND_CS4232} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x430}) || {SND_CS4232} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1350, 1987, 2770, 3805
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3805	{x430}	1	0
3	3805	{x430}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1350	{SND_CS4232}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3160 (T 5 515)

# BEGIN BDD 3161 (T 5 516)
BDD tree for ({x431} || !({SND_OPTI92X_CS4231} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x431}) || {SND_OPTI92X_CS4231} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 337, 1185, 1228, 1987, 2770, 3806
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3806	{x431}	1	0
3	3806	{x431}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	337	{SND_OPTI92X_CS4231}	2	7
# END BDD 3161 (T 5 516)

# BEGIN BDD 3162 (T 5 517)
BDD tree for ({x432} || !({SND_INTERWAVE_STB} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x432}) || {SND_INTERWAVE_STB} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3352, 3807
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3807	{x432}	1	0
3	3807	{x432}	0	1
4	3352	{SND_INTERWAVE_STB}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3162 (T 5 517)

# BEGIN BDD 3163 (T 5 518)
BDD tree for ({x433} || !({SND_CS4231} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x433}) || {SND_CS4231} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2336, 2770, 3808
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3808	{x433}	1	0
3	3808	{x433}	0	1
4	2770	{M68K}	2	3
5	2336	{SND_CS4231}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3163 (T 5 518)

# BEGIN BDD 3164 (T 5 519)
BDD tree for ({x434} || !({SND_SSCAPE} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x434}) || {SND_SSCAPE} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 420, 1185, 1228, 1987, 2770, 3809
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3809	{x434}	1	0
3	3809	{x434}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	420	{SND_SSCAPE}	2	7
# END BDD 3164 (T 5 519)

# BEGIN BDD 3165 (T 5 520)
BDD tree for ({x435} || !({SND_CS4236} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x435}) || {SND_CS4236} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1131, 1185, 1228, 1987, 2770, 3810
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3810	{x435}	1	0
3	3810	{x435}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	1131	{SND_CS4236}	2	7
# END BDD 3165 (T 5 520)

# BEGIN BDD 3166 (T 5 521)
BDD tree for ({x436} || !({SND_WAVEFRONT} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x436}) || {SND_WAVEFRONT} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2760, 2770, 3811
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3811	{x436}	1	0
3	3811	{x436}	0	1
4	2770	{M68K}	2	3
5	2760	{SND_WAVEFRONT}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3166 (T 5 521)

# BEGIN BDD 3167 (T 5 522)
BDD tree for ({x437} || !({SND_GUSMAX} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x437}) || {SND_GUSMAX} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3203, 3812
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3812	{x437}	1	0
3	3812	{x437}	0	1
4	3203	{SND_GUSMAX}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3167 (T 5 522)

# BEGIN BDD 3168 (T 5 523)
BDD tree for ({x438} || !({SND_OPL3SA2} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x438}) || {SND_OPL3SA2} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1424, 1987, 2770, 3813
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3813	{x438}	1	0
3	3813	{x438}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1424	{SND_OPL3SA2}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3168 (T 5 523)

# BEGIN BDD 3169 (T 5 524)
BDD tree for ({x439} || !({SND_AZT2320} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x439}) || {SND_AZT2320} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1738, 1987, 2770, 3163, 3814
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3814	{x439}	1	0
3	3814	{x439}	0	1
4	3163	{SND_AZT2320}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1738	{ISAPNP}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3169 (T 5 524)

# BEGIN BDD 3170 (T 5 525)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_CS4232})) && (!({SND_CS4232}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1350, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1350	{SND_CS4232}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1350	{SND_CS4232}	1	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3170 (T 5 525)

# BEGIN BDD 3171 (T 5 526)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_CS4236})) && (!({SND_CS4236}) || (false))
Variables: 3886. 
Variable ordering: 1131, 1185, 1228, 1987, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	1185	{ISA}	0	4
6	1131	{SND_CS4236}	1	5
# END BDD 3171 (T 5 526)

# BEGIN BDD 3172 (T 5 527)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_CS4281})) && (!({SND_CS4281}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2509, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2509	{SND_CS4281}	1	0
3	2770	{M68K}	0	1
4	2509	{SND_CS4281}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3172 (T 5 527)

# BEGIN BDD 3173 (T 5 528)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_CS46XX})) && (!({SND_CS46XX}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2241, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2241	{SND_CS46XX}	1	0
3	2770	{M68K}	0	1
4	2241	{SND_CS46XX}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3173 (T 5 528)

# BEGIN BDD 3174 (T 5 529)
BDD tree for {M68K} && {SOUND} && {SND} && {PCI} && {SND_CS46XX} && {EXPERIMENTAL} || (!(false) || ({SND_CS46XX_NEW_DSP})) && (!({SND_CS46XX_NEW_DSP}) || (false))
Variables: 3886. 
Variable ordering: 210, 786, 1228, 1711, 1987, 2241, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	786	{SND_CS46XX_NEW_DSP}	1	0
3	2770	{M68K}	0	1
4	2241	{SND_CS46XX}	0	3
5	1987	{SND}	0	4
6	1711	{EXPERIMENTAL}	0	5
7	1228	{SOUND}	0	6
8	786	{SND_CS46XX_NEW_DSP}	1	7
9	210	{PCI}	2	8
# END BDD 3174 (T 5 529)

# BEGIN BDD 3175 (T 5 530)
BDD tree for {M68K} && {SOUND} && {SND} || (!(false) || ({SND_DEBUG})) && (!({SND_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1261, 1987, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1261	{SND_DEBUG}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1261	{SND_DEBUG}	1	4
6	1228	{SOUND}	2	5
# END BDD 3175 (T 5 530)

# BEGIN BDD 3176 (T 5 531)
BDD tree for {M68K} && {SOUND} && {SND_DEBUG} || (!(false) || ({SND_DEBUG_DETECT})) && (!({SND_DEBUG_DETECT}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1261, 2456, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2456	{SND_DEBUG_DETECT}	1	0
3	2770	{M68K}	0	1
4	2456	{SND_DEBUG_DETECT}	1	3
5	1261	{SND_DEBUG}	2	4
6	1228	{SOUND}	2	5
# END BDD 3176 (T 5 531)

# BEGIN BDD 3177 (T 5 532)
BDD tree for {M68K} && {SOUND} && {SND_DEBUG} || (!(false) || ({SND_DEBUG_MEMORY})) && (!({SND_DEBUG_MEMORY}) || (false))
Variables: 3886. 
Variable ordering: 897, 1228, 1261, 2770
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1261	{SND_DEBUG}	0	2
4	1228	{SOUND}	0	3
5	897	{SND_DEBUG_MEMORY}	1	4
# END BDD 3177 (T 5 532)

# BEGIN BDD 3178 (T 5 533)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP} || (!(false) || ({SND_DT019X})) && (!({SND_DT019X}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1534, 1738, 1987, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1534	{SND_DT019X}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1738	{ISAPNP}	0	4
6	1534	{SND_DT019X}	1	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3178 (T 5 533)

# BEGIN BDD 3179 (T 5 534)
BDD tree for {M68K} && {SOUND} && {SND} || (!(false) || ({SND_DUMMY})) && (!({SND_DUMMY}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 3251
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3251	{SND_DUMMY}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
# END BDD 3179 (T 5 534)

# BEGIN BDD 3180 (T 5 535)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_EMU10K1})) && (!({SND_EMU10K1}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2235, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2235	{SND_EMU10K1}	1	0
3	2770	{M68K}	0	1
4	2235	{SND_EMU10K1}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3180 (T 5 535)

# BEGIN BDD 3181 (T 6 1)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_EMU10K1X})) && (!({SND_EMU10K1X}) || (false)) && true || (!(false) || ({SOUND})) && (!({SOUND}) || (false)) && true || (!(false) || ({SYSCTL})) && (!({SYSCTL}) || (false)) && true || (!(false) || ({SYSV_FS})) && (!({SYSV_FS}) || (false)) && true || (!(false) || ({TMPFS})) && (!({TMPFS}) || (false)) && true || (!(false) || ({TOSHIBA})) && (!({TOSHIBA}) || (false)) && true || (!(false) || ({UDF_FS})) && (!({UDF_FS}) || (false)) && true || (!(false) || ({UFS_FS})) && (!({UFS_FS}) || (false)) && true || (!(false) || ({USB_GADGET})) && (!({USB_GADGET}) || (false))
Variables: 3886. 
Variable ordering: 195, 210, 465, 845, 1080, 1182, 1228, 1696, 1833, 1843, 1987, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	210	{PCI}	0	4
6	195	{SND_EMU10K1X}	1	5
# END BDD 3181 (T 6 1)

# BEGIN BDD 3182 (T 6 2)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_ENS1370})) && (!({SND_ENS1370}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2904
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2904	{SND_ENS1370}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	210	{PCI}	2	5
# END BDD 3182 (T 6 2)

# BEGIN BDD 3183 (T 6 3)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_ENS1371})) && (!({SND_ENS1371}) || (false))
Variables: 3886. 
Variable ordering: 210, 358, 1228, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	358	{SND_ENS1371}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	358	{SND_ENS1371}	1	5
7	210	{PCI}	2	6
# END BDD 3183 (T 6 3)

# BEGIN BDD 3184 (T 6 4)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_ES1688})) && (!({SND_ES1688}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3124
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3124	{SND_ES1688}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	1185	{ISA}	2	5
# END BDD 3184 (T 6 4)

# BEGIN BDD 3185 (T 6 5)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_ES18XX})) && (!({SND_ES18XX}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2457, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2457	{SND_ES18XX}	1	0
3	2770	{M68K}	0	1
4	2457	{SND_ES18XX}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3185 (T 6 5)

# BEGIN BDD 3186 (T 6 6)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_ES1938})) && (!({SND_ES1938}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 3325
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3325	{SND_ES1938}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	210	{PCI}	2	5
# END BDD 3186 (T 6 6)

# BEGIN BDD 3187 (T 6 7)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_ES1968})) && (!({SND_ES1968}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2048, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2048	{SND_ES1968}	1	0
3	2770	{M68K}	0	1
4	2048	{SND_ES1968}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3187 (T 6 7)

# BEGIN BDD 3188 (T 6 8)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP} || (!(false) || ({SND_ES968})) && (!({SND_ES968}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1300, 1738, 1987, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1300	{SND_ES968}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1738	{ISAPNP}	0	4
6	1300	{SND_ES968}	1	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3188 (T 6 8)

# BEGIN BDD 3189 (T 6 9)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_FM801})) && (!({SND_FM801}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2778
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2778	{SND_FM801}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	210	{PCI}	2	5
# END BDD 3189 (T 6 9)

# BEGIN BDD 3190 (T 6 10)
BDD tree for {M68K} && {SOUND} && {SND} && {PCI} && {SND_FM801} || (!(false) || ({SND_FM801_TEA575X})) && (!({SND_FM801_TEA575X}) || (false))
Variables: 3886. 
Variable ordering: 210, 253, 1228, 1987, 2770, 2778
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	253	{SND_FM801_TEA575X}	1	0
3	2778	{SND_FM801}	0	1
4	2770	{M68K}	0	3
5	1987	{SND}	0	4
6	1228	{SOUND}	0	5
7	253	{SND_FM801_TEA575X}	1	6
8	210	{PCI}	2	7
# END BDD 3190 (T 6 10)

# BEGIN BDD 3191 (T 6 11)
BDD tree for (!(false) || ({SND_GENERIC_PM})) && (!({SND_GENERIC_PM}) || ({SND_CS4231_LIB} && {M68K} && {SOUND} && {SND} && {ISA} || {SND_ES18XX} && {M68K} && {SOUND} && {ISA} && {SND} || {SND_AD1848_LIB} && {M68K} && {SOUND} && {SND} && {ISA}))
Variables: 3886. 
Variable ordering: 139, 1064, 1185, 1228, 1987, 2116, 2457, 2770
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2457	{SND_ES18XX}	0	2
4	2116	{SND_AD1848_LIB}	3	2
5	1987	{SND}	0	4
6	1228	{SOUND}	0	5
7	1185	{ISA}	0	6
8	1064	{SND_GENERIC_PM}	1	7
9	1987	{SND}	0	2
10	1228	{SOUND}	0	9
11	1185	{ISA}	0	10
12	1064	{SND_GENERIC_PM}	1	11
13	139	{SND_CS4231_LIB}	8	12
# END BDD 3191 (T 6 11)

# BEGIN BDD 3192 (T 6 12)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_GUSCLASSIC})) && (!({SND_GUSCLASSIC}) || (false))
Variables: 3886. 
Variable ordering: 207, 1185, 1228, 1987, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	1185	{ISA}	0	4
6	207	{SND_GUSCLASSIC}	1	5
# END BDD 3192 (T 6 12)

# BEGIN BDD 3193 (T 6 13)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_GUSEXTREME})) && (!({SND_GUSEXTREME}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2147, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2147	{SND_GUSEXTREME}	1	0
3	2770	{M68K}	0	1
4	2147	{SND_GUSEXTREME}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3193 (T 6 13)

# BEGIN BDD 3194 (T 6 14)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_GUSMAX})) && (!({SND_GUSMAX}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3203
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3203	{SND_GUSMAX}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	1185	{ISA}	2	5
# END BDD 3194 (T 6 14)

# BEGIN BDD 3195 (T 6 15)
BDD tree for (!(false) || ({SND_GUS_SYNTH})) && (!({SND_GUS_SYNTH}) || ({x429} || {x432} || {x437} || {x440} || {x441}))
Variables: 3886. 
Variable ordering: 982, 3804, 3807, 3812, 3815, 3816
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3816	{x441}	0	1
3	3815	{x440}	2	1
4	3812	{x437}	3	1
5	3807	{x432}	4	1
6	3804	{x429}	5	1
7	982	{SND_GUS_SYNTH}	1	6
# END BDD 3195 (T 6 15)

# BEGIN BDD 3196 (T 6 16)
BDD tree for ({x429} || !({SND_INTERWAVE} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x429}) || {SND_INTERWAVE} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2533, 2770, 3804
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3804	{x429}	1	0
3	3804	{x429}	0	1
4	2770	{M68K}	2	3
5	2533	{SND_INTERWAVE}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3196 (T 6 16)

# BEGIN BDD 3197 (T 6 17)
BDD tree for ({x432} || !({SND_INTERWAVE_STB} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x432}) || {SND_INTERWAVE_STB} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3352, 3807
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3807	{x432}	1	0
3	3807	{x432}	0	1
4	3352	{SND_INTERWAVE_STB}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3197 (T 6 17)

# BEGIN BDD 3198 (T 6 18)
BDD tree for ({x437} || !({SND_GUSMAX} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x437}) || {SND_GUSMAX} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3203, 3812
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3812	{x437}	1	0
3	3812	{x437}	0	1
4	3203	{SND_GUSMAX}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3198 (T 6 18)

# BEGIN BDD 3199 (T 6 19)
BDD tree for ({x440} || !({SND_GUSCLASSIC} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x440}) || {SND_GUSCLASSIC} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 207, 1185, 1228, 1987, 2770, 3815
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3815	{x440}	1	0
3	3815	{x440}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	207	{SND_GUSCLASSIC}	2	7
# END BDD 3199 (T 6 19)

# BEGIN BDD 3200 (T 6 20)
BDD tree for ({x441} || !({SND_GUSEXTREME} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x441}) || {SND_GUSEXTREME} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2147, 2770, 3816
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3816	{x441}	1	0
3	3816	{x441}	0	1
4	2770	{M68K}	2	3
5	2147	{SND_GUSEXTREME}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3200 (T 6 20)

# BEGIN BDD 3201 (T 6 21)
BDD tree for {M68K} && {SOUND} && {GSC} && {SND} || (!(false) || ({SND_HARMONY})) && (!({SND_HARMONY}) || (false))
Variables: 3886. 
Variable ordering: 153, 1228, 1776, 1987, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1776	{GSC}	0	3
5	1228	{SOUND}	0	4
6	153	{SND_HARMONY}	1	5
# END BDD 3201 (T 6 21)

# BEGIN BDD 3202 (T 6 22)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_HDA_INTEL})) && (!({SND_HDA_INTEL}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1657, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1657	{SND_HDA_INTEL}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1657	{SND_HDA_INTEL}	1	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3202 (T 6 22)

# BEGIN BDD 3203 (T 6 23)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_HDSP})) && (!({SND_HDSP}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1850, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1850	{SND_HDSP}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1850	{SND_HDSP}	1	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3203 (T 6 23)

# BEGIN BDD 3204 (T 6 24)
BDD tree for (!(false) || ({SND_HWDEP})) && (!({SND_HWDEP}) || ({x442} || {x443} || {x413} || {x444} || {x434} || {x445} || {x446} || {x447} || {x441}))
Variables: 3886. 
Variable ordering: 1827, 3788, 3809, 3816, 3817, 3818, 3819, 3820, 3821, 3822
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3822	{x447}	0	1
3	3821	{x446}	2	1
4	3820	{x445}	3	1
5	3819	{x444}	4	1
6	3818	{x443}	5	1
7	3817	{x442}	6	1
8	3816	{x441}	7	1
9	3809	{x434}	8	1
10	3788	{x413}	9	1
11	1827	{SND_HWDEP}	1	10
# END BDD 3204 (T 6 24)

# BEGIN BDD 3205 (T 6 25)
BDD tree for ({x442} || !({SND_OPL3_LIB} && {M68K} && {SOUND} && {SND})) && (!({x442}) || {SND_OPL3_LIB} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1595, 1987, 2770, 3817
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3817	{x442}	1	0
3	3817	{x442}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1595	{SND_OPL3_LIB}	2	5
7	1228	{SOUND}	2	6
# END BDD 3205 (T 6 25)

# BEGIN BDD 3206 (T 6 26)
BDD tree for ({x443} || !({SND_MIXART} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x443}) || {SND_MIXART} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2664, 2770, 3818
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3818	{x443}	1	0
3	3818	{x443}	0	1
4	2770	{M68K}	2	3
5	2664	{SND_MIXART}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3206 (T 6 26)

# BEGIN BDD 3207 (T 6 27)
BDD tree for ({x413} || !({SND_EMU10K1} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x413}) || {SND_EMU10K1} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2235, 2770, 3788
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3788	{x413}	1	0
3	3788	{x413}	0	1
4	2770	{M68K}	2	3
5	2235	{SND_EMU10K1}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3207 (T 6 27)

# BEGIN BDD 3208 (T 6 28)
BDD tree for ({x444} || !({SND_VX_LIB} && {M68K} && {SOUND} && {SND})) && (!({x444}) || {SND_VX_LIB} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 2797, 3819
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3819	{x444}	1	0
3	3819	{x444}	0	1
4	2797	{SND_VX_LIB}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3208 (T 6 28)

# BEGIN BDD 3209 (T 6 29)
BDD tree for ({x434} || !({SND_SSCAPE} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x434}) || {SND_SSCAPE} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 420, 1185, 1228, 1987, 2770, 3809
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3809	{x434}	1	0
3	3809	{x434}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	420	{SND_SSCAPE}	2	7
# END BDD 3209 (T 6 29)

# BEGIN BDD 3210 (T 6 30)
BDD tree for ({x445} || !({SND_OPL4_LIB} && {M68K} && {SOUND} && {SND})) && (!({x445}) || {SND_OPL4_LIB} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2085, 2770, 3820
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3820	{x445}	1	0
3	3820	{x445}	0	1
4	2770	{M68K}	2	3
5	2085	{SND_OPL4_LIB}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3210 (T 6 30)

# BEGIN BDD 3211 (T 6 31)
BDD tree for ({x446} || !({SND_USB_USX2Y} && {M68K} && {SOUND} && {SND} && {USB} && {X86} || {PPC} || {ALPHA})) && (!({x446}) || {SND_USB_USX2Y} && {M68K} && {SOUND} && {SND} && {USB} && {X86} || {PPC} || {ALPHA})
Variables: 3886. 
Variable ordering: 1123, 1228, 1244, 1878, 1987, 2673, 2705, 2770, 3821
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3821	{x446}	1	0
3	3821	{x446}	0	1
4	2770	{M68K}	2	3
5	2705	{USB}	2	4
6	2673	{PPC}	2	5
7	1987	{SND}	2	6
8	1987	{SND}	2	5
9	1878	{ALPHA}	7	8
10	1244	{X86}	9	8
11	1228	{SOUND}	2	10
12	1123	{SND_USB_USX2Y}	2	11
# END BDD 3211 (T 6 31)

# BEGIN BDD 3212 (T 6 32)
BDD tree for ({x447} || !({SND_HDSP} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x447}) || {SND_HDSP} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1850, 1987, 2770, 3822
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3822	{x447}	1	0
3	3822	{x447}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1850	{SND_HDSP}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3212 (T 6 32)

# BEGIN BDD 3213 (T 6 33)
BDD tree for ({x441} || !({SND_GUSEXTREME} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x441}) || {SND_GUSEXTREME} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2147, 2770, 3816
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3816	{x441}	1	0
3	3816	{x441}	0	1
4	2770	{M68K}	2	3
5	2147	{SND_GUSEXTREME}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3213 (T 6 33)

# BEGIN BDD 3214 (T 6 34)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_ICE1712})) && (!({SND_ICE1712}) || (false))
Variables: 3886. 
Variable ordering: 210, 1161, 1228, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1161	{SND_ICE1712}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	1161	{SND_ICE1712}	1	5
7	210	{PCI}	2	6
# END BDD 3214 (T 6 34)

# BEGIN BDD 3215 (T 6 35)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_ICE1724})) && (!({SND_ICE1724}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2162, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2162	{SND_ICE1724}	1	0
3	2770	{M68K}	0	1
4	2162	{SND_ICE1724}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3215 (T 6 35)

# BEGIN BDD 3216 (T 6 36)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_INTEL8X0})) && (!({SND_INTEL8X0}) || (false))
Variables: 3886. 
Variable ordering: 210, 916, 1228, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	916	{SND_INTEL8X0}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	916	{SND_INTEL8X0}	1	5
7	210	{PCI}	2	6
# END BDD 3216 (T 6 36)

# BEGIN BDD 3217 (T 6 37)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} && {EXPERIMENTAL} || (!(false) || ({SND_INTEL8X0M})) && (!({SND_INTEL8X0M}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1711, 1987, 2536, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2536	{SND_INTEL8X0M}	1	0
3	2770	{M68K}	0	1
4	2536	{SND_INTEL8X0M}	1	3
5	1987	{SND}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3217 (T 6 37)

# BEGIN BDD 3218 (T 6 38)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_INTERWAVE})) && (!({SND_INTERWAVE}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2533, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2533	{SND_INTERWAVE}	1	0
3	2770	{M68K}	0	1
4	2533	{SND_INTERWAVE}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3218 (T 6 38)

# BEGIN BDD 3219 (T 6 39)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_INTERWAVE_STB})) && (!({SND_INTERWAVE_STB}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3352
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3352	{SND_INTERWAVE_STB}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	1185	{ISA}	2	5
# END BDD 3219 (T 6 39)

# BEGIN BDD 3220 (T 6 40)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_KORG1212})) && (!({SND_KORG1212}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2817
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2817	{SND_KORG1212}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	210	{PCI}	2	5
# END BDD 3220 (T 6 40)

# BEGIN BDD 3221 (T 6 41)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_MAESTRO3})) && (!({SND_MAESTRO3}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2082, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2082	{SND_MAESTRO3}	1	0
3	2770	{M68K}	0	1
4	2082	{SND_MAESTRO3}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3221 (T 6 41)

# BEGIN BDD 3222 (T 6 42)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_MIXART})) && (!({SND_MIXART}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2664, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2664	{SND_MIXART}	1	0
3	2770	{M68K}	0	1
4	2664	{SND_MIXART}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3222 (T 6 42)

# BEGIN BDD 3223 (T 6 43)
BDD tree for {M68K} && {SOUND} && {SND} || (!(false) || ({SND_MIXER_OSS})) && (!({SND_MIXER_OSS}) || (false))
Variables: 3886. 
Variable ordering: 559, 1228, 1987, 2770
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	559	{SND_MIXER_OSS}	1	4
# END BDD 3223 (T 6 43)

# BEGIN BDD 3224 (T 6 44)
BDD tree for {M68K} && {SOUND} && {SND} || (!(false) || ({SND_MPU401})) && (!({SND_MPU401}) || (false))
Variables: 3886. 
Variable ordering: 74, 1228, 1987, 2770
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	74	{SND_MPU401}	1	4
# END BDD 3224 (T 6 44)

# BEGIN BDD 3225 (T 6 45)
BDD tree for (!(false) || ({SND_MPU401_UART})) && (!({SND_MPU401_UART}) || ({x402} || {x448} || {x405} || {x449} || {x450} || {x407} || {x409} || {x430} || {x431} || {x451} || {x452} || {x453} || {x412} || {x454} || {x455} || {x456} || {x457} || {x433} || {x434} || {x415} || {x435} || {x458} || {x416} || {x436} || {x419} || {x420} || {x421} || {x438} || {x439} || {x423} || {x459} || {x425} || {x426} || {x460} || {x441} || {x461}))
Variables: 3886. 
Variable ordering: 3328, 3777, 3780, 3782, 3784, 3787, 3790, 3791, 3794, 3795, 3796, 3798, 3800, 3801, 3805, 3806, 3808, 3809, 3810, 3811, 3813, 3814, 3816, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836
Vertices: 39
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3836	{x461}	0	1
3	3835	{x460}	2	1
4	3834	{x459}	3	1
5	3833	{x458}	4	1
6	3832	{x457}	5	1
7	3831	{x456}	6	1
8	3830	{x455}	7	1
9	3829	{x454}	8	1
10	3828	{x453}	9	1
11	3827	{x452}	10	1
12	3826	{x451}	11	1
13	3825	{x450}	12	1
14	3824	{x449}	13	1
15	3823	{x448}	14	1
17	3814	{x439}	16	1
16	3816	{x441}	15	1
19	3811	{x436}	18	1
18	3813	{x438}	17	1
21	3809	{x434}	20	1
20	3810	{x435}	19	1
23	3806	{x431}	22	1
22	3808	{x433}	21	1
25	3801	{x426}	24	1
24	3805	{x430}	23	1
27	3798	{x423}	26	1
26	3800	{x425}	25	1
29	3795	{x420}	28	1
28	3796	{x421}	27	1
31	3791	{x416}	30	1
30	3794	{x419}	29	1
34	3784	{x409}	33	1
35	3782	{x407}	34	1
32	3790	{x415}	31	1
33	3787	{x412}	32	1
38	3328	{SND_MPU401_UART}	1	37
36	3780	{x405}	35	1
37	3777	{x402}	36	1
# END BDD 3225 (T 6 45)

# BEGIN BDD 3226 (T 6 46)
BDD tree for ({x402} || !({SND_SONICVIBES} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x402}) || {SND_SONICVIBES} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2477, 2770, 3777
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3777	{x402}	1	0
3	3777	{x402}	0	1
4	2770	{M68K}	2	3
5	2477	{SND_SONICVIBES}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3226 (T 6 46)

# BEGIN BDD 3227 (T 6 47)
BDD tree for ({x448} || !({SND_OPTI93X} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x448}) || {SND_OPTI93X} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2103, 2770, 3823
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3823	{x448}	1	0
3	3823	{x448}	0	1
4	2770	{M68K}	2	3
5	2103	{SND_OPTI93X}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3227 (T 6 47)

# BEGIN BDD 3228 (T 6 48)
BDD tree for ({x405} || !({SND_FM801} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x405}) || {SND_FM801} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2778, 3780
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3780	{x405}	1	0
3	3780	{x405}	0	1
4	2778	{SND_FM801}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3228 (T 6 48)

# BEGIN BDD 3229 (T 6 49)
BDD tree for ({x449} || !({SND_SB16} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x449}) || {SND_SB16} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 363, 1185, 1228, 1987, 2770, 3824
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3824	{x449}	1	0
3	3824	{x449}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	363	{SND_SB16}	2	7
# END BDD 3229 (T 6 49)

# BEGIN BDD 3230 (T 6 50)
BDD tree for ({x450} || !({SND_ALS100} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x450}) || {SND_ALS100} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1738, 1840, 1987, 2770, 3825
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3825	{x450}	1	0
3	3825	{x450}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1840	{SND_ALS100}	2	5
7	1738	{ISAPNP}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3230 (T 6 50)

# BEGIN BDD 3231 (T 6 51)
BDD tree for ({x407} || !({SND_ES1938} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x407}) || {SND_ES1938} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 3325, 3782
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3782	{x407}	1	0
3	3782	{x407}	0	1
4	3325	{SND_ES1938}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3231 (T 6 51)

# BEGIN BDD 3232 (T 6 52)
BDD tree for ({x409} || !({SND_ICE1712} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x409}) || {SND_ICE1712} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1161, 1228, 1987, 2770, 3784
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3784	{x409}	1	0
3	3784	{x409}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1161	{SND_ICE1712}	2	6
8	210	{PCI}	2	7
# END BDD 3232 (T 6 52)

# BEGIN BDD 3233 (T 6 53)
BDD tree for ({x430} || !({SND_CS4232} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x430}) || {SND_CS4232} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1350, 1987, 2770, 3805
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3805	{x430}	1	0
3	3805	{x430}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1350	{SND_CS4232}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3233 (T 6 53)

# BEGIN BDD 3234 (T 6 54)
BDD tree for ({x431} || !({SND_OPTI92X_CS4231} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x431}) || {SND_OPTI92X_CS4231} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 337, 1185, 1228, 1987, 2770, 3806
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3806	{x431}	1	0
3	3806	{x431}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	337	{SND_OPTI92X_CS4231}	2	7
# END BDD 3234 (T 6 54)

# BEGIN BDD 3235 (T 6 55)
BDD tree for ({x451} || !({SND_ES968} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x451}) || {SND_ES968} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1300, 1738, 1987, 2770, 3826
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3826	{x451}	1	0
3	3826	{x451}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1738	{ISAPNP}	2	5
7	1300	{SND_ES968}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3235 (T 6 55)

# BEGIN BDD 3236 (T 6 56)
BDD tree for ({x452} || !({SND_DT019X} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x452}) || {SND_DT019X} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1534, 1738, 1987, 2770, 3827
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3827	{x452}	1	0
3	3827	{x452}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1738	{ISAPNP}	2	5
7	1534	{SND_DT019X}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3236 (T 6 56)

# BEGIN BDD 3237 (T 6 57)
BDD tree for ({x453} || !({SND_ES18XX} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x453}) || {SND_ES18XX} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2457, 2770, 3828
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3828	{x453}	1	0
3	3828	{x453}	0	1
4	2770	{M68K}	2	3
5	2457	{SND_ES18XX}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3237 (T 6 57)

# BEGIN BDD 3238 (T 6 58)
BDD tree for ({x412} || !({SND_AU8820} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x412}) || {SND_AU8820} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1844, 1987, 2770, 3787
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3787	{x412}	1	0
3	3787	{x412}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1844	{SND_AU8820}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3238 (T 6 58)

# BEGIN BDD 3239 (T 6 59)
BDD tree for ({x454} || !({SND_CMIPCI} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x454}) || {SND_CMIPCI} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1467, 1987, 2770, 3829
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3829	{x454}	1	0
3	3829	{x454}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1467	{SND_CMIPCI}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3239 (T 6 59)

# BEGIN BDD 3240 (T 6 60)
BDD tree for ({x455} || !({SND_ES1688} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x455}) || {SND_ES1688} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3124, 3830
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3830	{x455}	1	0
3	3830	{x455}	0	1
4	3124	{SND_ES1688}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3240 (T 6 60)

# BEGIN BDD 3241 (T 6 61)
BDD tree for ({x456} || !({SND_ALS4000} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x456}) || {SND_ALS4000} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2896, 3831
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3831	{x456}	1	0
3	3831	{x456}	0	1
4	2896	{SND_ALS4000}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3241 (T 6 61)

# BEGIN BDD 3242 (T 6 62)
BDD tree for ({x457} || !({SND_AD1816A} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x457}) || {SND_AD1816A} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1565, 1738, 1987, 2770, 3832
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3832	{x457}	1	0
3	3832	{x457}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1738	{ISAPNP}	2	5
7	1565	{SND_AD1816A}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3242 (T 6 62)

# BEGIN BDD 3243 (T 6 63)
BDD tree for ({x433} || !({SND_CS4231} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x433}) || {SND_CS4231} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2336, 2770, 3808
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3808	{x433}	1	0
3	3808	{x433}	0	1
4	2770	{M68K}	2	3
5	2336	{SND_CS4231}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3243 (T 6 63)

# BEGIN BDD 3244 (T 6 64)
BDD tree for ({x434} || !({SND_SSCAPE} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x434}) || {SND_SSCAPE} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 420, 1185, 1228, 1987, 2770, 3809
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3809	{x434}	1	0
3	3809	{x434}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	420	{SND_SSCAPE}	2	7
# END BDD 3244 (T 6 64)

# BEGIN BDD 3245 (T 6 65)
BDD tree for ({x415} || !({SND_TRIDENT} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x415}) || {SND_TRIDENT} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1820, 1987, 2770, 3790
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3790	{x415}	1	0
3	3790	{x415}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1820	{SND_TRIDENT}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3245 (T 6 65)

# BEGIN BDD 3246 (T 6 66)
BDD tree for ({x435} || !({SND_CS4236} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x435}) || {SND_CS4236} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1131, 1185, 1228, 1987, 2770, 3810
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3810	{x435}	1	0
3	3810	{x435}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	1131	{SND_CS4236}	2	7
# END BDD 3246 (T 6 66)

# BEGIN BDD 3247 (T 6 67)
BDD tree for ({x458} || !({SND_AZT3328} && {M68K} && {SOUND} && {PCI} && {SND} && {EXPERIMENTAL})) && (!({x458}) || {SND_AZT3328} && {M68K} && {SOUND} && {PCI} && {SND} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1228, 1711, 1987, 2770, 3233, 3833
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3833	{x458}	1	0
3	3833	{x458}	0	1
4	3233	{SND_AZT3328}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1228	{SOUND}	2	7
9	210	{PCI}	2	8
# END BDD 3247 (T 6 67)

# BEGIN BDD 3248 (T 6 68)
BDD tree for ({x416} || !({SND_YMFPCI} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x416}) || {SND_YMFPCI} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 556, 1228, 1987, 2770, 3791
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3791	{x416}	1	0
3	3791	{x416}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	556	{SND_YMFPCI}	2	6
8	210	{PCI}	2	7
# END BDD 3248 (T 6 68)

# BEGIN BDD 3249 (T 6 69)
BDD tree for ({x436} || !({SND_WAVEFRONT} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x436}) || {SND_WAVEFRONT} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2760, 2770, 3811
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3811	{x436}	1	0
3	3811	{x436}	0	1
4	2770	{M68K}	2	3
5	2760	{SND_WAVEFRONT}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3249 (T 6 69)

# BEGIN BDD 3250 (T 6 70)
BDD tree for ({x419} || !({SND_VIA82XX} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x419}) || {SND_VIA82XX} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2311, 2770, 3794
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3794	{x419}	1	0
3	3794	{x419}	0	1
4	2770	{M68K}	2	3
5	2311	{SND_VIA82XX}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3250 (T 6 70)

# BEGIN BDD 3251 (T 6 71)
BDD tree for ({x420} || !({SND_AU8830} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x420}) || {SND_AU8830} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 750, 1228, 1987, 2770, 3795
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3795	{x420}	1	0
3	3795	{x420}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	750	{SND_AU8830}	2	6
8	210	{PCI}	2	7
# END BDD 3251 (T 6 71)

# BEGIN BDD 3252 (T 6 72)
BDD tree for ({x421} || !({SND_ES1968} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x421}) || {SND_ES1968} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2048, 2770, 3796
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3796	{x421}	1	0
3	3796	{x421}	0	1
4	2770	{M68K}	2	3
5	2048	{SND_ES1968}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3252 (T 6 72)

# BEGIN BDD 3253 (T 6 73)
BDD tree for ({x438} || !({SND_OPL3SA2} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x438}) || {SND_OPL3SA2} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1424, 1987, 2770, 3813
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3813	{x438}	1	0
3	3813	{x438}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1424	{SND_OPL3SA2}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3253 (T 6 73)

# BEGIN BDD 3254 (T 6 74)
BDD tree for ({x439} || !({SND_AZT2320} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x439}) || {SND_AZT2320} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1738, 1987, 2770, 3163, 3814
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3814	{x439}	1	0
3	3814	{x439}	0	1
4	3163	{SND_AZT2320}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1738	{ISAPNP}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3254 (T 6 74)

# BEGIN BDD 3255 (T 6 75)
BDD tree for ({x423} || !({SND_AU8810} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x423}) || {SND_AU8810} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2461, 2770, 3798
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3798	{x423}	1	0
3	3798	{x423}	0	1
4	2770	{M68K}	2	3
5	2461	{SND_AU8810}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3255 (T 6 75)

# BEGIN BDD 3256 (T 6 76)
BDD tree for ({x459} || !({SND_MPU401} && {M68K} && {SOUND} && {SND})) && (!({x459}) || {SND_MPU401} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 74, 1228, 1987, 2770, 3834
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3834	{x459}	1	0
3	3834	{x459}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	74	{SND_MPU401}	2	6
# END BDD 3256 (T 6 76)

# BEGIN BDD 3257 (T 6 77)
BDD tree for ({x425} || !({SND_ALI5451} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x425}) || {SND_ALI5451} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1917, 1987, 2770, 3800
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3800	{x425}	1	0
3	3800	{x425}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1917	{SND_ALI5451}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3257 (T 6 77)

# BEGIN BDD 3258 (T 6 78)
BDD tree for ({x426} || !({SND_ICE1724} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x426}) || {SND_ICE1724} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2162, 2770, 3801
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3801	{x426}	1	0
3	3801	{x426}	0	1
4	2770	{M68K}	2	3
5	2162	{SND_ICE1724}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3258 (T 6 78)

# BEGIN BDD 3259 (T 6 79)
BDD tree for ({x460} || !({SND_OPTI92X_AD1848} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x460}) || {SND_OPTI92X_AD1848} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1063, 1185, 1228, 1987, 2770, 3835
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3835	{x460}	1	0
3	3835	{x460}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	1063	{SND_OPTI92X_AD1848}	2	7
# END BDD 3259 (T 6 79)

# BEGIN BDD 3260 (T 6 80)
BDD tree for ({x441} || !({SND_GUSEXTREME} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x441}) || {SND_GUSEXTREME} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2147, 2770, 3816
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3816	{x441}	1	0
3	3816	{x441}	0	1
4	2770	{M68K}	2	3
5	2147	{SND_GUSEXTREME}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3260 (T 6 80)

# BEGIN BDD 3261 (T 6 81)
BDD tree for ({x461} || !({SND_SBAWE} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x461}) || {SND_SBAWE} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3092, 3836
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3836	{x461}	1	0
3	3836	{x461}	0	1
4	3092	{SND_SBAWE}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3261 (T 6 81)

# BEGIN BDD 3262 (T 6 82)
BDD tree for {M68K} && {SOUND} && {SND} || (!(false) || ({SND_MTPAV})) && (!({SND_MTPAV}) || (false))
Variables: 3886. 
Variable ordering: 523, 1228, 1987, 2770
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	523	{SND_MTPAV}	1	4
# END BDD 3262 (T 6 82)

# BEGIN BDD 3263 (T 6 83)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_NM256})) && (!({SND_NM256}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2609, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2609	{SND_NM256}	1	0
3	2770	{M68K}	0	1
4	2609	{SND_NM256}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3263 (T 6 83)

# BEGIN BDD 3264 (T 6 84)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_OPL3SA2})) && (!({SND_OPL3SA2}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1424, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1424	{SND_OPL3SA2}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1424	{SND_OPL3SA2}	1	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3264 (T 6 84)

# BEGIN BDD 3265 (T 6 85)
BDD tree for (!(false) || ({SND_OPL3_LIB})) && (!({SND_OPL3_LIB}) || ({x402} || {x448} || {x405} || {x449} || {x450} || {x407} || {x408} || {x430} || {x431} || {x452} || {x453} || {x454} || {x455} || {x456} || {x457} || {x435} || {x458} || {x416} || {x436} || {x438} || {x439} || {x462} || {x460} || {x461}))
Variables: 3886. 
Variable ordering: 1595, 3777, 3780, 3782, 3783, 3791, 3805, 3806, 3810, 3811, 3813, 3814, 3823, 3824, 3825, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3835, 3836, 3837
Vertices: 27
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3837	{x462}	0	1
3	3836	{x461}	2	1
4	3835	{x460}	3	1
5	3833	{x458}	4	1
6	3832	{x457}	5	1
7	3831	{x456}	6	1
8	3830	{x455}	7	1
9	3829	{x454}	8	1
10	3828	{x453}	9	1
11	3827	{x452}	10	1
12	3825	{x450}	11	1
13	3824	{x449}	12	1
14	3823	{x448}	13	1
15	3814	{x439}	14	1
17	3811	{x436}	16	1
16	3813	{x438}	15	1
19	3806	{x431}	18	1
18	3810	{x435}	17	1
21	3791	{x416}	20	1
20	3805	{x430}	19	1
23	3782	{x407}	22	1
22	3783	{x408}	21	1
25	3777	{x402}	24	1
24	3780	{x405}	23	1
26	1595	{SND_OPL3_LIB}	1	25
# END BDD 3265 (T 6 85)

# BEGIN BDD 3266 (T 6 86)
BDD tree for ({x402} || !({SND_SONICVIBES} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x402}) || {SND_SONICVIBES} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2477, 2770, 3777
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3777	{x402}	1	0
3	3777	{x402}	0	1
4	2770	{M68K}	2	3
5	2477	{SND_SONICVIBES}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3266 (T 6 86)

# BEGIN BDD 3267 (T 6 87)
BDD tree for ({x448} || !({SND_OPTI93X} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x448}) || {SND_OPTI93X} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2103, 2770, 3823
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3823	{x448}	1	0
3	3823	{x448}	0	1
4	2770	{M68K}	2	3
5	2103	{SND_OPTI93X}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3267 (T 6 87)

# BEGIN BDD 3268 (T 6 88)
BDD tree for ({x405} || !({SND_FM801} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x405}) || {SND_FM801} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2778, 3780
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3780	{x405}	1	0
3	3780	{x405}	0	1
4	2778	{SND_FM801}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3268 (T 6 88)

# BEGIN BDD 3269 (T 6 89)
BDD tree for ({x449} || !({SND_SB16} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x449}) || {SND_SB16} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 363, 1185, 1228, 1987, 2770, 3824
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3824	{x449}	1	0
3	3824	{x449}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	363	{SND_SB16}	2	7
# END BDD 3269 (T 6 89)

# BEGIN BDD 3270 (T 6 90)
BDD tree for ({x450} || !({SND_ALS100} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x450}) || {SND_ALS100} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1738, 1840, 1987, 2770, 3825
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3825	{x450}	1	0
3	3825	{x450}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1840	{SND_ALS100}	2	5
7	1738	{ISAPNP}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3270 (T 6 90)

# BEGIN BDD 3271 (T 6 91)
BDD tree for ({x407} || !({SND_ES1938} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x407}) || {SND_ES1938} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 3325, 3782
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3782	{x407}	1	0
3	3782	{x407}	0	1
4	3325	{SND_ES1938}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3271 (T 6 91)

# BEGIN BDD 3272 (T 6 92)
BDD tree for ({x408} || !({SND_CS4281} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x408}) || {SND_CS4281} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2509, 2770, 3783
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3783	{x408}	1	0
3	3783	{x408}	0	1
4	2770	{M68K}	2	3
5	2509	{SND_CS4281}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3272 (T 6 92)

# BEGIN BDD 3273 (T 6 93)
BDD tree for ({x430} || !({SND_CS4232} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x430}) || {SND_CS4232} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1350, 1987, 2770, 3805
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3805	{x430}	1	0
3	3805	{x430}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1350	{SND_CS4232}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3273 (T 6 93)

# BEGIN BDD 3274 (T 6 94)
BDD tree for ({x431} || !({SND_OPTI92X_CS4231} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x431}) || {SND_OPTI92X_CS4231} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 337, 1185, 1228, 1987, 2770, 3806
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3806	{x431}	1	0
3	3806	{x431}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	337	{SND_OPTI92X_CS4231}	2	7
# END BDD 3274 (T 6 94)

# BEGIN BDD 3275 (T 6 95)
BDD tree for ({x452} || !({SND_DT019X} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x452}) || {SND_DT019X} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1534, 1738, 1987, 2770, 3827
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3827	{x452}	1	0
3	3827	{x452}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1738	{ISAPNP}	2	5
7	1534	{SND_DT019X}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3275 (T 6 95)

# BEGIN BDD 3276 (T 6 96)
BDD tree for ({x453} || !({SND_ES18XX} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x453}) || {SND_ES18XX} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2457, 2770, 3828
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3828	{x453}	1	0
3	3828	{x453}	0	1
4	2770	{M68K}	2	3
5	2457	{SND_ES18XX}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3276 (T 6 96)

# BEGIN BDD 3277 (T 6 97)
BDD tree for ({x454} || !({SND_CMIPCI} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x454}) || {SND_CMIPCI} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1467, 1987, 2770, 3829
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3829	{x454}	1	0
3	3829	{x454}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1467	{SND_CMIPCI}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3277 (T 6 97)

# BEGIN BDD 3278 (T 6 98)
BDD tree for ({x455} || !({SND_ES1688} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x455}) || {SND_ES1688} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3124, 3830
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3830	{x455}	1	0
3	3830	{x455}	0	1
4	3124	{SND_ES1688}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3278 (T 6 98)

# BEGIN BDD 3279 (T 6 99)
BDD tree for ({x456} || !({SND_ALS4000} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x456}) || {SND_ALS4000} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2896, 3831
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3831	{x456}	1	0
3	3831	{x456}	0	1
4	2896	{SND_ALS4000}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3279 (T 6 99)

# BEGIN BDD 3280 (T 6 100)
BDD tree for ({x457} || !({SND_AD1816A} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x457}) || {SND_AD1816A} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1565, 1738, 1987, 2770, 3832
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3832	{x457}	1	0
3	3832	{x457}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1738	{ISAPNP}	2	5
7	1565	{SND_AD1816A}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3280 (T 6 100)

# BEGIN BDD 3281 (T 6 101)
BDD tree for ({x435} || !({SND_CS4236} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x435}) || {SND_CS4236} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1131, 1185, 1228, 1987, 2770, 3810
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3810	{x435}	1	0
3	3810	{x435}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	1131	{SND_CS4236}	2	7
# END BDD 3281 (T 6 101)

# BEGIN BDD 3282 (T 6 102)
BDD tree for ({x458} || !({SND_AZT3328} && {M68K} && {SOUND} && {PCI} && {SND} && {EXPERIMENTAL})) && (!({x458}) || {SND_AZT3328} && {M68K} && {SOUND} && {PCI} && {SND} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1228, 1711, 1987, 2770, 3233, 3833
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3833	{x458}	1	0
3	3833	{x458}	0	1
4	3233	{SND_AZT3328}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1228	{SOUND}	2	7
9	210	{PCI}	2	8
# END BDD 3282 (T 6 102)

# BEGIN BDD 3283 (T 6 103)
BDD tree for ({x416} || !({SND_YMFPCI} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x416}) || {SND_YMFPCI} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 556, 1228, 1987, 2770, 3791
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3791	{x416}	1	0
3	3791	{x416}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	556	{SND_YMFPCI}	2	6
8	210	{PCI}	2	7
# END BDD 3283 (T 6 103)

# BEGIN BDD 3284 (T 6 104)
BDD tree for ({x436} || !({SND_WAVEFRONT} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x436}) || {SND_WAVEFRONT} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2760, 2770, 3811
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3811	{x436}	1	0
3	3811	{x436}	0	1
4	2770	{M68K}	2	3
5	2760	{SND_WAVEFRONT}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3284 (T 6 104)

# BEGIN BDD 3285 (T 6 105)
BDD tree for ({x438} || !({SND_OPL3SA2} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x438}) || {SND_OPL3SA2} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1424, 1987, 2770, 3813
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3813	{x438}	1	0
3	3813	{x438}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1424	{SND_OPL3SA2}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3285 (T 6 105)

# BEGIN BDD 3286 (T 6 106)
BDD tree for ({x439} || !({SND_AZT2320} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x439}) || {SND_AZT2320} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1738, 1987, 2770, 3163, 3814
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3814	{x439}	1	0
3	3814	{x439}	0	1
4	3163	{SND_AZT2320}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1738	{ISAPNP}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3286 (T 6 106)

# BEGIN BDD 3287 (T 6 107)
BDD tree for ({x462} || !({SND_SB8} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x462}) || {SND_SB8} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 794, 1185, 1228, 1987, 2770, 3837
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3837	{x462}	1	0
3	3837	{x462}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	794	{SND_SB8}	2	7
# END BDD 3287 (T 6 107)

# BEGIN BDD 3288 (T 6 108)
BDD tree for ({x460} || !({SND_OPTI92X_AD1848} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x460}) || {SND_OPTI92X_AD1848} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1063, 1185, 1228, 1987, 2770, 3835
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3835	{x460}	1	0
3	3835	{x460}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	1063	{SND_OPTI92X_AD1848}	2	7
# END BDD 3288 (T 6 108)

# BEGIN BDD 3289 (T 6 109)
BDD tree for ({x461} || !({SND_SBAWE} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x461}) || {SND_SBAWE} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3092, 3836
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3836	{x461}	1	0
3	3836	{x461}	0	1
4	3092	{SND_SBAWE}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3289 (T 6 109)

# BEGIN BDD 3290 (T 6 110)
BDD tree for (!(false) || ({SND_OPL4_LIB})) && (!({SND_OPL4_LIB}) || ({SND_OPTI92X_AD1848} && {M68K} && {SOUND} && {ISA} && {SND} || {SND_OPTI92X_CS4231} && {M68K} && {SOUND} && {ISA} && {SND}))
Variables: 3886. 
Variable ordering: 337, 1063, 1185, 1228, 1987, 2085, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2085	{SND_OPL4_LIB}	1	0
3	2770	{M68K}	0	1
4	2085	{SND_OPL4_LIB}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	1063	{SND_OPTI92X_AD1848}	2	7
9	337	{SND_OPTI92X_CS4231}	8	7
# END BDD 3290 (T 6 110)

# BEGIN BDD 3291 (T 6 111)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_OPTI92X_AD1848})) && (!({SND_OPTI92X_AD1848}) || (false))
Variables: 3886. 
Variable ordering: 1063, 1185, 1228, 1987, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	1185	{ISA}	0	4
6	1063	{SND_OPTI92X_AD1848}	1	5
# END BDD 3291 (T 6 111)

# BEGIN BDD 3292 (T 6 112)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_OPTI92X_CS4231})) && (!({SND_OPTI92X_CS4231}) || (false))
Variables: 3886. 
Variable ordering: 337, 1185, 1228, 1987, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	1185	{ISA}	0	4
6	337	{SND_OPTI92X_CS4231}	1	5
# END BDD 3292 (T 6 112)

# BEGIN BDD 3293 (T 6 113)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_OPTI93X})) && (!({SND_OPTI93X}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2103, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2103	{SND_OPTI93X}	1	0
3	2770	{M68K}	0	1
4	2103	{SND_OPTI93X}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3293 (T 6 113)

# BEGIN BDD 3294 (T 6 114)
BDD tree for (!({SND_SEQUENCER_OSS} && {M68K} && {SOUND} && {SND} && {SND_SEQUENCER}) || ({SND_OSSEMUL})) && (!({SND_OSSEMUL}) || ({SND_PCM_OSS} && {M68K} && {SOUND} && {SND} || {SND_MIXER_OSS} && {M68K} && {SOUND} && {SND} || {SND_SEQUENCER_OSS} && {M68K} && {SOUND} && {SND} && {SND_SEQUENCER}))
Variables: 3886. 
Variable ordering: 559, 656, 1228, 1987, 2011, 2770, 2780, 3272
Vertices: 23
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2780	{SND_OSSEMUL}	1	0
3	2770	{M68K}	2	1
4	2011	{SND_PCM_OSS}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	3272	{SND_SEQUENCER}	1	0
8	3272	{SND_SEQUENCER}	0	1
9	2780	{SND_OSSEMUL}	7	8
10	2770	{M68K}	2	9
11	2780	{SND_OSSEMUL}	7	1
12	2770	{M68K}	2	11
13	2011	{SND_PCM_OSS}	10	12
14	1987	{SND}	2	13
15	1228	{SOUND}	2	14
17	1987	{SND}	2	3
16	656	{SND_SEQUENCER_OSS}	6	15
19	1987	{SND}	2	12
18	1228	{SOUND}	2	17
21	656	{SND_SEQUENCER_OSS}	18	20
20	1228	{SOUND}	2	19
22	559	{SND_MIXER_OSS}	16	21
# END BDD 3294 (T 6 114)

# BEGIN BDD 3295 (T 6 115)
BDD tree for (!(false) || ({SND_PCM})) && (!({SND_PCM}) || ({x463} || {x448} || {x464} || {x465} || {x449} || {x450} || {x466} || {x467} || {x451} || {x468} || {x411} || {x469} || {x443} || {x452} || {x453} || {x454} || {x470} || {x455} || {x456} || {x457} || {x471} || {x472} || {x473} || {x444} || {x474} || {x475} || {x458} || {x446} || {x476} || {x477} || {x462} || {x447} || {x440} || {x478} || {x479} || {x480} || {x481} || {x441} || {x461}))
Variables: 3886. 
Variable ordering: 1504, 3786, 3815, 3816, 3818, 3819, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3836, 3837, 3838, 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856
Vertices: 42
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3856	{x481}	0	1
3	3855	{x480}	2	1
4	3854	{x479}	3	1
5	3853	{x478}	4	1
6	3852	{x477}	5	1
7	3851	{x476}	6	1
8	3850	{x475}	7	1
9	3849	{x474}	8	1
10	3848	{x473}	9	1
11	3847	{x472}	10	1
12	3846	{x471}	11	1
13	3845	{x470}	12	1
14	3844	{x469}	13	1
15	3843	{x468}	14	1
17	3841	{x466}	16	1
16	3842	{x467}	15	1
19	3839	{x464}	18	1
18	3840	{x465}	17	1
21	3837	{x462}	20	1
20	3838	{x463}	19	1
23	3833	{x458}	22	1
22	3836	{x461}	21	1
25	3831	{x456}	24	1
24	3832	{x457}	23	1
27	3829	{x454}	26	1
26	3830	{x455}	25	1
29	3827	{x452}	28	1
28	3828	{x453}	27	1
31	3825	{x450}	30	1
30	3826	{x451}	29	1
34	3822	{x447}	33	1
35	3821	{x446}	34	1
32	3824	{x449}	31	1
33	3823	{x448}	32	1
38	3816	{x441}	37	1
39	3815	{x440}	38	1
36	3819	{x444}	35	1
37	3818	{x443}	36	1
40	3786	{x411}	39	1
41	1504	{SND_PCM}	1	40
# END BDD 3295 (T 6 115)

# BEGIN BDD 3296 (T 6 116)
BDD tree for ({x463} || !({SND_HARMONY} && {M68K} && {SOUND} && {GSC} && {SND})) && (!({x463}) || {SND_HARMONY} && {M68K} && {SOUND} && {GSC} && {SND})
Variables: 3886. 
Variable ordering: 153, 1228, 1776, 1987, 2770, 3838
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3838	{x463}	1	0
3	3838	{x463}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1776	{GSC}	2	5
7	1228	{SOUND}	2	6
8	153	{SND_HARMONY}	2	7
# END BDD 3296 (T 6 116)

# BEGIN BDD 3297 (T 6 117)
BDD tree for ({x448} || !({SND_OPTI93X} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x448}) || {SND_OPTI93X} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2103, 2770, 3823
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3823	{x448}	1	0
3	3823	{x448}	0	1
4	2770	{M68K}	2	3
5	2103	{SND_OPTI93X}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3297 (T 6 117)

# BEGIN BDD 3298 (T 6 118)
BDD tree for ({x464} || !({SND_SUN_CS4231} && {M68K} && {SOUND} && {SPARC32} || {SPARC64} && {SND})) && (!({x464}) || {SND_SUN_CS4231} && {M68K} && {SOUND} && {SPARC32} || {SPARC64} && {SND})
Variables: 3886. 
Variable ordering: 650, 1228, 1987, 2407, 2470, 2770, 3839
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3839	{x464}	1	0
3	3839	{x464}	0	1
4	2770	{M68K}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	1987	{SND}	2	6
8	1228	{SOUND}	2	7
9	650	{SND_SUN_CS4231}	2	8
# END BDD 3298 (T 6 118)

# BEGIN BDD 3299 (T 6 119)
BDD tree for ({x465} || !({SND_RME9652} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x465}) || {SND_RME9652} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 443, 1228, 1987, 2770, 3840
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3840	{x465}	1	0
3	3840	{x465}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	443	{SND_RME9652}	2	6
8	210	{PCI}	2	7
# END BDD 3299 (T 6 119)

# BEGIN BDD 3300 (T 6 120)
BDD tree for ({x449} || !({SND_SB16} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x449}) || {SND_SB16} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 363, 1185, 1228, 1987, 2770, 3824
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3824	{x449}	1	0
3	3824	{x449}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	363	{SND_SB16}	2	7
# END BDD 3300 (T 6 120)

# BEGIN BDD 3301 (T 6 121)
BDD tree for ({x450} || !({SND_ALS100} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x450}) || {SND_ALS100} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1738, 1840, 1987, 2770, 3825
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3825	{x450}	1	0
3	3825	{x450}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1840	{SND_ALS100}	2	5
7	1738	{ISAPNP}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3301 (T 6 121)

# BEGIN BDD 3302 (T 6 122)
BDD tree for ({x466} || !({SND_ENS1370} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x466}) || {SND_ENS1370} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2904, 3841
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3841	{x466}	1	0
3	3841	{x466}	0	1
4	2904	{SND_ENS1370}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3302 (T 6 122)

# BEGIN BDD 3303 (T 6 123)
BDD tree for ({x467} || !({SND_AD1848_LIB} && {M68K} && {SOUND} && {SND} && {ISA})) && (!({x467}) || {SND_AD1848_LIB} && {M68K} && {SOUND} && {SND} && {ISA})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2116, 2770, 3842
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3842	{x467}	1	0
3	3842	{x467}	0	1
4	2770	{M68K}	2	3
5	2116	{SND_AD1848_LIB}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3303 (T 6 123)

# BEGIN BDD 3304 (T 6 124)
BDD tree for ({x451} || !({SND_ES968} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x451}) || {SND_ES968} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1300, 1738, 1987, 2770, 3826
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3826	{x451}	1	0
3	3826	{x451}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1738	{ISAPNP}	2	5
7	1300	{SND_ES968}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3304 (T 6 124)

# BEGIN BDD 3305 (T 6 125)
BDD tree for ({x468} || !({SND_RME96} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x468}) || {SND_RME96} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 682, 1228, 1987, 2770, 3843
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3843	{x468}	1	0
3	3843	{x468}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	682	{SND_RME96}	2	6
8	210	{PCI}	2	7
# END BDD 3305 (T 6 125)

# BEGIN BDD 3306 (T 6 126)
BDD tree for ({x411} || !({SND_AU1X00} && {M68K} && {SOUND} && {MIPS} && {SOC_AU1000} || {SOC_AU1100} || {SOC_AU1500} && {SND})) && (!({x411}) || {SND_AU1X00} && {M68K} && {SOUND} && {MIPS} && {SOC_AU1000} || {SOC_AU1100} || {SOC_AU1500} && {SND})
Variables: 3886. 
Variable ordering: 69, 392, 734, 1020, 1100, 1228, 1987, 2770, 3786
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3786	{x411}	1	0
3	3786	{x411}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1100	{SOC_AU1500}	2	6
8	1020	{SND_AU1X00}	2	7
9	1020	{SND_AU1X00}	2	6
10	734	{SOC_AU1000}	8	9
11	392	{SOC_AU1100}	10	9
12	69	{MIPS}	2	11
# END BDD 3306 (T 6 126)

# BEGIN BDD 3307 (T 6 127)
BDD tree for ({x469} || !({SND_PDAUDIOCF} && {M68K} && {SOUND} && {SND} && {PCMCIA} && {ISA})) && (!({x469}) || {SND_PDAUDIOCF} && {M68K} && {SOUND} && {SND} && {PCMCIA} && {ISA})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2001, 2770, 2776, 3844
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3844	{x469}	1	0
3	3844	{x469}	0	1
4	2776	{SND_PDAUDIOCF}	2	3
5	2770	{M68K}	2	4
6	2001	{PCMCIA}	2	5
7	1987	{SND}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3307 (T 6 127)

# BEGIN BDD 3308 (T 6 128)
BDD tree for ({x443} || !({SND_MIXART} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x443}) || {SND_MIXART} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2664, 2770, 3818
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3818	{x443}	1	0
3	3818	{x443}	0	1
4	2770	{M68K}	2	3
5	2664	{SND_MIXART}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3308 (T 6 128)

# BEGIN BDD 3309 (T 6 129)
BDD tree for ({x452} || !({SND_DT019X} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x452}) || {SND_DT019X} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1534, 1738, 1987, 2770, 3827
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3827	{x452}	1	0
3	3827	{x452}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1738	{ISAPNP}	2	5
7	1534	{SND_DT019X}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3309 (T 6 129)

# BEGIN BDD 3310 (T 6 130)
BDD tree for ({x453} || !({SND_ES18XX} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x453}) || {SND_ES18XX} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2457, 2770, 3828
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3828	{x453}	1	0
3	3828	{x453}	0	1
4	2770	{M68K}	2	3
5	2457	{SND_ES18XX}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3310 (T 6 130)

# BEGIN BDD 3311 (T 6 131)
BDD tree for ({x454} || !({SND_CMIPCI} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x454}) || {SND_CMIPCI} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1467, 1987, 2770, 3829
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3829	{x454}	1	0
3	3829	{x454}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1467	{SND_CMIPCI}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3311 (T 6 131)

# BEGIN BDD 3312 (T 6 132)
BDD tree for ({x470} || !({SND_BT87X} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x470}) || {SND_BT87X} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2804, 3845
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3845	{x470}	1	0
3	3845	{x470}	0	1
4	2804	{SND_BT87X}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3312 (T 6 132)

# BEGIN BDD 3313 (T 6 133)
BDD tree for ({x455} || !({SND_ES1688} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x455}) || {SND_ES1688} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3124, 3830
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3830	{x455}	1	0
3	3830	{x455}	0	1
4	3124	{SND_ES1688}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3313 (T 6 133)

# BEGIN BDD 3314 (T 6 134)
BDD tree for ({x456} || !({SND_ALS4000} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x456}) || {SND_ALS4000} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2896, 3831
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3831	{x456}	1	0
3	3831	{x456}	0	1
4	2896	{SND_ALS4000}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3314 (T 6 134)

# BEGIN BDD 3315 (T 6 135)
BDD tree for ({x457} || !({SND_AD1816A} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})) && (!({x457}) || {SND_AD1816A} && {M68K} && {SOUND} && {ISA} && {SND} && {ISAPNP})
Variables: 3886. 
Variable ordering: 1185, 1228, 1565, 1738, 1987, 2770, 3832
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3832	{x457}	1	0
3	3832	{x457}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1738	{ISAPNP}	2	5
7	1565	{SND_AD1816A}	2	6
8	1228	{SOUND}	2	7
9	1185	{ISA}	2	8
# END BDD 3315 (T 6 135)

# BEGIN BDD 3316 (T 6 136)
BDD tree for ({x471} || !({SND_SA11XX_UDA1341} && {M68K} && {SOUND} && {ARM} && {ARCH_SA1100} && {SND} && {L3})) && (!({x471}) || {SND_SA11XX_UDA1341} && {M68K} && {SOUND} && {ARM} && {ARCH_SA1100} && {SND} && {L3})
Variables: 3886. 
Variable ordering: 145, 209, 1034, 1228, 1987, 2380, 2770, 3846
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3846	{x471}	1	0
3	3846	{x471}	0	1
4	2770	{M68K}	2	3
5	2380	{L3}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1034	{ARCH_SA1100}	2	7
9	209	{ARM}	2	8
10	145	{SND_SA11XX_UDA1341}	2	9
# END BDD 3316 (T 6 136)

# BEGIN BDD 3317 (T 6 137)
BDD tree for ({x472} || !({SND_KORG1212} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x472}) || {SND_KORG1212} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2817, 3847
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3847	{x472}	1	0
3	3847	{x472}	0	1
4	2817	{SND_KORG1212}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3317 (T 6 137)

# BEGIN BDD 3318 (T 6 138)
BDD tree for ({x473} || !({SND_USB_AUDIO} && {M68K} && {SOUND} && {SND} && {USB})) && (!({x473}) || {SND_USB_AUDIO} && {M68K} && {SOUND} && {SND} && {USB})
Variables: 3886. 
Variable ordering: 1228, 1987, 2705, 2770, 2867, 3848
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3848	{x473}	1	0
3	3848	{x473}	0	1
4	2867	{SND_USB_AUDIO}	2	3
5	2770	{M68K}	2	4
6	2705	{USB}	2	5
7	1987	{SND}	2	6
8	1228	{SOUND}	2	7
# END BDD 3318 (T 6 138)

# BEGIN BDD 3319 (T 6 139)
BDD tree for ({x444} || !({SND_VX_LIB} && {M68K} && {SOUND} && {SND})) && (!({x444}) || {SND_VX_LIB} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 2797, 3819
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3819	{x444}	1	0
3	3819	{x444}	0	1
4	2797	{SND_VX_LIB}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3319 (T 6 139)

# BEGIN BDD 3320 (T 6 140)
BDD tree for ({x474} || !({SND_SUN_AMD7930} && {M68K} && {SOUND} && {SPARC32} || {SPARC64} && {SBUS} && {SND})) && (!({x474}) || {SND_SUN_AMD7930} && {M68K} && {SOUND} && {SPARC32} || {SPARC64} && {SBUS} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2407, 2470, 2770, 3105, 3367, 3849
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3849	{x474}	1	0
3	3849	{x474}	0	1
4	3367	{SND_SUN_AMD7930}	2	3
5	3105	{SBUS}	2	4
6	2770	{M68K}	2	5
7	2470	{SPARC64}	2	6
8	2407	{SPARC32}	7	6
9	1987	{SND}	2	8
10	1228	{SOUND}	2	9
# END BDD 3320 (T 6 140)

# BEGIN BDD 3321 (T 6 141)
BDD tree for ({x475} || !({SND_RME32} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x475}) || {SND_RME32} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1951, 1987, 2770, 3850
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3850	{x475}	1	0
3	3850	{x475}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1951	{SND_RME32}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3321 (T 6 141)

# BEGIN BDD 3322 (T 6 142)
BDD tree for ({x458} || !({SND_AZT3328} && {M68K} && {SOUND} && {PCI} && {SND} && {EXPERIMENTAL})) && (!({x458}) || {SND_AZT3328} && {M68K} && {SOUND} && {PCI} && {SND} && {EXPERIMENTAL})
Variables: 3886. 
Variable ordering: 210, 1228, 1711, 1987, 2770, 3233, 3833
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3833	{x458}	1	0
3	3833	{x458}	0	1
4	3233	{SND_AZT3328}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1228	{SOUND}	2	7
9	210	{PCI}	2	8
# END BDD 3322 (T 6 142)

# BEGIN BDD 3323 (T 6 143)
BDD tree for ({x446} || !({SND_USB_USX2Y} && {M68K} && {SOUND} && {SND} && {USB} && {X86} || {PPC} || {ALPHA})) && (!({x446}) || {SND_USB_USX2Y} && {M68K} && {SOUND} && {SND} && {USB} && {X86} || {PPC} || {ALPHA})
Variables: 3886. 
Variable ordering: 1123, 1228, 1244, 1878, 1987, 2673, 2705, 2770, 3821
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3821	{x446}	1	0
3	3821	{x446}	0	1
4	2770	{M68K}	2	3
5	2705	{USB}	2	4
6	2673	{PPC}	2	5
7	1987	{SND}	2	6
8	1987	{SND}	2	5
9	1878	{ALPHA}	7	8
10	1244	{X86}	9	8
11	1228	{SOUND}	2	10
12	1123	{SND_USB_USX2Y}	2	11
# END BDD 3323 (T 6 143)

# BEGIN BDD 3324 (T 6 144)
BDD tree for ({x476} || !({SND_CS4231_LIB} && {M68K} && {SOUND} && {SND} && {ISA})) && (!({x476}) || {SND_CS4231_LIB} && {M68K} && {SOUND} && {SND} && {ISA})
Variables: 3886. 
Variable ordering: 139, 1185, 1228, 1987, 2770, 3851
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3851	{x476}	1	0
3	3851	{x476}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	139	{SND_CS4231_LIB}	2	7
# END BDD 3324 (T 6 144)

# BEGIN BDD 3325 (T 6 145)
BDD tree for ({x477} || !({SND_POWERMAC} && {M68K} && {SOUND} && {PPC} && {SND} && {I2C} && {INPUT} && {PPC_PMAC})) && (!({x477}) || {SND_POWERMAC} && {M68K} && {SOUND} && {PPC} && {SND} && {I2C} && {INPUT} && {PPC_PMAC})
Variables: 3886. 
Variable ordering: 1032, 1092, 1228, 1505, 1987, 2673, 2770, 2830, 3852
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3852	{x477}	1	0
3	3852	{x477}	0	1
4	2830	{INPUT}	2	3
5	2770	{M68K}	2	4
6	2673	{PPC}	2	5
7	1987	{SND}	2	6
8	1505	{PPC_PMAC}	2	7
9	1228	{SOUND}	2	8
10	1092	{SND_POWERMAC}	2	9
11	1032	{I2C}	2	10
# END BDD 3325 (T 6 145)

# BEGIN BDD 3326 (T 6 146)
BDD tree for ({x462} || !({SND_SB8} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x462}) || {SND_SB8} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 794, 1185, 1228, 1987, 2770, 3837
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3837	{x462}	1	0
3	3837	{x462}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	794	{SND_SB8}	2	7
# END BDD 3326 (T 6 146)

# BEGIN BDD 3327 (T 6 147)
BDD tree for ({x447} || !({SND_HDSP} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x447}) || {SND_HDSP} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1850, 1987, 2770, 3822
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3822	{x447}	1	0
3	3822	{x447}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1850	{SND_HDSP}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3327 (T 6 147)

# BEGIN BDD 3328 (T 6 148)
BDD tree for ({x440} || !({SND_GUSCLASSIC} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x440}) || {SND_GUSCLASSIC} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 207, 1185, 1228, 1987, 2770, 3815
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3815	{x440}	1	0
3	3815	{x440}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	207	{SND_GUSCLASSIC}	2	7
# END BDD 3328 (T 6 148)

# BEGIN BDD 3329 (T 6 149)
BDD tree for ({x478} || !({SND_HDA_INTEL} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x478}) || {SND_HDA_INTEL} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1657, 1987, 2770, 3853
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3853	{x478}	1	0
3	3853	{x478}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1657	{SND_HDA_INTEL}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3329 (T 6 149)

# BEGIN BDD 3330 (T 6 150)
BDD tree for ({x479} || !({SND_AC97_CODEC} && {M68K} && {SOUND} && {SND} && {PCI})) && (!({x479}) || {SND_AC97_CODEC} && {M68K} && {SOUND} && {SND} && {PCI})
Variables: 3886. 
Variable ordering: 210, 977, 1228, 1987, 2770, 3854
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3854	{x479}	1	0
3	3854	{x479}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	977	{SND_AC97_CODEC}	2	6
8	210	{PCI}	2	7
# END BDD 3330 (T 6 150)

# BEGIN BDD 3331 (T 6 151)
BDD tree for ({x480} || !({SND_DUMMY} && {M68K} && {SOUND} && {SND})) && (!({x480}) || {SND_DUMMY} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 3251, 3855
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3855	{x480}	1	0
3	3855	{x480}	0	1
4	3251	{SND_DUMMY}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3331 (T 6 151)

# BEGIN BDD 3332 (T 6 152)
BDD tree for ({x481} || !({SND_PCM_OSS} && {M68K} && {SOUND} && {SND})) && (!({x481}) || {SND_PCM_OSS} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2011, 2770, 3856
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3856	{x481}	1	0
3	3856	{x481}	0	1
4	2770	{M68K}	2	3
5	2011	{SND_PCM_OSS}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3332 (T 6 152)

# BEGIN BDD 3333 (T 6 153)
BDD tree for ({x441} || !({SND_GUSEXTREME} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x441}) || {SND_GUSEXTREME} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2147, 2770, 3816
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3816	{x441}	1	0
3	3816	{x441}	0	1
4	2770	{M68K}	2	3
5	2147	{SND_GUSEXTREME}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3333 (T 6 153)

# BEGIN BDD 3334 (T 6 154)
BDD tree for ({x461} || !({SND_SBAWE} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x461}) || {SND_SBAWE} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3092, 3836
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3836	{x461}	1	0
3	3836	{x461}	0	1
4	3092	{SND_SBAWE}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3334 (T 6 154)

# BEGIN BDD 3335 (T 6 155)
BDD tree for {M68K} && {SOUND} && {SND} || (!(false) || ({SND_PCM_OSS})) && (!({SND_PCM_OSS}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1987, 2011, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2011	{SND_PCM_OSS}	1	0
3	2770	{M68K}	0	1
4	2011	{SND_PCM_OSS}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
# END BDD 3335 (T 6 155)

# BEGIN BDD 3336 (T 6 156)
BDD tree for {M68K} && {SOUND} && {SND} && {PCMCIA} && {ISA} || (!(false) || ({SND_PDAUDIOCF})) && (!({SND_PDAUDIOCF}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2001, 2770, 2776
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2776	{SND_PDAUDIOCF}	1	0
3	2770	{M68K}	2	1
4	2001	{PCMCIA}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3336 (T 6 156)

# BEGIN BDD 3337 (T 6 157)
BDD tree for {M68K} && {SOUND} && {PPC} && {SND} && {I2C} && {INPUT} && {PPC_PMAC} || (!(false) || ({SND_POWERMAC})) && (!({SND_POWERMAC}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1092, 1228, 1505, 1987, 2673, 2770, 2830
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1092	{SND_POWERMAC}	1	0
3	2830	{INPUT}	0	1
4	2770	{M68K}	0	3
5	2673	{PPC}	0	4
6	1987	{SND}	0	5
7	1505	{PPC_PMAC}	0	6
8	1228	{SOUND}	0	7
9	1092	{SND_POWERMAC}	1	8
10	1032	{I2C}	2	9
# END BDD 3337 (T 6 157)

# BEGIN BDD 3338 (T 6 158)
BDD tree for (!(false) || ({SND_RAWMIDI})) && (!({SND_RAWMIDI}) || ({x429} || {x406} || {x466} || {x408} || {x482} || {x483} || {x432} || {x413} || {x473} || {x484} || {x437} || {x446} || {x462} || {x447} || {x440} || {x424} || {x485} || {x427}))
Variables: 3886. 
Variable ordering: 710, 3781, 3783, 3788, 3799, 3802, 3804, 3807, 3812, 3815, 3821, 3822, 3837, 3841, 3848, 3857, 3858, 3859, 3860
Vertices: 21
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3860	{x485}	0	1
3	3859	{x484}	2	1
4	3858	{x483}	3	1
5	3857	{x482}	4	1
6	3848	{x473}	5	1
7	3841	{x466}	6	1
8	3837	{x462}	7	1
9	3822	{x447}	8	1
10	3821	{x446}	9	1
11	3815	{x440}	10	1
12	3812	{x437}	11	1
13	3807	{x432}	12	1
14	3804	{x429}	13	1
15	3802	{x427}	14	1
17	3788	{x413}	16	1
16	3799	{x424}	15	1
19	3781	{x406}	18	1
18	3783	{x408}	17	1
20	710	{SND_RAWMIDI}	1	19
# END BDD 3338 (T 6 158)

# BEGIN BDD 3339 (T 6 159)
BDD tree for ({x429} || !({SND_INTERWAVE} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x429}) || {SND_INTERWAVE} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2533, 2770, 3804
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3804	{x429}	1	0
3	3804	{x429}	0	1
4	2770	{M68K}	2	3
5	2533	{SND_INTERWAVE}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3339 (T 6 159)

# BEGIN BDD 3340 (T 6 160)
BDD tree for ({x406} || !({SND_CS46XX} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x406}) || {SND_CS46XX} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2241, 2770, 3781
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3781	{x406}	1	0
3	3781	{x406}	0	1
4	2770	{M68K}	2	3
5	2241	{SND_CS46XX}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3340 (T 6 160)

# BEGIN BDD 3341 (T 6 161)
BDD tree for ({x466} || !({SND_ENS1370} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x466}) || {SND_ENS1370} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2770, 2904, 3841
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3841	{x466}	1	0
3	3841	{x466}	0	1
4	2904	{SND_ENS1370}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3341 (T 6 161)

# BEGIN BDD 3342 (T 6 162)
BDD tree for ({x408} || !({SND_CS4281} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x408}) || {SND_CS4281} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2509, 2770, 3783
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3783	{x408}	1	0
3	3783	{x408}	0	1
4	2770	{M68K}	2	3
5	2509	{SND_CS4281}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3342 (T 6 162)

# BEGIN BDD 3343 (T 6 163)
BDD tree for ({x482} || !({SND_VIRMIDI} && {M68K} && {SOUND} && {SND} && {SND_SEQUENCER})) && (!({x482}) || {SND_VIRMIDI} && {M68K} && {SOUND} && {SND} && {SND_SEQUENCER})
Variables: 3886. 
Variable ordering: 976, 1228, 1987, 2770, 3272, 3857
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3857	{x482}	1	0
3	3857	{x482}	0	1
4	3272	{SND_SEQUENCER}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	976	{SND_VIRMIDI}	2	7
# END BDD 3343 (T 6 163)

# BEGIN BDD 3344 (T 6 164)
BDD tree for ({x483} || !({SND_MTPAV} && {M68K} && {SOUND} && {SND})) && (!({x483}) || {SND_MTPAV} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 523, 1228, 1987, 2770, 3858
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3858	{x483}	1	0
3	3858	{x483}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	523	{SND_MTPAV}	2	6
# END BDD 3344 (T 6 164)

# BEGIN BDD 3345 (T 6 165)
BDD tree for ({x432} || !({SND_INTERWAVE_STB} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x432}) || {SND_INTERWAVE_STB} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3352, 3807
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3807	{x432}	1	0
3	3807	{x432}	0	1
4	3352	{SND_INTERWAVE_STB}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3345 (T 6 165)

# BEGIN BDD 3346 (T 6 166)
BDD tree for ({x413} || !({SND_EMU10K1} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x413}) || {SND_EMU10K1} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2235, 2770, 3788
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3788	{x413}	1	0
3	3788	{x413}	0	1
4	2770	{M68K}	2	3
5	2235	{SND_EMU10K1}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3346 (T 6 166)

# BEGIN BDD 3347 (T 6 167)
BDD tree for ({x473} || !({SND_USB_AUDIO} && {M68K} && {SOUND} && {SND} && {USB})) && (!({x473}) || {SND_USB_AUDIO} && {M68K} && {SOUND} && {SND} && {USB})
Variables: 3886. 
Variable ordering: 1228, 1987, 2705, 2770, 2867, 3848
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3848	{x473}	1	0
3	3848	{x473}	0	1
4	2867	{SND_USB_AUDIO}	2	3
5	2770	{M68K}	2	4
6	2705	{USB}	2	5
7	1987	{SND}	2	6
8	1228	{SOUND}	2	7
# END BDD 3347 (T 6 167)

# BEGIN BDD 3348 (T 6 168)
BDD tree for ({x484} || !({SND_SERIAL_U16550} && {M68K} && {SOUND} && {SND})) && (!({x484}) || {SND_SERIAL_U16550} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 2997, 3859
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3859	{x484}	1	0
3	3859	{x484}	0	1
4	2997	{SND_SERIAL_U16550}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3348 (T 6 168)

# BEGIN BDD 3349 (T 6 169)
BDD tree for ({x437} || !({SND_GUSMAX} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x437}) || {SND_GUSMAX} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3203, 3812
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3812	{x437}	1	0
3	3812	{x437}	0	1
4	3203	{SND_GUSMAX}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	1185	{ISA}	2	7
# END BDD 3349 (T 6 169)

# BEGIN BDD 3350 (T 6 170)
BDD tree for ({x446} || !({SND_USB_USX2Y} && {M68K} && {SOUND} && {SND} && {USB} && {X86} || {PPC} || {ALPHA})) && (!({x446}) || {SND_USB_USX2Y} && {M68K} && {SOUND} && {SND} && {USB} && {X86} || {PPC} || {ALPHA})
Variables: 3886. 
Variable ordering: 1123, 1228, 1244, 1878, 1987, 2673, 2705, 2770, 3821
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3821	{x446}	1	0
3	3821	{x446}	0	1
4	2770	{M68K}	2	3
5	2705	{USB}	2	4
6	2673	{PPC}	2	5
7	1987	{SND}	2	6
8	1987	{SND}	2	5
9	1878	{ALPHA}	7	8
10	1244	{X86}	9	8
11	1228	{SOUND}	2	10
12	1123	{SND_USB_USX2Y}	2	11
# END BDD 3350 (T 6 170)

# BEGIN BDD 3351 (T 6 171)
BDD tree for ({x462} || !({SND_SB8} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x462}) || {SND_SB8} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 794, 1185, 1228, 1987, 2770, 3837
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3837	{x462}	1	0
3	3837	{x462}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	794	{SND_SB8}	2	7
# END BDD 3351 (T 6 171)

# BEGIN BDD 3352 (T 6 172)
BDD tree for ({x447} || !({SND_HDSP} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x447}) || {SND_HDSP} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 1228, 1850, 1987, 2770, 3822
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3822	{x447}	1	0
3	3822	{x447}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1850	{SND_HDSP}	2	5
7	1228	{SOUND}	2	6
8	210	{PCI}	2	7
# END BDD 3352 (T 6 172)

# BEGIN BDD 3353 (T 6 173)
BDD tree for ({x440} || !({SND_GUSCLASSIC} && {M68K} && {SOUND} && {ISA} && {SND})) && (!({x440}) || {SND_GUSCLASSIC} && {M68K} && {SOUND} && {ISA} && {SND})
Variables: 3886. 
Variable ordering: 207, 1185, 1228, 1987, 2770, 3815
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3815	{x440}	1	0
3	3815	{x440}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
8	207	{SND_GUSCLASSIC}	2	7
# END BDD 3353 (T 6 173)

# BEGIN BDD 3354 (T 6 174)
BDD tree for ({x424} || !({SND_ENS1371} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x424}) || {SND_ENS1371} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 210, 358, 1228, 1987, 2770, 3799
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3799	{x424}	1	0
3	3799	{x424}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	358	{SND_ENS1371}	2	6
8	210	{PCI}	2	7
# END BDD 3354 (T 6 174)

# BEGIN BDD 3355 (T 6 175)
BDD tree for ({x485} || !({SND_MPU401_UART} && {M68K} && {SOUND} && {SND})) && (!({x485}) || {SND_MPU401_UART} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 3328, 3860
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3860	{x485}	1	0
3	3860	{x485}	0	1
4	3328	{SND_MPU401_UART}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3355 (T 6 175)

# BEGIN BDD 3356 (T 6 176)
BDD tree for ({x427} || !({SND_EMU10K1X} && {M68K} && {SOUND} && {PCI} && {SND})) && (!({x427}) || {SND_EMU10K1X} && {M68K} && {SOUND} && {PCI} && {SND})
Variables: 3886. 
Variable ordering: 195, 210, 1228, 1987, 2770, 3802
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3802	{x427}	1	0
3	3802	{x427}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
8	195	{SND_EMU10K1X}	2	7
# END BDD 3356 (T 6 176)

# BEGIN BDD 3357 (T 6 177)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_RME32})) && (!({SND_RME32}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1951, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1951	{SND_RME32}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1951	{SND_RME32}	1	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3357 (T 6 177)

# BEGIN BDD 3358 (T 6 178)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_RME96})) && (!({SND_RME96}) || (false))
Variables: 3886. 
Variable ordering: 210, 682, 1228, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	682	{SND_RME96}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	682	{SND_RME96}	1	5
7	210	{PCI}	2	6
# END BDD 3358 (T 6 178)

# BEGIN BDD 3359 (T 6 179)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_RME9652})) && (!({SND_RME9652}) || (false))
Variables: 3886. 
Variable ordering: 210, 443, 1228, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	443	{SND_RME9652}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	443	{SND_RME9652}	1	5
7	210	{PCI}	2	6
# END BDD 3359 (T 6 179)

# BEGIN BDD 3360 (T 6 180)
BDD tree for {M68K} && {SOUND} && {SND} && {RTC} || (!(false) || ({SND_RTCTIMER})) && (!({SND_RTCTIMER}) || (false))
Variables: 3886. 
Variable ordering: 967, 1228, 1987, 2569, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2569	{SND_RTCTIMER}	1	0
3	2770	{M68K}	0	1
4	2569	{SND_RTCTIMER}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	967	{RTC}	2	6
# END BDD 3360 (T 6 180)

# BEGIN BDD 3361 (T 6 181)
BDD tree for {M68K} && {SOUND} && {ARM} && {ARCH_SA1100} && {SND} && {L3} || (!(false) || ({SND_SA11XX_UDA1341})) && (!({SND_SA11XX_UDA1341}) || (false))
Variables: 3886. 
Variable ordering: 145, 209, 1034, 1228, 1987, 2380, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2380	{L3}	0	2
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	1034	{ARCH_SA1100}	0	5
7	209	{ARM}	0	6
8	145	{SND_SA11XX_UDA1341}	1	7
# END BDD 3361 (T 6 181)

# BEGIN BDD 3362 (T 6 182)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_SB16})) && (!({SND_SB16}) || (false))
Variables: 3886. 
Variable ordering: 363, 1185, 1228, 1987, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	1185	{ISA}	0	4
6	363	{SND_SB16}	1	5
# END BDD 3362 (T 6 182)

# BEGIN BDD 3363 (T 6 183)
BDD tree for {M68K} && {SOUND} && {SND} && {ISA} && {SND_SB16} || {SND_SBAWE} && {BROKEN} || {PPC} || (!(false) || ({SND_SB16_CSP})) && (!({SND_SB16_CSP}) || (false))
Variables: 3886. 
Variable ordering: 363, 1185, 1228, 1987, 2059, 2252, 2673, 2770, 3092
Vertices: 21
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2252	{SND_SB16_CSP}	1	0
3	3092	{SND_SBAWE}	0	1
4	2770	{M68K}	0	3
5	2673	{PPC}	0	4
6	2252	{SND_SB16_CSP}	1	5
7	2252	{SND_SB16_CSP}	1	4
8	2059	{BROKEN}	6	7
9	1987	{SND}	2	8
10	1228	{SOUND}	2	9
11	1185	{ISA}	2	10
12	2770	{M68K}	0	1
13	2673	{PPC}	0	12
14	2252	{SND_SB16_CSP}	1	13
15	2252	{SND_SB16_CSP}	1	12
17	1987	{SND}	2	16
16	2059	{BROKEN}	14	15
19	1185	{ISA}	2	18
18	1228	{SOUND}	2	17
20	363	{SND_SB16}	11	19
# END BDD 3363 (T 6 183)

# BEGIN BDD 3364 (T 6 184)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_SB8})) && (!({SND_SB8}) || (false))
Variables: 3886. 
Variable ordering: 794, 1185, 1228, 1987, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	1185	{ISA}	0	4
6	794	{SND_SB8}	1	5
# END BDD 3364 (T 6 184)

# BEGIN BDD 3365 (T 6 185)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_SBAWE})) && (!({SND_SBAWE}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2770, 3092
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3092	{SND_SBAWE}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
6	1185	{ISA}	2	5
# END BDD 3365 (T 6 185)

# BEGIN BDD 3366 (T 6 186)
BDD tree for {M68K} && {SOUND} && {SND} || (!(false) || ({SND_SEQUENCER})) && (!({SND_SEQUENCER}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 3272
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3272	{SND_SEQUENCER}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
# END BDD 3366 (T 6 186)

# BEGIN BDD 3367 (T 6 187)
BDD tree for {M68K} && {SOUND} && {SND} && {SND_SEQUENCER} || (!(false) || ({SND_SEQUENCER_OSS})) && (!({SND_SEQUENCER_OSS}) || (false))
Variables: 3886. 
Variable ordering: 656, 1228, 1987, 2770, 3272
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3272	{SND_SEQUENCER}	0	1
3	2770	{M68K}	0	2
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	656	{SND_SEQUENCER_OSS}	1	5
# END BDD 3367 (T 6 187)

# BEGIN BDD 3368 (T 6 188)
BDD tree for {M68K} && {SOUND} && {SND_SEQUENCER} || (!(false) || ({SND_SEQ_DUMMY})) && (!({SND_SEQ_DUMMY}) || (false))
Variables: 3886. 
Variable ordering: 222, 1228, 2770, 3272
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3272	{SND_SEQUENCER}	0	1
3	2770	{M68K}	0	2
4	1228	{SOUND}	0	3
5	222	{SND_SEQ_DUMMY}	1	4
# END BDD 3368 (T 6 188)

# BEGIN BDD 3369 (T 6 189)
BDD tree for {M68K} && {SOUND} && {SND} || (!(false) || ({SND_SERIAL_U16550})) && (!({SND_SERIAL_U16550}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 2997
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2997	{SND_SERIAL_U16550}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
# END BDD 3369 (T 6 189)

# BEGIN BDD 3370 (T 6 190)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_SGALAXY})) && (!({SND_SGALAXY}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1282, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1282	{SND_SGALAXY}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1282	{SND_SGALAXY}	1	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3370 (T 6 190)

# BEGIN BDD 3371 (T 6 191)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_SONICVIBES})) && (!({SND_SONICVIBES}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2477, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2477	{SND_SONICVIBES}	1	0
3	2770	{M68K}	0	1
4	2477	{SND_SONICVIBES}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3371 (T 6 191)

# BEGIN BDD 3372 (T 6 192)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_SSCAPE})) && (!({SND_SSCAPE}) || (false))
Variables: 3886. 
Variable ordering: 420, 1185, 1228, 1987, 2770
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	1987	{SND}	0	2
4	1228	{SOUND}	0	3
5	1185	{ISA}	0	4
6	420	{SND_SSCAPE}	1	5
# END BDD 3372 (T 6 192)

# BEGIN BDD 3373 (T 6 193)
BDD tree for {M68K} && {SOUND} && {SPARC32} || {SPARC64} && {SBUS} && {SND} || (!(false) || ({SND_SUN_AMD7930})) && (!({SND_SUN_AMD7930}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1987, 2407, 2470, 2770, 3105, 3367
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3367	{SND_SUN_AMD7930}	1	0
3	3105	{SBUS}	2	1
4	2770	{M68K}	2	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	5	4
7	1987	{SND}	2	6
8	1228	{SOUND}	2	7
# END BDD 3373 (T 6 193)

# BEGIN BDD 3374 (T 6 194)
BDD tree for {M68K} && {SOUND} && {SPARC32} || {SPARC64} && {SND} || (!(false) || ({SND_SUN_CS4231})) && (!({SND_SUN_CS4231}) || (false))
Variables: 3886. 
Variable ordering: 650, 1228, 1987, 2407, 2470, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	3	2
5	1987	{SND}	0	4
6	1228	{SOUND}	0	5
7	650	{SND_SUN_CS4231}	1	6
# END BDD 3374 (T 6 194)

# BEGIN BDD 3375 (T 6 195)
BDD tree for (!(false) || ({SND_TIMER})) && (!({SND_TIMER}) || ({x486} || {x442} || {x487} || {x488} || {x482} || {x483} || {x484} || {x445} || {x485}))
Variables: 3886. 
Variable ordering: 1622, 3817, 3820, 3857, 3858, 3859, 3860, 3861, 3862, 3863
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3863	{x488}	0	1
3	3862	{x487}	2	1
4	3861	{x486}	3	1
5	3860	{x485}	4	1
6	3859	{x484}	5	1
7	3858	{x483}	6	1
8	3857	{x482}	7	1
9	3820	{x445}	8	1
10	3817	{x442}	9	1
11	1622	{SND_TIMER}	1	10
# END BDD 3375 (T 6 195)

# BEGIN BDD 3376 (T 6 196)
BDD tree for ({x486} || !({SND_RTCTIMER} && {M68K} && {SOUND} && {SND} && {RTC})) && (!({x486}) || {SND_RTCTIMER} && {M68K} && {SOUND} && {SND} && {RTC})
Variables: 3886. 
Variable ordering: 967, 1228, 1987, 2569, 2770, 3861
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3861	{x486}	1	0
3	3861	{x486}	0	1
4	2770	{M68K}	2	3
5	2569	{SND_RTCTIMER}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	967	{RTC}	2	7
# END BDD 3376 (T 6 196)

# BEGIN BDD 3377 (T 6 197)
BDD tree for ({x442} || !({SND_OPL3_LIB} && {M68K} && {SOUND} && {SND})) && (!({x442}) || {SND_OPL3_LIB} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1595, 1987, 2770, 3817
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3817	{x442}	1	0
3	3817	{x442}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1595	{SND_OPL3_LIB}	2	5
7	1228	{SOUND}	2	6
# END BDD 3377 (T 6 197)

# BEGIN BDD 3378 (T 6 198)
BDD tree for ({x487} || !({SND_SEQUENCER} && {M68K} && {SOUND} && {SND})) && (!({x487}) || {SND_SEQUENCER} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 3272, 3862
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3862	{x487}	1	0
3	3862	{x487}	0	1
4	3272	{SND_SEQUENCER}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3378 (T 6 198)

# BEGIN BDD 3379 (T 6 199)
BDD tree for ({x488} || !({SND_PCM} && {M68K} && {SOUND} && {SND})) && (!({x488}) || {SND_PCM} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1504, 1987, 2770, 3863
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3863	{x488}	1	0
3	3863	{x488}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1504	{SND_PCM}	2	5
7	1228	{SOUND}	2	6
# END BDD 3379 (T 6 199)

# BEGIN BDD 3380 (T 6 200)
BDD tree for ({x482} || !({SND_VIRMIDI} && {M68K} && {SOUND} && {SND} && {SND_SEQUENCER})) && (!({x482}) || {SND_VIRMIDI} && {M68K} && {SOUND} && {SND} && {SND_SEQUENCER})
Variables: 3886. 
Variable ordering: 976, 1228, 1987, 2770, 3272, 3857
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3857	{x482}	1	0
3	3857	{x482}	0	1
4	3272	{SND_SEQUENCER}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
8	976	{SND_VIRMIDI}	2	7
# END BDD 3380 (T 6 200)

# BEGIN BDD 3381 (T 6 201)
BDD tree for ({x483} || !({SND_MTPAV} && {M68K} && {SOUND} && {SND})) && (!({x483}) || {SND_MTPAV} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 523, 1228, 1987, 2770, 3858
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3858	{x483}	1	0
3	3858	{x483}	0	1
4	2770	{M68K}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	523	{SND_MTPAV}	2	6
# END BDD 3381 (T 6 201)

# BEGIN BDD 3382 (T 6 202)
BDD tree for ({x484} || !({SND_SERIAL_U16550} && {M68K} && {SOUND} && {SND})) && (!({x484}) || {SND_SERIAL_U16550} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 2997, 3859
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3859	{x484}	1	0
3	3859	{x484}	0	1
4	2997	{SND_SERIAL_U16550}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3382 (T 6 202)

# BEGIN BDD 3383 (T 6 203)
BDD tree for ({x445} || !({SND_OPL4_LIB} && {M68K} && {SOUND} && {SND})) && (!({x445}) || {SND_OPL4_LIB} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2085, 2770, 3820
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3820	{x445}	1	0
3	3820	{x445}	0	1
4	2770	{M68K}	2	3
5	2085	{SND_OPL4_LIB}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3383 (T 6 203)

# BEGIN BDD 3384 (T 6 204)
BDD tree for ({x485} || !({SND_MPU401_UART} && {M68K} && {SOUND} && {SND})) && (!({x485}) || {SND_MPU401_UART} && {M68K} && {SOUND} && {SND})
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 3328, 3860
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3860	{x485}	1	0
3	3860	{x485}	0	1
4	3328	{SND_MPU401_UART}	2	3
5	2770	{M68K}	2	4
6	1987	{SND}	2	5
7	1228	{SOUND}	2	6
# END BDD 3384 (T 6 204)

# BEGIN BDD 3385 (T 6 205)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_TRIDENT})) && (!({SND_TRIDENT}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1820, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1820	{SND_TRIDENT}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1820	{SND_TRIDENT}	1	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3385 (T 6 205)

# BEGIN BDD 3386 (T 6 206)
BDD tree for {M68K} && {SOUND} && {SND} && {USB} || (!(false) || ({SND_USB_AUDIO})) && (!({SND_USB_AUDIO}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1987, 2705, 2770, 2867
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2867	{SND_USB_AUDIO}	1	0
3	2770	{M68K}	2	1
4	2705	{USB}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
# END BDD 3386 (T 6 206)

# BEGIN BDD 3387 (T 6 207)
BDD tree for {M68K} && {SOUND} && {SND} && {USB} && {X86} || {PPC} || {ALPHA} || (!(false) || ({SND_USB_USX2Y})) && (!({SND_USB_USX2Y}) || (false))
Variables: 3886. 
Variable ordering: 1123, 1228, 1244, 1878, 1987, 2673, 2705, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2705	{USB}	0	2
4	2673	{PPC}	0	3
5	1987	{SND}	0	4
6	1987	{SND}	0	3
7	1878	{ALPHA}	5	6
8	1244	{X86}	7	6
9	1228	{SOUND}	0	8
10	1123	{SND_USB_USX2Y}	1	9
# END BDD 3387 (T 6 207)

# BEGIN BDD 3388 (T 6 208)
BDD tree for {M68K} && {SOUND} && {SND} || (!(false) || ({SND_VERBOSE_PRINTK})) && (!({SND_VERBOSE_PRINTK}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1987, 2770, 3321
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3321	{SND_VERBOSE_PRINTK}	1	0
3	2770	{M68K}	2	1
4	1987	{SND}	2	3
5	1228	{SOUND}	2	4
# END BDD 3388 (T 6 208)

# BEGIN BDD 3389 (T 6 209)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_VIA82XX})) && (!({SND_VIA82XX}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1987, 2311, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2311	{SND_VIA82XX}	1	0
3	2770	{M68K}	0	1
4	2311	{SND_VIA82XX}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3389 (T 6 209)

# BEGIN BDD 3390 (T 6 210)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_VIA82XX_MODEM})) && (!({SND_VIA82XX_MODEM}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1375, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1375	{SND_VIA82XX_MODEM}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1375	{SND_VIA82XX_MODEM}	1	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3390 (T 6 210)

# BEGIN BDD 3391 (T 6 211)
BDD tree for {M68K} && {SOUND} && {SND} && {SND_SEQUENCER} || (!(false) || ({SND_VIRMIDI})) && (!({SND_VIRMIDI}) || (false))
Variables: 3886. 
Variable ordering: 976, 1228, 1987, 2770, 3272
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3272	{SND_SEQUENCER}	0	1
3	2770	{M68K}	0	2
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	976	{SND_VIRMIDI}	1	5
# END BDD 3391 (T 6 211)

# BEGIN BDD 3392 (T 6 212)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_VX222})) && (!({SND_VX222}) || (false))
Variables: 3886. 
Variable ordering: 210, 1228, 1315, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1315	{SND_VX222}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1315	{SND_VX222}	1	4
6	1228	{SOUND}	2	5
7	210	{PCI}	2	6
# END BDD 3392 (T 6 212)

# BEGIN BDD 3393 (T 6 213)
BDD tree for {M68K} && {SOUND} && {SND} && {PCMCIA} && {ISA} || (!(false) || ({SND_VXP440})) && (!({SND_VXP440}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1196, 1228, 1987, 2001, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1196	{SND_VXP440}	1	0
3	2770	{M68K}	0	1
4	2001	{PCMCIA}	0	3
5	1987	{SND}	0	4
6	1228	{SOUND}	0	5
7	1196	{SND_VXP440}	1	6
8	1185	{ISA}	2	7
# END BDD 3393 (T 6 213)

# BEGIN BDD 3394 (T 6 214)
BDD tree for {M68K} && {SOUND} && {SND} && {PCMCIA} && {ISA} || (!(false) || ({SND_VXPOCKET})) && (!({SND_VXPOCKET}) || (false))
Variables: 3886. 
Variable ordering: 663, 1185, 1228, 1987, 2001, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2001	{PCMCIA}	0	2
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	1185	{ISA}	0	5
7	663	{SND_VXPOCKET}	1	6
# END BDD 3394 (T 6 214)

# BEGIN BDD 3395 (T 6 215)
BDD tree for (!(false) || ({SND_VX_LIB})) && (!({SND_VX_LIB}) || ({SND_VX222} && {M68K} && {SOUND} && {PCI} && {SND} || {SND_VXPOCKET} && {M68K} && {SOUND} && {SND} && {PCMCIA} && {ISA} || {SND_VXP440} && {M68K} && {SOUND} && {SND} && {PCMCIA} && {ISA}))
Variables: 3886. 
Variable ordering: 210, 663, 1185, 1196, 1228, 1315, 1987, 2001, 2770, 2797
Vertices: 21
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2797	{SND_VX_LIB}	1	0
3	2770	{M68K}	2	1
4	2001	{PCMCIA}	2	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1196	{SND_VXP440}	2	6
8	1185	{ISA}	2	7
9	1185	{ISA}	2	6
10	663	{SND_VXPOCKET}	8	9
11	1987	{SND}	2	3
12	1315	{SND_VX222}	2	11
13	1228	{SOUND}	2	12
14	1315	{SND_VX222}	5	11
15	1228	{SOUND}	2	14
17	1185	{ISA}	13	16
16	1196	{SND_VXP440}	13	15
19	663	{SND_VXPOCKET}	17	18
18	1185	{ISA}	13	15
20	210	{PCI}	10	19
# END BDD 3395 (T 6 215)

# BEGIN BDD 3396 (T 6 216)
BDD tree for {M68K} && {SOUND} && {ISA} && {SND} || (!(false) || ({SND_WAVEFRONT})) && (!({SND_WAVEFRONT}) || (false))
Variables: 3886. 
Variable ordering: 1185, 1228, 1987, 2760, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2760	{SND_WAVEFRONT}	1	0
3	2770	{M68K}	0	1
4	2760	{SND_WAVEFRONT}	1	3
5	1987	{SND}	2	4
6	1228	{SOUND}	2	5
7	1185	{ISA}	2	6
# END BDD 3396 (T 6 216)

# BEGIN BDD 3397 (T 6 217)
BDD tree for {M68K} && {SOUND} && {PCI} && {SND} || (!(false) || ({SND_YMFPCI})) && (!({SND_YMFPCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 556, 1228, 1987, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	556	{SND_YMFPCI}	1	0
3	2770	{M68K}	0	1
4	1987	{SND}	0	3
5	1228	{SOUND}	0	4
6	556	{SND_YMFPCI}	1	5
7	210	{PCI}	2	6
# END BDD 3397 (T 6 217)

# BEGIN BDD 3398 (T 6 218)
BDD tree for {X86_VOYAGER} && {EXPERIMENTAL} && {PM} && {SWAP} || (!(false) || ({SOFTWARE_SUSPEND})) && (!({SOFTWARE_SUSPEND}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1815, 1969, 2449, 3188
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3188	{SOFTWARE_SUSPEND}	1	0
3	2449	{SWAP}	2	1
4	1969	{X86_VOYAGER}	2	3
5	1815	{PM}	2	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 3398 (T 6 218)

# BEGIN BDD 3399 (T 6 219)
BDD tree for {WATCHDOG} || (!(false) || ({SOFT_WATCHDOG})) && (!({SOFT_WATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 600, 3365
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	600	{SOFT_WATCHDOG}	1	2
# END BDD 3399 (T 6 219)

# BEGIN BDD 3400 (T 6 220)
BDD tree for {PARTITION_ADVANCED} && {MSDOS_PARTITION} || (!(false) || ({SOLARIS_X86_PARTITION})) && (!({SOLARIS_X86_PARTITION}) || (false))
Variables: 3886. 
Variable ordering: 1239, 2016, 2403
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2403	{MSDOS_PARTITION}	0	1
3	2016	{PARTITION_ADVANCED}	0	2
4	1239	{SOLARIS_X86_PARTITION}	1	3
# END BDD 3400 (T 6 220)

# BEGIN BDD 3401 (T 6 221)
BDD tree for {EXPERIMENTAL} && {X86} && {PCI} && {INPUT} && {64BIT} || (!(false) || ({SONYPI})) && (!({SONYPI}) || (false))
Variables: 3886. 
Variable ordering: 210, 927, 1244, 1711, 2271, 2830
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	927	{SONYPI}	1	0
3	2830	{INPUT}	0	1
4	2271	{64BIT}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	1244	{X86}	0	5
7	927	{SONYPI}	1	6
8	210	{PCI}	2	7
# END BDD 3401 (T 6 221)

# BEGIN BDD 3402 (T 6 222)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_ACI_MIXER})) && (!({SOUND_ACI_MIXER}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1289, 2059, 2407, 2424, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1289	{SOUND_ACI_MIXER}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2424	{SOUND_OSS}	0	3
8	2059	{BROKEN}	6	7
9	1289	{SOUND_ACI_MIXER}	1	8
10	1228	{SOUND}	2	9
# END BDD 3402 (T 6 222)

# BEGIN BDD 3403 (T 6 223)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {EXPERIMENTAL} && {SOUND_OSS} || (!(false) || ({SOUND_AD1816})) && (!({SOUND_AD1816}) || (false))
Variables: 3886. 
Variable ordering: 151, 1228, 1711, 2059, 2407, 2424, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2424	{SOUND_OSS}	0	3
5	2407	{SPARC32}	0	4
6	2424	{SOUND_OSS}	0	2
7	2059	{BROKEN}	5	6
8	1711	{EXPERIMENTAL}	0	7
9	1228	{SOUND}	0	8
10	151	{SOUND_AD1816}	1	9
# END BDD 3403 (T 6 223)

# BEGIN BDD 3404 (T 6 224)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {EXPERIMENTAL} && {SOUND_OSS} && {PCI} || (!(false) || ({SOUND_AD1889})) && (!({SOUND_AD1889}) || (false))
Variables: 3886. 
Variable ordering: 210, 580, 1228, 1711, 2059, 2407, 2424, 2470, 2770
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	580	{SOUND_AD1889}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2424	{SOUND_OSS}	0	3
8	2059	{BROKEN}	6	7
9	1711	{EXPERIMENTAL}	0	8
10	1228	{SOUND}	0	9
11	580	{SOUND_AD1889}	1	10
12	210	{PCI}	2	11
# END BDD 3404 (T 6 224)

# BEGIN BDD 3405 (T 6 225)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} || (!(false) || ({SOUND_AD1980})) && (!({SOUND_AD1980}) || (false))
Variables: 3886. 
Variable ordering: 224, 1228, 2059, 2407, 2470, 2537, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2537	{SOUND_AD1980}	1	0
3	2770	{M68K}	0	1
4	2537	{SOUND_AD1980}	1	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	2	5
7	2059	{BROKEN}	6	4
8	1228	{SOUND}	2	7
9	224	{SOUND_PRIME}	2	8
# END BDD 3405 (T 6 225)

# BEGIN BDD 3406 (T 6 226)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_ADLIB})) && (!({SOUND_ADLIB}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2424, 2470, 2770, 3247
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3247	{SOUND_ADLIB}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2424	{SOUND_OSS}	2	4
6	2407	{SPARC32}	2	5
7	2424	{SOUND_OSS}	2	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
# END BDD 3406 (T 6 226)

# BEGIN BDD 3407 (T 6 227)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_AEDSP16})) && (!({SOUND_AEDSP16}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2260, 2407, 2424, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2260	{SOUND_AEDSP16}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2260	{SOUND_AEDSP16}	1	6
8	2424	{SOUND_OSS}	0	3
9	2260	{SOUND_AEDSP16}	1	8
10	2059	{BROKEN}	7	9
11	1228	{SOUND}	2	10
# END BDD 3407 (T 6 227)

# BEGIN BDD 3408 (T 6 228)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {PCI} || (!(false) || ({SOUND_ALI5455})) && (!({SOUND_ALI5455}) || (false))
Variables: 3886. 
Variable ordering: 210, 224, 1228, 1729, 2059, 2407, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1729	{SOUND_ALI5455}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1729	{SOUND_ALI5455}	1	6
8	1228	{SOUND}	2	7
9	224	{SOUND_PRIME}	2	8
10	210	{PCI}	2	9
# END BDD 3408 (T 6 228)

# BEGIN BDD 3409 (T 6 229)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOC_AU1000} || {SOC_AU1100} || {SOC_AU1500} && {SOUND} || (!(false) || ({SOUND_AU1000})) && (!({SOUND_AU1000}) || (false))
Variables: 3886. 
Variable ordering: 224, 392, 734, 1100, 1228, 1417, 2059, 2407, 2470, 2770
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1417	{SOUND_AU1000}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1417	{SOUND_AU1000}	1	6
8	1228	{SOUND}	2	7
9	1100	{SOC_AU1500}	2	8
10	734	{SOC_AU1000}	9	8
11	392	{SOC_AU1100}	10	8
12	224	{SOUND_PRIME}	2	11
# END BDD 3409 (T 6 229)

# BEGIN BDD 3410 (T 6 230)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOC_AU1550} && {SOUND} || (!(false) || ({SOUND_AU1550_AC97})) && (!({SOUND_AU1550_AC97}) || (false))
Variables: 3886. 
Variable ordering: 224, 1228, 2059, 2407, 2470, 2678, 2770, 3346
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2678	{SOUND_AU1550_AC97}	1	0
3	3346	{SOC_AU1550}	0	1
4	2770	{M68K}	0	3
5	2678	{SOUND_AU1550_AC97}	1	4
6	2470	{SPARC64}	2	5
7	2407	{SPARC32}	2	6
8	2059	{BROKEN}	7	5
9	1228	{SOUND}	2	8
10	224	{SOUND_PRIME}	2	9
# END BDD 3410 (T 6 230)

# BEGIN BDD 3411 (T 6 231)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_AWE32_SYNTH})) && (!({SOUND_AWE32_SYNTH}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2424, 2470, 2770, 3087
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3087	{SOUND_AWE32_SYNTH}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2424	{SOUND_OSS}	2	4
6	2407	{SPARC32}	2	5
7	2424	{SOUND_OSS}	2	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
# END BDD 3411 (T 6 231)

# BEGIN BDD 3412 (T 6 232)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SIBYTE_SWARM} && {SOUND} || (!(false) || ({SOUND_BCM_CS4297A})) && (!({SOUND_BCM_CS4297A}) || (false))
Variables: 3886. 
Variable ordering: 224, 1228, 1902, 2059, 2407, 2470, 2685, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2685	{SOUND_BCM_CS4297A}	1	0
3	2770	{M68K}	0	1
4	2685	{SOUND_BCM_CS4297A}	1	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	2	5
7	2059	{BROKEN}	6	4
8	1902	{SIBYTE_SWARM}	2	7
9	1228	{SOUND}	2	8
10	224	{SOUND_PRIME}	2	9
# END BDD 3412 (T 6 232)

# BEGIN BDD 3413 (T 6 233)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} || (!(false) || ({SOUND_BT878})) && (!({SOUND_BT878}) || (false))
Variables: 3886. 
Variable ordering: 224, 1176, 1228, 2059, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1176	{SOUND_BT878}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	1176	{SOUND_BT878}	1	7
9	224	{SOUND_PRIME}	2	8
# END BDD 3413 (T 6 233)

# BEGIN BDD 3414 (T 6 234)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && {PCI} || (!(false) || ({SOUND_CMPCI})) && (!({SOUND_CMPCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 224, 1228, 2059, 2407, 2470, 2543, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2543	{SOUND_CMPCI}	1	0
3	2770	{M68K}	0	1
4	2543	{SOUND_CMPCI}	1	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	2	5
7	2059	{BROKEN}	6	4
8	1228	{SOUND}	2	7
9	224	{SOUND_PRIME}	2	8
10	210	{PCI}	2	9
# END BDD 3414 (T 6 234)

# BEGIN BDD 3415 (T 6 235)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_CMPCI} && {X86} || (!(false) || ({SOUND_CMPCI_FM})) && (!({SOUND_CMPCI_FM}) || (false))
Variables: 3886. 
Variable ordering: 463, 1228, 1244, 2059, 2407, 2470, 2543, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2543	{SOUND_CMPCI}	0	2
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1244	{X86}	0	6
8	1228	{SOUND}	0	7
9	463	{SOUND_CMPCI_FM}	1	8
# END BDD 3415 (T 6 235)

# BEGIN BDD 3416 (T 6 236)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_CMPCI} && {X86} || (!(false) || ({SOUND_CMPCI_JOYSTICK})) && (!({SOUND_CMPCI_JOYSTICK}) || (false))
Variables: 3886. 
Variable ordering: 46, 1228, 1244, 2059, 2407, 2470, 2543, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2543	{SOUND_CMPCI}	0	2
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1244	{X86}	0	6
8	1228	{SOUND}	0	7
9	46	{SOUND_CMPCI_JOYSTICK}	1	8
# END BDD 3416 (T 6 236)

# BEGIN BDD 3417 (T 6 237)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_CMPCI} && {X86} || (!(false) || ({SOUND_CMPCI_MIDI})) && (!({SOUND_CMPCI_MIDI}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1244, 1898, 2059, 2407, 2470, 2543, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1898	{SOUND_CMPCI_MIDI}	1	0
3	2770	{M68K}	0	1
4	2543	{SOUND_CMPCI}	0	3
5	2470	{SPARC64}	0	4
6	2407	{SPARC32}	0	5
7	2059	{BROKEN}	6	4
8	1898	{SOUND_CMPCI_MIDI}	1	7
9	1244	{X86}	2	8
10	1228	{SOUND}	2	9
# END BDD 3417 (T 6 237)

# BEGIN BDD 3418 (T 6 238)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_CS4232})) && (!({SOUND_CS4232}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2424, 2470, 2770, 2829
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2829	{SOUND_CS4232}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2424	{SOUND_OSS}	2	4
6	2407	{SPARC32}	2	5
7	2424	{SOUND_OSS}	2	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
# END BDD 3418 (T 6 238)

# BEGIN BDD 3419 (T 6 239)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} || (!(false) || ({SOUND_CS4281})) && (!({SOUND_CS4281}) || (false))
Variables: 3886. 
Variable ordering: 224, 1228, 2059, 2407, 2470, 2572, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2572	{SOUND_CS4281}	1	0
3	2770	{M68K}	0	1
4	2572	{SOUND_CS4281}	1	3
5	2470	{SPARC64}	2	4
6	2407	{SPARC32}	2	5
7	2059	{BROKEN}	6	4
8	1228	{SOUND}	2	7
9	224	{SOUND_PRIME}	2	8
# END BDD 3419 (T 6 239)

# BEGIN BDD 3420 (T 6 240)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_DMAP})) && (!({SOUND_DMAP}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2424, 2470, 2714, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2714	{SOUND_DMAP}	1	0
3	2770	{M68K}	0	1
4	2714	{SOUND_DMAP}	1	3
5	2470	{SPARC64}	2	4
6	2424	{SOUND_OSS}	2	5
7	2407	{SPARC32}	2	6
8	2424	{SOUND_OSS}	2	4
9	2059	{BROKEN}	7	8
10	1228	{SOUND}	2	9
# END BDD 3420 (T 6 240)

# BEGIN BDD 3421 (T 6 241)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && {PCI} || (!(false) || ({SOUND_EMU10K1})) && (!({SOUND_EMU10K1}) || (false))
Variables: 3886. 
Variable ordering: 210, 224, 1228, 1819, 2059, 2407, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1819	{SOUND_EMU10K1}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1819	{SOUND_EMU10K1}	1	6
8	1228	{SOUND}	2	7
9	224	{SOUND_PRIME}	2	8
10	210	{PCI}	2	9
# END BDD 3421 (T 6 241)

# BEGIN BDD 3422 (T 6 242)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && {PCI} || (!(false) || ({SOUND_ES1370})) && (!({SOUND_ES1370}) || (false))
Variables: 3886. 
Variable ordering: 210, 224, 1228, 2059, 2188, 2407, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2188	{SOUND_ES1370}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2188	{SOUND_ES1370}	1	5
7	2188	{SOUND_ES1370}	1	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
10	224	{SOUND_PRIME}	2	9
11	210	{PCI}	2	10
# END BDD 3422 (T 6 242)

# BEGIN BDD 3423 (T 6 243)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && {PCI} || (!(false) || ({SOUND_ES1371})) && (!({SOUND_ES1371}) || (false))
Variables: 3886. 
Variable ordering: 210, 224, 1228, 2059, 2407, 2470, 2770, 3052
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3052	{SOUND_ES1371}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	2	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	2	6
8	224	{SOUND_PRIME}	2	7
9	210	{PCI}	2	8
# END BDD 3423 (T 6 243)

# BEGIN BDD 3424 (T 6 244)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && {PCI} || (!(false) || ({SOUND_ESSSOLO1})) && (!({SOUND_ESSSOLO1}) || (false))
Variables: 3886. 
Variable ordering: 210, 224, 1228, 2059, 2407, 2470, 2770, 3101
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3101	{SOUND_ESSSOLO1}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	2	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	2	6
8	224	{SOUND_PRIME}	2	7
9	210	{PCI}	2	8
# END BDD 3424 (T 6 244)

# BEGIN BDD 3425 (T 6 245)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {PCI} || (!(false) || ({SOUND_FORTE})) && (!({SOUND_FORTE}) || (false))
Variables: 3886. 
Variable ordering: 210, 224, 1228, 2059, 2407, 2470, 2770, 2979
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2979	{SOUND_FORTE}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	2	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	2	6
8	224	{SOUND_PRIME}	2	7
9	210	{PCI}	2	8
# END BDD 3425 (T 6 245)

# BEGIN BDD 3426 (T 6 246)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} || (!(false) || ({SOUND_FUSION})) && (!({SOUND_FUSION}) || (false))
Variables: 3886. 
Variable ordering: 120, 224, 1228, 2059, 2407, 2470, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2059	{BROKEN}	4	2
6	1228	{SOUND}	0	5
7	224	{SOUND_PRIME}	0	6
8	120	{SOUND_FUSION}	1	7
# END BDD 3426 (T 6 246)

# BEGIN BDD 3427 (T 6 247)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_GUS})) && (!({SOUND_GUS}) || (false))
Variables: 3886. 
Variable ordering: 915, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2424	{SOUND_OSS}	0	3
5	2407	{SPARC32}	0	4
6	2424	{SOUND_OSS}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	915	{SOUND_GUS}	1	8
# END BDD 3427 (T 6 247)

# BEGIN BDD 3428 (T 6 248)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_GUS} || (!(false) || ({SOUND_GUS16})) && (!({SOUND_GUS16}) || (false))
Variables: 3886. 
Variable ordering: 286, 915, 1228, 2059, 2407, 2470, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2059	{BROKEN}	4	2
6	1228	{SOUND}	0	5
7	915	{SOUND_GUS}	0	6
8	286	{SOUND_GUS16}	1	7
# END BDD 3428 (T 6 248)

# BEGIN BDD 3429 (T 6 249)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_GUS} || (!(false) || ({SOUND_GUSMAX})) && (!({SOUND_GUSMAX}) || (false))
Variables: 3886. 
Variable ordering: 915, 1228, 2059, 2267, 2407, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2267	{SOUND_GUSMAX}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2267	{SOUND_GUSMAX}	1	5
7	2267	{SOUND_GUSMAX}	1	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
10	915	{SOUND_GUS}	2	9
# END BDD 3429 (T 6 249)

# BEGIN BDD 3430 (T 6 250)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && {SGI_IP22} && {EXPERIMENTAL} || (!(false) || ({SOUND_HAL2})) && (!({SOUND_HAL2}) || (false))
Variables: 3886. 
Variable ordering: 224, 1228, 1296, 1711, 1983, 2059, 2407, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1983	{SOUND_HAL2}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1983	{SOUND_HAL2}	1	6
8	1711	{EXPERIMENTAL}	2	7
9	1296	{SGI_IP22}	2	8
10	1228	{SOUND}	2	9
11	224	{SOUND_PRIME}	2	10
# END BDD 3430 (T 6 250)

# BEGIN BDD 3431 (T 6 251)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {GSC_LASI} && {SOUND_PRIME} || (!(false) || ({SOUND_HARMONY})) && (!({SOUND_HARMONY}) || (false))
Variables: 3886. 
Variable ordering: 81, 224, 1228, 2059, 2407, 2470, 2717, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2717	{GSC_LASI}	0	2
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	224	{SOUND_PRIME}	0	7
9	81	{SOUND_HARMONY}	1	8
# END BDD 3431 (T 6 251)

# BEGIN BDD 3432 (T 6 252)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {PCI} || (!(false) || ({SOUND_ICH})) && (!({SOUND_ICH}) || (false))
Variables: 3886. 
Variable ordering: 210, 224, 1099, 1228, 2059, 2407, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1099	{SOUND_ICH}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	1099	{SOUND_ICH}	1	7
9	224	{SOUND_PRIME}	2	8
10	210	{PCI}	2	9
# END BDD 3432 (T 6 252)

# BEGIN BDD 3433 (T 6 253)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {MIPS_ITE8172} || {MIPS_IVR} && {SOUND} || (!(false) || ({SOUND_IT8172})) && (!({SOUND_IT8172}) || (false))
Variables: 3886. 
Variable ordering: 224, 515, 670, 1228, 2059, 2407, 2470, 2770, 2843
Vertices: 18
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	670	{SOUND_IT8172}	1	0
3	2843	{MIPS_IVR}	0	1
4	2770	{M68K}	0	3
5	2470	{SPARC64}	0	4
6	2407	{SPARC32}	0	5
7	2059	{BROKEN}	6	4
8	1228	{SOUND}	0	7
9	670	{SOUND_IT8172}	1	8
10	2770	{M68K}	0	1
11	2470	{SPARC64}	0	10
12	2407	{SPARC32}	0	11
13	2059	{BROKEN}	12	10
14	1228	{SOUND}	0	13
15	670	{SOUND_IT8172}	1	14
17	224	{SOUND_PRIME}	2	16
16	515	{MIPS_ITE8172}	9	15
# END BDD 3433 (T 6 253)

# BEGIN BDD 3434 (T 6 254)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_SB} || (!(false) || ({SOUND_KAHLUA})) && (!({SOUND_KAHLUA}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1335, 1940, 2059, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1335	{SOUND_KAHLUA}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1940	{SOUND_SB}	0	6
8	1335	{SOUND_KAHLUA}	1	7
9	1228	{SOUND}	2	8
# END BDD 3434 (T 6 254)

# BEGIN BDD 3435 (T 6 255)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_MAD16})) && (!({SOUND_MAD16}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2338, 2407, 2424, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2338	{SOUND_MAD16}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2338	{SOUND_MAD16}	1	6
8	2424	{SOUND_OSS}	0	3
9	2338	{SOUND_MAD16}	1	8
10	2059	{BROKEN}	7	9
11	1228	{SOUND}	2	10
# END BDD 3435 (T 6 255)

# BEGIN BDD 3436 (T 6 256)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && {PCI} || (!(false) || ({SOUND_MAESTRO})) && (!({SOUND_MAESTRO}) || (false))
Variables: 3886. 
Variable ordering: 24, 210, 224, 1228, 2059, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2059	{BROKEN}	4	2
6	1228	{SOUND}	0	5
7	224	{SOUND_PRIME}	0	6
8	210	{PCI}	0	7
9	24	{SOUND_MAESTRO}	1	8
# END BDD 3436 (T 6 256)

# BEGIN BDD 3437 (T 6 257)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && {PCI} && {EXPERIMENTAL} || (!(false) || ({SOUND_MAESTRO3})) && (!({SOUND_MAESTRO3}) || (false))
Variables: 3886. 
Variable ordering: 210, 224, 1228, 1711, 2059, 2407, 2470, 2770, 2854
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2854	{SOUND_MAESTRO3}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	2	4
6	2059	{BROKEN}	5	3
7	1711	{EXPERIMENTAL}	2	6
8	1228	{SOUND}	2	7
9	224	{SOUND_PRIME}	2	8
10	210	{PCI}	2	9
# END BDD 3437 (T 6 257)

# BEGIN BDD 3438 (T 6 258)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_MAUI})) && (!({SOUND_MAUI}) || (false))
Variables: 3886. 
Variable ordering: 932, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2424	{SOUND_OSS}	0	3
5	2407	{SPARC32}	0	4
6	2424	{SOUND_OSS}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	932	{SOUND_MAUI}	1	8
# END BDD 3438 (T 6 258)

# BEGIN BDD 3439 (T 6 259)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_MPU401})) && (!({SOUND_MPU401}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1926, 2059, 2407, 2424, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1926	{SOUND_MPU401}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2424	{SOUND_OSS}	0	3
8	2059	{BROKEN}	6	7
9	1926	{SOUND_MPU401}	1	8
10	1228	{SOUND}	2	9
# END BDD 3439 (T 6 259)

# BEGIN BDD 3440 (T 6 260)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && true && true || {STANDALONE} || (!(false) || ({SOUND_MSNDCLAS})) && (!({SOUND_MSNDCLAS}) || (false))
Variables: 3886. 
Variable ordering: 224, 1228, 2059, 2407, 2470, 2770, 2808, 3317
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3317	{SOUND_MSNDCLAS}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	2	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	2	6
8	224	{SOUND_PRIME}	2	7
# END BDD 3440 (T 6 260)

# BEGIN BDD 3441 (T 6 261)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && true && true || {STANDALONE} || (!(false) || ({SOUND_MSNDPIN})) && (!({SOUND_MSNDPIN}) || (false))
Variables: 3886. 
Variable ordering: 224, 1228, 2059, 2214, 2407, 2470, 2770, 2808
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2214	{SOUND_MSNDPIN}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2214	{SOUND_MSNDPIN}	1	5
7	2214	{SOUND_MSNDPIN}	1	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
10	224	{SOUND_PRIME}	2	9
# END BDD 3441 (T 6 261)

# BEGIN BDD 3442 (T 6 262)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_MSS})) && (!({SOUND_MSS}) || (false))
Variables: 3886. 
Variable ordering: 596, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2424	{SOUND_OSS}	0	3
5	2407	{SPARC32}	0	4
6	2424	{SOUND_OSS}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	596	{SOUND_MSS}	1	8
# END BDD 3442 (T 6 262)

# BEGIN BDD 3443 (T 6 263)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_NM256})) && (!({SOUND_NM256}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2130, 2407, 2424, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2130	{SOUND_NM256}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2130	{SOUND_NM256}	1	6
8	2424	{SOUND_OSS}	0	3
9	2130	{SOUND_NM256}	1	8
10	2059	{BROKEN}	7	9
11	1228	{SOUND}	2	10
# END BDD 3443 (T 6 263)

# BEGIN BDD 3444 (T 6 264)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_OPL3SA1})) && (!({SOUND_OPL3SA1}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2424, 2470, 2770, 2915
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2915	{SOUND_OPL3SA1}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2424	{SOUND_OSS}	2	4
6	2407	{SPARC32}	2	5
7	2424	{SOUND_OSS}	2	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
# END BDD 3444 (T 6 264)

# BEGIN BDD 3445 (T 6 265)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_OPL3SA2})) && (!({SOUND_OPL3SA2}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1744, 2059, 2407, 2424, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1744	{SOUND_OPL3SA2}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2424	{SOUND_OSS}	0	3
8	2059	{BROKEN}	6	7
9	1744	{SOUND_OPL3SA2}	1	8
10	1228	{SOUND}	2	9
# END BDD 3445 (T 6 265)

# BEGIN BDD 3446 (T 6 266)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} || (!(false) || ({SOUND_OSS})) && (!({SOUND_OSS}) || (false))
Variables: 3886. 
Variable ordering: 224, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2424	{SOUND_OSS}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	1	4
6	2407	{SPARC32}	2	5
7	2424	{SOUND_OSS}	1	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
10	224	{SOUND_PRIME}	2	9
# END BDD 3446 (T 6 266)

# BEGIN BDD 3447 (T 6 267)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_PAS})) && (!({SOUND_PAS}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1490, 2059, 2407, 2424, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1490	{SOUND_PAS}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2424	{SOUND_OSS}	0	3
8	2059	{BROKEN}	6	7
9	1490	{SOUND_PAS}	1	8
10	1228	{SOUND}	2	9
# END BDD 3447 (T 6 267)

# BEGIN BDD 3448 (T 6 268)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND} || (!(false) || ({SOUND_PRIME})) && (!({SOUND_PRIME}) || (false))
Variables: 3886. 
Variable ordering: 224, 1228, 2059, 2407, 2470, 2770
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2059	{BROKEN}	4	2
6	1228	{SOUND}	0	5
7	224	{SOUND_PRIME}	1	6
# END BDD 3448 (T 6 268)

# BEGIN BDD 3449 (T 6 269)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_PSS})) && (!({SOUND_PSS}) || (false))
Variables: 3886. 
Variable ordering: 444, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2424	{SOUND_OSS}	0	3
5	2407	{SPARC32}	0	4
6	2424	{SOUND_OSS}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	444	{SOUND_PSS}	1	8
# END BDD 3449 (T 6 269)

# BEGIN BDD 3450 (T 6 270)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {PCI} || (!(false) || ({SOUND_RME96XX})) && (!({SOUND_RME96XX}) || (false))
Variables: 3886. 
Variable ordering: 51, 210, 224, 1228, 2059, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2059	{BROKEN}	4	2
6	1228	{SOUND}	0	5
7	224	{SOUND_PRIME}	0	6
8	210	{PCI}	0	7
9	51	{SOUND_RME96XX}	1	8
# END BDD 3450 (T 6 270)

# BEGIN BDD 3451 (T 6 271)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_SB})) && (!({SOUND_SB}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1940, 2059, 2407, 2424, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1940	{SOUND_SB}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2424	{SOUND_OSS}	0	3
8	2059	{BROKEN}	6	7
9	1940	{SOUND_SB}	1	8
10	1228	{SOUND}	2	9
# END BDD 3451 (T 6 271)

# BEGIN BDD 3452 (T 6 272)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_SGALAXY})) && (!({SOUND_SGALAXY}) || (false))
Variables: 3886. 
Variable ordering: 993, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2424	{SOUND_OSS}	0	3
5	2407	{SPARC32}	0	4
6	2424	{SOUND_OSS}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	993	{SOUND_SGALAXY}	1	8
# END BDD 3452 (T 6 272)

# BEGIN BDD 3453 (T 6 273)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && {CPU_SH3} || (!(false) || ({SOUND_SH_DAC_AUDIO})) && (!({SOUND_SH_DAC_AUDIO}) || (false))
Variables: 3886. 
Variable ordering: 3, 224, 501, 1228, 2059, 2407, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	501	{SOUND_SH_DAC_AUDIO}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	501	{SOUND_SH_DAC_AUDIO}	1	7
9	224	{SOUND_PRIME}	2	8
10	3	{CPU_SH3}	2	9
# END BDD 3453 (T 6 273)

# BEGIN BDD 3454 (T 6 274)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_SH_DAC_AUDIO} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_SH_DAC_AUDIO}) || ({SOUND_SH_DAC_AUDIO_CHANNEL})) && (!({SOUND_SH_DAC_AUDIO_CHANNEL}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_SH_DAC_AUDIO}))
Variables: 3886. 
Variable ordering: 80, 501, 1228, 2059, 2407, 2470, 2770
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2407	{SPARC32}	0	3
5	2059	{BROKEN}	4	2
6	1228	{SOUND}	0	5
7	501	{SOUND_SH_DAC_AUDIO}	0	6
8	80	{SOUND_SH_DAC_AUDIO_CHANNEL}	1	7
# END BDD 3454 (T 6 274)

# BEGIN BDD 3455 (T 6 275)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} || (!(false) || ({SOUND_SONICVIBES})) && (!({SOUND_SONICVIBES}) || (false))
Variables: 3886. 
Variable ordering: 224, 237, 1228, 2059, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	237	{SOUND_SONICVIBES}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	237	{SOUND_SONICVIBES}	1	7
9	224	{SOUND_PRIME}	2	8
# END BDD 3455 (T 6 275)

# BEGIN BDD 3456 (T 6 276)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_SSCAPE})) && (!({SOUND_SSCAPE}) || (false))
Variables: 3886. 
Variable ordering: 19, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2424	{SOUND_OSS}	0	3
5	2407	{SPARC32}	0	4
6	2424	{SOUND_OSS}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	19	{SOUND_SSCAPE}	1	8
# END BDD 3456 (T 6 276)

# BEGIN BDD 3457 (T 6 277)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_TRACEINIT})) && (!({SOUND_TRACEINIT}) || (false))
Variables: 3886. 
Variable ordering: 574, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2424	{SOUND_OSS}	0	3
5	2407	{SPARC32}	0	4
6	2424	{SOUND_OSS}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	574	{SOUND_TRACEINIT}	1	8
# END BDD 3457 (T 6 277)

# BEGIN BDD 3458 (T 6 278)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} || (!(false) || ({SOUND_TRIDENT})) && (!({SOUND_TRIDENT}) || (false))
Variables: 3886. 
Variable ordering: 224, 907, 1228, 2059, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	907	{SOUND_TRIDENT}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	907	{SOUND_TRIDENT}	1	7
9	224	{SOUND_PRIME}	2	8
# END BDD 3458 (T 6 278)

# BEGIN BDD 3459 (T 6 279)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_TRIX})) && (!({SOUND_TRIX}) || (false))
Variables: 3886. 
Variable ordering: 849, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2424	{SOUND_OSS}	0	3
5	2407	{SPARC32}	0	4
6	2424	{SOUND_OSS}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	849	{SOUND_TRIX}	1	8
# END BDD 3459 (T 6 279)

# BEGIN BDD 3460 (T 6 280)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {SOUND} && {I2C} || (!(false) || ({SOUND_TVMIXER})) && (!({SOUND_TVMIXER}) || (false))
Variables: 3886. 
Variable ordering: 224, 1032, 1228, 2059, 2333, 2407, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2333	{SOUND_TVMIXER}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2333	{SOUND_TVMIXER}	1	5
7	2333	{SOUND_TVMIXER}	1	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
10	1032	{I2C}	2	9
11	224	{SOUND_PRIME}	2	10
# END BDD 3460 (T 6 280)

# BEGIN BDD 3461 (T 6 281)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_UART6850})) && (!({SOUND_UART6850}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2424, 2470, 2770, 3244
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3244	{SOUND_UART6850}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2424	{SOUND_OSS}	2	4
6	2407	{SPARC32}	2	5
7	2424	{SOUND_OSS}	2	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
# END BDD 3461 (T 6 281)

# BEGIN BDD 3462 (T 6 282)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {PCI} || (!(false) || ({SOUND_VIA82CXXX})) && (!({SOUND_VIA82CXXX}) || (false))
Variables: 3886. 
Variable ordering: 210, 224, 572, 1228, 2059, 2407, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	572	{SOUND_VIA82CXXX}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	572	{SOUND_VIA82CXXX}	1	7
9	224	{SOUND_PRIME}	2	8
10	210	{PCI}	2	9
# END BDD 3462 (T 6 282)

# BEGIN BDD 3463 (T 6 283)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {ARM} && {ARCH_ACORN} || {ARCH_CLPS7500} && {SOUND_OSS} || (!(false) || ({SOUND_VIDC})) && (!({SOUND_VIDC}) || (false))
Variables: 3886. 
Variable ordering: 209, 1228, 1273, 2059, 2407, 2424, 2470, 2542, 2723, 2770
Vertices: 19
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2723	{SOUND_VIDC}	1	0
3	2770	{M68K}	0	1
4	2723	{SOUND_VIDC}	1	3
5	2542	{ARCH_ACORN}	2	4
6	2470	{SPARC64}	2	5
7	2424	{SOUND_OSS}	2	6
8	2407	{SPARC32}	2	7
9	2424	{SOUND_OSS}	2	5
10	2059	{BROKEN}	8	9
11	2470	{SPARC64}	2	4
12	2424	{SOUND_OSS}	2	11
13	2407	{SPARC32}	2	12
14	2424	{SOUND_OSS}	2	4
15	2059	{BROKEN}	13	14
17	1228	{SOUND}	2	16
16	1273	{ARCH_CLPS7500}	10	15
18	209	{ARM}	2	17
# END BDD 3463 (T 6 283)

# BEGIN BDD 3464 (T 6 284)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_VMIDI})) && (!({SOUND_VMIDI}) || (false))
Variables: 3886. 
Variable ordering: 1228, 1465, 2059, 2407, 2424, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1465	{SOUND_VMIDI}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2424	{SOUND_OSS}	0	3
8	2059	{BROKEN}	6	7
9	1465	{SOUND_VMIDI}	1	8
10	1228	{SOUND}	2	9
# END BDD 3464 (T 6 284)

# BEGIN BDD 3465 (T 6 285)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {DDB5477} && {SOUND} || (!(false) || ({SOUND_VRC5477})) && (!({SOUND_VRC5477}) || (false))
Variables: 3886. 
Variable ordering: 224, 1228, 2030, 2059, 2190, 2407, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2190	{SOUND_VRC5477}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2190	{SOUND_VRC5477}	1	5
7	2190	{SOUND_VRC5477}	1	3
8	2059	{BROKEN}	6	7
9	2030	{DDB5477}	2	8
10	1228	{SOUND}	2	9
11	224	{SOUND_PRIME}	2	10
# END BDD 3465 (T 6 285)

# BEGIN BDD 3466 (T 6 286)
BDD tree for {M68K} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_PRIME} && {X86_VISWS} && {SOUND} || (!(false) || ({SOUND_VWSND})) && (!({SOUND_VWSND}) || (false))
Variables: 3886. 
Variable ordering: 224, 362, 1228, 2059, 2407, 2470, 2770, 2807
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2807	{SOUND_VWSND}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	2	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	2	6
8	362	{X86_VISWS}	2	7
9	224	{SOUND_PRIME}	2	8
# END BDD 3466 (T 6 286)

# BEGIN BDD 3467 (T 6 287)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {ARM} && {SOUND_OSS} && {ARCH_NETWINDER} || (!(false) || ({SOUND_WAVEARTIST})) && (!({SOUND_WAVEARTIST}) || (false))
Variables: 3886. 
Variable ordering: 209, 1228, 1806, 2059, 2345, 2407, 2424, 2470, 2770
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1806	{SOUND_WAVEARTIST}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2345	{ARCH_NETWINDER}	0	6
8	2424	{SOUND_OSS}	0	3
9	2345	{ARCH_NETWINDER}	0	8
10	2059	{BROKEN}	7	9
11	1806	{SOUND_WAVEARTIST}	1	10
12	1228	{SOUND}	2	11
13	209	{ARM}	2	12
# END BDD 3467 (T 6 287)

# BEGIN BDD 3468 (T 6 288)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} && true && true || (!(false) || ({SOUND_WAVEFRONT})) && (!({SOUND_WAVEFRONT}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2059, 2407, 2424, 2470, 2770, 3339
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3339	{SOUND_WAVEFRONT}	1	0
3	2770	{M68K}	2	1
4	2470	{SPARC64}	2	3
5	2424	{SOUND_OSS}	2	4
6	2407	{SPARC32}	2	5
7	2424	{SOUND_OSS}	2	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
# END BDD 3468 (T 6 288)

# BEGIN BDD 3469 (T 6 289)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} || (!(false) || ({SOUND_YM3812})) && (!({SOUND_YM3812}) || (false))
Variables: 3886. 
Variable ordering: 1096, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2770	{M68K}	0	1
3	2470	{SPARC64}	0	2
4	2424	{SOUND_OSS}	0	3
5	2407	{SPARC32}	0	4
6	2424	{SOUND_OSS}	0	2
7	2059	{BROKEN}	5	6
8	1228	{SOUND}	0	7
9	1096	{SOUND_YM3812}	1	8
# END BDD 3469 (T 6 289)

# BEGIN BDD 3470 (T 6 290)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_OSS} && {PCI} || (!(false) || ({SOUND_YMFPCI})) && (!({SOUND_YMFPCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 261, 1228, 2059, 2407, 2424, 2470, 2770
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	261	{SOUND_YMFPCI}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2424	{SOUND_OSS}	0	4
6	2407	{SPARC32}	0	5
7	2424	{SOUND_OSS}	0	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	0	8
10	261	{SOUND_YMFPCI}	1	9
11	210	{PCI}	2	10
# END BDD 3470 (T 6 290)

# BEGIN BDD 3471 (T 6 291)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_YMFPCI} || (!(false) || ({SOUND_YMFPCI_LEGACY})) && (!({SOUND_YMFPCI_LEGACY}) || (false))
Variables: 3886. 
Variable ordering: 261, 1228, 1503, 2059, 2407, 2470, 2770
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1503	{SOUND_YMFPCI_LEGACY}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1503	{SOUND_YMFPCI_LEGACY}	1	6
8	1228	{SOUND}	2	7
9	261	{SOUND_YMFPCI}	2	8
# END BDD 3471 (T 6 291)

# BEGIN BDD 3472 (T 6 292)
BDD tree for {SERIAL_NONSTANDARD} || (!(false) || ({SPECIALIX})) && (!({SPECIALIX}) || (false))
Variables: 3886. 
Variable ordering: 2837, 2953
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2953	{SPECIALIX}	1	0
3	2837	{SERIAL_NONSTANDARD}	2	1
# END BDD 3472 (T 6 292)

# BEGIN BDD 3473 (T 6 293)
BDD tree for {SPECIALIX} || (!(false) || ({SPECIALIX_RTSCTS})) && (!({SPECIALIX_RTSCTS}) || (false))
Variables: 3886. 
Variable ordering: 945, 2953
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2953	{SPECIALIX}	0	1
3	945	{SPECIALIX_RTSCTS}	1	2
# END BDD 3473 (T 6 293)

# BEGIN BDD 3474 (T 6 294)
BDD tree for {SERIAL_NONSTANDARD} || (!(false) || ({STALDRV})) && (!({STALDRV}) || (false))
Variables: 3886. 
Variable ordering: 1538, 2837
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2837	{SERIAL_NONSTANDARD}	0	1
3	1538	{STALDRV}	1	2
# END BDD 3474 (T 6 294)

# BEGIN BDD 3475 (T 6 295)
BDD tree for {STALDRV} && {BROKEN_ON_SMP} || (!(false) || ({STALLION})) && (!({STALLION}) || (false))
Variables: 3886. 
Variable ordering: 1292, 1538, 2982
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2982	{BROKEN_ON_SMP}	0	1
3	1538	{STALDRV}	0	2
4	1292	{STALLION}	1	3
# END BDD 3475 (T 6 295)

# BEGIN BDD 3476 (T 6 296)
BDD tree for {EXPERIMENTAL} || (!(true) || ({STANDALONE})) && (!({STANDALONE}) || (true))
Variables: 3886. 
Variable ordering: 1711, 2808
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2808	{STANDALONE}	0	1
3	1711	{EXPERIMENTAL}	2	1
# END BDD 3476 (T 6 296)

# BEGIN BDD 3477 (T 6 297)
BDD tree for {VT} && {PARISC} || (!({VT} && {PARISC}) || ({STI_CONSOLE})) && (!({STI_CONSOLE}) || ({VT} && {PARISC}))
Variables: 3886. 
Variable ordering: 809, 1788, 2575
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1788	{STI_CONSOLE}	1	0
3	2575	{PARISC}	0	1
4	1788	{STI_CONSOLE}	1	3
5	809	{VT}	2	4
# END BDD 3477 (T 6 297)

# BEGIN BDD 3478 (T 6 298)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SUPERH} || (!(false) || ({STNIC})) && (!({STNIC}) || (false))
Variables: 3886. 
Variable ordering: 1272, 2056, 2196, 2228, 2504
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2504	{STNIC}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1272	{SUPERH}	2	5
# END BDD 3478 (T 6 298)

# BEGIN BDD 3479 (T 6 299)
BDD tree for (!({SMP} && {MODULE_UNLOAD} || {HOTPLUG_CPU}) || ({STOP_MACHINE})) && (!({STOP_MACHINE}) || ({SMP} && {MODULE_UNLOAD} || {HOTPLUG_CPU}))
Variables: 3886. 
Variable ordering: 148, 607, 888, 1613
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1613	{STOP_MACHINE}	1	0
3	1613	{STOP_MACHINE}	0	1
4	888	{HOTPLUG_CPU}	2	3
5	607	{SMP}	4	3
6	148	{MODULE_UNLOAD}	4	5
# END BDD 3479 (T 6 299)

# BEGIN BDD 3480 (T 6 300)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {INET} || (!(false) || ({STRIP})) && (!({STRIP}) || (false))
Variables: 3886. 
Variable ordering: 468, 2196, 2228, 3042, 3120
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3120	{STRIP}	1	0
3	3042	{INET}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	468	{NET_RADIO}	2	5
# END BDD 3480 (T 6 300)

# BEGIN BDD 3481 (T 6 301)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SUN3} || {SUN3X} || (!(false) || ({SUN3LANCE})) && (!({SUN3LANCE}) || (false))
Variables: 3886. 
Variable ordering: 1479, 1498, 2056, 2196, 2228, 2939
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2939	{SUN3LANCE}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1498	{SUN3}	2	5
7	1479	{SUN3X}	6	5
# END BDD 3481 (T 6 301)

# BEGIN BDD 3482 (T 6 302)
BDD tree for {SUN3X} && {SCSI} || (!(false) || ({SUN3X_ESP})) && (!({SUN3X_ESP}) || (false))
Variables: 3886. 
Variable ordering: 1479, 2157, 2567
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2157	{SUN3X_ESP}	1	0
3	2567	{SCSI}	0	1
4	2157	{SUN3X_ESP}	1	3
5	1479	{SUN3X}	2	4
# END BDD 3482 (T 6 302)

# BEGIN BDD 3483 (T 6 303)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SUN3} || (!(false) || ({SUN3_82586})) && (!({SUN3_82586}) || (false))
Variables: 3886. 
Variable ordering: 1498, 1708, 2056, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1708	{SUN3_82586}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1708	{SUN3_82586}	1	5
7	1498	{SUN3}	2	6
# END BDD 3483 (T 6 303)

# BEGIN BDD 3484 (T 6 304)
BDD tree for {SUN3} && {SCSI} && {BROKEN} || (!(false) || ({SUN3_SCSI})) && (!({SUN3_SCSI}) || (false))
Variables: 3886. 
Variable ordering: 1498, 2059, 2511, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2511	{SUN3_SCSI}	1	0
3	2567	{SCSI}	0	1
4	2511	{SUN3_SCSI}	1	3
5	2059	{BROKEN}	2	4
6	1498	{SUN3}	2	5
# END BDD 3484 (T 6 304)

# BEGIN BDD 3485 (T 6 305)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS} && {EXPERIMENTAL} || (!(false) || ({SUNBMAC})) && (!({SUNBMAC}) || (false))
Variables: 3886. 
Variable ordering: 517, 1711, 2056, 2196, 2228, 3105
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3105	{SBUS}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1711	{EXPERIMENTAL}	0	5
7	517	{SUNBMAC}	1	6
# END BDD 3485 (T 6 305)

# BEGIN BDD 3486 (T 6 306)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({SUNDANCE})) && (!({SUNDANCE}) || (false))
Variables: 3886. 
Variable ordering: 210, 1813, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1813	{SUNDANCE}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1813	{SUNDANCE}	1	5
7	210	{PCI}	2	6
# END BDD 3486 (T 6 306)

# BEGIN BDD 3487 (T 6 307)
BDD tree for {NETDEVICES} && {UML} && {SUNDANCE} || (!(false) || ({SUNDANCE_MMIO})) && (!({SUNDANCE_MMIO}) || (false))
Variables: 3886. 
Variable ordering: 1506, 1813, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	1813	{SUNDANCE}	0	3
5	1506	{SUNDANCE_MMIO}	1	4
# END BDD 3487 (T 6 307)

# BEGIN BDD 3488 (T 6 308)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || (!(false) || ({SUNGEM})) && (!({SUNGEM}) || (false))
Variables: 3886. 
Variable ordering: 210, 287, 2056, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	287	{SUNGEM}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	287	{SUNGEM}	1	5
7	210	{PCI}	2	6
# END BDD 3488 (T 6 308)

# BEGIN BDD 3489 (T 6 309)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS} || (!(false) || ({SUNLANCE})) && (!({SUNLANCE}) || (false))
Variables: 3886. 
Variable ordering: 762, 2056, 2196, 2228, 3105
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3105	{SBUS}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	762	{SUNLANCE}	1	5
# END BDD 3489 (T 6 309)

# BEGIN BDD 3490 (T 6 310)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {SBUS} || (!(false) || ({SUNQE})) && (!({SUNQE}) || (false))
Variables: 3886. 
Variable ordering: 355, 2056, 2196, 2228, 3105
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3105	{SBUS}	0	1
3	2228	{UML}	0	2
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	355	{SUNQE}	1	5
# END BDD 3490 (T 6 310)

# BEGIN BDD 3491 (T 6 311)
BDD tree for (!({NFS_FS} && {NET} && {INET} || {NFSD} && {NET} && {INET}) || ({SUNRPC})) && (!({SUNRPC}) || ({NFS_FS} && {NET} && {INET} || {NFSD} && {NET} && {INET}))
Variables: 3886. 
Variable ordering: 75, 1371, 1948, 2539, 3042
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2539	{SUNRPC}	1	0
3	3042	{INET}	1	0
4	3042	{INET}	0	1
5	2539	{SUNRPC}	3	4
6	1948	{NFSD}	2	5
7	1371	{NET}	2	6
8	1371	{NET}	2	5
9	75	{NFS_FS}	7	8
# END BDD 3491 (T 6 311)

# BEGIN BDD 3492 (T 6 312)
BDD tree for (!({RPCSEC_GSS_SPKM3} && {NET} && {SUNRPC} && {EXPERIMENTAL} || {RPCSEC_GSS_KRB5} && {NET} && {SUNRPC} && {EXPERIMENTAL}) || ({SUNRPC_GSS})) && (!({SUNRPC_GSS}) || ({RPCSEC_GSS_SPKM3} && {NET} && {SUNRPC} && {EXPERIMENTAL} || {RPCSEC_GSS_KRB5} && {NET} && {SUNRPC} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 377, 1371, 1648, 1711, 1980, 2539
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1980	{SUNRPC_GSS}	1	0
3	2539	{SUNRPC}	1	0
4	2539	{SUNRPC}	0	1
5	1980	{SUNRPC_GSS}	3	4
6	1711	{EXPERIMENTAL}	2	5
7	1648	{RPCSEC_GSS_SPKM3}	2	6
8	1371	{NET}	2	7
9	1371	{NET}	2	6
10	377	{RPCSEC_GSS_KRB5}	8	9
# END BDD 3492 (T 6 312)

# BEGIN BDD 3493 (T 6 313)
BDD tree for {PARTITION_ADVANCED} || (!({SPARC32} || {SPARC64} || {SUN3} || {SUN3X}) || ({SUN_PARTITION})) && (!({SUN_PARTITION}) || ({SPARC32} || {SPARC64} || {SUN3} || {SUN3X}))
Variables: 3886. 
Variable ordering: 1479, 1498, 2016, 2407, 2470, 3363
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3363	{SUN_PARTITION}	1	0
3	3363	{SUN_PARTITION}	0	1
4	2470	{SPARC64}	2	3
5	2407	{SPARC32}	4	3
6	2016	{PARTITION_ADVANCED}	5	1
7	2016	{PARTITION_ADVANCED}	3	1
8	1498	{SUN3}	6	7
9	1479	{SUN3X}	8	7
# END BDD 3493 (T 6 313)

# BEGIN BDD 3494 (T 6 314)
BDD tree for {MMU} || (!({MMU}) || ({SWAP})) && (!({SWAP}) || ({MMU}))
Variables: 3886. 
Variable ordering: 1480, 2449
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2449	{SWAP}	1	0
3	1480	{MMU}	2	1
# END BDD 3494 (T 6 314)

# BEGIN BDD 3495 (T 6 315)
BDD tree for {SERIAL_NONSTANDARD} || (!(false) || ({SX})) && (!({SX}) || (false))
Variables: 3886. 
Variable ordering: 2323, 2837
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2837	{SERIAL_NONSTANDARD}	0	1
3	2323	{SX}	1	2
# END BDD 3495 (T 6 315)

# BEGIN BDD 3496 (T 6 316)
BDD tree for {SERIAL_NONSTANDARD} && {PCI} && {ISA_DMA_API} || (!(false) || ({SYNCLINK})) && (!({SYNCLINK}) || (false))
Variables: 3886. 
Variable ordering: 210, 966, 2837, 3257
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	966	{SYNCLINK}	1	0
3	3257	{ISA_DMA_API}	0	1
4	2837	{SERIAL_NONSTANDARD}	0	3
5	966	{SYNCLINK}	1	4
6	210	{PCI}	2	5
# END BDD 3496 (T 6 316)

# BEGIN BDD 3497 (T 6 317)
BDD tree for {SERIAL_NONSTANDARD} || (!(false) || ({SYNCLINKMP})) && (!({SYNCLINKMP}) || (false))
Variables: 3886. 
Variable ordering: 419, 2837
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2837	{SERIAL_NONSTANDARD}	0	1
3	419	{SYNCLINKMP}	1	2
# END BDD 3497 (T 6 317)

# BEGIN BDD 3498 (T 6 318)
BDD tree for {HOTPLUG} && {PCMCIA} || (!(false) || ({SYNCLINK_CS})) && (!({SYNCLINK_CS}) || (false))
Variables: 3886. 
Variable ordering: 290, 1003, 2001
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2001	{PCMCIA}	0	1
3	1003	{HOTPLUG}	0	2
4	290	{SYNCLINK_CS}	1	3
# END BDD 3498 (T 6 318)

# BEGIN BDD 3499 (T 6 319)
BDD tree for {NETDEVICES} && {WAN} || (!(false) || ({SYNCLINK_SYNCPPP})) && (!({SYNCLINK_SYNCPPP}) || (false))
Variables: 3886. 
Variable ordering: 2182, 2196, 2304
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2304	{WAN}	0	1
3	2196	{NETDEVICES}	0	2
4	2182	{SYNCLINK_SYNCPPP}	1	3
# END BDD 3499 (T 6 319)

# BEGIN BDD 3500 (T 6 320)
BDD tree for {NET} && {INET} || (!(false) || ({SYN_COOKIES})) && (!({SYN_COOKIES}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2025, 3042
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2025	{SYN_COOKIES}	1	0
3	3042	{INET}	0	1
4	2025	{SYN_COOKIES}	1	3
5	1371	{NET}	2	4
# END BDD 3500 (T 6 320)

# BEGIN BDD 3501 (T 6 321)
BDD tree for {EMBEDDED} || (!(true) || ({SYSFS})) && (!({SYSFS}) || (true))
Variables: 3886. 
Variable ordering: 538, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	538	{SYSFS}	2	1
# END BDD 3501 (T 6 321)

# BEGIN BDD 3502 (T 6 322)
BDD tree for {MMU} || (!(false) || ({SYSVIPC})) && (!({SYSVIPC}) || (false))
Variables: 3886. 
Variable ordering: 78, 1480
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1480	{MMU}	0	1
3	78	{SYSVIPC}	1	2
# END BDD 3502 (T 6 322)

# BEGIN BDD 3503 (T 6 323)
BDD tree for {TANBAC_TB0229} || (!(false) || ({TANBAC_TB0219})) && (!({TANBAC_TB0219}) || (false))
Variables: 3886. 
Variable ordering: 393, 1578
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1578	{TANBAC_TB0229}	0	1
3	393	{TANBAC_TB0219}	1	2
# END BDD 3503 (T 6 323)

# BEGIN BDD 3504 (T 6 324)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} && {TOSHIBA_JMR3927} || (!(false) || ({TC35815})) && (!({TC35815}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2580, 2587, 3112
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3112	{TC35815}	1	0
3	2587	{NET_PCI}	2	1
4	2580	{TOSHIBA_JMR3927}	2	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	210	{PCI}	2	6
# END BDD 3504 (T 6 324)

# BEGIN BDD 3505 (T 6 325)
BDD tree for {TCG_TPM} || (!(false) || ({TCG_ATMEL})) && (!({TCG_ATMEL}) || (false))
Variables: 3886. 
Variable ordering: 1209, 1541
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1541	{TCG_ATMEL}	1	0
3	1209	{TCG_TPM}	2	1
# END BDD 3505 (T 6 325)

# BEGIN BDD 3506 (T 6 326)
BDD tree for {TCG_TPM} || (!(false) || ({TCG_NSC})) && (!({TCG_NSC}) || (false))
Variables: 3886. 
Variable ordering: 1209, 2181
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2181	{TCG_NSC}	1	0
3	1209	{TCG_TPM}	2	1
# END BDD 3506 (T 6 326)

# BEGIN BDD 3507 (T 6 327)
BDD tree for {EXPERIMENTAL} && {PCI} || (!(false) || ({TCG_TPM})) && (!({TCG_TPM}) || (false))
Variables: 3886. 
Variable ordering: 210, 1209, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1209	{TCG_TPM}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1209	{TCG_TPM}	1	3
5	210	{PCI}	2	4
# END BDD 3507 (T 6 327)

# BEGIN BDD 3508 (T 6 328)
BDD tree for {PCCARD} && {PCMCIA} || (!(false) || ({TCIC})) && (!({TCIC}) || (false))
Variables: 3886. 
Variable ordering: 63, 166, 2001
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2001	{PCMCIA}	0	1
3	166	{PCCARD}	0	2
4	63	{TCIC}	1	3
# END BDD 3508 (T 6 328)

# BEGIN BDD 3509 (T 6 329)
BDD tree for {DONGLE} && {IRDA} || (!(false) || ({TEKRAM_DONGLE})) && (!({TEKRAM_DONGLE}) || (false))
Variables: 3886. 
Variable ordering: 29, 858, 3242
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	858	{DONGLE}	0	2
4	29	{TEKRAM_DONGLE}	1	3
# END BDD 3509 (T 6 329)

# BEGIN BDD 3510 (T 6 330)
BDD tree for {DONGLE_OLD} && {IRDA} || (!(false) || ({TEKRAM_DONGLE_OLD})) && (!({TEKRAM_DONGLE_OLD}) || (false))
Variables: 3886. 
Variable ordering: 324, 1263, 3242
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1263	{TEKRAM_DONGLE_OLD}	1	0
3	3242	{IRDA}	0	1
4	1263	{TEKRAM_DONGLE_OLD}	1	3
5	324	{DONGLE_OLD}	2	4
# END BDD 3510 (T 6 330)

# BEGIN BDD 3511 (T 6 331)
BDD tree for {PPC} || {MAC} && {I2C} && {I2C_KEYWEST} && {PPC_PMAC} && {PPC_PMAC64} || (!(false) || ({THERM_ADT746X})) && (!({THERM_ADT746X}) || (false))
Variables: 3886. 
Variable ordering: 76, 856, 1032, 1505, 1982, 2673, 2869
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2869	{I2C_KEYWEST}	0	1
3	2673	{PPC}	0	2
4	1982	{PPC_PMAC64}	0	3
5	1505	{PPC_PMAC}	0	4
6	1032	{I2C}	0	5
7	856	{THERM_ADT746X}	1	6
8	1982	{PPC_PMAC64}	0	2
9	1505	{PPC_PMAC}	0	8
10	1032	{I2C}	0	9
11	856	{THERM_ADT746X}	1	10
12	76	{MAC}	7	11
# END BDD 3511 (T 6 331)

# BEGIN BDD 3512 (T 6 332)
BDD tree for {PPC} || {MAC} && {I2C} && {I2C_KEYWEST} && {PPC_PMAC64} || (!(false) || ({THERM_PM72})) && (!({THERM_PM72}) || (false))
Variables: 3886. 
Variable ordering: 76, 1032, 1982, 2673, 2869, 2994
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2994	{THERM_PM72}	1	0
3	2869	{I2C_KEYWEST}	2	1
4	2673	{PPC}	2	3
5	1982	{PPC_PMAC64}	2	4
6	1032	{I2C}	2	5
7	1982	{PPC_PMAC64}	2	3
8	1032	{I2C}	2	7
9	76	{MAC}	6	8
# END BDD 3512 (T 6 332)

# BEGIN BDD 3513 (T 6 333)
BDD tree for {PPC} || {MAC} && {I2C} && {I2C_KEYWEST} && {PPC_PMAC} && {PPC_PMAC64} || (!(false) || ({THERM_WINDTUNNEL})) && (!({THERM_WINDTUNNEL}) || (false))
Variables: 3886. 
Variable ordering: 76, 94, 1032, 1505, 1982, 2673, 2869
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2869	{I2C_KEYWEST}	0	1
3	2673	{PPC}	0	2
4	1982	{PPC_PMAC64}	0	3
5	1505	{PPC_PMAC}	0	4
6	1032	{I2C}	0	5
7	94	{THERM_WINDTUNNEL}	1	6
8	1982	{PPC_PMAC64}	0	2
9	1505	{PPC_PMAC}	0	8
10	1032	{I2C}	0	9
11	94	{THERM_WINDTUNNEL}	1	10
12	76	{MAC}	7	11
# END BDD 3513 (T 6 333)

# BEGIN BDD 3514 (T 6 334)
BDD tree for {HID_FF} && {EXPERIMENTAL} || (!(false) || ({THRUSTMASTER_FF})) && (!({THRUSTMASTER_FF}) || (false))
Variables: 3886. 
Variable ordering: 769, 1615, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1615	{THRUSTMASTER_FF}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1615	{THRUSTMASTER_FF}	1	3
5	769	{HID_FF}	2	4
# END BDD 3514 (T 6 334)

# BEGIN BDD 3515 (T 6 335)
BDD tree for {NETDEVICES} && {UML} && {PCI} || (!(false) || ({TIGON3})) && (!({TIGON3}) || (false))
Variables: 3886. 
Variable ordering: 210, 2145, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2145	{TIGON3}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2145	{TIGON3}	1	4
6	210	{PCI}	2	5
# END BDD 3515 (T 6 335)

# BEGIN BDD 3516 (T 6 336)
BDD tree for (!({SHMEM}) || ({TINY_SHMEM})) && (!({TINY_SHMEM}) || ({SHMEM}))
Variables: 3886. 
Variable ordering: 928, 3304
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3304	{TINY_SHMEM}	1	0
3	3304	{TINY_SHMEM}	0	1
4	928	{SHMEM}	2	3
# END BDD 3516 (T 6 336)

# BEGIN BDD 3517 (T 6 337)
BDD tree for {PARPORT} || (!(false) || ({TIPAR})) && (!({TIPAR}) || (false))
Variables: 3886. 
Variable ordering: 863, 1872
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1872	{TIPAR}	1	0
3	863	{PARPORT}	2	1
# END BDD 3517 (T 6 337)

# BEGIN BDD 3518 (T 6 338)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || {EISA} && {64BIT} || (!(false) || ({TLAN})) && (!({TLAN}) || (false))
Variables: 3886. 
Variable ordering: 210, 1262, 1442, 2196, 2228, 2271, 2587
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1442	{TLAN}	1	0
3	2587	{NET_PCI}	0	1
4	2271	{64BIT}	0	3
5	2228	{UML}	0	4
6	2196	{NETDEVICES}	0	5
7	1442	{TLAN}	1	6
8	1262	{EISA}	2	7
9	210	{PCI}	8	7
# END BDD 3518 (T 6 338)

# BEGIN BDD 3519 (T 6 339)
BDD tree for {UML} && {NETDEVICES} && {PCI} && {HERMES} && {EXPERIMENTAL} || (!(false) || ({TMD_HERMES})) && (!({TMD_HERMES}) || (false))
Variables: 3886. 
Variable ordering: 210, 1711, 2196, 2228, 3075, 3209
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3075	{TMD_HERMES}	1	0
3	3209	{HERMES}	0	1
4	3075	{TMD_HERMES}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	210	{PCI}	2	7
# END BDD 3519 (T 6 339)

# BEGIN BDD 3520 (T 6 340)
BDD tree for {TMPFS_XATTR} || (!(false) || ({TMPFS_SECURITY})) && (!({TMPFS_SECURITY}) || (false))
Variables: 3886. 
Variable ordering: 841, 2351
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2351	{TMPFS_XATTR}	0	1
3	841	{TMPFS_SECURITY}	1	2
# END BDD 3520 (T 6 340)

# BEGIN BDD 3521 (T 6 341)
BDD tree for {TMPFS} || (!(false) || ({TMPFS_XATTR})) && (!({TMPFS_XATTR}) || (false))
Variables: 3886. 
Variable ordering: 845, 2351
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2351	{TMPFS_XATTR}	1	0
3	845	{TMPFS}	2	1
# END BDD 3521 (T 6 341)

# BEGIN BDD 3522 (T 6 342)
BDD tree for {UML} && {NETDEVICES} && {TR} && {PCI} || {ISA} || (!(false) || ({TMS380TR})) && (!({TMS380TR}) || (false))
Variables: 3886. 
Variable ordering: 210, 239, 1185, 2196, 2228, 2864
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2864	{TMS380TR}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1185	{ISA}	2	4
6	239	{TR}	2	5
7	239	{TR}	2	4
8	210	{PCI}	6	7
# END BDD 3522 (T 6 342)

# BEGIN BDD 3523 (T 6 343)
BDD tree for {UML} && {NETDEVICES} && {TR} && {TMS380TR} && {PCI} || (!(false) || ({TMSPCI})) && (!({TMSPCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 239, 1331, 2196, 2228, 2864
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1331	{TMSPCI}	1	0
3	2864	{TMS380TR}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1331	{TMSPCI}	1	5
7	239	{TR}	2	6
8	210	{PCI}	2	7
# END BDD 3523 (T 6 343)

# BEGIN BDD 3524 (T 6 344)
BDD tree for {IRDA} && {PCI} && {64BIT} || (!(false) || ({TOSHIBA_FIR})) && (!({TOSHIBA_FIR}) || (false))
Variables: 3886. 
Variable ordering: 210, 2271, 3061, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3061	{TOSHIBA_FIR}	1	0
3	3242	{IRDA}	0	1
4	3061	{TOSHIBA_FIR}	1	3
5	2271	{64BIT}	2	4
6	210	{PCI}	2	5
# END BDD 3524 (T 6 344)

# BEGIN BDD 3525 (T 6 345)
BDD tree for {INPUT} && {INPUT_TOUCHSCREEN} && {SA1100_BITSY} || (!(false) || ({TOUCHSCREEN_BITSY})) && (!({TOUCHSCREEN_BITSY}) || (false))
Variables: 3886. 
Variable ordering: 2026, 2638, 2793, 2830
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2793	{INPUT_TOUCHSCREEN}	0	2
4	2638	{SA1100_BITSY}	0	3
5	2026	{TOUCHSCREEN_BITSY}	1	4
# END BDD 3525 (T 6 345)

# BEGIN BDD 3526 (T 6 346)
BDD tree for {INPUT} && {INPUT_TOUCHSCREEN} && {PXA_SHARPSL} || (!({INPUT} && {INPUT_TOUCHSCREEN} && {PXA_SHARPSL}) || ({TOUCHSCREEN_CORGI})) && (!({TOUCHSCREEN_CORGI}) || ({INPUT} && {INPUT_TOUCHSCREEN} && {PXA_SHARPSL}))
Variables: 3886. 
Variable ordering: 1186, 2793, 2830, 3359
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3359	{TOUCHSCREEN_CORGI}	1	0
3	2830	{INPUT}	2	1
4	2793	{INPUT_TOUCHSCREEN}	2	3
5	1186	{PXA_SHARPSL}	2	4
# END BDD 3526 (T 6 346)

# BEGIN BDD 3527 (T 6 347)
BDD tree for {INPUT} && {INPUT_TOUCHSCREEN} || (!(false) || ({TOUCHSCREEN_ELO})) && (!({TOUCHSCREEN_ELO}) || (false))
Variables: 3886. 
Variable ordering: 122, 2793, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2793	{INPUT_TOUCHSCREEN}	0	2
4	122	{TOUCHSCREEN_ELO}	1	3
# END BDD 3527 (T 6 347)

# BEGIN BDD 3528 (T 6 348)
BDD tree for {INPUT} && {INPUT_TOUCHSCREEN} || (!(false) || ({TOUCHSCREEN_GUNZE})) && (!({TOUCHSCREEN_GUNZE}) || (false))
Variables: 3886. 
Variable ordering: 2769, 2793, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2793	{INPUT_TOUCHSCREEN}	0	2
4	2769	{TOUCHSCREEN_GUNZE}	1	3
# END BDD 3528 (T 6 348)

# BEGIN BDD 3529 (T 6 349)
BDD tree for {INPUT} && {INPUT_TOUCHSCREEN} && {SH_HP600} && {SH_ADC} || (!(false) || ({TOUCHSCREEN_HP600})) && (!({TOUCHSCREEN_HP600}) || (false))
Variables: 3886. 
Variable ordering: 978, 1445, 2187, 2793, 2830
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2793	{INPUT_TOUCHSCREEN}	0	2
4	2187	{SH_ADC}	0	3
5	1445	{SH_HP600}	0	4
6	978	{TOUCHSCREEN_HP600}	1	5
# END BDD 3529 (T 6 349)

# BEGIN BDD 3530 (T 6 350)
BDD tree for {INPUT} && {INPUT_TOUCHSCREEN} || (!(false) || ({TOUCHSCREEN_MK712})) && (!({TOUCHSCREEN_MK712}) || (false))
Variables: 3886. 
Variable ordering: 606, 2793, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2793	{INPUT_TOUCHSCREEN}	0	2
4	606	{TOUCHSCREEN_MK712}	1	3
# END BDD 3530 (T 6 350)

# BEGIN BDD 3531 (T 6 351)
BDD tree for {INPUT} && {INPUT_TOUCHSCREEN} || (!(false) || ({TOUCHSCREEN_MTOUCH})) && (!({TOUCHSCREEN_MTOUCH}) || (false))
Variables: 3886. 
Variable ordering: 2715, 2793, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2793	{INPUT_TOUCHSCREEN}	0	2
4	2715	{TOUCHSCREEN_MTOUCH}	1	3
# END BDD 3531 (T 6 351)

# BEGIN BDD 3532 (T 6 352)
BDD tree for {UML} && {NETDEVICES} && {PCI} || {ISA} || {MCA} || {CCW} || (!(false) || ({TR})) && (!({TR}) || (false))
Variables: 3886. 
Variable ordering: 210, 239, 360, 1185, 1885, 2196, 2228
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	1885	{CCW}	0	3
5	1185	{ISA}	4	3
6	360	{MCA}	5	3
7	239	{TR}	1	6
8	239	{TR}	1	3
9	210	{PCI}	7	8
# END BDD 3532 (T 6 352)

# BEGIN BDD 3533 (T 6 353)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {TRIX_HAVE_BOOT} || (!({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {TRIX_HAVE_BOOT}) || ({TRIX_BOOT_FILE})) && (!({TRIX_BOOT_FILE}) || ({M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {TRIX_HAVE_BOOT}))
Variables: 3886. 
Variable ordering: 724, 1228, 2059, 2407, 2468, 2470, 2770
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2468	{TRIX_BOOT_FILE}	1	0
3	2770	{M68K}	0	1
4	2470	{SPARC64}	0	3
5	2468	{TRIX_BOOT_FILE}	1	4
6	2407	{SPARC32}	2	5
7	2468	{TRIX_BOOT_FILE}	1	3
8	2059	{BROKEN}	6	7
9	1228	{SOUND}	2	8
10	724	{TRIX_HAVE_BOOT}	2	9
# END BDD 3533 (T 6 353)

# BEGIN BDD 3534 (T 6 354)
BDD tree for {M68K} && {SOUND} && {BROKEN} || {SPARC32} && {SPARC64} && {SOUND_TRIX} && {STANDALONE} || (!(false) || ({TRIX_HAVE_BOOT})) && (!({TRIX_HAVE_BOOT}) || (false))
Variables: 3886. 
Variable ordering: 724, 849, 1228, 2059, 2407, 2470, 2770, 2808
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2808	{STANDALONE}	0	1
3	2770	{M68K}	0	2
4	2470	{SPARC64}	0	3
5	2407	{SPARC32}	0	4
6	2059	{BROKEN}	5	3
7	1228	{SOUND}	0	6
8	849	{SOUND_TRIX}	0	7
9	724	{TRIX_HAVE_BOOT}	1	8
# END BDD 3534 (T 6 354)

# BEGIN BDD 3535 (T 6 355)
BDD tree for {SCSI} && {ATARI_SCSI} && {HADES} || (!(false) || ({TT_DMA_EMUL})) && (!({TT_DMA_EMUL}) || (false))
Variables: 3886. 
Variable ordering: 297, 651, 1831, 2567
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	651	{TT_DMA_EMUL}	1	0
3	2567	{SCSI}	0	1
4	1831	{HADES}	0	3
5	651	{TT_DMA_EMUL}	1	4
6	297	{ATARI_SCSI}	2	5
# END BDD 3535 (T 6 355)

# BEGIN BDD 3536 (T 6 356)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI} || (!(false) || ({TULIP})) && (!({TULIP}) || (false))
Variables: 3886. 
Variable ordering: 210, 594, 1262, 1679, 2056, 2196, 2228, 2340
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	594	{TULIP}	1	0
3	2340	{NET_TULIP}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2056	{NET_ETHERNET}	0	5
7	594	{TULIP}	1	6
8	210	{PCI}	2	7
# END BDD 3536 (T 6 356)

# BEGIN BDD 3537 (T 6 357)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {TULIP} || (!(false) || ({TULIP_MMIO})) && (!({TULIP_MMIO}) || (false))
Variables: 3886. 
Variable ordering: 210, 594, 1262, 1679, 2056, 2196, 2228, 3316
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3316	{TULIP_MMIO}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	2056	{NET_ETHERNET}	2	4
6	1679	{CARDBUS}	2	5
7	1262	{EISA}	6	5
8	594	{TULIP}	2	7
9	594	{TULIP}	2	5
10	210	{PCI}	8	9
# END BDD 3537 (T 6 357)

# BEGIN BDD 3538 (T 6 358)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {TULIP} && {EXPERIMENTAL} || (!(false) || ({TULIP_MWI})) && (!({TULIP_MWI}) || (false))
Variables: 3886. 
Variable ordering: 210, 594, 1262, 1679, 1711, 2056, 2134, 2196, 2228
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2134	{TULIP_MWI}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2134	{TULIP_MWI}	1	4
6	2056	{NET_ETHERNET}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1679	{CARDBUS}	2	7
9	1262	{EISA}	8	7
10	594	{TULIP}	2	9
11	594	{TULIP}	2	7
12	210	{PCI}	10	11
# END BDD 3538 (T 6 358)

# BEGIN BDD 3539 (T 6 359)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {TULIP} || (!(false) || ({TULIP_NAPI})) && (!({TULIP_NAPI}) || (false))
Variables: 3886. 
Variable ordering: 210, 594, 1262, 1679, 1783, 2056, 2196, 2228
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1783	{TULIP_NAPI}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1783	{TULIP_NAPI}	1	5
7	1679	{CARDBUS}	2	6
8	1262	{EISA}	7	6
9	594	{TULIP}	2	8
10	594	{TULIP}	2	6
11	210	{PCI}	9	10
# END BDD 3539 (T 6 359)

# BEGIN BDD 3540 (T 6 360)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {TULIP_NAPI} || (!(false) || ({TULIP_NAPI_HW_MITIGATION})) && (!({TULIP_NAPI_HW_MITIGATION}) || (false))
Variables: 3886. 
Variable ordering: 210, 447, 1262, 1679, 1783, 2056, 2196, 2228
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	2056	{NET_ETHERNET}	0	3
5	1783	{TULIP_NAPI}	0	4
6	1679	{CARDBUS}	0	5
7	1262	{EISA}	6	5
8	447	{TULIP_NAPI_HW_MITIGATION}	1	7
9	447	{TULIP_NAPI_HW_MITIGATION}	1	5
10	210	{PCI}	8	9
# END BDD 3540 (T 6 360)

# BEGIN BDD 3541 (T 6 361)
BDD tree for {NETDEVICES} || (!(false) || ({TUN})) && (!({TUN}) || (false))
Variables: 3886. 
Variable ordering: 983, 2196
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2196	{NETDEVICES}	0	1
3	983	{TUN}	1	2
# END BDD 3541 (T 6 361)

# BEGIN BDD 3542 (T 6 362)
BDD tree for {VIDEO_DEV} && {I2C} || (!(false) || ({TUNER_3036})) && (!({TUNER_3036}) || (false))
Variables: 3886. 
Variable ordering: 619, 1032, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1032	{I2C}	0	2
4	619	{TUNER_3036}	1	3
# END BDD 3542 (T 6 362)

# BEGIN BDD 3543 (T 6 363)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {PCI} || (!(false) || ({TYPHOON})) && (!({TYPHOON}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2756, 2931
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2756	{TYPHOON}	1	0
3	2931	{NET_VENDOR_3COM}	0	1
4	2756	{TYPHOON}	1	3
5	2228	{UML}	2	4
6	2196	{NETDEVICES}	2	5
7	210	{PCI}	2	6
# END BDD 3543 (T 6 363)

# BEGIN BDD 3544 (T 6 364)
BDD tree for (!(false) || ({UDF_NLS})) && (!({UDF_NLS}) || ({UDF_FS} && {NLS} || {UDF_FS} && {NLS}))
Variables: 3886. 
Variable ordering: 127, 1668, 1696
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1668	{UDF_NLS}	1	0
3	1696	{UDF_FS}	0	1
4	1668	{UDF_NLS}	1	3
5	127	{NLS}	2	4
# END BDD 3544 (T 6 364)

# BEGIN BDD 3545 (T 6 365)
BDD tree for {UFS_FS} && {EXPERIMENTAL} || (!(false) || ({UFS_FS_WRITE})) && (!({UFS_FS_WRITE}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1833, 2768
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2768	{UFS_FS_WRITE}	1	0
3	1833	{UFS_FS}	2	1
4	1711	{EXPERIMENTAL}	2	3
# END BDD 3545 (T 6 365)

# BEGIN BDD 3546 (T 6 366)
BDD tree for (!(true) || ({UID16})) && (!({UID16}) || (true))
Variables: 3886. 
Variable ordering: 1005
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1005	{UID16}	0	1
# END BDD 3546 (T 6 366)

# BEGIN BDD 3547 (T 6 367)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {ISA} || (!(false) || ({ULTRA})) && (!({ULTRA}) || (false))
Variables: 3886. 
Variable ordering: 1054, 1185, 2196, 2228, 2315
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2315	{ULTRA}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1185	{ISA}	2	4
6	1054	{NET_VENDOR_SMC}	2	5
# END BDD 3547 (T 6 367)

# BEGIN BDD 3548 (T 6 368)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {EISA} || (!(false) || ({ULTRA32})) && (!({ULTRA32}) || (false))
Variables: 3886. 
Variable ordering: 216, 1054, 1262, 2196, 2228
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	1262	{EISA}	0	3
5	1054	{NET_VENDOR_SMC}	0	4
6	216	{ULTRA32}	1	5
# END BDD 3548 (T 6 368)

# BEGIN BDD 3549 (T 6 369)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {MCA} || (!(false) || ({ULTRAMCA})) && (!({ULTRAMCA}) || (false))
Variables: 3886. 
Variable ordering: 360, 1054, 2196, 2228, 2244
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2244	{ULTRAMCA}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1054	{NET_VENDOR_SMC}	2	4
6	360	{MCA}	2	5
# END BDD 3549 (T 6 369)

# BEGIN BDD 3550 (T 6 370)
BDD tree for {PARTITION_ADVANCED} || (!({MACH_DECSTATION}) || ({ULTRIX_PARTITION})) && (!({ULTRIX_PARTITION}) || ({MACH_DECSTATION}))
Variables: 3886. 
Variable ordering: 1400, 2016, 3166
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3166	{MACH_DECSTATION}	1	0
3	2016	{PARTITION_ADVANCED}	2	1
4	3166	{MACH_DECSTATION}	0	1
5	2016	{PARTITION_ADVANCED}	4	1
6	1400	{ULTRIX_PARTITION}	3	5
# END BDD 3550 (T 6 370)

# BEGIN BDD 3551 (T 6 371)
BDD tree for {NET} || (!(false) || ({UNIX})) && (!({UNIX}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2881
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2881	{UNIX}	1	0
3	1371	{NET}	2	1
# END BDD 3551 (T 6 371)

# BEGIN BDD 3552 (T 6 372)
BDD tree for {EMBEDDED} || (!(true) || ({UNIX98_PTYS})) && (!({UNIX98_PTYS}) || (true))
Variables: 3886. 
Variable ordering: 3062, 3174
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	3062	{UNIX98_PTYS}	2	1
# END BDD 3552 (T 6 372)

# BEGIN BDD 3553 (T 6 373)
BDD tree for {PARTITION_ADVANCED} && {MSDOS_PARTITION} || (!(false) || ({UNIXWARE_DISKLABEL})) && (!({UNIXWARE_DISKLABEL}) || (false))
Variables: 3886. 
Variable ordering: 2016, 2403, 2506
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2506	{UNIXWARE_DISKLABEL}	1	0
3	2403	{MSDOS_PARTITION}	2	1
4	2016	{PARTITION_ADVANCED}	2	3
# END BDD 3553 (T 6 373)

# BEGIN BDD 3554 (T 6 374)
BDD tree for {USB_ARCH_HAS_HCD} || (!(false) || ({USB})) && (!({USB}) || (false))
Variables: 3886. 
Variable ordering: 2255, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	1	0
3	2255	{USB_ARCH_HAS_HCD}	2	1
# END BDD 3554 (T 6 374)

# BEGIN BDD 3555 (T 6 375)
BDD tree for {WATCHDOG} && {USB} || (!(false) || ({USBPCWATCHDOG})) && (!({USBPCWATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 1248, 2705, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	2705	{USB}	0	2
4	1248	{USBPCWATCHDOG}	1	3
# END BDD 3555 (T 6 375)

# BEGIN BDD 3556 (T 6 376)
BDD tree for {USB} || (!(false) || ({USB_ACM})) && (!({USB_ACM}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2964
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2964	{USB_ACM}	1	0
3	2705	{USB}	2	1
# END BDD 3556 (T 6 376)

# BEGIN BDD 3557 (T 6 377)
BDD tree for {USB} && {INPUT} || (!(false) || ({USB_AIPTEK})) && (!({USB_AIPTEK}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2830, 3053
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3053	{USB_AIPTEK}	1	0
3	2830	{INPUT}	2	1
4	2705	{USB}	2	3
# END BDD 3557 (T 6 377)

# BEGIN BDD 3558 (T 6 378)
BDD tree for {USB} && {NET} && {USB_USBNET} || (!({USB} && {NET} && {USB_USBNET}) || ({USB_ALI_M5632})) && (!({USB_ALI_M5632}) || ({USB} && {NET} && {USB_USBNET}))
Variables: 3886. 
Variable ordering: 1371, 2705, 2821, 3281
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2821	{USB_ALI_M5632}	1	0
3	3281	{USB_USBNET}	0	1
4	2821	{USB_ALI_M5632}	1	3
5	2705	{USB}	2	4
6	1371	{NET}	2	5
# END BDD 3558 (T 6 378)

# BEGIN BDD 3559 (T 6 379)
BDD tree for {USB} && {NET} && {USB_USBNET} || (!({USB} && {NET} && {USB_USBNET}) || ({USB_AN2720})) && (!({USB_AN2720}) || ({USB} && {NET} && {USB_USBNET}))
Variables: 3886. 
Variable ordering: 1371, 2705, 2936, 3281
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2936	{USB_AN2720}	1	0
3	3281	{USB_USBNET}	0	1
4	2936	{USB_AN2720}	1	3
5	2705	{USB}	2	4
6	1371	{NET}	2	5
# END BDD 3559 (T 6 379)

# BEGIN BDD 3560 (T 6 380)
BDD tree for (!({USB_ARCH_HAS_OHCI} || {ARM} || {USB_ARCH_HAS_OHCI} && {ARM} && {PCI}) || ({USB_ARCH_HAS_HCD})) && (!({USB_ARCH_HAS_HCD}) || ({USB_ARCH_HAS_OHCI} || {ARM} || {USB_ARCH_HAS_OHCI} && {ARM} && {PCI}))
Variables: 3886. 
Variable ordering: 209, 210, 864, 2255
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2255	{USB_ARCH_HAS_HCD}	1	0
3	2255	{USB_ARCH_HAS_HCD}	0	1
4	864	{USB_ARCH_HAS_OHCI}	2	3
5	209	{ARM}	4	3
# END BDD 3560 (T 6 380)

# BEGIN BDD 3561 (T 6 381)
BDD tree for (!({x489} || {x490} || {x491} || {x492} || {x493} || {x494} || {x495} || {x496}) || ({USB_ARCH_HAS_OHCI})) && (!({USB_ARCH_HAS_OHCI}) || ({x489} || {x490} || {x491} || {x492} || {x493} || {x494} || {x495} || {x496}))
Variables: 3886. 
Variable ordering: 864, 3864, 3865, 3866, 3867, 3868, 3869, 3870, 3871
Vertices: 19
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3871	{x496}	1	0
3	3870	{x495}	2	0
4	3869	{x494}	3	0
5	3868	{x493}	4	0
6	3867	{x492}	5	0
7	3866	{x491}	6	0
8	3865	{x490}	7	0
9	3864	{x489}	8	0
10	3871	{x496}	0	1
11	3870	{x495}	10	1
12	3869	{x494}	11	1
13	3868	{x493}	12	1
14	3867	{x492}	13	1
15	3866	{x491}	14	1
17	3864	{x489}	16	1
16	3865	{x490}	15	1
18	864	{USB_ARCH_HAS_OHCI}	9	17
# END BDD 3561 (T 6 381)

# BEGIN BDD 3562 (T 6 382)
BDD tree for ({x489} || !({SA1111})) && (!({x489}) || {SA1111})
Variables: 3886. 
Variable ordering: 1805, 3864
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3864	{x489}	1	0
3	3864	{x489}	0	1
4	1805	{SA1111}	2	3
# END BDD 3562 (T 6 382)

# BEGIN BDD 3563 (T 6 383)
BDD tree for ({x490} || !({ARCH_OMAP})) && (!({x490}) || {ARCH_OMAP})
Variables: 3886. 
Variable ordering: 749, 3865
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3865	{x490}	1	0
3	3865	{x490}	0	1
4	749	{ARCH_OMAP}	2	3
# END BDD 3563 (T 6 383)

# BEGIN BDD 3564 (T 6 384)
BDD tree for ({x491} || !({ARCH_LH7A404})) && (!({x491}) || {ARCH_LH7A404})
Variables: 3886. 
Variable ordering: 3067, 3866
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3866	{x491}	1	0
3	3866	{x491}	0	1
4	3067	{ARCH_LH7A404}	2	3
# END BDD 3564 (T 6 384)

# BEGIN BDD 3565 (T 6 385)
BDD tree for ({x492} || !({PXA27x})) && (!({x492}) || {PXA27x})
Variables: 3886. 
Variable ordering: 135, 3867
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3867	{x492}	1	0
3	3867	{x492}	0	1
4	135	{PXA27x}	2	3
# END BDD 3565 (T 6 385)

# BEGIN BDD 3566 (T 6 386)
BDD tree for ({x493} || !({STB03xxx})) && (!({x493}) || {STB03xxx})
Variables: 3886. 
Variable ordering: 441, 3868
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3868	{x493}	1	0
3	3868	{x493}	0	1
4	441	{STB03xxx}	2	3
# END BDD 3566 (T 6 386)

# BEGIN BDD 3567 (T 6 387)
BDD tree for ({x494} || !({PPC_MPC52xx})) && (!({x494}) || {PPC_MPC52xx})
Variables: 3886. 
Variable ordering: 921, 3869
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3869	{x494}	1	0
3	3869	{x494}	0	1
4	921	{PPC_MPC52xx}	2	3
# END BDD 3567 (T 6 387)

# BEGIN BDD 3568 (T 6 388)
BDD tree for ({x495} || !({SOC_AU1X00})) && (!({x495}) || {SOC_AU1X00})
Variables: 3886. 
Variable ordering: 2584, 3870
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3870	{x495}	1	0
3	3870	{x495}	0	1
4	2584	{SOC_AU1X00}	2	3
# END BDD 3568 (T 6 388)

# BEGIN BDD 3569 (T 6 389)
BDD tree for ({x496} || !({SA1111} && {ARCH_OMAP} && {ARCH_LH7A404} && {PXA27x} && {STB03xxx} && {PPC_MPC52xx} && {SOC_AU1X00} && {PCI})) && (!({x496}) || {SA1111} && {ARCH_OMAP} && {ARCH_LH7A404} && {PXA27x} && {STB03xxx} && {PPC_MPC52xx} && {SOC_AU1X00} && {PCI})
Variables: 3886. 
Variable ordering: 135, 210, 441, 749, 921, 1805, 2584, 3067, 3871
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3871	{x496}	1	0
3	3871	{x496}	0	1
4	3067	{ARCH_LH7A404}	2	3
5	2584	{SOC_AU1X00}	2	4
6	1805	{SA1111}	2	5
7	921	{PPC_MPC52xx}	2	6
8	749	{ARCH_OMAP}	2	7
9	441	{STB03xxx}	2	8
10	210	{PCI}	2	9
11	135	{PXA27x}	2	10
# END BDD 3569 (T 6 389)

# BEGIN BDD 3570 (T 6 390)
BDD tree for {USB} && {NET} && {USB_USBNET} || (!({USB} && {NET} && {USB_USBNET}) || ({USB_ARMLINUX})) && (!({USB_ARMLINUX}) || ({USB} && {NET} && {USB_USBNET}))
Variables: 3886. 
Variable ordering: 1260, 1371, 2705, 3281
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3281	{USB_USBNET}	0	1
3	2705	{USB}	0	2
4	1371	{NET}	0	3
5	1260	{USB_ARMLINUX}	1	4
# END BDD 3570 (T 6 390)

# BEGIN BDD 3571 (T 6 391)
BDD tree for {USB} && {INPUT} || (!(false) || ({USB_ATI_REMOTE})) && (!({USB_ATI_REMOTE}) || (false))
Variables: 3886. 
Variable ordering: 1453, 2705, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2705	{USB}	0	2
4	1453	{USB_ATI_REMOTE}	1	3
# END BDD 3571 (T 6 391)

# BEGIN BDD 3572 (T 6 392)
BDD tree for {USB} && {ATM} || (!({USB_SPEEDTOUCH} && {USB} && {ATM}) || ({USB_ATM})) && (!({USB_ATM}) || ({USB_SPEEDTOUCH} && {USB} && {ATM}))
Variables: 3886. 
Variable ordering: 2089, 2588, 2705, 3297
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2705	{USB}	0	2
4	2588	{USB_ATM}	1	3
# END BDD 3572 (T 6 392)

# BEGIN BDD 3573 (T 6 393)
BDD tree for {USB} && {SOUND} || (!(false) || ({USB_AUDIO})) && (!({USB_AUDIO}) || (false))
Variables: 3886. 
Variable ordering: 1228, 2705, 2834
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2834	{USB_AUDIO}	1	0
3	2705	{USB}	2	1
4	1228	{SOUND}	2	3
# END BDD 3573 (T 6 393)

# BEGIN BDD 3574 (T 6 394)
BDD tree for {USB} && {EXPERIMENTAL} || (!(false) || ({USB_AUERSWALD})) && (!({USB_AUERSWALD}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2705, 3208
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3208	{USB_AUERSWALD}	1	0
3	2705	{USB}	2	1
4	1711	{EXPERIMENTAL}	2	3
# END BDD 3574 (T 6 394)

# BEGIN BDD 3575 (T 6 395)
BDD tree for {USB} && {NET} && {USB_USBNET} && {NET_ETHERNET} || (!({USB} && {NET} && {USB_USBNET} && {NET_ETHERNET}) || ({USB_AX8817X})) && (!({USB_AX8817X}) || ({USB} && {NET} && {USB_USBNET} && {NET_ETHERNET}))
Variables: 3886. 
Variable ordering: 1371, 1449, 2056, 2705, 3281
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1449	{USB_AX8817X}	1	0
3	3281	{USB_USBNET}	0	1
4	2705	{USB}	0	3
5	2056	{NET_ETHERNET}	0	4
6	1449	{USB_AX8817X}	1	5
7	1371	{NET}	2	6
# END BDD 3575 (T 6 395)

# BEGIN BDD 3576 (T 6 396)
BDD tree for {USB} && {EXPERIMENTAL} || (!(false) || ({USB_BANDWIDTH})) && (!({USB_BANDWIDTH}) || (false))
Variables: 3886. 
Variable ordering: 1212, 1711, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1212	{USB_BANDWIDTH}	1	3
# END BDD 3576 (T 6 396)

# BEGIN BDD 3577 (T 6 397)
BDD tree for {USB} && {NET} && {USB_USBNET} || (!({USB} && {NET} && {USB_USBNET}) || ({USB_BELKIN})) && (!({USB_BELKIN}) || ({USB} && {NET} && {USB_USBNET}))
Variables: 3886. 
Variable ordering: 1371, 1976, 2705, 3281
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1976	{USB_BELKIN}	1	0
3	3281	{USB_USBNET}	0	1
4	2705	{USB}	0	3
5	1976	{USB_BELKIN}	1	4
6	1371	{NET}	2	5
# END BDD 3577 (T 6 397)

# BEGIN BDD 3578 (T 6 398)
BDD tree for {USB} && {BT} || (!(false) || ({USB_BLUETOOTH_TTY})) && (!({USB_BLUETOOTH_TTY}) || (false))
Variables: 3886. 
Variable ordering: 2640, 2705, 2823
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2823	{BT}	0	1
3	2705	{USB}	0	2
4	2640	{USB_BLUETOOTH_TTY}	1	3
# END BDD 3578 (T 6 398)

# BEGIN BDD 3579 (T 6 399)
BDD tree for {USB} && {NET} && {EXPERIMENTAL} || (!(false) || ({USB_CATC})) && (!({USB_CATC}) || (false))
Variables: 3886. 
Variable ordering: 256, 1371, 1711, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1371	{NET}	0	3
5	256	{USB_CATC}	1	4
# END BDD 3579 (T 6 399)

# BEGIN BDD 3580 (T 6 400)
BDD tree for {USB} && {NET} && {USB_USBNET} || (!({USB} && {NET} && {USB_USBNET}) || ({USB_CDCETHER})) && (!({USB_CDCETHER}) || ({USB} && {NET} && {USB_USBNET}))
Variables: 3886. 
Variable ordering: 984, 1371, 2705, 3281
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3281	{USB_USBNET}	0	1
3	2705	{USB}	0	2
4	1371	{NET}	0	3
5	984	{USB_CDCETHER}	1	4
# END BDD 3580 (T 6 400)

# BEGIN BDD 3581 (T 6 401)
BDD tree for {USB} || (!(false) || ({USB_CYTHERM})) && (!({USB_CYTHERM}) || (false))
Variables: 3886. 
Variable ordering: 1157, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1157	{USB_CYTHERM}	1	2
# END BDD 3581 (T 6 401)

# BEGIN BDD 3582 (T 6 402)
BDD tree for {USB} || (!(false) || ({USB_DABUSB})) && (!({USB_DABUSB}) || (false))
Variables: 3886. 
Variable ordering: 2705, 3340
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3340	{USB_DABUSB}	1	0
3	2705	{USB}	2	1
# END BDD 3582 (T 6 402)

# BEGIN BDD 3583 (T 6 403)
BDD tree for {USB} || (!(false) || ({USB_DEBUG})) && (!({USB_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 2384, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2384	{USB_DEBUG}	1	2
# END BDD 3583 (T 6 403)

# BEGIN BDD 3584 (T 6 404)
BDD tree for {USB} || (!(false) || ({USB_DEVICEFS})) && (!({USB_DEVICEFS}) || (false))
Variables: 3886. 
Variable ordering: 1722, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1722	{USB_DEVICEFS}	1	2
# END BDD 3584 (T 6 404)

# BEGIN BDD 3585 (T 6 405)
BDD tree for {USB} && {VIDEO_DEV} && {EXPERIMENTAL} || (!(false) || ({USB_DSBR})) && (!({USB_DSBR}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2259, 2705, 3229
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3229	{USB_DSBR}	1	0
3	2705	{USB}	2	1
4	2259	{VIDEO_DEV}	2	3
5	1711	{EXPERIMENTAL}	2	4
# END BDD 3585 (T 6 405)

# BEGIN BDD 3586 (T 6 406)
BDD tree for (!(true && {USB_GADGET_DUMMY_HCD} && {USB_GADGET}) || ({USB_DUMMY_HCD})) && (!({USB_DUMMY_HCD}) || (true && {USB_GADGET_DUMMY_HCD} && {USB_GADGET}))
Variables: 3886. 
Variable ordering: 41, 465, 2742
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2742	{USB_GADGET_DUMMY_HCD}	1	0
3	465	{USB_GADGET}	1	2
4	2742	{USB_GADGET_DUMMY_HCD}	0	1
5	465	{USB_GADGET}	0	4
6	41	{USB_DUMMY_HCD}	3	5
# END BDD 3586 (T 6 406)

# BEGIN BDD 3587 (T 6 407)
BDD tree for {USB} && {EXPERIMENTAL} || (!(false) || ({USB_DYNAMIC_MINORS})) && (!({USB_DYNAMIC_MINORS}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1992, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1992	{USB_DYNAMIC_MINORS}	1	0
3	2705	{USB}	0	1
4	1992	{USB_DYNAMIC_MINORS}	1	3
5	1711	{EXPERIMENTAL}	2	4
# END BDD 3587 (T 6 407)

# BEGIN BDD 3588 (T 6 408)
BDD tree for {USB} && {INPUT} || (!(false) || ({USB_EGALAX})) && (!({USB_EGALAX}) || (false))
Variables: 3886. 
Variable ordering: 754, 2705, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2705	{USB}	0	2
4	754	{USB_EGALAX}	1	3
# END BDD 3588 (T 6 408)

# BEGIN BDD 3589 (T 6 409)
BDD tree for {USB} && {PCI} || (!(false) || ({USB_EHCI_HCD})) && (!({USB_EHCI_HCD}) || (false))
Variables: 3886. 
Variable ordering: 210, 564, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	564	{USB_EHCI_HCD}	1	0
3	2705	{USB}	0	1
4	564	{USB_EHCI_HCD}	1	3
5	210	{PCI}	2	4
# END BDD 3589 (T 6 409)

# BEGIN BDD 3590 (T 6 410)
BDD tree for {USB_EHCI_HCD} && {EXPERIMENTAL} || (!(false) || ({USB_EHCI_ROOT_HUB_TT})) && (!({USB_EHCI_ROOT_HUB_TT}) || (false))
Variables: 3886. 
Variable ordering: 345, 564, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	564	{USB_EHCI_HCD}	0	2
4	345	{USB_EHCI_ROOT_HUB_TT}	1	3
# END BDD 3590 (T 6 410)

# BEGIN BDD 3591 (T 6 411)
BDD tree for {USB_EHCI_HCD} && {EXPERIMENTAL} || (!(false) || ({USB_EHCI_SPLIT_ISO})) && (!({USB_EHCI_SPLIT_ISO}) || (false))
Variables: 3886. 
Variable ordering: 47, 564, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	564	{USB_EHCI_HCD}	0	2
4	47	{USB_EHCI_SPLIT_ISO}	1	3
# END BDD 3591 (T 6 411)

# BEGIN BDD 3592 (T 6 412)
BDD tree for {USB} || (!(false) || ({USB_EMI26})) && (!({USB_EMI26}) || (false))
Variables: 3886. 
Variable ordering: 2604, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2604	{USB_EMI26}	1	2
# END BDD 3592 (T 6 412)

# BEGIN BDD 3593 (T 6 413)
BDD tree for {USB} || (!(false) || ({USB_EMI62})) && (!({USB_EMI62}) || (false))
Variables: 3886. 
Variable ordering: 2394, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2394	{USB_EMI62}	1	2
# END BDD 3593 (T 6 413)

# BEGIN BDD 3594 (T 6 414)
BDD tree for {USB} && {NET} && {USB_USBNET} || (!({USB} && {NET} && {USB_USBNET}) || ({USB_EPSON2888})) && (!({USB_EPSON2888}) || ({USB} && {NET} && {USB_USBNET}))
Variables: 3886. 
Variable ordering: 1371, 2705, 3264, 3281
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3264	{USB_EPSON2888}	1	0
3	3281	{USB_USBNET}	0	1
4	3264	{USB_EPSON2888}	1	3
5	2705	{USB}	2	4
6	1371	{NET}	2	5
# END BDD 3594 (T 6 414)

# BEGIN BDD 3595 (T 6 415)
BDD tree for true && {NET} && {USB_GADGET} || (!(false) || ({USB_ETH})) && (!({USB_ETH}) || (false))
Variables: 3886. 
Variable ordering: 165, 465, 1371
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	465	{USB_GADGET}	0	2
4	165	{USB_ETH}	1	3
# END BDD 3595 (T 6 415)

# BEGIN BDD 3596 (T 6 416)
BDD tree for true && {USB_ETH} && {EXPERIMENTAL} || (!(true && {USB_ETH} && {EXPERIMENTAL}) || ({USB_ETH_RNDIS})) && (!({USB_ETH_RNDIS}) || (true && {USB_ETH} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 165, 1711, 3201
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3201	{USB_ETH_RNDIS}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	165	{USB_ETH}	2	3
# END BDD 3596 (T 6 416)

# BEGIN BDD 3597 (T 6 417)
BDD tree for (!({USB} && {USB_SERIAL_KEYSPAN_PDA} || {USB_SERIAL_XIRCOM} || {USB_SERIAL_KEYSPAN} || {USB_SERIAL_WHITEHEAT}) || ({USB_EZUSB})) && (!({USB_EZUSB}) || ({USB} && {USB_SERIAL_KEYSPAN_PDA} || {USB_SERIAL_XIRCOM} || {USB_SERIAL_KEYSPAN} || {USB_SERIAL_WHITEHEAT}))
Variables: 3886. 
Variable ordering: 505, 1040, 1342, 1786, 2705, 2880
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2880	{USB_SERIAL_KEYSPAN}	1	0
3	2705	{USB}	1	2
4	2705	{USB}	1	0
5	1786	{USB_SERIAL_WHITEHEAT}	3	4
6	1342	{USB_SERIAL_KEYSPAN_PDA}	5	4
7	1040	{USB_SERIAL_XIRCOM}	6	4
8	2880	{USB_SERIAL_KEYSPAN}	0	1
9	2705	{USB}	0	8
10	2705	{USB}	0	1
11	1786	{USB_SERIAL_WHITEHEAT}	9	10
12	1342	{USB_SERIAL_KEYSPAN_PDA}	11	10
13	1040	{USB_SERIAL_XIRCOM}	12	10
14	505	{USB_EZUSB}	7	13
# END BDD 3597 (T 6 417)

# BEGIN BDD 3598 (T 6 418)
BDD tree for {USB_GADGET} || (!(false) || ({USB_FILE_STORAGE})) && (!({USB_FILE_STORAGE}) || (false))
Variables: 3886. 
Variable ordering: 465, 2546
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2546	{USB_FILE_STORAGE}	1	0
3	465	{USB_GADGET}	2	1
# END BDD 3598 (T 6 418)

# BEGIN BDD 3599 (T 6 419)
BDD tree for true && {USB_FILE_STORAGE} || (!(false) || ({USB_FILE_STORAGE_TEST})) && (!({USB_FILE_STORAGE_TEST}) || (false))
Variables: 3886. 
Variable ordering: 2322, 2546
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2546	{USB_FILE_STORAGE}	0	1
3	2322	{USB_FILE_STORAGE_TEST}	1	2
# END BDD 3599 (T 6 419)

# BEGIN BDD 3600 (T 6 420)
BDD tree for true && {EXPERIMENTAL} && {USB_GADGET} || (!(false) || ({USB_GADGETFS})) && (!({USB_GADGETFS}) || (false))
Variables: 3886. 
Variable ordering: 465, 1711, 2845
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2845	{USB_GADGETFS}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	465	{USB_GADGET}	2	3
# END BDD 3600 (T 6 420)

# BEGIN BDD 3601 (T 6 421)
BDD tree for {USB_GADGET} && {PROC_FS} || (!(false) || ({USB_GADGET_DEBUG_FILES})) && (!({USB_GADGET_DEBUG_FILES}) || (false))
Variables: 3886. 
Variable ordering: 465, 1115, 3224
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3224	{USB_GADGET_DEBUG_FILES}	1	0
3	1115	{PROC_FS}	2	1
4	465	{USB_GADGET}	2	3
# END BDD 3601 (T 6 421)

# BEGIN BDD 3602 (T 6 422)
BDD tree for (!({USB_GADGET_NET2280} && true && {PCI} || {USB_GADGET_DUMMY_HCD} && true && {USB} && {EXPERIMENTAL}) || ({USB_GADGET_DUALSPEED})) && (!({USB_GADGET_DUALSPEED}) || ({USB_GADGET_NET2280} && true && {PCI} || {USB_GADGET_DUMMY_HCD} && true && {USB} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 210, 1044, 1711, 2705, 2742, 3025
Vertices: 19
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2742	{USB_GADGET_DUMMY_HCD}	1	0
3	2705	{USB}	1	2
4	1711	{EXPERIMENTAL}	1	3
5	2742	{USB_GADGET_DUMMY_HCD}	0	1
6	2705	{USB}	0	5
7	1711	{EXPERIMENTAL}	0	6
8	1044	{USB_GADGET_DUALSPEED}	4	7
9	3025	{USB_GADGET_NET2280}	1	0
10	2742	{USB_GADGET_DUMMY_HCD}	9	0
11	2705	{USB}	9	10
12	1711	{EXPERIMENTAL}	9	11
13	3025	{USB_GADGET_NET2280}	0	1
14	2742	{USB_GADGET_DUMMY_HCD}	13	1
15	2705	{USB}	13	14
17	1044	{USB_GADGET_DUALSPEED}	12	16
16	1711	{EXPERIMENTAL}	13	15
18	210	{PCI}	8	17
# END BDD 3602 (T 6 422)

# BEGIN BDD 3603 (T 6 423)
BDD tree for true && {USB} && {EXPERIMENTAL} && {USB_GADGET} || (!(false) || ({USB_GADGET_DUMMY_HCD})) && (!({USB_GADGET_DUMMY_HCD}) || (false))
Variables: 3886. 
Variable ordering: 465, 1711, 2705, 2742
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2742	{USB_GADGET_DUMMY_HCD}	1	0
3	2705	{USB}	2	1
4	1711	{EXPERIMENTAL}	2	3
5	465	{USB_GADGET}	2	4
# END BDD 3603 (T 6 423)

# BEGIN BDD 3604 (T 6 424)
BDD tree for true && {PCI} && {USB_GADGET} || (!(false) || ({USB_GADGET_GOKU})) && (!({USB_GADGET_GOKU}) || (false))
Variables: 3886. 
Variable ordering: 210, 465, 2385
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2385	{USB_GADGET_GOKU}	1	0
3	465	{USB_GADGET}	2	1
4	210	{PCI}	2	3
# END BDD 3604 (T 6 424)

# BEGIN BDD 3605 (T 6 425)
BDD tree for true && {ARCH_LH7A40X} && {USB_GADGET} || (!(false) || ({USB_GADGET_LH7A40X})) && (!({USB_GADGET_LH7A40X}) || (false))
Variables: 3886. 
Variable ordering: 465, 2930, 3176
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3176	{USB_GADGET_LH7A40X}	1	0
3	2930	{ARCH_LH7A40X}	2	1
4	465	{USB_GADGET}	2	3
# END BDD 3605 (T 6 425)

# BEGIN BDD 3606 (T 6 426)
BDD tree for true && {PCI} && {USB_GADGET} || (!(false) || ({USB_GADGET_NET2280})) && (!({USB_GADGET_NET2280}) || (false))
Variables: 3886. 
Variable ordering: 210, 465, 3025
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3025	{USB_GADGET_NET2280}	1	0
3	465	{USB_GADGET}	2	1
4	210	{PCI}	2	3
# END BDD 3606 (T 6 426)

# BEGIN BDD 3607 (T 6 427)
BDD tree for true && {ARCH_OMAP} && {USB_GADGET} || (!(false) || ({USB_GADGET_OMAP})) && (!({USB_GADGET_OMAP}) || (false))
Variables: 3886. 
Variable ordering: 288, 465, 749
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	749	{ARCH_OMAP}	0	1
3	465	{USB_GADGET}	0	2
4	288	{USB_GADGET_OMAP}	1	3
# END BDD 3607 (T 6 427)

# BEGIN BDD 3608 (T 6 428)
BDD tree for true && {ARCH_PXA} && {PXA25x} || {ARCH_IXP4XX} && {USB_GADGET} || (!(false) || ({USB_GADGET_PXA2XX})) && (!({USB_GADGET_PXA2XX}) || (false))
Variables: 3886. 
Variable ordering: 171, 465, 970, 1568, 2606
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2606	{USB_GADGET_PXA2XX}	1	0
3	1568	{PXA25x}	2	1
4	970	{ARCH_PXA}	2	3
5	465	{USB_GADGET}	2	4
6	465	{USB_GADGET}	2	1
7	171	{ARCH_IXP4XX}	5	6
# END BDD 3608 (T 6 428)

# BEGIN BDD 3609 (T 6 429)
BDD tree for {USB} && {NET} && {USB_USBNET} || (!({USB} && {NET} && {USB_USBNET}) || ({USB_GENESYS})) && (!({USB_GENESYS}) || ({USB} && {NET} && {USB_USBNET}))
Variables: 3886. 
Variable ordering: 1371, 2705, 3230, 3281
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3230	{USB_GENESYS}	1	0
3	3281	{USB_USBNET}	0	1
4	3230	{USB_GENESYS}	1	3
5	2705	{USB}	2	4
6	1371	{NET}	2	5
# END BDD 3609 (T 6 429)

# BEGIN BDD 3610 (T 6 430)
BDD tree for (!(true && {USB_GADGET_GOKU} && {USB_GADGET}) || ({USB_GOKU})) && (!({USB_GOKU}) || (true && {USB_GADGET_GOKU} && {USB_GADGET}))
Variables: 3886. 
Variable ordering: 465, 1421, 2385
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1421	{USB_GOKU}	1	0
3	2385	{USB_GADGET_GOKU}	1	0
4	2385	{USB_GADGET_GOKU}	0	1
5	1421	{USB_GOKU}	3	4
6	465	{USB_GADGET}	2	5
# END BDD 3610 (T 6 430)

# BEGIN BDD 3611 (T 6 431)
BDD tree for {USB_GADGET} || (!(false) || ({USB_G_SERIAL})) && (!({USB_G_SERIAL}) || (false))
Variables: 3886. 
Variable ordering: 465, 2540
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2540	{USB_G_SERIAL}	1	0
3	465	{USB_GADGET}	2	1
# END BDD 3611 (T 6 431)

# BEGIN BDD 3612 (T 6 432)
BDD tree for {USB} || (!(false) || ({USB_HID})) && (!({USB_HID}) || (false))
Variables: 3886. 
Variable ordering: 1113, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1113	{USB_HID}	1	2
# END BDD 3612 (T 6 432)

# BEGIN BDD 3613 (T 6 433)
BDD tree for {USB_HID} || (!(false) || ({USB_HIDDEV})) && (!({USB_HIDDEV}) || (false))
Variables: 3886. 
Variable ordering: 1113, 2114
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2114	{USB_HIDDEV}	1	0
3	1113	{USB_HID}	2	1
# END BDD 3613 (T 6 433)

# BEGIN BDD 3614 (T 6 434)
BDD tree for {INPUT} && {USB_HID} || (!({INPUT} && {USB_HID}) || ({USB_HIDINPUT})) && (!({USB_HIDINPUT}) || ({INPUT} && {USB_HID}))
Variables: 3886. 
Variable ordering: 482, 1113, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	1113	{USB_HID}	0	2
4	482	{USB_HIDINPUT}	1	3
# END BDD 3614 (T 6 434)

# BEGIN BDD 3615 (T 6 435)
BDD tree for {USB} && {VIDEO_DEV} || (!(false) || ({USB_IBMCAM})) && (!({USB_IBMCAM}) || (false))
Variables: 3886. 
Variable ordering: 934, 2259, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2259	{VIDEO_DEV}	0	2
4	934	{USB_IBMCAM}	1	3
# END BDD 3615 (T 6 435)

# BEGIN BDD 3616 (T 6 436)
BDD tree for {USB} || (!(false) || ({USB_IDMOUSE})) && (!({USB_IDMOUSE}) || (false))
Variables: 3886. 
Variable ordering: 2109, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2109	{USB_IDMOUSE}	1	2
# END BDD 3616 (T 6 436)

# BEGIN BDD 3617 (T 6 437)
BDD tree for {IRDA} && {USB} || (!(false) || ({USB_IRDA})) && (!({USB_IRDA}) || (false))
Variables: 3886. 
Variable ordering: 747, 2705, 3242
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3242	{IRDA}	0	1
3	2705	{USB}	0	2
4	747	{USB_IRDA}	1	3
# END BDD 3617 (T 6 437)

# BEGIN BDD 3618 (T 6 438)
BDD tree for {USB} && {NET} || (!(false) || ({USB_KAWETH})) && (!({USB_KAWETH}) || (false))
Variables: 3886. 
Variable ordering: 623, 1371, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1371	{NET}	0	2
4	623	{USB_KAWETH}	1	3
# END BDD 3618 (T 6 438)

# BEGIN BDD 3619 (T 6 439)
BDD tree for true && {USB} && {INPUT} || (!(false) || ({USB_KBD})) && (!({USB_KBD}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2830, 3078
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3078	{USB_KBD}	1	0
3	2830	{INPUT}	2	1
4	2705	{USB}	2	3
# END BDD 3619 (T 6 439)

# BEGIN BDD 3620 (T 6 440)
BDD tree for {USB} && {INPUT} || (!(false) || ({USB_KBTAB})) && (!({USB_KBTAB}) || (false))
Variables: 3886. 
Variable ordering: 1521, 2705, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2705	{USB}	0	2
4	1521	{USB_KBTAB}	1	3
# END BDD 3620 (T 6 440)

# BEGIN BDD 3621 (T 6 441)
BDD tree for {USB} && {NET} && {USB_USBNET} && {EXPERIMENTAL} || (!({USB} && {NET} && {USB_USBNET} && {EXPERIMENTAL}) || ({USB_KC2190})) && (!({USB_KC2190}) || ({USB} && {NET} && {USB_USBNET} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 60, 1371, 1711, 2705, 3281
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3281	{USB_USBNET}	0	1
3	2705	{USB}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	1371	{NET}	0	4
6	60	{USB_KC2190}	1	5
# END BDD 3621 (T 6 441)

# BEGIN BDD 3622 (T 6 442)
BDD tree for {USB} && {VIDEO_DEV} || (!(false) || ({USB_KONICAWC})) && (!({USB_KONICAWC}) || (false))
Variables: 3886. 
Variable ordering: 2151, 2259, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2259	{VIDEO_DEV}	0	2
4	2151	{USB_KONICAWC}	1	3
# END BDD 3622 (T 6 442)

# BEGIN BDD 3623 (T 6 443)
BDD tree for {USB} || (!(false) || ({USB_LCD})) && (!({USB_LCD}) || (false))
Variables: 3886. 
Variable ordering: 1078, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1078	{USB_LCD}	1	2
# END BDD 3623 (T 6 443)

# BEGIN BDD 3624 (T 6 444)
BDD tree for {USB} || (!(false) || ({USB_LED})) && (!({USB_LED}) || (false))
Variables: 3886. 
Variable ordering: 715, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	715	{USB_LED}	1	2
# END BDD 3624 (T 6 444)

# BEGIN BDD 3625 (T 6 445)
BDD tree for {USB} && {EXPERIMENTAL} || (!(false) || ({USB_LEGOTOWER})) && (!({USB_LEGOTOWER}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2043, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2043	{USB_LEGOTOWER}	1	0
3	2705	{USB}	0	1
4	2043	{USB_LEGOTOWER}	1	3
5	1711	{EXPERIMENTAL}	2	4
# END BDD 3625 (T 6 445)

# BEGIN BDD 3626 (T 6 446)
BDD tree for (!(true && {USB_GADGET_LH7A40X} && {USB_GADGET}) || ({USB_LH7A40X})) && (!({USB_LH7A40X}) || (true && {USB_GADGET_LH7A40X} && {USB_GADGET}))
Variables: 3886. 
Variable ordering: 465, 1848, 3176
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1848	{USB_LH7A40X}	1	0
3	3176	{USB_GADGET_LH7A40X}	1	0
4	3176	{USB_GADGET_LH7A40X}	0	1
5	1848	{USB_LH7A40X}	3	4
6	465	{USB_GADGET}	2	5
# END BDD 3626 (T 6 446)

# BEGIN BDD 3627 (T 6 447)
BDD tree for {USB} && {EXPERIMENTAL} || (!(false) || ({USB_MDC800})) && (!({USB_MDC800}) || (false))
Variables: 3886. 
Variable ordering: 1119, 1711, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1119	{USB_MDC800}	1	3
# END BDD 3627 (T 6 447)

# BEGIN BDD 3628 (T 6 448)
BDD tree for {USB} && {SCSI} || (!(false) || ({USB_MICROTEK})) && (!({USB_MICROTEK}) || (false))
Variables: 3886. 
Variable ordering: 2567, 2705, 3239
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3239	{USB_MICROTEK}	1	0
3	2705	{USB}	2	1
4	2567	{SCSI}	2	3
# END BDD 3628 (T 6 448)

# BEGIN BDD 3629 (T 6 449)
BDD tree for {USB} && {SOUND} || (!(false) || ({USB_MIDI})) && (!({USB_MIDI}) || (false))
Variables: 3886. 
Variable ordering: 1122, 1228, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1228	{SOUND}	0	2
4	1122	{USB_MIDI}	1	3
# END BDD 3629 (T 6 449)

# BEGIN BDD 3630 (T 6 450)
BDD tree for {USB} || (!({USB}) || ({USB_MON})) && (!({USB_MON}) || ({USB}))
Variables: 3886. 
Variable ordering: 914, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	914	{USB_MON}	1	2
# END BDD 3630 (T 6 450)

# BEGIN BDD 3631 (T 6 451)
BDD tree for true && {USB} && {INPUT} || (!(false) || ({USB_MOUSE})) && (!({USB_MOUSE}) || (false))
Variables: 3886. 
Variable ordering: 2676, 2705, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2705	{USB}	0	2
4	2676	{USB_MOUSE}	1	3
# END BDD 3631 (T 6 451)

# BEGIN BDD 3632 (T 6 452)
BDD tree for {USB} && {INPUT} || (!(false) || ({USB_MTOUCH})) && (!({USB_MTOUCH}) || (false))
Variables: 3886. 
Variable ordering: 2175, 2705, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2705	{USB}	0	2
4	2175	{USB_MTOUCH}	1	3
# END BDD 3632 (T 6 452)

# BEGIN BDD 3633 (T 6 453)
BDD tree for {USB} && {NET} && {USB_USBNET} || (!({USB} && {NET} && {USB_USBNET}) || ({USB_NET1080})) && (!({USB_NET1080}) || ({USB} && {NET} && {USB_USBNET}))
Variables: 3886. 
Variable ordering: 1371, 2348, 2705, 3281
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2348	{USB_NET1080}	1	0
3	3281	{USB_USBNET}	0	1
4	2705	{USB}	0	3
5	2348	{USB_NET1080}	1	4
6	1371	{NET}	2	5
# END BDD 3633 (T 6 453)

# BEGIN BDD 3634 (T 6 454)
BDD tree for (!(true && {USB_GADGET_NET2280} && {USB_GADGET}) || ({USB_NET2280})) && (!({USB_NET2280}) || (true && {USB_GADGET_NET2280} && {USB_GADGET}))
Variables: 3886. 
Variable ordering: 465, 2372, 3025
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2372	{USB_NET2280}	1	0
3	3025	{USB_GADGET_NET2280}	1	0
4	3025	{USB_GADGET_NET2280}	0	1
5	2372	{USB_NET2280}	3	4
6	465	{USB_GADGET}	2	5
# END BDD 3634 (T 6 454)

# BEGIN BDD 3635 (T 6 455)
BDD tree for (!({USB_OHCI_HCD_PPC_SOC} && {USB_OHCI_HCD} && {STB03xxx} || {PPC_MPC52xx}) || ({USB_OHCI_BIG_ENDIAN})) && (!({USB_OHCI_BIG_ENDIAN}) || ({USB_OHCI_HCD_PPC_SOC} && {USB_OHCI_HCD} && {STB03xxx} || {PPC_MPC52xx}))
Variables: 3886. 
Variable ordering: 16, 441, 821, 921, 1965
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	821	{USB_OHCI_BIG_ENDIAN}	1	0
3	1965	{USB_OHCI_HCD}	1	0
4	921	{PPC_MPC52xx}	1	3
5	1965	{USB_OHCI_HCD}	0	1
6	921	{PPC_MPC52xx}	0	5
7	821	{USB_OHCI_BIG_ENDIAN}	4	6
8	821	{USB_OHCI_BIG_ENDIAN}	3	5
9	441	{STB03xxx}	7	8
10	16	{USB_OHCI_HCD_PPC_SOC}	2	9
# END BDD 3635 (T 6 455)

# BEGIN BDD 3636 (T 6 456)
BDD tree for {USB} && {USB_ARCH_HAS_OHCI} || (!(false) || ({USB_OHCI_HCD})) && (!({USB_OHCI_HCD}) || (false))
Variables: 3886. 
Variable ordering: 864, 1965, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1965	{USB_OHCI_HCD}	1	0
3	2705	{USB}	0	1
4	1965	{USB_OHCI_HCD}	1	3
5	864	{USB_ARCH_HAS_OHCI}	2	4
# END BDD 3636 (T 6 456)

# BEGIN BDD 3637 (T 6 457)
BDD tree for {USB_OHCI_HCD} && {PCI} && {STB03xxx} || {PPC_MPC52xx} || (!({USB_OHCI_HCD} && {PCI} && {STB03xxx} || {PPC_MPC52xx}) || ({USB_OHCI_HCD_PCI})) && (!({USB_OHCI_HCD_PCI}) || ({USB_OHCI_HCD} && {PCI} && {STB03xxx} || {PPC_MPC52xx}))
Variables: 3886. 
Variable ordering: 210, 441, 921, 1426, 1965
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1426	{USB_OHCI_HCD_PCI}	1	0
3	1965	{USB_OHCI_HCD}	0	1
4	1426	{USB_OHCI_HCD_PCI}	1	3
5	921	{PPC_MPC52xx}	2	4
6	441	{STB03xxx}	5	4
7	210	{PCI}	2	6
# END BDD 3637 (T 6 457)

# BEGIN BDD 3638 (T 6 458)
BDD tree for {USB_OHCI_HCD} && {STB03xxx} || {PPC_MPC52xx} || (!({USB_OHCI_HCD} && {STB03xxx} || {PPC_MPC52xx}) || ({USB_OHCI_HCD_PPC_SOC})) && (!({USB_OHCI_HCD_PPC_SOC}) || ({USB_OHCI_HCD} && {STB03xxx} || {PPC_MPC52xx}))
Variables: 3886. 
Variable ordering: 16, 441, 921, 1965
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1965	{USB_OHCI_HCD}	0	1
3	921	{PPC_MPC52xx}	0	2
4	441	{STB03xxx}	3	2
5	16	{USB_OHCI_HCD_PPC_SOC}	1	4
# END BDD 3638 (T 6 458)

# BEGIN BDD 3639 (T 6 459)
BDD tree for (!({USB_OHCI_HCD_PCI} && {USB_OHCI_HCD} && {PCI} && {STB03xxx} || {PPC_MPC52xx} || {USB_OHCI_HCD} && {STB03xxx} || {PPC_MPC52xx} && true && {USB_OHCI_HCD}) || ({USB_OHCI_LITTLE_ENDIAN})) && (!({USB_OHCI_LITTLE_ENDIAN}) || ({USB_OHCI_HCD_PCI} && {USB_OHCI_HCD} && {PCI} && {STB03xxx} || {PPC_MPC52xx} || {USB_OHCI_HCD} && {STB03xxx} || {PPC_MPC52xx} && true && {USB_OHCI_HCD}))
Variables: 3886. 
Variable ordering: 210, 327, 441, 921, 1426, 1965
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1965	{USB_OHCI_HCD}	1	0
3	921	{PPC_MPC52xx}	1	2
4	441	{STB03xxx}	3	2
5	1965	{USB_OHCI_HCD}	0	1
6	921	{PPC_MPC52xx}	0	5
7	441	{STB03xxx}	6	5
8	327	{USB_OHCI_LITTLE_ENDIAN}	4	7
# END BDD 3639 (T 6 459)

# BEGIN BDD 3640 (T 6 460)
BDD tree for (!(true && {USB_GADGET_OMAP} && {USB_GADGET}) || ({USB_OMAP})) && (!({USB_OMAP}) || (true && {USB_GADGET_OMAP} && {USB_GADGET}))
Variables: 3886. 
Variable ordering: 288, 465, 2602
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2602	{USB_OMAP}	1	0
3	2602	{USB_OMAP}	0	1
4	465	{USB_GADGET}	2	3
5	288	{USB_GADGET_OMAP}	2	4
# END BDD 3640 (T 6 460)

# BEGIN BDD 3641 (T 6 461)
BDD tree for true && {USB_GADGET_OMAP} && {ARCH_OMAP_OTG} && {USB_OHCI_HCD} || (!(false) || ({USB_OTG})) && (!({USB_OTG}) || (false))
Variables: 3886. 
Variable ordering: 288, 675, 726, 1965
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	675	{USB_OTG}	1	0
3	1965	{USB_OHCI_HCD}	0	1
4	726	{ARCH_OMAP_OTG}	0	3
5	675	{USB_OTG}	1	4
6	288	{USB_GADGET_OMAP}	2	5
# END BDD 3641 (T 6 461)

# BEGIN BDD 3642 (T 6 462)
BDD tree for {USB_OTG} || (!({USB_OTG}) || ({USB_OTG_WHITELIST})) && (!({USB_OTG_WHITELIST}) || ({USB_OTG}))
Variables: 3886. 
Variable ordering: 513, 675
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	675	{USB_OTG}	0	1
3	513	{USB_OTG_WHITELIST}	1	2
# END BDD 3642 (T 6 462)

# BEGIN BDD 3643 (T 6 463)
BDD tree for {USB} && {VIDEO_DEV} || (!(false) || ({USB_OV511})) && (!({USB_OV511}) || (false))
Variables: 3886. 
Variable ordering: 1023, 2259, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2259	{VIDEO_DEV}	0	2
4	1023	{USB_OV511}	1	3
# END BDD 3643 (T 6 463)

# BEGIN BDD 3644 (T 6 464)
BDD tree for {USB} && {NET} || (!(false) || ({USB_PEGASUS})) && (!({USB_PEGASUS}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2705, 3190
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3190	{USB_PEGASUS}	1	0
3	2705	{USB}	2	1
4	1371	{NET}	2	3
# END BDD 3644 (T 6 464)

# BEGIN BDD 3645 (T 6 465)
BDD tree for {USB} || (!(false) || ({USB_PHIDGETKIT})) && (!({USB_PHIDGETKIT}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2799
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2799	{USB_PHIDGETKIT}	1	0
3	2705	{USB}	2	1
# END BDD 3645 (T 6 465)

# BEGIN BDD 3646 (T 6 466)
BDD tree for {USB} || (!(false) || ({USB_PHIDGETSERVO})) && (!({USB_PHIDGETSERVO}) || (false))
Variables: 3886. 
Variable ordering: 262, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	262	{USB_PHIDGETSERVO}	1	2
# END BDD 3646 (T 6 466)

# BEGIN BDD 3647 (T 6 467)
BDD tree for {USB} && {NET} && {USB_USBNET} && {EXPERIMENTAL} || (!({USB} && {NET} && {USB_USBNET} && {EXPERIMENTAL}) || ({USB_PL2301})) && (!({USB_PL2301}) || ({USB} && {NET} && {USB_USBNET} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 1371, 1711, 1937, 2705, 3281
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1937	{USB_PL2301}	1	0
3	3281	{USB_USBNET}	0	1
4	2705	{USB}	0	3
5	1937	{USB_PL2301}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1371	{NET}	2	6
# END BDD 3647 (T 6 467)

# BEGIN BDD 3648 (T 6 468)
BDD tree for {USB} && {INPUT} || (!(false) || ({USB_POWERMATE})) && (!({USB_POWERMATE}) || (false))
Variables: 3886. 
Variable ordering: 1749, 2705, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2705	{USB}	0	2
4	1749	{USB_POWERMATE}	1	3
# END BDD 3648 (T 6 468)

# BEGIN BDD 3649 (T 6 469)
BDD tree for {USB} || (!(false) || ({USB_PRINTER})) && (!({USB_PRINTER}) || (false))
Variables: 3886. 
Variable ordering: 1339, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1339	{USB_PRINTER}	1	2
# END BDD 3649 (T 6 469)

# BEGIN BDD 3650 (T 6 470)
BDD tree for {USB} && {VIDEO_DEV} || (!(false) || ({USB_PWC})) && (!({USB_PWC}) || (false))
Variables: 3886. 
Variable ordering: 264, 2259, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2259	{VIDEO_DEV}	0	2
4	264	{USB_PWC}	1	3
# END BDD 3650 (T 6 470)

# BEGIN BDD 3651 (T 6 471)
BDD tree for (!(true && {USB_GADGET_PXA2XX} && {USB_GADGET}) || ({USB_PXA2XX})) && (!({USB_PXA2XX}) || (true && {USB_GADGET_PXA2XX} && {USB_GADGET}))
Variables: 3886. 
Variable ordering: 465, 2606, 3370
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3370	{USB_PXA2XX}	1	0
3	3370	{USB_PXA2XX}	0	1
4	2606	{USB_GADGET_PXA2XX}	2	3
5	465	{USB_GADGET}	2	4
# END BDD 3651 (T 6 471)

# BEGIN BDD 3652 (T 6 472)
BDD tree for (!(true && {USB_GADGET_PXA2XX} && {USB_ETH_RNDIS} && true && true && {USB_GADGET_PXA2XX} && {USB_ZERO} || true && {USB_GADGET_PXA2XX} && {USB_ETH_RNDIS} && true && true && {USB_GADGET_PXA2XX} && {USB_ETH} || true && {USB_GADGET_PXA2XX} && {USB_ETH_RNDIS} && true && true && {USB_GADGET_PXA2XX} && {USB_G_SERIAL}) || ({USB_PXA2XX_SMALL})) && (!({USB_PXA2XX_SMALL}) || (true && {USB_GADGET_PXA2XX} && {USB_ETH_RNDIS} && true && true && {USB_GADGET_PXA2XX} && {USB_ZERO} || true && {USB_GADGET_PXA2XX} && {USB_ETH_RNDIS} && true && true && {USB_GADGET_PXA2XX} && {USB_ETH} || true && {USB_GADGET_PXA2XX} && {USB_ETH_RNDIS} && true && true && {USB_GADGET_PXA2XX} && {USB_G_SERIAL}))
Variables: 3886. 
Variable ordering: 165, 1306, 1920, 2540, 2606, 3201
Vertices: 13
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3201	{USB_ETH_RNDIS}	1	0
3	2606	{USB_GADGET_PXA2XX}	1	2
4	2540	{USB_G_SERIAL}	1	3
5	1920	{USB_ZERO}	4	3
6	3201	{USB_ETH_RNDIS}	0	1
7	2606	{USB_GADGET_PXA2XX}	0	6
8	2540	{USB_G_SERIAL}	0	7
9	1920	{USB_ZERO}	8	7
10	1306	{USB_PXA2XX_SMALL}	5	9
11	1306	{USB_PXA2XX_SMALL}	3	7
12	165	{USB_ETH}	10	11
# END BDD 3652 (T 6 472)

# BEGIN BDD 3653 (T 6 473)
BDD tree for {USB} && {EXPERIMENTAL} || (!(false) || ({USB_RIO500})) && (!({USB_RIO500}) || (false))
Variables: 3886. 
Variable ordering: 487, 1711, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	487	{USB_RIO500}	1	3
# END BDD 3653 (T 6 473)

# BEGIN BDD 3654 (T 6 474)
BDD tree for {USB} && {NET} && {EXPERIMENTAL} || (!(false) || ({USB_RTL8150})) && (!({USB_RTL8150}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1711, 2705, 2975
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2975	{USB_RTL8150}	1	0
3	2705	{USB}	2	1
4	1711	{EXPERIMENTAL}	2	3
5	1371	{NET}	2	4
# END BDD 3654 (T 6 474)

# BEGIN BDD 3655 (T 6 475)
BDD tree for {USB} && {VIDEO_DEV} || (!(false) || ({USB_SE401})) && (!({USB_SE401}) || (false))
Variables: 3886. 
Variable ordering: 2259, 2705, 2791
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2791	{USB_SE401}	1	0
3	2705	{USB}	2	1
4	2259	{VIDEO_DEV}	2	3
# END BDD 3655 (T 6 475)

# BEGIN BDD 3656 (T 6 476)
BDD tree for {USB} || (!(false) || ({USB_SERIAL})) && (!({USB_SERIAL}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2985
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	1	0
3	2705	{USB}	2	1
# END BDD 3656 (T 6 476)

# BEGIN BDD 3657 (T 6 477)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_AIRPRIME})) && (!({USB_SERIAL_AIRPRIME}) || (false))
Variables: 3886. 
Variable ordering: 2684, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	2684	{USB_SERIAL_AIRPRIME}	1	3
# END BDD 3657 (T 6 477)

# BEGIN BDD 3658 (T 6 478)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_BELKIN})) && (!({USB_SERIAL_BELKIN}) || (false))
Variables: 3886. 
Variable ordering: 1101, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	1101	{USB_SERIAL_BELKIN}	1	3
# END BDD 3658 (T 6 478)

# BEGIN BDD 3659 (T 6 479)
BDD tree for {USB} && {USB_SERIAL} && {EXPERIMENTAL} || (!(false) || ({USB_SERIAL_CONSOLE})) && (!({USB_SERIAL_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1999, 2705, 2985
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1999	{USB_SERIAL_CONSOLE}	1	0
3	2985	{USB_SERIAL}	0	1
4	2705	{USB}	0	3
5	1999	{USB_SERIAL_CONSOLE}	1	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 3659 (T 6 479)

# BEGIN BDD 3660 (T 6 480)
BDD tree for {USB} && {USB_SERIAL} && {EXPERIMENTAL} || (!(false) || ({USB_SERIAL_CP2101})) && (!({USB_SERIAL_CP2101}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2705, 2985, 3155
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3155	{USB_SERIAL_CP2101}	1	0
3	2985	{USB_SERIAL}	2	1
4	2705	{USB}	2	3
5	1711	{EXPERIMENTAL}	2	4
# END BDD 3660 (T 6 480)

# BEGIN BDD 3661 (T 6 481)
BDD tree for {USB} && {USB_SERIAL} && {EXPERIMENTAL} || (!(false) || ({USB_SERIAL_CYBERJACK})) && (!({USB_SERIAL_CYBERJACK}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2297, 2705, 2985
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2297	{USB_SERIAL_CYBERJACK}	1	0
3	2985	{USB_SERIAL}	0	1
4	2705	{USB}	0	3
5	2297	{USB_SERIAL_CYBERJACK}	1	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 3661 (T 6 481)

# BEGIN BDD 3662 (T 6 482)
BDD tree for {USB} && {USB_SERIAL} && {EXPERIMENTAL} || (!(false) || ({USB_SERIAL_CYPRESS_M8})) && (!({USB_SERIAL_CYPRESS_M8}) || (false))
Variables: 3886. 
Variable ordering: 1158, 1711, 2705, 2985
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	1158	{USB_SERIAL_CYPRESS_M8}	1	4
# END BDD 3662 (T 6 482)

# BEGIN BDD 3663 (T 6 483)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_DIGI_ACCELEPORT})) && (!({USB_SERIAL_DIGI_ACCELEPORT}) || (false))
Variables: 3886. 
Variable ordering: 640, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	640	{USB_SERIAL_DIGI_ACCELEPORT}	1	3
# END BDD 3663 (T 6 483)

# BEGIN BDD 3664 (T 6 484)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_EDGEPORT})) && (!({USB_SERIAL_EDGEPORT}) || (false))
Variables: 3886. 
Variable ordering: 2251, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	2251	{USB_SERIAL_EDGEPORT}	1	3
# END BDD 3664 (T 6 484)

# BEGIN BDD 3665 (T 6 485)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_EDGEPORT_TI})) && (!({USB_SERIAL_EDGEPORT_TI}) || (false))
Variables: 3886. 
Variable ordering: 1074, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	1074	{USB_SERIAL_EDGEPORT_TI}	1	3
# END BDD 3665 (T 6 485)

# BEGIN BDD 3666 (T 6 486)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_EMPEG})) && (!({USB_SERIAL_EMPEG}) || (false))
Variables: 3886. 
Variable ordering: 491, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	491	{USB_SERIAL_EMPEG}	1	3
# END BDD 3666 (T 6 486)

# BEGIN BDD 3667 (T 6 487)
BDD tree for {USB} && {USB_SERIAL} && {EXPERIMENTAL} || (!(false) || ({USB_SERIAL_FTDI_SIO})) && (!({USB_SERIAL_FTDI_SIO}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2705, 2985, 3011
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3011	{USB_SERIAL_FTDI_SIO}	1	0
3	2985	{USB_SERIAL}	2	1
4	2705	{USB}	2	3
5	1711	{EXPERIMENTAL}	2	4
# END BDD 3667 (T 6 487)

# BEGIN BDD 3668 (T 6 488)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_GARMIN})) && (!({USB_SERIAL_GARMIN}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2985, 3145
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3145	{USB_SERIAL_GARMIN}	1	0
3	2985	{USB_SERIAL}	2	1
4	2705	{USB}	2	3
# END BDD 3668 (T 6 488)

# BEGIN BDD 3669 (T 6 489)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_GENERIC})) && (!({USB_SERIAL_GENERIC}) || (false))
Variables: 3886. 
Variable ordering: 108, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	108	{USB_SERIAL_GENERIC}	1	3
# END BDD 3669 (T 6 489)

# BEGIN BDD 3670 (T 6 490)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_HP4X})) && (!({USB_SERIAL_HP4X}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2985, 3314
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3314	{USB_SERIAL_HP4X}	1	0
3	2985	{USB_SERIAL}	2	1
4	2705	{USB}	2	3
# END BDD 3670 (T 6 490)

# BEGIN BDD 3671 (T 6 491)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_IPAQ})) && (!({USB_SERIAL_IPAQ}) || (false))
Variables: 3886. 
Variable ordering: 881, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	881	{USB_SERIAL_IPAQ}	1	3
# END BDD 3671 (T 6 491)

# BEGIN BDD 3672 (T 6 492)
BDD tree for {USB} && {USB_SERIAL} && {EXPERIMENTAL} || (!(false) || ({USB_SERIAL_IPW})) && (!({USB_SERIAL_IPW}) || (false))
Variables: 3886. 
Variable ordering: 1711, 2705, 2985, 3311
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3311	{USB_SERIAL_IPW}	1	0
3	2985	{USB_SERIAL}	2	1
4	2705	{USB}	2	3
5	1711	{EXPERIMENTAL}	2	4
# END BDD 3672 (T 6 492)

# BEGIN BDD 3673 (T 6 493)
BDD tree for {USB} && {USB_SERIAL} && {EXPERIMENTAL} || (!(false) || ({USB_SERIAL_IR})) && (!({USB_SERIAL_IR}) || (false))
Variables: 3886. 
Variable ordering: 226, 1711, 2705, 2985
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	226	{USB_SERIAL_IR}	1	4
# END BDD 3673 (T 6 493)

# BEGIN BDD 3674 (T 6 494)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_KEYSPAN})) && (!({USB_SERIAL_KEYSPAN}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2880, 2985
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2880	{USB_SERIAL_KEYSPAN}	1	0
3	2985	{USB_SERIAL}	0	1
4	2880	{USB_SERIAL_KEYSPAN}	1	3
5	2705	{USB}	2	4
# END BDD 3674 (T 6 494)

# BEGIN BDD 3675 (T 6 495)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_MPR})) && (!({USB_SERIAL_KEYSPAN_MPR}) || (false))
Variables: 3886. 
Variable ordering: 902, 2705, 2880
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2880	{USB_SERIAL_KEYSPAN}	0	1
3	2705	{USB}	0	2
4	902	{USB_SERIAL_KEYSPAN_MPR}	1	3
# END BDD 3675 (T 6 495)

# BEGIN BDD 3676 (T 6 496)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_KEYSPAN_PDA})) && (!({USB_SERIAL_KEYSPAN_PDA}) || (false))
Variables: 3886. 
Variable ordering: 1342, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	1342	{USB_SERIAL_KEYSPAN_PDA}	1	3
# END BDD 3676 (T 6 496)

# BEGIN BDD 3677 (T 6 497)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA18X})) && (!({USB_SERIAL_KEYSPAN_USA18X}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2880, 3228
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3228	{USB_SERIAL_KEYSPAN_USA18X}	1	0
3	2880	{USB_SERIAL_KEYSPAN}	2	1
4	2705	{USB}	2	3
# END BDD 3677 (T 6 497)

# BEGIN BDD 3678 (T 6 498)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA19})) && (!({USB_SERIAL_KEYSPAN_USA19}) || (false))
Variables: 3886. 
Variable ordering: 2327, 2705, 2880
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2880	{USB_SERIAL_KEYSPAN}	0	1
3	2705	{USB}	0	2
4	2327	{USB_SERIAL_KEYSPAN_USA19}	1	3
# END BDD 3678 (T 6 498)

# BEGIN BDD 3679 (T 6 499)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA19QI})) && (!({USB_SERIAL_KEYSPAN_USA19QI}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2880, 3210
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3210	{USB_SERIAL_KEYSPAN_USA19QI}	1	0
3	2880	{USB_SERIAL_KEYSPAN}	2	1
4	2705	{USB}	2	3
# END BDD 3679 (T 6 499)

# BEGIN BDD 3680 (T 6 500)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA19QW})) && (!({USB_SERIAL_KEYSPAN_USA19QW}) || (false))
Variables: 3886. 
Variable ordering: 236, 2705, 2880
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2880	{USB_SERIAL_KEYSPAN}	0	1
3	2705	{USB}	0	2
4	236	{USB_SERIAL_KEYSPAN_USA19QW}	1	3
# END BDD 3680 (T 6 500)

# BEGIN BDD 3681 (T 6 501)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA19W})) && (!({USB_SERIAL_KEYSPAN_USA19W}) || (false))
Variables: 3886. 
Variable ordering: 1727, 2705, 2880
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2880	{USB_SERIAL_KEYSPAN}	0	1
3	2705	{USB}	0	2
4	1727	{USB_SERIAL_KEYSPAN_USA19W}	1	3
# END BDD 3681 (T 6 501)

# BEGIN BDD 3682 (T 6 502)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA28})) && (!({USB_SERIAL_KEYSPAN_USA28}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2880, 3009
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3009	{USB_SERIAL_KEYSPAN_USA28}	1	0
3	2880	{USB_SERIAL_KEYSPAN}	2	1
4	2705	{USB}	2	3
# END BDD 3682 (T 6 502)

# BEGIN BDD 3683 (T 6 503)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA28X})) && (!({USB_SERIAL_KEYSPAN_USA28X}) || (false))
Variables: 3886. 
Variable ordering: 406, 2705, 2880
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2880	{USB_SERIAL_KEYSPAN}	0	1
3	2705	{USB}	0	2
4	406	{USB_SERIAL_KEYSPAN_USA28X}	1	3
# END BDD 3683 (T 6 503)

# BEGIN BDD 3684 (T 6 504)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA28XA})) && (!({USB_SERIAL_KEYSPAN_USA28XA}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2828, 2880
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2828	{USB_SERIAL_KEYSPAN_USA28XA}	1	0
3	2880	{USB_SERIAL_KEYSPAN}	0	1
4	2828	{USB_SERIAL_KEYSPAN_USA28XA}	1	3
5	2705	{USB}	2	4
# END BDD 3684 (T 6 504)

# BEGIN BDD 3685 (T 6 505)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA28XB})) && (!({USB_SERIAL_KEYSPAN_USA28XB}) || (false))
Variables: 3886. 
Variable ordering: 2093, 2705, 2880
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2880	{USB_SERIAL_KEYSPAN}	0	1
3	2705	{USB}	0	2
4	2093	{USB_SERIAL_KEYSPAN_USA28XB}	1	3
# END BDD 3685 (T 6 505)

# BEGIN BDD 3686 (T 6 506)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA49W})) && (!({USB_SERIAL_KEYSPAN_USA49W}) || (false))
Variables: 3886. 
Variable ordering: 837, 2705, 2880
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2880	{USB_SERIAL_KEYSPAN}	0	1
3	2705	{USB}	0	2
4	837	{USB_SERIAL_KEYSPAN_USA49W}	1	3
# END BDD 3686 (T 6 506)

# BEGIN BDD 3687 (T 6 507)
BDD tree for {USB} && {USB_SERIAL_KEYSPAN} || (!(false) || ({USB_SERIAL_KEYSPAN_USA49WLC})) && (!({USB_SERIAL_KEYSPAN_USA49WLC}) || (false))
Variables: 3886. 
Variable ordering: 1692, 2705, 2880
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2880	{USB_SERIAL_KEYSPAN}	0	1
3	2705	{USB}	0	2
4	1692	{USB_SERIAL_KEYSPAN_USA49WLC}	1	3
# END BDD 3687 (T 6 507)

# BEGIN BDD 3688 (T 6 508)
BDD tree for {USB} && {USB_SERIAL} && {EXPERIMENTAL} || (!(false) || ({USB_SERIAL_KLSI})) && (!({USB_SERIAL_KLSI}) || (false))
Variables: 3886. 
Variable ordering: 452, 1711, 2705, 2985
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	452	{USB_SERIAL_KLSI}	1	4
# END BDD 3688 (T 6 508)

# BEGIN BDD 3689 (T 6 509)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_KOBIL_SCT})) && (!({USB_SERIAL_KOBIL_SCT}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2811, 2985
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2811	{USB_SERIAL_KOBIL_SCT}	1	0
3	2985	{USB_SERIAL}	0	1
4	2811	{USB_SERIAL_KOBIL_SCT}	1	3
5	2705	{USB}	2	4
# END BDD 3689 (T 6 509)

# BEGIN BDD 3690 (T 6 510)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_MCT_U232})) && (!({USB_SERIAL_MCT_U232}) || (false))
Variables: 3886. 
Variable ordering: 2496, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	2496	{USB_SERIAL_MCT_U232}	1	3
# END BDD 3690 (T 6 510)

# BEGIN BDD 3691 (T 6 511)
BDD tree for {USB} && {USB_SERIAL} && {EXPERIMENTAL} || (!(false) || ({USB_SERIAL_OMNINET})) && (!({USB_SERIAL_OMNINET}) || (false))
Variables: 3886. 
Variable ordering: 980, 1711, 2705, 2985
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	980	{USB_SERIAL_OMNINET}	1	4
# END BDD 3691 (T 6 511)

# BEGIN BDD 3692 (T 6 512)
BDD tree for {USB} && {USB_SERIAL} && {USB_OHCI_HCD} && {PCCARD} || (!(false) || ({USB_SERIAL_OPTION})) && (!({USB_SERIAL_OPTION}) || (false))
Variables: 3886. 
Variable ordering: 166, 1965, 2426, 2705, 2985
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2426	{USB_SERIAL_OPTION}	1	0
3	2985	{USB_SERIAL}	0	1
4	2705	{USB}	0	3
5	2426	{USB_SERIAL_OPTION}	1	4
6	1965	{USB_OHCI_HCD}	2	5
7	166	{PCCARD}	2	6
# END BDD 3692 (T 6 512)

# BEGIN BDD 3693 (T 6 513)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_PL2303})) && (!({USB_SERIAL_PL2303}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2818, 2985
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2818	{USB_SERIAL_PL2303}	1	0
3	2985	{USB_SERIAL}	0	1
4	2818	{USB_SERIAL_PL2303}	1	3
5	2705	{USB}	2	4
# END BDD 3693 (T 6 513)

# BEGIN BDD 3694 (T 6 514)
BDD tree for {USB} && {USB_SERIAL} && {EXPERIMENTAL} || (!(false) || ({USB_SERIAL_SAFE})) && (!({USB_SERIAL_SAFE}) || (false))
Variables: 3886. 
Variable ordering: 883, 1711, 2705, 2985
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	883	{USB_SERIAL_SAFE}	1	4
# END BDD 3694 (T 6 514)

# BEGIN BDD 3695 (T 6 515)
BDD tree for {USB} && {USB_SERIAL_SAFE} || (!(false) || ({USB_SERIAL_SAFE_PADDED})) && (!({USB_SERIAL_SAFE_PADDED}) || (false))
Variables: 3886. 
Variable ordering: 883, 1151, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1151	{USB_SERIAL_SAFE_PADDED}	1	0
3	2705	{USB}	0	1
4	1151	{USB_SERIAL_SAFE_PADDED}	1	3
5	883	{USB_SERIAL_SAFE}	2	4
# END BDD 3695 (T 6 515)

# BEGIN BDD 3696 (T 6 516)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_TI})) && (!({USB_SERIAL_TI}) || (false))
Variables: 3886. 
Variable ordering: 1358, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	1358	{USB_SERIAL_TI}	1	3
# END BDD 3696 (T 6 516)

# BEGIN BDD 3697 (T 6 517)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_VISOR})) && (!({USB_SERIAL_VISOR}) || (false))
Variables: 3886. 
Variable ordering: 2395, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	2395	{USB_SERIAL_VISOR}	1	3
# END BDD 3697 (T 6 517)

# BEGIN BDD 3698 (T 6 518)
BDD tree for {USB} && {USB_SERIAL} && {BROKEN_ON_SMP} || (!(false) || ({USB_SERIAL_WHITEHEAT})) && (!({USB_SERIAL_WHITEHEAT}) || (false))
Variables: 3886. 
Variable ordering: 1786, 2705, 2982, 2985
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2982	{BROKEN_ON_SMP}	0	2
4	2705	{USB}	0	3
5	1786	{USB_SERIAL_WHITEHEAT}	1	4
# END BDD 3698 (T 6 518)

# BEGIN BDD 3699 (T 6 519)
BDD tree for {USB} && {USB_SERIAL} || (!(false) || ({USB_SERIAL_XIRCOM})) && (!({USB_SERIAL_XIRCOM}) || (false))
Variables: 3886. 
Variable ordering: 1040, 2705, 2985
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2985	{USB_SERIAL}	0	1
3	2705	{USB}	0	2
4	1040	{USB_SERIAL_XIRCOM}	1	3
# END BDD 3699 (T 6 519)

# BEGIN BDD 3700 (T 6 520)
BDD tree for {USB} && {USB_EHCI_HCD} || (!(false) || ({USB_SISUSBVGA})) && (!({USB_SISUSBVGA}) || (false))
Variables: 3886. 
Variable ordering: 564, 857, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	857	{USB_SISUSBVGA}	1	0
3	2705	{USB}	0	1
4	857	{USB_SISUSBVGA}	1	3
5	564	{USB_EHCI_HCD}	2	4
# END BDD 3700 (T 6 520)

# BEGIN BDD 3701 (T 6 521)
BDD tree for {USB_SL811_HCD} && {PCMCIA} || (!(false) || ({USB_SL811_CS})) && (!({USB_SL811_CS}) || (false))
Variables: 3886. 
Variable ordering: 1624, 2001, 2367
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2367	{USB_SL811_CS}	1	0
3	2001	{PCMCIA}	2	1
4	1624	{USB_SL811_HCD}	2	3
# END BDD 3701 (T 6 521)

# BEGIN BDD 3702 (T 6 522)
BDD tree for {USB} || (!(false) || ({USB_SL811_HCD})) && (!({USB_SL811_HCD}) || (false))
Variables: 3886. 
Variable ordering: 1624, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1624	{USB_SL811_HCD}	1	2
# END BDD 3702 (T 6 522)

# BEGIN BDD 3703 (T 6 523)
BDD tree for {USB} && {VIDEO_DEV} || (!(false) || ({USB_SN9C102})) && (!({USB_SN9C102}) || (false))
Variables: 3886. 
Variable ordering: 2058, 2259, 2705
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2259	{VIDEO_DEV}	0	2
4	2058	{USB_SN9C102}	1	3
# END BDD 3703 (T 6 523)

# BEGIN BDD 3704 (T 6 524)
BDD tree for {USB} && {ATM} || (!(false) || ({USB_SPEEDTOUCH})) && (!({USB_SPEEDTOUCH}) || (false))
Variables: 3886. 
Variable ordering: 2089, 2705, 3297
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3297	{ATM}	0	1
3	2705	{USB}	0	2
4	2089	{USB_SPEEDTOUCH}	1	3
# END BDD 3704 (T 6 524)

# BEGIN BDD 3705 (T 6 525)
BDD tree for {USB} || (!(false) || ({USB_STORAGE})) && (!({USB_STORAGE}) || (false))
Variables: 3886. 
Variable ordering: 1323, 2705
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	1323	{USB_STORAGE}	1	2
# END BDD 3705 (T 6 525)

# BEGIN BDD 3706 (T 6 526)
BDD tree for {USB_STORAGE} && {EXPERIMENTAL} || (!(false) || ({USB_STORAGE_DATAFAB})) && (!({USB_STORAGE_DATAFAB}) || (false))
Variables: 3886. 
Variable ordering: 1278, 1323, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1323	{USB_STORAGE}	0	2
4	1278	{USB_STORAGE_DATAFAB}	1	3
# END BDD 3706 (T 6 526)

# BEGIN BDD 3707 (T 6 527)
BDD tree for {USB_STORAGE} || (!(false) || ({USB_STORAGE_DEBUG})) && (!({USB_STORAGE_DEBUG}) || (false))
Variables: 3886. 
Variable ordering: 1323, 2386
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2386	{USB_STORAGE_DEBUG}	1	0
3	1323	{USB_STORAGE}	2	1
# END BDD 3707 (T 6 527)

# BEGIN BDD 3708 (T 6 528)
BDD tree for {USB_STORAGE} || (!(false) || ({USB_STORAGE_DPCM})) && (!({USB_STORAGE_DPCM}) || (false))
Variables: 3886. 
Variable ordering: 1323, 1432
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1432	{USB_STORAGE_DPCM}	1	0
3	1323	{USB_STORAGE}	2	1
# END BDD 3708 (T 6 528)

# BEGIN BDD 3709 (T 6 529)
BDD tree for {USB_STORAGE} || (!(false) || ({USB_STORAGE_FREECOM})) && (!({USB_STORAGE_FREECOM}) || (false))
Variables: 3886. 
Variable ordering: 1323, 1800
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1800	{USB_STORAGE_FREECOM}	1	0
3	1323	{USB_STORAGE}	2	1
# END BDD 3709 (T 6 529)

# BEGIN BDD 3710 (T 6 530)
BDD tree for {USB_STORAGE} && {BLK_DEV_IDE} || (!(false) || ({USB_STORAGE_ISD200})) && (!({USB_STORAGE_ISD200}) || (false))
Variables: 3886. 
Variable ordering: 819, 878, 1323
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1323	{USB_STORAGE}	0	1
3	878	{BLK_DEV_IDE}	0	2
4	819	{USB_STORAGE_ISD200}	1	3
# END BDD 3710 (T 6 530)

# BEGIN BDD 3711 (T 6 531)
BDD tree for {USB_STORAGE} && {EXPERIMENTAL} || (!(false) || ({USB_STORAGE_JUMPSHOT})) && (!({USB_STORAGE_JUMPSHOT}) || (false))
Variables: 3886. 
Variable ordering: 1323, 1374, 1711
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1374	{USB_STORAGE_JUMPSHOT}	1	0
3	1711	{EXPERIMENTAL}	0	1
4	1374	{USB_STORAGE_JUMPSHOT}	1	3
5	1323	{USB_STORAGE}	2	4
# END BDD 3711 (T 6 531)

# BEGIN BDD 3712 (T 6 532)
BDD tree for {USB_STORAGE} && {EXPERIMENTAL} || (!(false) || ({USB_STORAGE_SDDR09})) && (!({USB_STORAGE_SDDR09}) || (false))
Variables: 3886. 
Variable ordering: 591, 1323, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1323	{USB_STORAGE}	0	2
4	591	{USB_STORAGE_SDDR09}	1	3
# END BDD 3712 (T 6 532)

# BEGIN BDD 3713 (T 6 533)
BDD tree for {USB_STORAGE} && {EXPERIMENTAL} || (!(false) || ({USB_STORAGE_SDDR55})) && (!({USB_STORAGE_SDDR55}) || (false))
Variables: 3886. 
Variable ordering: 1323, 1711, 2806
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2806	{USB_STORAGE_SDDR55}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1323	{USB_STORAGE}	2	3
# END BDD 3713 (T 6 533)

# BEGIN BDD 3714 (T 6 534)
BDD tree for {USB_STORAGE} && {EXPERIMENTAL} || (!(false) || ({USB_STORAGE_USBAT})) && (!({USB_STORAGE_USBAT}) || (false))
Variables: 3886. 
Variable ordering: 855, 1323, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1323	{USB_STORAGE}	0	2
4	855	{USB_STORAGE_USBAT}	1	3
# END BDD 3714 (T 6 534)

# BEGIN BDD 3715 (T 7 1)
BDD tree for {USB} && {VIDEO_DEV} || (!(false) || ({USB_STV680})) && (!({USB_STV680}) || (false)) && true || (!(false) || ({VFAT_FS})) && (!({VFAT_FS}) || (false)) && true || (!({DVB_BUDGET_AV} && {DVB_CORE} && {PCI} || {DVB_AV7110} && {DVB_CORE} && {PCI}) || ({VIDEO_DEV})) && (!({VIDEO_DEV}) || ({SND_FM801_TEA575X} && {M68K} && {SOUND} && {SND} && {PCI} && {SND_FM801} || {DVB_BUDGET_AV} && {DVB_CORE} && {PCI} || {DVB_AV7110} && {DVB_CORE} && {PCI})) && true || (!(false) || ({VXFS_FS})) && (!({VXFS_FS}) || (false)) && true || (!(false) || ({W1})) && (!({W1}) || (false)) && true || (!(false) || ({WATCHDOG})) && (!({WATCHDOG}) || (false)) && true || (!(false) || ({X86_CPUID})) && (!({X86_CPUID}) || (false)) && true || (!(false) || ({X86_ELAN})) && (!({X86_ELAN}) || (false)) && true || (!(false) || ({X86_MSR})) && (!({X86_MSR}) || (false)) && true || (!(false) || ({X86_NUMAQ})) && (!({X86_NUMAQ}) || (false)) && true || (!(false) || ({X86_PC})) && (!({X86_PC}) || (false)) && true || (!(false) || ({X86_VISWS})) && (!({X86_VISWS}) || (false)) && true || (!(false) || ({X86_VOYAGER})) && (!({X86_VOYAGER}) || (false)) && true || (!(false) || ({XFS_FS})) && (!({XFS_FS}) || (false))
Variables: 3886. 
Variable ordering: 40, 210, 253, 362, 999, 1079, 1183, 1214, 1228, 1627, 1969, 1987, 2013, 2259, 2309, 2465, 2532, 2705, 2735, 2770, 2778, 3048, 3119, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2309	{USB_STV680}	1	0
3	2705	{USB}	0	1
4	2309	{USB_STV680}	1	3
5	2259	{VIDEO_DEV}	2	4
# END BDD 3715 (T 7 1)

# BEGIN BDD 3716 (T 7 2)
BDD tree for {USB} && {PM} && {EXPERIMENTAL} || (!({USB_OTG} && {USB} && {EXPERIMENTAL}) || ({USB_SUSPEND})) && (!({USB_SUSPEND}) || ({USB_OTG} && {USB} && {EXPERIMENTAL}))
Variables: 3886. 
Variable ordering: 675, 1711, 1815, 2681, 2705
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2681	{USB_SUSPEND}	1	0
3	2705	{USB}	0	1
4	2681	{USB_SUSPEND}	1	3
5	1815	{PM}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	2705	{USB}	1	0
8	2681	{USB_SUSPEND}	7	3
9	1815	{PM}	8	4
10	1711	{EXPERIMENTAL}	2	9
11	675	{USB_OTG}	6	10
# END BDD 3716 (T 7 2)

# BEGIN BDD 3717 (T 7 3)
BDD tree for {USB} && {USB_DEVICEFS} && {EXPERIMENTAL} || (!(false) || ({USB_TEST})) && (!({USB_TEST}) || (false))
Variables: 3886. 
Variable ordering: 1711, 1722, 2423, 2705
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2423	{USB_TEST}	1	0
3	2705	{USB}	0	1
4	2423	{USB_TEST}	1	3
5	1722	{USB_DEVICEFS}	2	4
6	1711	{EXPERIMENTAL}	2	5
# END BDD 3717 (T 7 3)

# BEGIN BDD 3718 (T 7 4)
BDD tree for {USB} && {PCI} || (!(false) || ({USB_UHCI_HCD})) && (!({USB_UHCI_HCD}) || (false))
Variables: 3886. 
Variable ordering: 210, 2705, 3157
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3157	{USB_UHCI_HCD}	1	0
3	2705	{USB}	2	1
4	210	{PCI}	2	3
# END BDD 3718 (T 7 4)

# BEGIN BDD 3719 (T 7 5)
BDD tree for {USB} && {NET} || (!(false) || ({USB_USBNET})) && (!({USB_USBNET}) || (false))
Variables: 3886. 
Variable ordering: 1371, 2705, 3281
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3281	{USB_USBNET}	1	0
3	2705	{USB}	2	1
4	1371	{NET}	2	3
# END BDD 3719 (T 7 5)

# BEGIN BDD 3720 (T 7 6)
BDD tree for {USB} && {PARPORT} || (!(false) || ({USB_USS720})) && (!({USB_USS720}) || (false))
Variables: 3886. 
Variable ordering: 863, 2562, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2562	{USB_USS720}	1	0
3	2705	{USB}	0	1
4	2562	{USB_USS720}	1	3
5	863	{PARPORT}	2	4
# END BDD 3720 (T 7 6)

# BEGIN BDD 3721 (T 7 7)
BDD tree for {USB} && {VIDEO_DEV} && {EXPERIMENTAL} || (!(false) || ({USB_VICAM})) && (!({USB_VICAM}) || (false))
Variables: 3886. 
Variable ordering: 587, 1711, 2259, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2259	{VIDEO_DEV}	0	2
4	1711	{EXPERIMENTAL}	0	3
5	587	{USB_VICAM}	1	4
# END BDD 3721 (T 7 7)

# BEGIN BDD 3722 (T 7 8)
BDD tree for {USB} && {VIDEO_DEV} && {I2C} && {VIDEO_OVCAMCHIP} || (!(false) || ({USB_W9968CF})) && (!({USB_W9968CF}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1402, 2169, 2259, 2705
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2169	{USB_W9968CF}	1	0
3	2705	{USB}	0	1
4	2259	{VIDEO_DEV}	0	3
5	2169	{USB_W9968CF}	1	4
6	1402	{VIDEO_OVCAMCHIP}	2	5
7	1032	{I2C}	2	6
# END BDD 3722 (T 7 8)

# BEGIN BDD 3723 (T 7 9)
BDD tree for {USB} && {INPUT} || (!(false) || ({USB_WACOM})) && (!({USB_WACOM}) || (false))
Variables: 3886. 
Variable ordering: 1721, 2705, 2830
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2830	{INPUT}	0	1
3	2705	{USB}	0	2
4	1721	{USB_WACOM}	1	3
# END BDD 3723 (T 7 9)

# BEGIN BDD 3724 (T 7 10)
BDD tree for {USB} && {INPUT} || (!(false) || ({USB_XPAD})) && (!({USB_XPAD}) || (false))
Variables: 3886. 
Variable ordering: 2705, 2830, 3033
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3033	{USB_XPAD}	1	0
3	2830	{INPUT}	2	1
4	2705	{USB}	2	3
# END BDD 3724 (T 7 10)

# BEGIN BDD 3725 (T 7 11)
BDD tree for {USB} && {NET} && {USB_USBNET} || (!({USB} && {NET} && {USB_USBNET}) || ({USB_ZAURUS})) && (!({USB_ZAURUS}) || ({USB} && {NET} && {USB_USBNET}))
Variables: 3886. 
Variable ordering: 1371, 2029, 2705, 3281
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2029	{USB_ZAURUS}	1	0
3	3281	{USB_USBNET}	0	1
4	2705	{USB}	0	3
5	2029	{USB_ZAURUS}	1	4
6	1371	{NET}	2	5
# END BDD 3725 (T 7 11)

# BEGIN BDD 3726 (T 7 12)
BDD tree for {USB} && {NET} && {NET_RADIO} || (!(false) || ({USB_ZD1201})) && (!({USB_ZD1201}) || (false))
Variables: 3886. 
Variable ordering: 468, 573, 1371, 2705
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	573	{USB_ZD1201}	1	0
3	2705	{USB}	0	1
4	1371	{NET}	0	3
5	573	{USB_ZD1201}	1	4
6	468	{NET_RADIO}	2	5
# END BDD 3726 (T 7 12)

# BEGIN BDD 3727 (T 7 13)
BDD tree for true && {EXPERIMENTAL} && {USB_GADGET} || (!(false) || ({USB_ZERO})) && (!({USB_ZERO}) || (false))
Variables: 3886. 
Variable ordering: 465, 1711, 1920
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1920	{USB_ZERO}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	465	{USB_GADGET}	2	3
# END BDD 3727 (T 7 13)

# BEGIN BDD 3728 (T 7 14)
BDD tree for true && {USB_ZERO} && {USB_OTG} || (!(false) || ({USB_ZERO_HNPTEST})) && (!({USB_ZERO_HNPTEST}) || (false))
Variables: 3886. 
Variable ordering: 101, 675, 1920
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1920	{USB_ZERO}	0	1
3	675	{USB_OTG}	0	2
4	101	{USB_ZERO_HNPTEST}	1	3
# END BDD 3728 (T 7 14)

# BEGIN BDD 3729 (T 7 15)
BDD tree for {V850E_MA1} || {V850E_ME2} || {V850E_TEG} || {V850E2_ANNA} || {V850E_AS85EP1} || (!({V850E_MA1} || {V850E_ME2} || {V850E_TEG} || {V850E2_ANNA} || {V850E_AS85EP1}) || ({V850E_UART})) && (!({V850E_UART}) || ({V850E_MA1} || {V850E_ME2} || {V850E_TEG} || {V850E2_ANNA} || {V850E_AS85EP1}))
Variables: 3886. 
Variable ordering: 50, 83, 660, 1549, 1936, 3118
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3118	{V850E_ME2}	0	1
3	1936	{V850E_UART}	1	2
4	1549	{V850E_MA1}	3	1
5	660	{V850E_TEG}	4	1
6	83	{V850E2_ANNA}	5	1
7	50	{V850E_AS85EP1}	6	1
# END BDD 3729 (T 7 15)

# BEGIN BDD 3730 (T 7 16)
BDD tree for (!({V850E_UART} && {V850E_ME2}) || ({V850E_UARTB})) && (!({V850E_UARTB}) || ({V850E_UART} && {V850E_ME2}))
Variables: 3886. 
Variable ordering: 1936, 1941, 3118
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1941	{V850E_UARTB}	1	0
3	3118	{V850E_ME2}	1	0
4	3118	{V850E_ME2}	0	1
5	1941	{V850E_UARTB}	3	4
6	1936	{V850E_UART}	2	5
# END BDD 3730 (T 7 16)

# BEGIN BDD 3731 (T 7 17)
BDD tree for {V850E_UART} || (!(false) || ({V850E_UART_CONSOLE})) && (!({V850E_UART_CONSOLE}) || (false))
Variables: 3886. 
Variable ordering: 702, 1936
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1936	{V850E_UART}	0	1
3	702	{V850E_UART_CONSOLE}	1	2
# END BDD 3731 (T 7 17)

# BEGIN BDD 3732 (T 7 18)
BDD tree for {NETDEVICES} && {WAN_ROUTER_DRIVERS} && {WAN_ROUTER} && {PCI} || {ISA} && {BROKEN} || (!(false) || ({VENDOR_SANGOMA})) && (!({VENDOR_SANGOMA}) || (false))
Variables: 3886. 
Variable ordering: 210, 233, 1185, 2059, 2196, 3107, 3216
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3107	{VENDOR_SANGOMA}	1	0
3	3216	{WAN_ROUTER_DRIVERS}	0	1
4	3107	{VENDOR_SANGOMA}	1	3
5	2196	{NETDEVICES}	2	4
6	2059	{BROKEN}	2	5
7	1185	{ISA}	2	6
8	233	{WAN_ROUTER}	2	7
9	233	{WAN_ROUTER}	2	6
10	210	{PCI}	8	9
# END BDD 3732 (T 7 18)

# BEGIN BDD 3733 (T 7 19)
BDD tree for {VT} && {ARCH_ACORN} && {ARCH_EBSA110} && {4xx} && {8xx} && {SPARC32} && {SPARC64} && {M68K} && {PARISC} && {EMBEDDED} || {X86} || (!({VT} && {ARCH_ACORN} && {ARCH_EBSA110} && {4xx} && {8xx} && {SPARC32} && {SPARC64} && {M68K} && {PARISC}) || ({VGA_CONSOLE})) && (!({VGA_CONSOLE}) || ({VT} && {ARCH_ACORN} && {ARCH_EBSA110} && {4xx} && {8xx} && {SPARC32} && {SPARC64} && {M68K} && {PARISC}))
Variables: 3886. 
Variable ordering: 809, 822, 1002, 1244, 2002, 2264, 2407, 2470, 2542, 2575, 2770, 3174
Vertices: 22
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2264	{VGA_CONSOLE}	1	0
3	3174	{EMBEDDED}	0	1
4	2770	{M68K}	1	3
5	2575	{PARISC}	1	4
6	2542	{ARCH_ACORN}	1	5
7	2470	{SPARC64}	1	6
8	2407	{SPARC32}	1	7
9	2770	{M68K}	0	1
10	2575	{PARISC}	0	9
11	2542	{ARCH_ACORN}	0	10
12	2470	{SPARC64}	0	11
13	2407	{SPARC32}	0	12
14	2264	{VGA_CONSOLE}	8	13
15	2002	{4xx}	2	14
17	2002	{4xx}	2	16
16	2264	{VGA_CONSOLE}	1	13
19	1002	{ARCH_EBSA110}	2	18
18	1244	{X86}	15	17
21	809	{VT}	2	20
20	822	{8xx}	2	19
# END BDD 3733 (T 7 19)

# BEGIN BDD 3734 (T 7 20)
BDD tree for {IRDA} && {ISA_DMA_API} || (!(false) || ({VIA_FIR})) && (!({VIA_FIR}) || (false))
Variables: 3886. 
Variable ordering: 1823, 3242, 3257
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3257	{ISA_DMA_API}	0	1
3	3242	{IRDA}	0	2
4	1823	{VIA_FIR}	1	3
# END BDD 3734 (T 7 20)

# BEGIN BDD 3735 (T 7 21)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({VIA_RHINE})) && (!({VIA_RHINE}) || (false))
Variables: 3886. 
Variable ordering: 210, 1966, 2196, 2228, 2587
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1966	{VIA_RHINE}	1	0
3	2587	{NET_PCI}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1966	{VIA_RHINE}	1	5
7	210	{PCI}	2	6
# END BDD 3735 (T 7 21)

# BEGIN BDD 3736 (T 7 22)
BDD tree for {NETDEVICES} && {UML} && {VIA_RHINE} || (!(false) || ({VIA_RHINE_MMIO})) && (!({VIA_RHINE_MMIO}) || (false))
Variables: 3886. 
Variable ordering: 1516, 1966, 2196, 2228
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2228	{UML}	0	1
3	2196	{NETDEVICES}	0	2
4	1966	{VIA_RHINE}	0	3
5	1516	{VIA_RHINE_MMIO}	1	4
# END BDD 3736 (T 7 22)

# BEGIN BDD 3737 (T 7 23)
BDD tree for {NETDEVICES} && {UML} && {NET_PCI} && {PCI} || (!(false) || ({VIA_VELOCITY})) && (!({VIA_VELOCITY}) || (false))
Variables: 3886. 
Variable ordering: 210, 2196, 2228, 2587, 3277
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3277	{VIA_VELOCITY}	1	0
3	2587	{NET_PCI}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	210	{PCI}	2	5
# END BDD 3737 (T 7 23)

# BEGIN BDD 3738 (T 7 24)
BDD tree for {VIDEO_DEV} && {PCI} && {I2C} || (!(false) || ({VIDEO_BT848})) && (!({VIDEO_BT848}) || (false))
Variables: 3886. 
Variable ordering: 210, 859, 1032, 2259
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	859	{VIDEO_BT848}	1	0
3	2259	{VIDEO_DEV}	0	1
4	1032	{I2C}	0	3
5	859	{VIDEO_BT848}	1	4
6	210	{PCI}	2	5
# END BDD 3738 (T 7 24)

# BEGIN BDD 3739 (T 7 25)
BDD tree for (!({VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C}) || ({VIDEO_BTCX})) && (!({VIDEO_BTCX}) || ({VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C}))
Variables: 3886. 
Variable ordering: 210, 859, 1032, 1171, 1711, 2259, 2785
Vertices: 17
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1171	{VIDEO_BTCX}	1	0
3	2785	{VIDEO_CX88}	1	0
4	2259	{VIDEO_DEV}	1	3
5	1711	{EXPERIMENTAL}	1	4
6	2785	{VIDEO_CX88}	0	1
7	2259	{VIDEO_DEV}	0	6
8	1711	{EXPERIMENTAL}	0	7
9	1171	{VIDEO_BTCX}	5	8
10	1032	{I2C}	2	9
11	2259	{VIDEO_DEV}	1	0
12	2259	{VIDEO_DEV}	0	1
13	1171	{VIDEO_BTCX}	11	12
14	1032	{I2C}	2	13
15	859	{VIDEO_BT848}	10	14
16	210	{PCI}	2	15
# END BDD 3739 (T 7 25)

# BEGIN BDD 3740 (T 7 26)
BDD tree for (!({VIDEO_SAA7146_VV} || {VIDEO_SAA7134} && {VIDEO_DEV} && {PCI} && {I2C} || {VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C}) || ({VIDEO_BUF})) && (!({VIDEO_BUF}) || ({VIDEO_SAA7146_VV} || {VIDEO_SAA7134} && {VIDEO_DEV} && {PCI} && {I2C} || {VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C}))
Variables: 3886. 
Variable ordering: 170, 210, 859, 1032, 1711, 1752, 2259, 2767, 2785
Vertices: 22
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2767	{VIDEO_SAA7146_VV}	1	0
3	2767	{VIDEO_SAA7146_VV}	0	1
4	1752	{VIDEO_BUF}	2	3
5	2785	{VIDEO_CX88}	1	0
6	2767	{VIDEO_SAA7146_VV}	5	0
7	2259	{VIDEO_DEV}	2	6
8	2785	{VIDEO_CX88}	0	1
9	2767	{VIDEO_SAA7146_VV}	8	1
10	2259	{VIDEO_DEV}	3	9
11	1752	{VIDEO_BUF}	7	10
12	1711	{EXPERIMENTAL}	4	11
13	1032	{I2C}	4	12
14	2259	{VIDEO_DEV}	2	0
15	2259	{VIDEO_DEV}	3	1
17	1032	{I2C}	4	16
16	1752	{VIDEO_BUF}	14	15
19	210	{PCI}	4	18
18	859	{VIDEO_BT848}	13	17
21	170	{VIDEO_SAA7134}	19	20
20	210	{PCI}	4	17
# END BDD 3740 (T 7 26)

# BEGIN BDD 3741 (T 7 27)
BDD tree for (!({VIDEO_SAA7134_DVB} && {VIDEO_DEV} && {VIDEO_SAA7134} && {DVB_CORE} || {VIDEO_CX88_DVB} && {VIDEO_DEV} && {VIDEO_CX88} && {DVB_CORE}) || ({VIDEO_BUF_DVB})) && (!({VIDEO_BUF_DVB}) || ({VIDEO_SAA7134_DVB} && {VIDEO_DEV} && {VIDEO_SAA7134} && {DVB_CORE} || {VIDEO_CX88_DVB} && {VIDEO_DEV} && {VIDEO_CX88} && {DVB_CORE}))
Variables: 3886. 
Variable ordering: 170, 402, 971, 1147, 1214, 2259, 2785
Vertices: 23
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	971	{VIDEO_BUF_DVB}	1	0
3	2785	{VIDEO_CX88}	1	0
4	2259	{VIDEO_DEV}	1	3
5	1214	{DVB_CORE}	1	4
6	2785	{VIDEO_CX88}	0	1
7	2259	{VIDEO_DEV}	0	6
8	1214	{DVB_CORE}	0	7
9	971	{VIDEO_BUF_DVB}	5	8
10	402	{VIDEO_CX88_DVB}	2	9
11	2259	{VIDEO_DEV}	1	0
12	1214	{DVB_CORE}	1	11
13	1147	{VIDEO_SAA7134_DVB}	1	12
14	2259	{VIDEO_DEV}	0	1
15	1214	{DVB_CORE}	0	14
17	971	{VIDEO_BUF_DVB}	13	16
16	1147	{VIDEO_SAA7134_DVB}	0	15
19	1147	{VIDEO_SAA7134_DVB}	8	15
18	1147	{VIDEO_SAA7134_DVB}	5	12
21	402	{VIDEO_CX88_DVB}	17	20
20	971	{VIDEO_BUF_DVB}	18	19
22	170	{VIDEO_SAA7134}	10	21
# END BDD 3741 (T 7 27)

# BEGIN BDD 3742 (T 7 28)
BDD tree for {VIDEO_DEV} && {PARPORT} || (!(false) || ({VIDEO_BWQCAM})) && (!({VIDEO_BWQCAM}) || (false))
Variables: 3886. 
Variable ordering: 486, 863, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	863	{PARPORT}	0	2
4	486	{VIDEO_BWQCAM}	1	3
# END BDD 3742 (T 7 28)

# BEGIN BDD 3743 (T 7 29)
BDD tree for {VIDEO_DEV} || (!(false) || ({VIDEO_CPIA})) && (!({VIDEO_CPIA}) || (false))
Variables: 3886. 
Variable ordering: 1564, 2259
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1564	{VIDEO_CPIA}	1	2
# END BDD 3743 (T 7 29)

# BEGIN BDD 3744 (T 7 30)
BDD tree for {VIDEO_DEV} && {PARPORT_1284} && {VIDEO_CPIA} && {PARPORT} || (!(false) || ({VIDEO_CPIA_PP})) && (!({VIDEO_CPIA_PP}) || (false))
Variables: 3886. 
Variable ordering: 11, 863, 1564, 2259, 2493
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2493	{VIDEO_CPIA_PP}	1	0
3	2259	{VIDEO_DEV}	2	1
4	1564	{VIDEO_CPIA}	2	3
5	863	{PARPORT}	2	4
6	11	{PARPORT_1284}	2	5
# END BDD 3744 (T 7 30)

# BEGIN BDD 3745 (T 7 31)
BDD tree for {VIDEO_DEV} && {VIDEO_CPIA} && {USB} || (!(false) || ({VIDEO_CPIA_USB})) && (!({VIDEO_CPIA_USB}) || (false))
Variables: 3886. 
Variable ordering: 232, 1564, 2259, 2705
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2705	{USB}	0	1
3	2259	{VIDEO_DEV}	0	2
4	1564	{VIDEO_CPIA}	0	3
5	232	{VIDEO_CPIA_USB}	1	4
# END BDD 3745 (T 7 31)

# BEGIN BDD 3746 (T 7 32)
BDD tree for {EXPERIMENTAL} && {VIDEO_DEV} && {PARPORT} || (!(false) || ({VIDEO_CQCAM})) && (!({VIDEO_CQCAM}) || (false))
Variables: 3886. 
Variable ordering: 863, 1711, 2259, 2451
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2451	{VIDEO_CQCAM}	1	0
3	2259	{VIDEO_DEV}	2	1
4	1711	{EXPERIMENTAL}	2	3
5	863	{PARPORT}	2	4
# END BDD 3746 (T 7 32)

# BEGIN BDD 3747 (T 7 33)
BDD tree for {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || (!(false) || ({VIDEO_CX88})) && (!({VIDEO_CX88}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 1711, 2259, 2785
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2785	{VIDEO_CX88}	1	0
3	2259	{VIDEO_DEV}	2	1
4	1711	{EXPERIMENTAL}	2	3
5	1032	{I2C}	2	4
6	210	{PCI}	2	5
# END BDD 3747 (T 7 33)

# BEGIN BDD 3748 (T 7 34)
BDD tree for {VIDEO_DEV} && {VIDEO_CX88} && {DVB_CORE} || (!(false) || ({VIDEO_CX88_DVB})) && (!({VIDEO_CX88_DVB}) || (false))
Variables: 3886. 
Variable ordering: 402, 1214, 2259, 2785
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2785	{VIDEO_CX88}	0	1
3	2259	{VIDEO_DEV}	0	2
4	1214	{DVB_CORE}	0	3
5	402	{VIDEO_CX88_DVB}	1	4
# END BDD 3748 (T 7 34)

# BEGIN BDD 3749 (T 7 35)
BDD tree for {VIDEO_DEV} && {PCI} || (!(false) || ({VIDEO_DPC})) && (!({VIDEO_DPC}) || (false))
Variables: 3886. 
Variable ordering: 210, 962, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	962	{VIDEO_DPC}	1	0
3	2259	{VIDEO_DEV}	0	1
4	962	{VIDEO_DPC}	1	3
5	210	{PCI}	2	4
# END BDD 3749 (T 7 35)

# BEGIN BDD 3750 (T 7 36)
BDD tree for {VIDEO_DEV} && {PCI} || (!(false) || ({VIDEO_HEXIUM_GEMINI})) && (!({VIDEO_HEXIUM_GEMINI}) || (false))
Variables: 3886. 
Variable ordering: 210, 258, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	258	{VIDEO_HEXIUM_GEMINI}	1	0
3	2259	{VIDEO_DEV}	0	1
4	258	{VIDEO_HEXIUM_GEMINI}	1	3
5	210	{PCI}	2	4
# END BDD 3750 (T 7 36)

# BEGIN BDD 3751 (T 7 37)
BDD tree for {VIDEO_DEV} && {PCI} || (!(false) || ({VIDEO_HEXIUM_ORION})) && (!({VIDEO_HEXIUM_ORION}) || (false))
Variables: 3886. 
Variable ordering: 210, 2259, 3005
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3005	{VIDEO_HEXIUM_ORION}	1	0
3	2259	{VIDEO_DEV}	2	1
4	210	{PCI}	2	3
# END BDD 3751 (T 7 37)

# BEGIN BDD 3752 (T 7 38)
BDD tree for (!({VIDEO_SAA7134} && {VIDEO_DEV} && {PCI} && {I2C} || {VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C}) || ({VIDEO_IR})) && (!({VIDEO_IR}) || ({VIDEO_SAA7134} && {VIDEO_DEV} && {PCI} && {I2C} || {VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C}))
Variables: 3886. 
Variable ordering: 170, 210, 859, 1032, 1711, 2259, 2274, 2785
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2274	{VIDEO_IR}	1	0
3	2785	{VIDEO_CX88}	1	0
4	2785	{VIDEO_CX88}	0	1
5	2274	{VIDEO_IR}	3	4
6	2259	{VIDEO_DEV}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1032	{I2C}	2	7
9	2274	{VIDEO_IR}	0	1
10	2259	{VIDEO_DEV}	2	9
11	1032	{I2C}	2	10
12	859	{VIDEO_BT848}	8	11
13	210	{PCI}	2	12
14	210	{PCI}	2	11
15	170	{VIDEO_SAA7134}	13	14
# END BDD 3752 (T 7 38)

# BEGIN BDD 3753 (T 7 39)
BDD tree for {VIDEO_DEV} && {M32R} || (!(false) || ({VIDEO_M32R_AR})) && (!({VIDEO_M32R_AR}) || (false))
Variables: 3886. 
Variable ordering: 2259, 2656, 3038
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3038	{VIDEO_M32R_AR}	1	0
3	2656	{M32R}	2	1
4	2259	{VIDEO_DEV}	2	3
# END BDD 3753 (T 7 39)

# BEGIN BDD 3754 (T 7 40)
BDD tree for {VIDEO_DEV} && {VIDEO_M32R_AR} || (!(false) || ({VIDEO_M32R_AR_M64278})) && (!({VIDEO_M32R_AR_M64278}) || (false))
Variables: 3886. 
Variable ordering: 1236, 2259, 3038
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3038	{VIDEO_M32R_AR}	0	1
3	2259	{VIDEO_DEV}	0	2
4	1236	{VIDEO_M32R_AR_M64278}	1	3
# END BDD 3754 (T 7 40)

# BEGIN BDD 3755 (T 7 41)
BDD tree for {VIDEO_DEV} && {PCI} && {SONYPI} || (!(false) || ({VIDEO_MEYE})) && (!({VIDEO_MEYE}) || (false))
Variables: 3886. 
Variable ordering: 210, 927, 2086, 2259
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2086	{VIDEO_MEYE}	1	0
3	2259	{VIDEO_DEV}	0	1
4	2086	{VIDEO_MEYE}	1	3
5	927	{SONYPI}	2	4
6	210	{PCI}	2	5
# END BDD 3755 (T 7 41)

# BEGIN BDD 3756 (T 7 42)
BDD tree for {VIDEO_DEV} && {PCI} || (!(false) || ({VIDEO_MXB})) && (!({VIDEO_MXB}) || (false))
Variables: 3886. 
Variable ordering: 210, 2083, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2083	{VIDEO_MXB}	1	0
3	2259	{VIDEO_DEV}	0	1
4	2083	{VIDEO_MXB}	1	3
5	210	{PCI}	2	4
# END BDD 3756 (T 7 42)

# BEGIN BDD 3757 (T 7 43)
BDD tree for {VIDEO_DEV} && {I2C} || (!(false) || ({VIDEO_OVCAMCHIP})) && (!({VIDEO_OVCAMCHIP}) || (false))
Variables: 3886. 
Variable ordering: 1032, 1402, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1402	{VIDEO_OVCAMCHIP}	1	0
3	2259	{VIDEO_DEV}	0	1
4	1402	{VIDEO_OVCAMCHIP}	1	3
5	1032	{I2C}	2	4
# END BDD 3757 (T 7 43)

# BEGIN BDD 3758 (T 7 44)
BDD tree for {PPC_PMAC} && {VIDEO_DEV} && {BROKEN} || (!(false) || ({VIDEO_PLANB})) && (!({VIDEO_PLANB}) || (false))
Variables: 3886. 
Variable ordering: 1505, 1923, 2059, 2259
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1923	{VIDEO_PLANB}	1	0
3	2259	{VIDEO_DEV}	0	1
4	2059	{BROKEN}	0	3
5	1923	{VIDEO_PLANB}	1	4
6	1505	{PPC_PMAC}	2	5
# END BDD 3758 (T 7 44)

# BEGIN BDD 3759 (T 7 45)
BDD tree for {VIDEO_DEV} && {ISA} || (!(false) || ({VIDEO_PMS})) && (!({VIDEO_PMS}) || (false))
Variables: 3886. 
Variable ordering: 401, 1185, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1185	{ISA}	0	2
4	401	{VIDEO_PMS}	1	3
# END BDD 3759 (T 7 45)

# BEGIN BDD 3760 (T 7 46)
BDD tree for {VIDEO_DEV} && {I2C} || (!(false) || ({VIDEO_SAA5246A})) && (!({VIDEO_SAA5246A}) || (false))
Variables: 3886. 
Variable ordering: 1032, 2259, 2704
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2704	{VIDEO_SAA5246A}	1	0
3	2259	{VIDEO_DEV}	2	1
4	1032	{I2C}	2	3
# END BDD 3760 (T 7 46)

# BEGIN BDD 3761 (T 7 47)
BDD tree for {VIDEO_DEV} && {I2C} || (!(false) || ({VIDEO_SAA5249})) && (!({VIDEO_SAA5249}) || (false))
Variables: 3886. 
Variable ordering: 625, 1032, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1032	{I2C}	0	2
4	625	{VIDEO_SAA5249}	1	3
# END BDD 3761 (T 7 47)

# BEGIN BDD 3762 (T 7 48)
BDD tree for {VIDEO_DEV} && {PCI} && {I2C} || (!(false) || ({VIDEO_SAA7134})) && (!({VIDEO_SAA7134}) || (false))
Variables: 3886. 
Variable ordering: 170, 210, 1032, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1032	{I2C}	0	2
4	210	{PCI}	0	3
5	170	{VIDEO_SAA7134}	1	4
# END BDD 3762 (T 7 48)

# BEGIN BDD 3763 (T 7 49)
BDD tree for {VIDEO_DEV} && {VIDEO_SAA7134} && {DVB_CORE} || (!(false) || ({VIDEO_SAA7134_DVB})) && (!({VIDEO_SAA7134_DVB}) || (false))
Variables: 3886. 
Variable ordering: 170, 1147, 1214, 2259
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1147	{VIDEO_SAA7134_DVB}	1	0
3	2259	{VIDEO_DEV}	0	1
4	1214	{DVB_CORE}	0	3
5	1147	{VIDEO_SAA7134_DVB}	1	4
6	170	{VIDEO_SAA7134}	2	5
# END BDD 3763 (T 7 49)

# BEGIN BDD 3764 (T 7 50)
BDD tree for (!({VIDEO_SAA7146_VV} || {DVB_BUDGET_CI} && {DVB_CORE} && {PCI} || {DVB_BUDGET} && {DVB_CORE} && {PCI}) || ({VIDEO_SAA7146})) && (!({VIDEO_SAA7146}) || ({VIDEO_SAA7146_VV} || {DVB_BUDGET_CI} && {DVB_CORE} && {PCI} || {DVB_BUDGET} && {DVB_CORE} && {PCI}))
Variables: 3886. 
Variable ordering: 210, 1214, 1551, 1990, 2767, 3135
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2767	{VIDEO_SAA7146_VV}	1	0
3	2767	{VIDEO_SAA7146_VV}	0	1
4	1551	{VIDEO_SAA7146}	2	3
5	3135	{DVB_BUDGET}	1	0
6	2767	{VIDEO_SAA7146_VV}	5	0
7	1990	{DVB_BUDGET_CI}	6	0
8	3135	{DVB_BUDGET}	0	1
9	2767	{VIDEO_SAA7146_VV}	8	1
10	1990	{DVB_BUDGET_CI}	9	1
11	1551	{VIDEO_SAA7146}	7	10
12	1214	{DVB_CORE}	4	11
13	210	{PCI}	4	12
# END BDD 3764 (T 7 50)

# BEGIN BDD 3765 (T 7 51)
BDD tree for (!({x128} || {x497} || {x498} || {x133} || {x499} || {x500}) || ({VIDEO_SAA7146_VV})) && (!({VIDEO_SAA7146_VV}) || ({x128} || {x497} || {x498} || {x133} || {x499} || {x500}))
Variables: 3886. 
Variable ordering: 2767, 3503, 3508, 3872, 3873, 3874, 3875
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3875	{x500}	1	0
3	3874	{x499}	2	0
4	3873	{x498}	3	0
5	3872	{x497}	4	0
6	3508	{x133}	5	0
7	3503	{x128}	6	0
8	3875	{x500}	0	1
9	3874	{x499}	8	1
10	3873	{x498}	9	1
11	3872	{x497}	10	1
12	3508	{x133}	11	1
13	3503	{x128}	12	1
14	2767	{VIDEO_SAA7146_VV}	7	13
# END BDD 3765 (T 7 51)

# BEGIN BDD 3766 (T 7 52)
BDD tree for ({x128} || !({DVB_BUDGET_AV} && {DVB_CORE} && {PCI})) && (!({x128}) || {DVB_BUDGET_AV} && {DVB_CORE} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1214, 2013, 3503
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3503	{x128}	1	0
3	3503	{x128}	0	1
4	2013	{DVB_BUDGET_AV}	2	3
5	1214	{DVB_CORE}	2	4
6	210	{PCI}	2	5
# END BDD 3766 (T 7 52)

# BEGIN BDD 3767 (T 7 53)
BDD tree for ({x497} || !({VIDEO_DPC} && {VIDEO_DEV} && {PCI})) && (!({x497}) || {VIDEO_DPC} && {VIDEO_DEV} && {PCI})
Variables: 3886. 
Variable ordering: 210, 962, 2259, 3872
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3872	{x497}	1	0
3	3872	{x497}	0	1
4	2259	{VIDEO_DEV}	2	3
5	962	{VIDEO_DPC}	2	4
6	210	{PCI}	2	5
# END BDD 3767 (T 7 53)

# BEGIN BDD 3768 (T 7 54)
BDD tree for ({x498} || !({VIDEO_MXB} && {VIDEO_DEV} && {PCI})) && (!({x498}) || {VIDEO_MXB} && {VIDEO_DEV} && {PCI})
Variables: 3886. 
Variable ordering: 210, 2083, 2259, 3873
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3873	{x498}	1	0
3	3873	{x498}	0	1
4	2259	{VIDEO_DEV}	2	3
5	2083	{VIDEO_MXB}	2	4
6	210	{PCI}	2	5
# END BDD 3768 (T 7 54)

# BEGIN BDD 3769 (T 7 55)
BDD tree for ({x133} || !({DVB_AV7110} && {DVB_CORE} && {PCI})) && (!({x133}) || {DVB_AV7110} && {DVB_CORE} && {PCI})
Variables: 3886. 
Variable ordering: 210, 1214, 2532, 3508
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3508	{x133}	1	0
3	3508	{x133}	0	1
4	2532	{DVB_AV7110}	2	3
5	1214	{DVB_CORE}	2	4
6	210	{PCI}	2	5
# END BDD 3769 (T 7 55)

# BEGIN BDD 3770 (T 7 56)
BDD tree for ({x499} || !({VIDEO_HEXIUM_ORION} && {VIDEO_DEV} && {PCI})) && (!({x499}) || {VIDEO_HEXIUM_ORION} && {VIDEO_DEV} && {PCI})
Variables: 3886. 
Variable ordering: 210, 2259, 3005, 3874
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3874	{x499}	1	0
3	3874	{x499}	0	1
4	3005	{VIDEO_HEXIUM_ORION}	2	3
5	2259	{VIDEO_DEV}	2	4
6	210	{PCI}	2	5
# END BDD 3770 (T 7 56)

# BEGIN BDD 3771 (T 7 57)
BDD tree for ({x500} || !({VIDEO_HEXIUM_GEMINI} && {VIDEO_DEV} && {PCI})) && (!({x500}) || {VIDEO_HEXIUM_GEMINI} && {VIDEO_DEV} && {PCI})
Variables: 3886. 
Variable ordering: 210, 258, 2259, 3875
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3875	{x500}	1	0
3	3875	{x500}	0	1
4	2259	{VIDEO_DEV}	2	3
5	258	{VIDEO_HEXIUM_GEMINI}	2	4
6	210	{PCI}	2	5
# END BDD 3771 (T 7 57)

# BEGIN BDD 3772 (T 7 58)
BDD tree for {VT} && {X86} || {X86_64} && {VGA_CONSOLE} || (!({FB_VESA}) || ({VIDEO_SELECT})) && (!({VIDEO_SELECT}) || ({FB_VESA} || {FB} && {X86}))
Variables: 3886. 
Variable ordering: 430, 597, 693, 809, 1184, 1244, 2264
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2264	{VGA_CONSOLE}	0	1
3	1244	{X86}	0	2
4	1184	{X86_64}	3	2
5	809	{VT}	0	4
6	1244	{X86}	0	1
7	1244	{X86}	2	1
8	1184	{X86_64}	6	7
9	809	{VT}	6	8
10	693	{FB}	5	9
11	597	{VIDEO_SELECT}	1	10
12	597	{VIDEO_SELECT}	5	1
13	430	{FB_VESA}	11	12
# END BDD 3772 (T 7 58)

# BEGIN BDD 3773 (T 7 59)
BDD tree for {EXPERIMENTAL} && {VIDEO_DEV} && {PCI} || (!(false) || ({VIDEO_STRADIS})) && (!({VIDEO_STRADIS}) || (false))
Variables: 3886. 
Variable ordering: 210, 1544, 1711, 2259
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1544	{VIDEO_STRADIS}	1	0
3	2259	{VIDEO_DEV}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1544	{VIDEO_STRADIS}	1	4
6	210	{PCI}	2	5
# END BDD 3773 (T 7 59)

# BEGIN BDD 3774 (T 7 60)
BDD tree for (!({VIDEO_SAA7134} && {VIDEO_DEV} && {PCI} && {I2C} || {VIDEO_MXB} && {VIDEO_DEV} && {PCI} || {VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C}) || ({VIDEO_TUNER})) && (!({VIDEO_TUNER}) || ({VIDEO_SAA7134} && {VIDEO_DEV} && {PCI} && {I2C} || {VIDEO_MXB} && {VIDEO_DEV} && {PCI} || {VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C}))
Variables: 3886. 
Variable ordering: 170, 210, 859, 1032, 1711, 1889, 2083, 2259, 2785
Vertices: 23
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1889	{VIDEO_TUNER}	1	0
3	2259	{VIDEO_DEV}	1	0
4	2083	{VIDEO_MXB}	1	3
5	2259	{VIDEO_DEV}	0	1
6	2083	{VIDEO_MXB}	0	5
7	1889	{VIDEO_TUNER}	4	6
8	2785	{VIDEO_CX88}	1	0
9	2259	{VIDEO_DEV}	1	8
10	2083	{VIDEO_MXB}	9	3
11	2785	{VIDEO_CX88}	0	1
12	2259	{VIDEO_DEV}	0	11
13	2083	{VIDEO_MXB}	12	5
14	1889	{VIDEO_TUNER}	10	13
15	1711	{EXPERIMENTAL}	7	14
17	1889	{VIDEO_TUNER}	3	5
16	1032	{I2C}	7	15
19	859	{VIDEO_BT848}	16	18
18	1032	{I2C}	7	17
21	210	{PCI}	2	18
20	210	{PCI}	2	19
22	170	{VIDEO_SAA7134}	20	21
# END BDD 3774 (T 7 60)

# BEGIN BDD 3775 (T 7 61)
BDD tree for (!({VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C}) || ({VIDEO_TVEEPROM})) && (!({VIDEO_TVEEPROM}) || ({VIDEO_CX88} && {VIDEO_DEV} && {PCI} && {I2C} && {EXPERIMENTAL} || {VIDEO_BT848} && {VIDEO_DEV} && {PCI} && {I2C}))
Variables: 3886. 
Variable ordering: 210, 859, 1032, 1711, 2259, 2359, 2785
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2359	{VIDEO_TVEEPROM}	1	0
3	2785	{VIDEO_CX88}	1	0
4	2785	{VIDEO_CX88}	0	1
5	2359	{VIDEO_TVEEPROM}	3	4
6	2259	{VIDEO_DEV}	2	5
7	1711	{EXPERIMENTAL}	2	6
8	1032	{I2C}	2	7
9	2359	{VIDEO_TVEEPROM}	0	1
10	2259	{VIDEO_DEV}	2	9
11	1032	{I2C}	2	10
12	859	{VIDEO_BT848}	8	11
13	210	{PCI}	2	12
# END BDD 3775 (T 7 61)

# BEGIN BDD 3776 (T 7 62)
BDD tree for (!({VIDEO_SAA7146_VV}) || ({VIDEO_VIDEOBUF})) && (!({VIDEO_VIDEOBUF}) || ({VIDEO_SAA7146_VV}))
Variables: 3886. 
Variable ordering: 2767, 3279
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3279	{VIDEO_VIDEOBUF}	1	0
3	3279	{VIDEO_VIDEOBUF}	0	1
4	2767	{VIDEO_SAA7146_VV}	2	3
# END BDD 3776 (T 7 62)

# BEGIN BDD 3777 (T 7 63)
BDD tree for {VIDEO_DEV} && {I2C} && {SGI_IP22} && {EXPERIMENTAL} || (!(false) || ({VIDEO_VINO})) && (!({VIDEO_VINO}) || (false))
Variables: 3886. 
Variable ordering: 721, 1032, 1296, 1711, 2259
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1711	{EXPERIMENTAL}	0	2
4	1296	{SGI_IP22}	0	3
5	1032	{I2C}	0	4
6	721	{VIDEO_VINO}	1	5
# END BDD 3777 (T 7 63)

# BEGIN BDD 3778 (T 7 64)
BDD tree for {PARPORT_1284} && {VIDEO_DEV} && {PARPORT} || (!(false) || ({VIDEO_W9966})) && (!({VIDEO_W9966}) || (false))
Variables: 3886. 
Variable ordering: 11, 863, 998, 2259
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	998	{VIDEO_W9966}	1	0
3	2259	{VIDEO_DEV}	0	1
4	998	{VIDEO_W9966}	1	3
5	863	{PARPORT}	2	4
6	11	{PARPORT_1284}	2	5
# END BDD 3778 (T 7 64)

# BEGIN BDD 3779 (T 7 65)
BDD tree for {VIDEO_DEV} && {PCI} && {I2C_ALGOBIT} || (!(false) || ({VIDEO_ZORAN})) && (!({VIDEO_ZORAN}) || (false))
Variables: 3886. 
Variable ordering: 210, 985, 1192, 2259
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1192	{VIDEO_ZORAN}	1	0
3	2259	{VIDEO_DEV}	0	1
4	1192	{VIDEO_ZORAN}	1	3
5	985	{I2C_ALGOBIT}	2	4
6	210	{PCI}	2	5
# END BDD 3779 (T 7 65)

# BEGIN BDD 3780 (T 7 66)
BDD tree for {VIDEO_DEV} && {VIDEO_ZORAN} || (!(false) || ({VIDEO_ZORAN_BUZ})) && (!({VIDEO_ZORAN_BUZ}) || (false))
Variables: 3886. 
Variable ordering: 440, 1192, 2259
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2259	{VIDEO_DEV}	0	1
3	1192	{VIDEO_ZORAN}	0	2
4	440	{VIDEO_ZORAN_BUZ}	1	3
# END BDD 3780 (T 7 66)

# BEGIN BDD 3781 (T 7 67)
BDD tree for {VIDEO_DEV} && {VIDEO_ZORAN} || (!(false) || ({VIDEO_ZORAN_DC10})) && (!({VIDEO_ZORAN_DC10}) || (false))
Variables: 3886. 
Variable ordering: 1192, 2259, 2764
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2764	{VIDEO_ZORAN_DC10}	1	0
3	2259	{VIDEO_DEV}	2	1
4	1192	{VIDEO_ZORAN}	2	3
# END BDD 3781 (T 7 67)

# BEGIN BDD 3782 (T 7 68)
BDD tree for {VIDEO_DEV} && {VIDEO_ZORAN} || (!(false) || ({VIDEO_ZORAN_DC30})) && (!({VIDEO_ZORAN_DC30}) || (false))
Variables: 3886. 
Variable ordering: 1192, 1330, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1330	{VIDEO_ZORAN_DC30}	1	0
3	2259	{VIDEO_DEV}	0	1
4	1330	{VIDEO_ZORAN_DC30}	1	3
5	1192	{VIDEO_ZORAN}	2	4
# END BDD 3782 (T 7 68)

# BEGIN BDD 3783 (T 7 69)
BDD tree for {VIDEO_DEV} && {VIDEO_ZORAN} || (!(false) || ({VIDEO_ZORAN_LML33})) && (!({VIDEO_ZORAN_LML33}) || (false))
Variables: 3886. 
Variable ordering: 1192, 1334, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1334	{VIDEO_ZORAN_LML33}	1	0
3	2259	{VIDEO_DEV}	0	1
4	1334	{VIDEO_ZORAN_LML33}	1	3
5	1192	{VIDEO_ZORAN}	2	4
# END BDD 3783 (T 7 69)

# BEGIN BDD 3784 (T 7 70)
BDD tree for {VIDEO_DEV} && {VIDEO_ZORAN} || (!(false) || ({VIDEO_ZORAN_LML33R10})) && (!({VIDEO_ZORAN_LML33R10}) || (false))
Variables: 3886. 
Variable ordering: 1192, 1883, 2259
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1883	{VIDEO_ZORAN_LML33R10}	1	0
3	2259	{VIDEO_DEV}	0	1
4	1883	{VIDEO_ZORAN_LML33R10}	1	3
5	1192	{VIDEO_ZORAN}	2	4
# END BDD 3784 (T 7 70)

# BEGIN BDD 3785 (T 7 71)
BDD tree for {VIDEO_DEV} && {PCI} && {I2C} && {BROKEN} || (!(false) || ({VIDEO_ZR36120})) && (!({VIDEO_ZR36120}) || (false))
Variables: 3886. 
Variable ordering: 210, 1032, 2059, 2259, 3156
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3156	{VIDEO_ZR36120}	1	0
3	2259	{VIDEO_DEV}	2	1
4	2059	{BROKEN}	2	3
5	1032	{I2C}	2	4
6	210	{PCI}	2	5
# END BDD 3785 (T 7 71)

# BEGIN BDD 3786 (T 7 72)
BDD tree for {NET} || (!(false) || ({VLAN_8021Q})) && (!({VLAN_8021Q}) || (false))
Variables: 3886. 
Variable ordering: 1012, 1371
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1371	{NET}	0	1
3	1012	{VLAN_8021Q}	1	2
# END BDD 3786 (T 7 72)

# BEGIN BDD 3787 (T 7 73)
BDD tree for {EXPERIMENTAL} && {IRDA} && {PCI} || (!(false) || ({VLSI_FIR})) && (!({VLSI_FIR}) || (false))
Variables: 3886. 
Variable ordering: 210, 1098, 1711, 3242
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1098	{VLSI_FIR}	1	0
3	3242	{IRDA}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1098	{VLSI_FIR}	1	4
6	210	{PCI}	2	5
# END BDD 3787 (T 7 73)

# BEGIN BDD 3788 (T 7 74)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_3COM} && {PCI} || {EISA} || (!(false) || ({VORTEX})) && (!({VORTEX}) || (false))
Variables: 3886. 
Variable ordering: 210, 1262, 1550, 2196, 2228, 2931
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1550	{VORTEX}	1	0
3	2931	{NET_VENDOR_3COM}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	1550	{VORTEX}	1	5
7	1262	{EISA}	2	6
8	210	{PCI}	7	6
# END BDD 3788 (T 7 74)

# BEGIN BDD 3789 (T 7 75)
BDD tree for {EMBEDDED} || (!({VIOCONS}) || ({VT})) && (!({VT}) || ({VIOCONS}))
Variables: 3886. 
Variable ordering: 409, 809, 3174
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	809	{VT}	1	2
4	809	{VT}	2	1
5	409	{VIOCONS}	3	4
# END BDD 3789 (T 7 75)

# BEGIN BDD 3790 (T 7 76)
BDD tree for {VT} && {EMBEDDED} || (!({VT}) || ({VT_CONSOLE})) && (!({VT_CONSOLE}) || ({VT}))
Variables: 3886. 
Variable ordering: 634, 809, 3174
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3174	{EMBEDDED}	0	1
3	809	{VT}	1	2
4	809	{VT}	0	1
5	634	{VT_CONSOLE}	3	4
# END BDD 3790 (T 7 76)

# BEGIN BDD 3791 (T 7 77)
BDD tree for {W1} && {USB} || (!(false) || ({W1_DS9490})) && (!({W1_DS9490}) || (false))
Variables: 3886. 
Variable ordering: 2705, 3069, 3119
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3069	{W1_DS9490}	1	0
3	3119	{W1}	0	1
4	3069	{W1_DS9490}	1	3
5	2705	{USB}	2	4
# END BDD 3791 (T 7 77)

# BEGIN BDD 3792 (T 7 78)
BDD tree for {W1_DS9490} || (!(false) || ({W1_DS9490_BRIDGE})) && (!({W1_DS9490_BRIDGE}) || (false))
Variables: 3886. 
Variable ordering: 2841, 3069
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3069	{W1_DS9490}	0	1
3	2841	{W1_DS9490_BRIDGE}	1	2
# END BDD 3792 (T 7 78)

# BEGIN BDD 3793 (T 7 79)
BDD tree for {W1} && {PCI} || (!(false) || ({W1_MATROX})) && (!({W1_MATROX}) || (false))
Variables: 3886. 
Variable ordering: 210, 2871, 3119
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2871	{W1_MATROX}	1	0
3	3119	{W1}	0	1
4	2871	{W1_MATROX}	1	3
5	210	{PCI}	2	4
# END BDD 3793 (T 7 79)

# BEGIN BDD 3794 (T 7 80)
BDD tree for {W1} || (!(false) || ({W1_SMEM})) && (!({W1_SMEM}) || (false))
Variables: 3886. 
Variable ordering: 2686, 3119
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3119	{W1}	0	1
3	2686	{W1_SMEM}	1	2
# END BDD 3794 (T 7 80)

# BEGIN BDD 3795 (T 7 81)
BDD tree for {W1} || (!(false) || ({W1_THERM})) && (!({W1_THERM}) || (false))
Variables: 3886. 
Variable ordering: 284, 3119
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3119	{W1}	0	1
3	284	{W1_THERM}	1	2
# END BDD 3795 (T 7 81)

# BEGIN BDD 3796 (T 7 82)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({W83627HF_WDT})) && (!({W83627HF_WDT}) || (false))
Variables: 3886. 
Variable ordering: 1244, 3357, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3357	{W83627HF_WDT}	1	0
3	3365	{WATCHDOG}	0	1
4	3357	{W83627HF_WDT}	1	3
5	1244	{X86}	2	4
# END BDD 3796 (T 7 82)

# BEGIN BDD 3797 (T 7 83)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({W83877F_WDT})) && (!({W83877F_WDT}) || (false))
Variables: 3886. 
Variable ordering: 186, 1244, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	1244	{X86}	0	2
4	186	{W83877F_WDT}	1	3
# END BDD 3797 (T 7 83)

# BEGIN BDD 3798 (T 7 84)
BDD tree for {WATCHDOG} && {X86} || (!(false) || ({WAFER_WDT})) && (!({WAFER_WDT}) || (false))
Variables: 3886. 
Variable ordering: 1026, 1244, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	1244	{X86}	0	2
4	1026	{WAFER_WDT}	1	3
# END BDD 3798 (T 7 84)

# BEGIN BDD 3799 (T 7 85)
BDD tree for {NETDEVICES} || (!(false) || ({WAN})) && (!({WAN}) || (false))
Variables: 3886. 
Variable ordering: 2196, 2304
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2304	{WAN}	1	0
3	2196	{NETDEVICES}	2	1
# END BDD 3799 (T 7 85)

# BEGIN BDD 3800 (T 7 86)
BDD tree for {NETDEVICES} && {VENDOR_SANGOMA} || (!(false) || ({WANPIPE_CHDLC})) && (!({WANPIPE_CHDLC}) || (false))
Variables: 3886. 
Variable ordering: 1061, 2196, 3107
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3107	{VENDOR_SANGOMA}	0	1
3	2196	{NETDEVICES}	0	2
4	1061	{WANPIPE_CHDLC}	1	3
# END BDD 3800 (T 7 86)

# BEGIN BDD 3801 (T 7 87)
BDD tree for {NETDEVICES} && {VENDOR_SANGOMA} || (!(false) || ({WANPIPE_FR})) && (!({WANPIPE_FR}) || (false))
Variables: 3886. 
Variable ordering: 476, 2196, 3107
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3107	{VENDOR_SANGOMA}	0	1
3	2196	{NETDEVICES}	0	2
4	476	{WANPIPE_FR}	1	3
# END BDD 3801 (T 7 87)

# BEGIN BDD 3802 (T 7 88)
BDD tree for {NETDEVICES} && {VENDOR_SANGOMA} || (!(false) || ({WANPIPE_MULTPPP})) && (!({WANPIPE_MULTPPP}) || (false))
Variables: 3886. 
Variable ordering: 1356, 2196, 3107
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3107	{VENDOR_SANGOMA}	0	1
3	2196	{NETDEVICES}	0	2
4	1356	{WANPIPE_MULTPPP}	1	3
# END BDD 3802 (T 7 88)

# BEGIN BDD 3803 (T 7 89)
BDD tree for {NETDEVICES} && {VENDOR_SANGOMA} || (!(false) || ({WANPIPE_PPP})) && (!({WANPIPE_PPP}) || (false))
Variables: 3886. 
Variable ordering: 442, 2196, 3107
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3107	{VENDOR_SANGOMA}	0	1
3	2196	{NETDEVICES}	0	2
4	442	{WANPIPE_PPP}	1	3
# END BDD 3803 (T 7 89)

# BEGIN BDD 3804 (T 7 90)
BDD tree for {NETDEVICES} && {VENDOR_SANGOMA} || (!(false) || ({WANPIPE_X25})) && (!({WANPIPE_X25}) || (false))
Variables: 3886. 
Variable ordering: 107, 2196, 3107
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3107	{VENDOR_SANGOMA}	0	1
3	2196	{NETDEVICES}	0	2
4	107	{WANPIPE_X25}	1	3
# END BDD 3804 (T 7 90)

# BEGIN BDD 3805 (T 7 91)
BDD tree for {NETDEVICES} && {HDLC} && {PCI} || (!(false) || ({WANXL})) && (!({WANXL}) || (false))
Variables: 3886. 
Variable ordering: 180, 210, 2196, 3175
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3175	{WANXL}	1	0
3	2196	{NETDEVICES}	2	1
4	210	{PCI}	2	3
5	180	{HDLC}	2	4
# END BDD 3805 (T 7 91)

# BEGIN BDD 3806 (T 7 92)
BDD tree for {NETDEVICES} && {WANXL} && {PREVENT_FIRMWARE_BUILD} || (!(false) || ({WANXL_BUILD_FIRMWARE})) && (!({WANXL_BUILD_FIRMWARE}) || (false))
Variables: 3886. 
Variable ordering: 1181, 1351, 2196, 3175
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1351	{WANXL_BUILD_FIRMWARE}	1	0
3	3175	{WANXL}	0	1
4	2196	{NETDEVICES}	0	3
5	1351	{WANXL_BUILD_FIRMWARE}	1	4
6	1181	{PREVENT_FIRMWARE_BUILD}	2	5
# END BDD 3806 (T 7 92)

# BEGIN BDD 3807 (T 7 93)
BDD tree for {NET} && {EXPERIMENTAL} || (!(false) || ({WAN_ROUTER})) && (!({WAN_ROUTER}) || (false))
Variables: 3886. 
Variable ordering: 233, 1371, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1371	{NET}	0	2
4	233	{WAN_ROUTER}	1	3
# END BDD 3807 (T 7 93)

# BEGIN BDD 3808 (T 7 94)
BDD tree for {NETDEVICES} && {WAN} && {WAN_ROUTER} || (!(false) || ({WAN_ROUTER_DRIVERS})) && (!({WAN_ROUTER_DRIVERS}) || (false))
Variables: 3886. 
Variable ordering: 233, 2196, 2304, 3216
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3216	{WAN_ROUTER_DRIVERS}	1	0
3	2304	{WAN}	2	1
4	2196	{NETDEVICES}	2	3
5	233	{WAN_ROUTER}	2	4
# END BDD 3808 (T 7 94)

# BEGIN BDD 3809 (T 7 95)
BDD tree for {WATCHDOG} && {SPARC64} && {PCI} || (!(false) || ({WATCHDOG_CP1XXX})) && (!({WATCHDOG_CP1XXX}) || (false))
Variables: 3886. 
Variable ordering: 210, 2092, 2470, 3365
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2092	{WATCHDOG_CP1XXX}	1	0
3	3365	{WATCHDOG}	0	1
4	2470	{SPARC64}	0	3
5	2092	{WATCHDOG_CP1XXX}	1	4
6	210	{PCI}	2	5
# END BDD 3809 (T 7 95)

# BEGIN BDD 3810 (T 7 96)
BDD tree for {WATCHDOG} || (!(false) || ({WATCHDOG_NOWAYOUT})) && (!({WATCHDOG_NOWAYOUT}) || (false))
Variables: 3886. 
Variable ordering: 2055, 3365
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	2055	{WATCHDOG_NOWAYOUT}	1	2
# END BDD 3810 (T 7 96)

# BEGIN BDD 3811 (T 7 97)
BDD tree for {WATCHDOG} && {SPARC64} && {PCI} || (!(false) || ({WATCHDOG_RIO})) && (!({WATCHDOG_RIO}) || (false))
Variables: 3886. 
Variable ordering: 210, 2219, 2470, 3365
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2219	{WATCHDOG_RIO}	1	0
3	3365	{WATCHDOG}	0	1
4	2470	{SPARC64}	0	3
5	2219	{WATCHDOG_RIO}	1	4
6	210	{PCI}	2	5
# END BDD 3811 (T 7 97)

# BEGIN BDD 3812 (T 7 98)
BDD tree for {UML} && {NETDEVICES} && {NET_RADIO} && {ISA} || (!(false) || ({WAVELAN})) && (!({WAVELAN}) || (false))
Variables: 3886. 
Variable ordering: 468, 1185, 2196, 2228, 2695
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2695	{WAVELAN}	1	0
3	2228	{UML}	2	1
4	2196	{NETDEVICES}	2	3
5	1185	{ISA}	2	4
6	468	{NET_RADIO}	2	5
# END BDD 3812 (T 7 98)

# BEGIN BDD 3813 (T 7 99)
BDD tree for {NETDEVICES} && {UML} && {NET_VENDOR_SMC} && {ISA} || (!(false) || ({WD80x3})) && (!({WD80x3}) || (false))
Variables: 3886. 
Variable ordering: 1054, 1185, 1758, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1758	{WD80x3}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1758	{WD80x3}	1	4
6	1185	{ISA}	2	5
7	1054	{NET_VENDOR_SMC}	2	6
# END BDD 3813 (T 7 99)

# BEGIN BDD 3814 (T 7 100)
BDD tree for {IDE} && {BLK_DEV_IDE} && {BLK_DEV_IDEDMA_PCI} && {BLK_DEV_ALI15X3} || (!(false) || ({WDC_ALI15X3})) && (!({WDC_ALI15X3}) || (false))
Variables: 3886. 
Variable ordering: 878, 1110, 1525, 2326, 3055
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3055	{WDC_ALI15X3}	1	0
3	2326	{BLK_DEV_IDEDMA_PCI}	2	1
4	1525	{BLK_DEV_ALI15X3}	2	3
5	1110	{IDE}	2	4
6	878	{BLK_DEV_IDE}	2	5
# END BDD 3814 (T 7 100)

# BEGIN BDD 3815 (T 7 101)
BDD tree for {WATCHDOG} && {ISA} || (!(false) || ({WDT})) && (!({WDT}) || (false))
Variables: 3886. 
Variable ordering: 632, 1185, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	1185	{ISA}	0	2
4	632	{WDT}	1	3
# END BDD 3815 (T 7 101)

# BEGIN BDD 3816 (T 7 102)
BDD tree for {WATCHDOG} && {PCI} || (!(false) || ({WDTPCI})) && (!({WDTPCI}) || (false))
Variables: 3886. 
Variable ordering: 210, 2914, 3365
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2914	{WDTPCI}	1	0
3	3365	{WATCHDOG}	0	1
4	2914	{WDTPCI}	1	3
5	210	{PCI}	2	4
# END BDD 3816 (T 7 102)

# BEGIN BDD 3817 (T 7 103)
BDD tree for {WDT} || (!(false) || ({WDT_501})) && (!({WDT_501}) || (false))
Variables: 3886. 
Variable ordering: 632, 1385
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1385	{WDT_501}	1	0
3	632	{WDT}	2	1
# END BDD 3817 (T 7 103)

# BEGIN BDD 3818 (T 7 104)
BDD tree for {WDTPCI} || (!(false) || ({WDT_501_PCI})) && (!({WDT_501_PCI}) || (false))
Variables: 3886. 
Variable ordering: 2617, 2914
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2914	{WDTPCI}	0	1
3	2617	{WDT_501_PCI}	1	2
# END BDD 3818 (T 7 104)

# BEGIN BDD 3819 (T 7 105)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {PCI} || {EISA} || {CARDBUS} && {NET_TULIP} && {PCI} || (!(false) || ({WINBOND_840})) && (!({WINBOND_840}) || (false))
Variables: 3886. 
Variable ordering: 210, 1262, 1679, 2056, 2196, 2228, 2340, 2429
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2429	{WINBOND_840}	1	0
3	2340	{NET_TULIP}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	2056	{NET_ETHERNET}	2	5
7	210	{PCI}	2	6
# END BDD 3819 (T 7 105)

# BEGIN BDD 3820 (T 7 106)
BDD tree for {IRDA} && {ISA_DMA_API} || (!(false) || ({WINBOND_FIR})) && (!({WINBOND_FIR}) || (false))
Variables: 3886. 
Variable ordering: 1768, 3242, 3257
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3257	{ISA_DMA_API}	0	1
3	3242	{IRDA}	0	2
4	1768	{WINBOND_FIR}	1	3
# END BDD 3820 (T 7 106)

# BEGIN BDD 3821 (T 7 107)
BDD tree for {NET} && {EXPERIMENTAL} || (!(false) || ({X25})) && (!({X25}) || (false))
Variables: 3886. 
Variable ordering: 218, 1371, 1711
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1711	{EXPERIMENTAL}	0	1
3	1371	{NET}	0	2
4	218	{X25}	1	3
# END BDD 3821 (T 7 107)

# BEGIN BDD 3822 (T 7 108)
BDD tree for {NETDEVICES} && {WAN} && {LAPB} && {X25} || (!(false) || ({X25_ASY})) && (!({X25_ASY}) || (false))
Variables: 3886. 
Variable ordering: 218, 1340, 2196, 2304, 2637
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2637	{X25_ASY}	1	0
3	2304	{WAN}	2	1
4	2196	{NETDEVICES}	2	3
5	1340	{LAPB}	2	4
6	218	{X25}	2	5
# END BDD 3822 (T 7 108)

# BEGIN BDD 3823 (T 7 109)
BDD tree for (!(true) || ({X86})) && (!({X86}) || (true))
Variables: 3886. 
Variable ordering: 1244
Vertices: 3
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1244	{X86}	0	1
# END BDD 3823 (T 7 109)

# BEGIN BDD 3824 (T 7 110)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {ACPI_PROCESSOR} || (!(false) || ({X86_ACPI_CPUFREQ})) && (!({X86_ACPI_CPUFREQ}) || (false))
Variables: 3886. 
Variable ordering: 405, 1887, 1969, 2563
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1887	{X86_ACPI_CPUFREQ}	1	0
3	2563	{ACPI_PROCESSOR}	0	1
4	1969	{X86_VOYAGER}	0	3
5	1887	{X86_ACPI_CPUFREQ}	1	4
6	405	{CPU_FREQ}	2	5
# END BDD 3824 (T 7 110)

# BEGIN BDD 3825 (T 7 111)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {PROC_FS} && {X86_ACPI_CPUFREQ} || {X86_SPEEDSTEP_CENTRINO_ACPI} || {X86_POWERNOW_K7_ACPI} || {X86_POWERNOW_K8_ACPI} || (!(false) || ({X86_ACPI_CPUFREQ_PROC_INTF})) && (!({X86_ACPI_CPUFREQ_PROC_INTF}) || (false))
Variables: 3886. 
Variable ordering: 405, 1115, 1264, 1570, 1887, 1969, 2061, 2941
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1264	{X86_ACPI_CPUFREQ_PROC_INTF}	1	0
3	2941	{X86_SPEEDSTEP_CENTRINO_ACPI}	0	1
4	2061	{X86_POWERNOW_K7_ACPI}	3	1
5	1969	{X86_VOYAGER}	0	4
6	1969	{X86_VOYAGER}	0	1
7	1887	{X86_ACPI_CPUFREQ}	5	6
8	1570	{X86_POWERNOW_K8_ACPI}	7	6
9	1264	{X86_ACPI_CPUFREQ_PROC_INTF}	1	8
10	1115	{PROC_FS}	2	9
11	405	{CPU_FREQ}	2	10
# END BDD 3825 (T 7 111)

# BEGIN BDD 3826 (T 7 112)
BDD tree for (!({MWINCHIP3D} || {MWINCHIP2} || {MWINCHIPC6} || {MCYRIXIII} || {X86_ELAN} || {MK6} || {M586MMX} || {M586TSC} || {M586} || {M486} || {MVIAC3_2} || {MGEODEGX1}) || ({X86_ALIGNMENT_16})) && (!({X86_ALIGNMENT_16}) || ({MWINCHIP3D} || {MWINCHIP2} || {MWINCHIPC6} || {MCYRIXIII} || {X86_ELAN} || {MK6} || {M586MMX} || {M586TSC} || {M586} || {M486} || {MVIAC3_2} || {MGEODEGX1}))
Variables: 3886. 
Variable ordering: 20, 40, 585, 1394, 1636, 1674, 1706, 1955, 2019, 2152, 2191, 2443, 2710
Vertices: 22
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	1	0
3	2443	{MWINCHIPC6}	2	0
4	2191	{MVIAC3_2}	3	0
5	2152	{M586}	4	0
6	2019	{MWINCHIP3D}	5	0
7	1955	{MCYRIXIII}	6	0
8	2710	{M486}	0	1
9	2443	{MWINCHIPC6}	8	1
10	2191	{MVIAC3_2}	9	1
11	2152	{M586}	10	1
12	2019	{MWINCHIP3D}	11	1
13	1955	{MCYRIXIII}	12	1
14	1706	{X86_ALIGNMENT_16}	7	13
15	1706	{X86_ALIGNMENT_16}	0	1
17	1636	{M586MMX}	16	15
16	1674	{MK6}	14	15
19	585	{M586TSC}	18	15
18	1394	{MWINCHIP2}	17	15
21	20	{MGEODEGX1}	20	15
20	40	{X86_ELAN}	19	15
# END BDD 3826 (T 7 112)

# BEGIN BDD 3827 (T 7 113)
BDD tree for true && {SMP} || (!(false) || ({X86_BIGSMP})) && (!({X86_BIGSMP}) || (false))
Variables: 3886. 
Variable ordering: 607, 1004
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1004	{X86_BIGSMP}	1	0
3	607	{SMP}	2	1
# END BDD 3827 (T 7 113)

# BEGIN BDD 3828 (T 7 114)
BDD tree for (!({X86_VISWS} && {X86_VOYAGER}) || ({X86_BIOS_REBOOT})) && (!({X86_BIOS_REBOOT}) || ({X86_VISWS} && {X86_VOYAGER}))
Variables: 3886. 
Variable ordering: 362, 1927, 1969
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1927	{X86_BIOS_REBOOT}	1	0
3	1969	{X86_VOYAGER}	1	0
4	1969	{X86_VOYAGER}	0	1
5	1927	{X86_BIOS_REBOOT}	3	4
6	362	{X86_VISWS}	2	5
# END BDD 3828 (T 7 114)

# BEGIN BDD 3829 (T 7 115)
BDD tree for (!({M386}) || ({X86_BSWAP})) && (!({X86_BSWAP}) || ({M386}))
Variables: 3886. 
Variable ordering: 620, 981
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	1	0
3	981	{M386}	0	1
4	620	{X86_BSWAP}	2	3
# END BDD 3829 (T 7 115)

# BEGIN BDD 3830 (T 7 116)
BDD tree for (!({M386}) || ({X86_CMPXCHG})) && (!({X86_CMPXCHG}) || ({M386}))
Variables: 3886. 
Variable ordering: 378, 981
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	1	0
3	981	{M386}	0	1
4	378	{X86_CMPXCHG}	2	3
# END BDD 3830 (T 7 116)

# BEGIN BDD 3831 (T 7 117)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {EXPERIMENTAL} || (!(false) || ({X86_CPUFREQ_NFORCE2})) && (!({X86_CPUFREQ_NFORCE2}) || (false))
Variables: 3886. 
Variable ordering: 405, 1207, 1711, 1969
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1207	{X86_CPUFREQ_NFORCE2}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1207	{X86_CPUFREQ_NFORCE2}	1	4
6	405	{CPU_FREQ}	2	5
# END BDD 3831 (T 7 117)

# BEGIN BDD 3832 (T 7 118)
BDD tree for (!({X86_SUMMIT} || {X86_GENERICARCH}) || ({X86_CYCLONE_TIMER})) && (!({X86_CYCLONE_TIMER}) || ({X86_SUMMIT} || {X86_GENERICARCH}))
Variables: 3886. 
Variable ordering: 615, 2883, 3116
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	1	0
3	3116	{X86_SUMMIT}	0	1
4	2883	{X86_CYCLONE_TIMER}	2	3
5	2883	{X86_CYCLONE_TIMER}	0	1
6	615	{X86_GENERICARCH}	4	5
# END BDD 3832 (T 7 118)

# BEGIN BDD 3833 (T 7 119)
BDD tree for true && {SMP} || (!(false) || ({X86_ES7000})) && (!({X86_ES7000}) || (false))
Variables: 3886. 
Variable ordering: 607, 2928
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2928	{X86_ES7000}	1	0
3	607	{SMP}	2	1
# END BDD 3833 (T 7 119)

# BEGIN BDD 3834 (T 7 120)
BDD tree for (!({M586MMX} || {M586TSC} || {M586} || {M486} || {M386}) || ({X86_F00F_BUG})) && (!({X86_F00F_BUG}) || ({M586MMX} || {M586TSC} || {M586} || {M486} || {M386}))
Variables: 3886. 
Variable ordering: 585, 981, 1636, 2152, 2293, 2710
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	1	0
3	2710	{M486}	0	1
4	2293	{X86_F00F_BUG}	2	3
5	2293	{X86_F00F_BUG}	0	1
6	2152	{M586}	4	5
7	1636	{M586MMX}	6	5
8	981	{M386}	7	5
9	585	{M586TSC}	8	5
# END BDD 3834 (T 7 120)

# BEGIN BDD 3835 (T 7 121)
BDD tree for (!({X86_LOCAL_APIC} || {X86_VOYAGER}) || ({X86_FIND_SMP_CONFIG})) && (!({X86_FIND_SMP_CONFIG}) || ({X86_LOCAL_APIC} || {X86_VOYAGER}))
Variables: 3886. 
Variable ordering: 1731, 1969, 2292
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2292	{X86_LOCAL_APIC}	1	0
3	1969	{X86_VOYAGER}	2	0
4	2292	{X86_LOCAL_APIC}	0	1
5	1969	{X86_VOYAGER}	4	1
6	1731	{X86_FIND_SMP_CONFIG}	3	5
# END BDD 3835 (T 7 121)

# BEGIN BDD 3836 (T 7 122)
BDD tree for {X86_ELAN} || (!(false) || ({X86_GENERIC})) && (!({X86_GENERIC}) || (false))
Variables: 3886. 
Variable ordering: 40, 3283
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3283	{X86_GENERIC}	1	0
3	40	{X86_ELAN}	2	1
# END BDD 3836 (T 7 122)

# BEGIN BDD 3837 (T 7 123)
BDD tree for true && {SMP} || (!(false) || ({X86_GENERICARCH})) && (!({X86_GENERICARCH}) || (false))
Variables: 3886. 
Variable ordering: 607, 615
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	615	{X86_GENERICARCH}	1	0
3	607	{SMP}	2	1
# END BDD 3837 (T 7 123)

# BEGIN BDD 3838 (T 7 124)
BDD tree for (!({MK7} || {MPENTIUM4} || {MPENTIUMM} || {MPENTIUMIII} || {MPENTIUMII} || {M686} || {M586MMX} || {MK8} || {MEFFICEON}) || ({X86_GOOD_APIC})) && (!({X86_GOOD_APIC}) || ({MK7} || {MPENTIUM4} || {MPENTIUMM} || {MPENTIUMIII} || {MPENTIUMII} || {M686} || {M586MMX} || {MK8} || {MEFFICEON}))
Variables: 3886. 
Variable ordering: 116, 454, 725, 817, 1215, 1242, 1567, 1636, 2642, 3117
Vertices: 21
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	1	0
3	2642	{MPENTIUM4}	2	0
4	1636	{M586MMX}	3	0
5	1567	{MPENTIUMII}	4	0
6	1242	{M686}	5	0
7	1215	{MK8}	6	0
8	817	{MPENTIUMM}	7	0
9	725	{MK7}	8	0
10	454	{MEFFICEON}	9	0
11	3117	{MPENTIUMIII}	0	1
12	2642	{MPENTIUM4}	11	1
13	1636	{M586MMX}	12	1
14	1567	{MPENTIUMII}	13	1
15	1242	{M686}	14	1
17	817	{MPENTIUMM}	16	1
16	1215	{MK8}	15	1
19	454	{MEFFICEON}	18	1
18	725	{MK7}	17	1
20	116	{X86_GOOD_APIC}	10	19
# END BDD 3838 (T 7 124)

# BEGIN BDD 3839 (T 7 125)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({X86_GX_SUSPMOD})) && (!({X86_GX_SUSPMOD}) || (false))
Variables: 3886. 
Variable ordering: 61, 405, 1969
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	405	{CPU_FREQ}	0	2
4	61	{X86_GX_SUSPMOD}	1	3
# END BDD 3839 (T 7 125)

# BEGIN BDD 3840 (T 7 126)
BDD tree for (!({SMP} && {X86_VISWS} && {X86_VOYAGER}) || ({X86_HT})) && (!({X86_HT}) || ({SMP} && {X86_VISWS} && {X86_VOYAGER}))
Variables: 3886. 
Variable ordering: 100, 362, 607, 1969
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	1	0
3	607	{SMP}	1	2
4	362	{X86_VISWS}	1	3
5	1969	{X86_VOYAGER}	0	1
6	607	{SMP}	0	5
7	362	{X86_VISWS}	0	6
8	100	{X86_HT}	4	7
# END BDD 3840 (T 7 126)

# BEGIN BDD 3841 (T 7 127)
BDD tree for (!({MPENTIUM4} || {MPENTIUMM} || {MPENTIUMIII} || {MPENTIUMII} || {M586MMX} || {X86_GENERIC} || {MK8} || {MK7} || {MEFFICEON}) || ({X86_INTEL_USERCOPY})) && (!({X86_INTEL_USERCOPY}) || ({MPENTIUM4} || {MPENTIUMM} || {MPENTIUMIII} || {MPENTIUMII} || {M586MMX} || {X86_GENERIC} || {MK8} || {MK7} || {MEFFICEON}))
Variables: 3886. 
Variable ordering: 454, 725, 817, 901, 1215, 1567, 1636, 2642, 3117, 3283
Vertices: 19
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3283	{X86_GENERIC}	1	0
3	3117	{MPENTIUMIII}	2	0
4	2642	{MPENTIUM4}	3	0
5	1636	{M586MMX}	4	0
6	1567	{MPENTIUMII}	5	0
7	1215	{MK8}	6	0
8	3283	{X86_GENERIC}	0	1
9	3117	{MPENTIUMIII}	8	1
10	2642	{MPENTIUM4}	9	1
11	1636	{M586MMX}	10	1
12	1567	{MPENTIUMII}	11	1
13	1215	{MK8}	12	1
14	901	{X86_INTEL_USERCOPY}	7	13
15	901	{X86_INTEL_USERCOPY}	0	1
17	725	{MK7}	16	15
16	817	{MPENTIUMM}	14	15
18	454	{MEFFICEON}	17	15
# END BDD 3841 (T 7 127)

# BEGIN BDD 3842 (T 7 128)
BDD tree for (!({M386}) || ({X86_INVLPG})) && (!({X86_INVLPG}) || ({M386}))
Variables: 3886. 
Variable ordering: 981, 2716
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2716	{X86_INVLPG}	1	0
3	2716	{X86_INVLPG}	0	1
4	981	{M386}	2	3
# END BDD 3842 (T 7 128)

# BEGIN BDD 3843 (T 7 129)
BDD tree for (!({X86_UP_IOAPIC} || {SMP} && {X86_VISWS} && {X86_VOYAGER}) || ({X86_IO_APIC})) && (!({X86_IO_APIC}) || ({X86_UP_IOAPIC} || {SMP} && {X86_VISWS} && {X86_VOYAGER}))
Variables: 3886. 
Variable ordering: 362, 566, 607, 1969, 2210
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2210	{X86_UP_IOAPIC}	1	0
3	2210	{X86_UP_IOAPIC}	0	1
4	566	{X86_IO_APIC}	2	3
5	1969	{X86_VOYAGER}	2	0
6	607	{SMP}	2	5
7	1969	{X86_VOYAGER}	3	1
8	607	{SMP}	3	7
9	566	{X86_IO_APIC}	6	8
10	362	{X86_VISWS}	4	9
# END BDD 3843 (T 7 129)

# BEGIN BDD 3844 (T 7 130)
BDD tree for (!({MPENTIUM4} || {X86_GENERIC} || {MPENTIUM4} || {X86_GENERIC} && {X86_ELAN} || {M486} || {M386} || {X86_ELAN} || {M486} || {M386} && {MPENTIUM4} || {X86_GENERIC} && {MWINCHIP3D} || {MWINCHIP2} || {MWINCHIPC6} || {MCRUSOE} || {MEFFICEON} || {MCYRIXIII} || {MK6} || {MPENTIUMIII} || {MPENTIUMII} || {M686} || {M586MMX} || {M586TSC} || {M586} || {MVIAC3_2} || {MGEODEGX1} || {MWINCHIP3D} || {MWINCHIP2} || {MWINCHIPC6} || {MCRUSOE} || {MEFFICEON} || {MCYRIXIII} || {MK6} || {MPENTIUMIII} || {MPENTIUMII} || {M686} || {M586MMX} || {M586TSC} || {M586} || {MVIAC3_2} || {MGEODEGX1} && {X86_ELAN} || {M486} || {M386} && {MPENTIUM4} || {X86_GENERIC} && {MK7} || {MK8} || {MPENTIUMM}) || ({X86_L1_CACHE_SHIFT})) && (!({X86_L1_CACHE_SHIFT}) || ({MPENTIUM4} || {X86_GENERIC} || {MPENTIUM4} || {X86_GENERIC} && {X86_ELAN} || {M486} || {M386} || {X86_ELAN} || {M486} || {M386} && {MPENTIUM4} || {X86_GENERIC} && {MWINCHIP3D} || {MWINCHIP2} || {MWINCHIPC6} || {MCRUSOE} || {MEFFICEON} || {MCYRIXIII} || {MK6} || {MPENTIUMIII} || {MPENTIUMII} || {M686} || {M586MMX} || {M586TSC} || {M586} || {MVIAC3_2} || {MGEODEGX1} || {MWINCHIP3D} || {MWINCHIP2} || {MWINCHIPC6} || {MCRUSOE} || {MEFFICEON} || {MCYRIXIII} || {MK6} || {MPENTIUMIII} || {MPENTIUMII} || {M686} || {M586MMX} || {M586TSC} || {M586} || {MVIAC3_2} || {MGEODEGX1} && {X86_ELAN} || {M486} || {M386} && {MPENTIUM4} || {X86_GENERIC} && {MK7} || {MK8} || {MPENTIUMM}))
Variables: 3886. 
Variable ordering: 20, 40, 454, 585, 725, 817, 981, 1022, 1215, 1237, 1242, 1394, 1567, 1636, 1674, 1955, 2019, 2152, 2191, 2443, 2642, 2710, 3117, 3283
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3283	{X86_GENERIC}	1	0
3	2642	{MPENTIUM4}	2	0
4	3283	{X86_GENERIC}	0	1
5	2642	{MPENTIUM4}	4	1
6	1022	{X86_L1_CACHE_SHIFT}	3	5
# END BDD 3844 (T 7 130)

# BEGIN BDD 3845 (T 7 131)
BDD tree for (!({X86_UP_APIC} || {X86_VISWS} || {SMP} && {X86_VOYAGER}) || ({X86_LOCAL_APIC})) && (!({X86_LOCAL_APIC}) || ({X86_UP_APIC} || {X86_VISWS} || {SMP} && {X86_VOYAGER}))
Variables: 3886. 
Variable ordering: 362, 410, 607, 1969, 2292
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2292	{X86_LOCAL_APIC}	1	0
3	2292	{X86_LOCAL_APIC}	0	1
4	1969	{X86_VOYAGER}	2	3
5	607	{SMP}	2	4
6	410	{X86_UP_APIC}	5	3
7	410	{X86_UP_APIC}	4	3
8	362	{X86_VISWS}	6	7
# END BDD 3845 (T 7 131)

# BEGIN BDD 3846 (T 7 132)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({X86_LONGHAUL})) && (!({X86_LONGHAUL}) || (false))
Variables: 3886. 
Variable ordering: 405, 1953, 1969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1953	{X86_LONGHAUL}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1953	{X86_LONGHAUL}	1	3
5	405	{CPU_FREQ}	2	4
# END BDD 3846 (T 7 132)

# BEGIN BDD 3847 (T 7 133)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({X86_LONGRUN})) && (!({X86_LONGRUN}) || (false))
Variables: 3886. 
Variable ordering: 405, 1969, 2035
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2035	{X86_LONGRUN}	1	0
3	1969	{X86_VOYAGER}	2	1
4	405	{CPU_FREQ}	2	3
# END BDD 3847 (T 7 133)

# BEGIN BDD 3848 (T 7 134)
BDD tree for {X86_VOYAGER} || (!(false) || ({X86_MCE})) && (!({X86_MCE}) || (false))
Variables: 3886. 
Variable ordering: 1463, 1969
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	1463	{X86_MCE}	1	2
# END BDD 3848 (T 7 134)

# BEGIN BDD 3849 (T 7 135)
BDD tree for {X86_MCE} || (!(false) || ({X86_MCE_NONFATAL})) && (!({X86_MCE_NONFATAL}) || (false))
Variables: 3886. 
Variable ordering: 365, 1463
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1463	{X86_MCE}	0	1
3	365	{X86_MCE_NONFATAL}	1	2
# END BDD 3849 (T 7 135)

# BEGIN BDD 3850 (T 7 136)
BDD tree for {X86_MCE} && {X86_UP_APIC} || {SMP} && {X86_VISWS} || (!(false) || ({X86_MCE_P4THERMAL})) && (!({X86_MCE_P4THERMAL}) || (false))
Variables: 3886. 
Variable ordering: 362, 410, 607, 1398, 1463
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1398	{X86_MCE_P4THERMAL}	1	0
3	1463	{X86_MCE}	0	1
4	1398	{X86_MCE_P4THERMAL}	1	3
5	607	{SMP}	2	4
6	410	{X86_UP_APIC}	5	4
7	362	{X86_VISWS}	2	6
# END BDD 3850 (T 7 136)

# BEGIN BDD 3851 (T 7 137)
BDD tree for (!({X86_LOCAL_APIC} && {X86_VISWS}) || ({X86_MPPARSE})) && (!({X86_MPPARSE}) || ({X86_LOCAL_APIC} && {X86_VISWS}))
Variables: 3886. 
Variable ordering: 362, 2072, 2292
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2072	{X86_MPPARSE}	1	0
3	2292	{X86_LOCAL_APIC}	1	0
4	2292	{X86_LOCAL_APIC}	0	1
5	2072	{X86_MPPARSE}	3	4
6	362	{X86_VISWS}	2	5
# END BDD 3851 (T 7 137)

# BEGIN BDD 3852 (T 7 138)
BDD tree for (!({MWINCHIP3D} || {MWINCHIP2} || {MWINCHIPC6} && {MTRR}) || ({X86_OOSTORE})) && (!({X86_OOSTORE}) || ({MWINCHIP3D} || {MWINCHIP2} || {MWINCHIPC6} && {MTRR}))
Variables: 3886. 
Variable ordering: 1145, 1394, 2019, 2443, 3219
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3219	{X86_OOSTORE}	1	0
3	3219	{X86_OOSTORE}	0	1
4	2443	{MWINCHIPC6}	2	3
5	2019	{MWINCHIP3D}	4	3
6	1394	{MWINCHIP2}	5	3
7	1145	{MTRR}	2	6
# END BDD 3852 (T 7 138)

# BEGIN BDD 3853 (T 7 139)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({X86_P4_CLOCKMOD})) && (!({X86_P4_CLOCKMOD}) || (false))
Variables: 3886. 
Variable ordering: 405, 1969, 3338
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3338	{X86_P4_CLOCKMOD}	1	0
3	1969	{X86_VOYAGER}	2	1
4	405	{CPU_FREQ}	2	3
# END BDD 3853 (T 7 139)

# BEGIN BDD 3854 (T 7 140)
BDD tree for (!({HIGHMEM64G}) || ({X86_PAE})) && (!({X86_PAE}) || ({HIGHMEM64G}))
Variables: 3886. 
Variable ordering: 2510, 2520
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2520	{X86_PAE}	1	0
3	2520	{X86_PAE}	0	1
4	2510	{HIGHMEM64G}	2	3
# END BDD 3854 (T 7 140)

# BEGIN BDD 3855 (T 7 141)
BDD tree for {X86_VOYAGER} && {X86_VISWS} && {IA64_HP_SIM} && {IA64} || {X86} && {ACPI} && {X86} && {ACPI_BOOT} && {EXPERIMENTAL} && {X86_64} || (!(false) || ({X86_PM_TIMER})) && (!({X86_PM_TIMER}) || (false))
Variables: 3886. 
Variable ordering: 362, 586, 636, 1184, 1244, 1711, 1750, 1869, 1969, 2980
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1750	{X86_PM_TIMER}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1869	{ACPI}	0	3
5	1750	{X86_PM_TIMER}	1	4
6	1711	{EXPERIMENTAL}	2	5
7	1244	{X86}	2	6
8	1184	{X86_64}	2	7
9	636	{IA64_HP_SIM}	2	8
10	586	{ACPI_BOOT}	2	9
11	362	{X86_VISWS}	2	10
# END BDD 3855 (T 7 141)

# BEGIN BDD 3856 (T 7 142)
BDD tree for (!({M386}) || ({X86_POPAD_OK})) && (!({X86_POPAD_OK}) || ({M386}))
Variables: 3886. 
Variable ordering: 981, 1616
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1616	{X86_POPAD_OK}	1	0
3	1616	{X86_POPAD_OK}	0	1
4	981	{M386}	2	3
# END BDD 3856 (T 7 142)

# BEGIN BDD 3857 (T 7 143)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({X86_POWERNOW_K6})) && (!({X86_POWERNOW_K6}) || (false))
Variables: 3886. 
Variable ordering: 405, 1969, 2649
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2649	{X86_POWERNOW_K6}	1	0
3	1969	{X86_VOYAGER}	2	1
4	405	{CPU_FREQ}	2	3
# END BDD 3857 (T 7 143)

# BEGIN BDD 3858 (T 7 144)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({X86_POWERNOW_K7})) && (!({X86_POWERNOW_K7}) || (false))
Variables: 3886. 
Variable ordering: 405, 1969, 3081
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3081	{X86_POWERNOW_K7}	1	0
3	1969	{X86_VOYAGER}	2	1
4	405	{CPU_FREQ}	2	3
# END BDD 3858 (T 7 144)

# BEGIN BDD 3859 (T 7 145)
BDD tree for (!(false) || ({X86_POWERNOW_K7_ACPI})) && (!({X86_POWERNOW_K7_ACPI}) || ({X86_VOYAGER} && {CPU_FREQ} && {X86_POWERNOW_K7} && {ACPI_PROCESSOR} && true || true))
Variables: 3886. 
Variable ordering: 405, 1969, 2061, 2563, 3081
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2061	{X86_POWERNOW_K7_ACPI}	1	0
3	3081	{X86_POWERNOW_K7}	0	1
4	2563	{ACPI_PROCESSOR}	0	3
5	2061	{X86_POWERNOW_K7_ACPI}	1	4
6	1969	{X86_VOYAGER}	2	5
7	405	{CPU_FREQ}	2	6
# END BDD 3859 (T 7 145)

# BEGIN BDD 3860 (T 7 146)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {EXPERIMENTAL} || (!(false) || ({X86_POWERNOW_K8})) && (!({X86_POWERNOW_K8}) || (false))
Variables: 3886. 
Variable ordering: 405, 1711, 1943, 1969
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1943	{X86_POWERNOW_K8}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1943	{X86_POWERNOW_K8}	1	3
5	1711	{EXPERIMENTAL}	2	4
6	405	{CPU_FREQ}	2	5
# END BDD 3860 (T 7 146)

# BEGIN BDD 3861 (T 7 147)
BDD tree for (!(false) || ({X86_POWERNOW_K8_ACPI})) && (!({X86_POWERNOW_K8_ACPI}) || ({X86_VOYAGER} && {CPU_FREQ} && {X86_POWERNOW_K8} && {ACPI_PROCESSOR} && true || true))
Variables: 3886. 
Variable ordering: 405, 1570, 1943, 1969, 2563
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1570	{X86_POWERNOW_K8_ACPI}	1	0
3	2563	{ACPI_PROCESSOR}	0	1
4	1969	{X86_VOYAGER}	0	3
5	1943	{X86_POWERNOW_K8}	0	4
6	1570	{X86_POWERNOW_K8_ACPI}	1	5
7	405	{CPU_FREQ}	2	6
# END BDD 3861 (T 7 147)

# BEGIN BDD 3862 (T 7 148)
BDD tree for (!({M686} || {M586MMX} || {M586TSC} || {M586} || {M486} || {M386} || {MGEODEGX1}) || ({X86_PPRO_FENCE})) && (!({X86_PPRO_FENCE}) || ({M686} || {M586MMX} || {M586TSC} || {M586} || {M486} || {M386} || {MGEODEGX1}))
Variables: 3886. 
Variable ordering: 20, 585, 981, 1242, 1389, 1636, 2152, 2710
Vertices: 14
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	1	0
3	2152	{M586}	2	0
4	1636	{M586MMX}	3	0
5	2710	{M486}	0	1
6	2152	{M586}	5	1
7	1636	{M586MMX}	6	1
8	1389	{X86_PPRO_FENCE}	4	7
9	1389	{X86_PPRO_FENCE}	0	1
10	1242	{M686}	8	9
11	981	{M386}	10	9
12	585	{M586TSC}	11	9
13	20	{MGEODEGX1}	12	9
# END BDD 3862 (T 7 148)

# BEGIN BDD 3863 (T 7 149)
BDD tree for {X86} || (!(false) || ({X86_REBOOTFIXUPS})) && (!({X86_REBOOTFIXUPS}) || (false))
Variables: 3886. 
Variable ordering: 1244, 2131
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2131	{X86_REBOOTFIXUPS}	1	0
3	1244	{X86}	2	1
# END BDD 3863 (T 7 149)

# BEGIN BDD 3864 (T 7 150)
BDD tree for (!({SMP} && {X86_VOYAGER}) || ({X86_SMP})) && (!({X86_SMP}) || ({SMP} && {X86_VOYAGER}))
Variables: 3886. 
Variable ordering: 607, 1120, 1969
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1120	{X86_SMP}	1	0
3	1969	{X86_VOYAGER}	1	0
4	1969	{X86_VOYAGER}	0	1
5	1120	{X86_SMP}	3	4
6	607	{SMP}	2	5
# END BDD 3864 (T 7 150)

# BEGIN BDD 3865 (T 7 151)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({X86_SPEEDSTEP_CENTRINO})) && (!({X86_SPEEDSTEP_CENTRINO}) || (false))
Variables: 3886. 
Variable ordering: 405, 1969, 2128
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2128	{X86_SPEEDSTEP_CENTRINO}	1	0
3	1969	{X86_VOYAGER}	2	1
4	405	{CPU_FREQ}	2	3
# END BDD 3865 (T 7 151)

# BEGIN BDD 3866 (T 7 152)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {X86_SPEEDSTEP_CENTRINO} && {ACPI_PROCESSOR} && true || true || (!(false) || ({X86_SPEEDSTEP_CENTRINO_ACPI})) && (!({X86_SPEEDSTEP_CENTRINO_ACPI}) || ({X86_VOYAGER} && {CPU_FREQ} && {X86_SPEEDSTEP_CENTRINO} && {ACPI_PROCESSOR} && true || true))
Variables: 3886. 
Variable ordering: 405, 1969, 2128, 2563, 2941
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2941	{X86_SPEEDSTEP_CENTRINO_ACPI}	1	0
3	2563	{ACPI_PROCESSOR}	2	1
4	2128	{X86_SPEEDSTEP_CENTRINO}	2	3
5	1969	{X86_VOYAGER}	2	4
6	405	{CPU_FREQ}	2	5
# END BDD 3866 (T 7 152)

# BEGIN BDD 3867 (T 7 153)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {X86_SPEEDSTEP_CENTRINO} || (!({X86_SPEEDSTEP_CENTRINO} && {X86_VOYAGER} && {CPU_FREQ} && {X86_SPEEDSTEP_CENTRINO_ACPI} || {X86_VOYAGER} && {CPU_FREQ} && {X86_SPEEDSTEP_CENTRINO}) || ({X86_SPEEDSTEP_CENTRINO_TABLE})) && (!({X86_SPEEDSTEP_CENTRINO_TABLE}) || ({X86_SPEEDSTEP_CENTRINO} && {X86_VOYAGER} && {CPU_FREQ} && {X86_SPEEDSTEP_CENTRINO_ACPI} || {X86_VOYAGER} && {CPU_FREQ} && {X86_SPEEDSTEP_CENTRINO}))
Variables: 3886. 
Variable ordering: 405, 842, 1969, 2128, 2941
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	842	{X86_SPEEDSTEP_CENTRINO_TABLE}	1	0
3	2128	{X86_SPEEDSTEP_CENTRINO}	0	1
4	1969	{X86_VOYAGER}	0	3
5	842	{X86_SPEEDSTEP_CENTRINO_TABLE}	1	4
6	405	{CPU_FREQ}	2	5
# END BDD 3867 (T 7 153)

# BEGIN BDD 3868 (T 7 154)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} || (!(false) || ({X86_SPEEDSTEP_ICH})) && (!({X86_SPEEDSTEP_ICH}) || (false))
Variables: 3886. 
Variable ordering: 405, 1329, 1969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1329	{X86_SPEEDSTEP_ICH}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1329	{X86_SPEEDSTEP_ICH}	1	3
5	405	{CPU_FREQ}	2	4
# END BDD 3868 (T 7 154)

# BEGIN BDD 3869 (T 7 155)
BDD tree for (!({X86_VOYAGER} && {CPU_FREQ} && {X86_SPEEDSTEP_ICH} || {X86_SPEEDSTEP_SMI} || {X86_P4_CLOCKMOD}) || ({X86_SPEEDSTEP_LIB})) && (!({X86_SPEEDSTEP_LIB}) || ({X86_VOYAGER} && {CPU_FREQ} && {X86_SPEEDSTEP_ICH} || {X86_SPEEDSTEP_SMI} || {X86_P4_CLOCKMOD}))
Variables: 3886. 
Variable ordering: 405, 1304, 1329, 1969, 2339, 3338
Vertices: 12
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2339	{X86_SPEEDSTEP_LIB}	1	0
3	3338	{X86_P4_CLOCKMOD}	1	0
4	3338	{X86_P4_CLOCKMOD}	0	1
5	2339	{X86_SPEEDSTEP_LIB}	3	4
6	1969	{X86_VOYAGER}	2	5
7	2339	{X86_SPEEDSTEP_LIB}	0	1
8	1969	{X86_VOYAGER}	2	7
9	1329	{X86_SPEEDSTEP_ICH}	6	8
10	1304	{X86_SPEEDSTEP_SMI}	9	8
11	405	{CPU_FREQ}	2	10
# END BDD 3869 (T 7 155)

# BEGIN BDD 3870 (T 7 156)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {X86_SPEEDSTEP_SMI} || {X86_SPEEDSTEP_ICH} || (!(false) || ({X86_SPEEDSTEP_RELAXED_CAP_CHECK})) && (!({X86_SPEEDSTEP_RELAXED_CAP_CHECK}) || (false))
Variables: 3886. 
Variable ordering: 405, 575, 1304, 1329, 1969
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	575	{X86_SPEEDSTEP_RELAXED_CAP_CHECK}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1329	{X86_SPEEDSTEP_ICH}	0	3
5	1304	{X86_SPEEDSTEP_SMI}	4	3
6	575	{X86_SPEEDSTEP_RELAXED_CAP_CHECK}	1	5
7	405	{CPU_FREQ}	2	6
# END BDD 3870 (T 7 156)

# BEGIN BDD 3871 (T 7 157)
BDD tree for {X86_VOYAGER} && {CPU_FREQ} && {EXPERIMENTAL} || (!(false) || ({X86_SPEEDSTEP_SMI})) && (!({X86_SPEEDSTEP_SMI}) || (false))
Variables: 3886. 
Variable ordering: 405, 1304, 1711, 1969
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1304	{X86_SPEEDSTEP_SMI}	1	0
3	1969	{X86_VOYAGER}	0	1
4	1711	{EXPERIMENTAL}	0	3
5	1304	{X86_SPEEDSTEP_SMI}	1	4
6	405	{CPU_FREQ}	2	5
# END BDD 3871 (T 7 157)

# BEGIN BDD 3872 (T 7 158)
BDD tree for true && {SMP} || (!(false) || ({X86_SUMMIT})) && (!({X86_SUMMIT}) || (false))
Variables: 3886. 
Variable ordering: 607, 3116
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	1	0
3	607	{SMP}	2	1
# END BDD 3872 (T 7 158)

# BEGIN BDD 3873 (T 7 159)
BDD tree for (!({NUMA} && {X86_SUMMIT} || {X86_GENERICARCH}) || ({X86_SUMMIT_NUMA})) && (!({X86_SUMMIT_NUMA}) || ({NUMA} && {X86_SUMMIT} || {X86_GENERICARCH}))
Variables: 3886. 
Variable ordering: 615, 1658, 2320, 3116
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2320	{X86_SUMMIT_NUMA}	1	0
3	3116	{X86_SUMMIT}	1	0
4	3116	{X86_SUMMIT}	0	1
5	2320	{X86_SUMMIT_NUMA}	3	4
6	1658	{NUMA}	2	5
7	2320	{X86_SUMMIT_NUMA}	0	1
8	1658	{NUMA}	2	7
9	615	{X86_GENERICARCH}	6	8
# END BDD 3873 (T 7 159)

# BEGIN BDD 3874 (T 7 160)
BDD tree for (!({X86_SMP} || {X86_VOYAGER} && {SMP}) || ({X86_TRAMPOLINE})) && (!({X86_TRAMPOLINE}) || ({X86_SMP} || {X86_VOYAGER} && {SMP}))
Variables: 3886. 
Variable ordering: 607, 1120, 1220, 1969
Vertices: 10
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1220	{X86_TRAMPOLINE}	1	0
3	1220	{X86_TRAMPOLINE}	0	1
4	1120	{X86_SMP}	2	3
5	1969	{X86_VOYAGER}	1	0
6	1969	{X86_VOYAGER}	0	1
7	1220	{X86_TRAMPOLINE}	5	6
8	1120	{X86_SMP}	7	3
9	607	{SMP}	4	8
# END BDD 3874 (T 7 160)

# BEGIN BDD 3875 (T 7 161)
BDD tree for (!({MWINCHIP3D} || {MWINCHIP2} || {MCRUSOE} || {MEFFICEON} || {MCYRIXIII} || {MK7} || {MK6} || {MPENTIUM4} || {MPENTIUMM} || {MPENTIUMIII} || {MPENTIUMII} || {M686} || {M586MMX} || {M586TSC} || {MK8} || {MVIAC3_2} || {MGEODEGX1} && {X86_NUMAQ}) || ({X86_TSC})) && (!({X86_TSC}) || ({MWINCHIP3D} || {MWINCHIP2} || {MCRUSOE} || {MEFFICEON} || {MCYRIXIII} || {MK7} || {MK6} || {MPENTIUM4} || {MPENTIUMM} || {MPENTIUMIII} || {MPENTIUMII} || {M686} || {M586MMX} || {M586TSC} || {MK8} || {MVIAC3_2} || {MGEODEGX1} && {X86_NUMAQ}))
Variables: 3886. 
Variable ordering: 20, 454, 585, 725, 817, 1215, 1237, 1242, 1394, 1567, 1583, 1636, 1674, 1955, 2019, 2191, 2642, 2735, 3117
Vertices: 32
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	1	0
3	2735	{X86_NUMAQ}	1	2
4	2735	{X86_NUMAQ}	1	0
5	2642	{MPENTIUM4}	3	4
6	2191	{MVIAC3_2}	5	4
7	2019	{MWINCHIP3D}	6	4
8	1955	{MCYRIXIII}	7	4
9	1674	{MK6}	8	4
10	1636	{M586MMX}	9	4
11	3117	{MPENTIUMIII}	0	1
12	2735	{X86_NUMAQ}	0	11
13	2735	{X86_NUMAQ}	0	1
14	2642	{MPENTIUM4}	12	13
15	2191	{MVIAC3_2}	14	13
17	1955	{MCYRIXIII}	16	13
16	2019	{MWINCHIP3D}	15	13
19	1636	{M586MMX}	18	13
18	1674	{MK6}	17	13
21	1583	{X86_TSC}	4	13
20	1583	{X86_TSC}	10	19
23	1394	{MWINCHIP2}	22	21
22	1567	{MPENTIUMII}	20	21
25	1237	{MCRUSOE}	24	21
24	1242	{M686}	23	21
27	817	{MPENTIUMM}	26	21
26	1215	{MK8}	25	21
29	585	{M586TSC}	28	21
28	725	{MK7}	27	21
31	20	{MGEODEGX1}	30	21
30	454	{MEFFICEON}	29	21
# END BDD 3875 (T 7 161)

# BEGIN BDD 3876 (T 7 162)
BDD tree for {SMP} && {X86_VISWS} && {X86_VOYAGER} || (!(false) || ({X86_UP_APIC})) && (!({X86_UP_APIC}) || (false))
Variables: 3886. 
Variable ordering: 362, 410, 607, 1969
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	410	{X86_UP_APIC}	1	0
3	1969	{X86_VOYAGER}	0	1
4	607	{SMP}	0	3
5	410	{X86_UP_APIC}	1	4
6	362	{X86_VISWS}	2	5
# END BDD 3876 (T 7 162)

# BEGIN BDD 3877 (T 7 163)
BDD tree for {X86_UP_APIC} || (!(false) || ({X86_UP_IOAPIC})) && (!({X86_UP_IOAPIC}) || (false))
Variables: 3886. 
Variable ordering: 410, 2210
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2210	{X86_UP_IOAPIC}	1	0
3	410	{X86_UP_APIC}	2	1
# END BDD 3877 (T 7 163)

# BEGIN BDD 3878 (T 7 164)
BDD tree for (!({MCYRIXIII} || {MK7}) || ({X86_USE_3DNOW})) && (!({X86_USE_3DNOW}) || ({MCYRIXIII} || {MK7}))
Variables: 3886. 
Variable ordering: 725, 1955, 2245
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2245	{X86_USE_3DNOW}	1	0
3	2245	{X86_USE_3DNOW}	0	1
4	1955	{MCYRIXIII}	2	3
5	725	{MK7}	4	3
# END BDD 3878 (T 7 164)

# BEGIN BDD 3879 (T 7 165)
BDD tree for (!({MWINCHIP3D} || {MWINCHIP2} || {MWINCHIPC6} || {MCYRIXIII} || {MK7} || {MK6} || {MPENTIUM4} || {MPENTIUMM} || {MPENTIUMIII} || {MPENTIUMII} || {M686} || {MK8} || {MVIAC3_2} || {MEFFICEON}) || ({X86_USE_PPRO_CHECKSUM})) && (!({X86_USE_PPRO_CHECKSUM}) || ({MWINCHIP3D} || {MWINCHIP2} || {MWINCHIPC6} || {MCYRIXIII} || {MK7} || {MK6} || {MPENTIUM4} || {MPENTIUMM} || {MPENTIUMIII} || {MPENTIUMII} || {M686} || {MK8} || {MVIAC3_2} || {MEFFICEON}))
Variables: 3886. 
Variable ordering: 454, 725, 817, 1215, 1242, 1394, 1567, 1674, 1955, 2019, 2191, 2443, 2642, 2851, 3117
Vertices: 19
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	1	0
3	3117	{MPENTIUMIII}	0	1
4	2851	{X86_USE_PPRO_CHECKSUM}	2	3
5	2851	{X86_USE_PPRO_CHECKSUM}	0	1
6	2642	{MPENTIUM4}	4	5
7	2443	{MWINCHIPC6}	6	5
8	2191	{MVIAC3_2}	7	5
9	2019	{MWINCHIP3D}	8	5
10	1955	{MCYRIXIII}	9	5
11	1674	{MK6}	10	5
12	1567	{MPENTIUMII}	11	5
13	1394	{MWINCHIP2}	12	5
14	1242	{M686}	13	5
15	1215	{MK8}	14	5
17	725	{MK7}	16	5
16	817	{MPENTIUMM}	15	5
18	454	{MEFFICEON}	17	5
# END BDD 3879 (T 7 165)

# BEGIN BDD 3880 (T 7 166)
BDD tree for (!({X86_VISWS}) || ({X86_VISWS_APIC})) && (!({X86_VISWS_APIC}) || ({X86_VISWS}))
Variables: 3886. 
Variable ordering: 362, 775
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	775	{X86_VISWS_APIC}	1	0
3	775	{X86_VISWS_APIC}	0	1
4	362	{X86_VISWS}	2	3
# END BDD 3880 (T 7 166)

# BEGIN BDD 3881 (T 7 167)
BDD tree for (!({M386}) || ({X86_WP_WORKS_OK})) && (!({X86_WP_WORKS_OK}) || ({M386}))
Variables: 3886. 
Variable ordering: 477, 981
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	1	0
3	981	{M386}	0	1
4	477	{X86_WP_WORKS_OK}	2	3
# END BDD 3881 (T 7 167)

# BEGIN BDD 3882 (T 7 168)
BDD tree for (!({M386}) || ({X86_XADD})) && (!({X86_XADD}) || ({M386}))
Variables: 3886. 
Variable ordering: 448, 981
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	1	0
3	981	{M386}	0	1
4	448	{X86_XADD}	2	3
# END BDD 3882 (T 7 168)

# BEGIN BDD 3883 (T 7 169)
BDD tree for (!({x501} || {x108} || {x502} || {x111} || {x503} || {x112} || {x115} || {x117} || {x118} || {x504}) || ({XFRM})) && (!({XFRM}) || ({x501} || {x108} || {x502} || {x111} || {x503} || {x112} || {x115} || {x117} || {x118} || {x504}))
Variables: 3886. 
Variable ordering: 3231, 3483, 3486, 3487, 3490, 3492, 3493, 3876, 3877, 3878, 3879
Vertices: 23
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3879	{x504}	1	0
3	3878	{x503}	2	0
4	3877	{x502}	3	0
5	3876	{x501}	4	0
6	3493	{x118}	5	0
7	3492	{x117}	6	0
8	3490	{x115}	7	0
9	3487	{x112}	8	0
10	3486	{x111}	9	0
11	3483	{x108}	10	0
12	3879	{x504}	0	1
13	3878	{x503}	12	1
14	3877	{x502}	13	1
15	3876	{x501}	14	1
17	3492	{x117}	16	1
16	3493	{x118}	15	1
19	3487	{x112}	18	1
18	3490	{x115}	17	1
21	3483	{x108}	20	1
20	3486	{x111}	19	1
22	3231	{XFRM}	11	21
# END BDD 3883 (T 7 169)

# BEGIN BDD 3884 (T 7 170)
BDD tree for ({x501} || !({NET_KEY} && {NET})) && (!({x501}) || {NET_KEY} && {NET})
Variables: 3886. 
Variable ordering: 1371, 2933, 3876
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3876	{x501}	1	0
3	3876	{x501}	0	1
4	2933	{NET_KEY}	2	3
5	1371	{NET}	2	4
# END BDD 3884 (T 7 170)

# BEGIN BDD 3885 (T 7 171)
BDD tree for ({x108} || !({INET_AH} && {NET} && {INET})) && (!({x108}) || {INET_AH} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1305, 1371, 3042, 3483
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3483	{x108}	1	0
3	3483	{x108}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	1305	{INET_AH}	2	5
# END BDD 3885 (T 7 171)

# BEGIN BDD 3886 (T 7 172)
BDD tree for ({x502} || !({INET_TUNNEL} && {NET} && {INET})) && (!({x502}) || {INET_TUNNEL} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1134, 1371, 3042, 3877
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3877	{x502}	1	0
3	3877	{x502}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	1134	{INET_TUNNEL}	2	5
# END BDD 3886 (T 7 172)

# BEGIN BDD 3887 (T 7 173)
BDD tree for ({x111} || !({INET_ESP} && {NET} && {INET})) && (!({x111}) || {INET_ESP} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 194, 1371, 3042, 3486
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3486	{x111}	1	0
3	3486	{x111}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	194	{INET_ESP}	2	5
# END BDD 3887 (T 7 173)

# BEGIN BDD 3888 (T 7 174)
BDD tree for ({x503} || !({INET6_TUNNEL} && {NET} && {IPV6})) && (!({x503}) || {INET6_TUNNEL} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1371, 1437, 2316, 3878
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3878	{x503}	1	0
3	3878	{x503}	0	1
4	2316	{INET6_TUNNEL}	2	3
5	1437	{IPV6}	2	4
6	1371	{NET}	2	5
# END BDD 3888 (T 7 174)

# BEGIN BDD 3889 (T 7 175)
BDD tree for ({x112} || !({INET6_AH} && {NET} && {IPV6})) && (!({x112}) || {INET6_AH} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1371, 1437, 3225, 3487
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3487	{x112}	1	0
3	3487	{x112}	0	1
4	3225	{INET6_AH}	2	3
5	1437	{IPV6}	2	4
6	1371	{NET}	2	5
# END BDD 3889 (T 7 175)

# BEGIN BDD 3890 (T 7 176)
BDD tree for ({x115} || !({INET_IPCOMP} && {NET} && {INET})) && (!({x115}) || {INET_IPCOMP} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1371, 1649, 3042, 3490
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3490	{x115}	1	0
3	3490	{x115}	0	1
4	3042	{INET}	2	3
5	1649	{INET_IPCOMP}	2	4
6	1371	{NET}	2	5
# END BDD 3890 (T 7 176)

# BEGIN BDD 3891 (T 7 177)
BDD tree for ({x117} || !({INET6_IPCOMP} && {NET} && {IPV6})) && (!({x117}) || {INET6_IPCOMP} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1371, 1437, 2736, 3492
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3492	{x117}	1	0
3	3492	{x117}	0	1
4	2736	{INET6_IPCOMP}	2	3
5	1437	{IPV6}	2	4
6	1371	{NET}	2	5
# END BDD 3891 (T 7 177)

# BEGIN BDD 3892 (T 7 178)
BDD tree for ({x118} || !({INET6_ESP} && {NET} && {IPV6})) && (!({x118}) || {INET6_ESP} && {NET} && {IPV6})
Variables: 3886. 
Variable ordering: 1024, 1371, 1437, 3493
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3493	{x118}	1	0
3	3493	{x118}	0	1
4	1437	{IPV6}	2	3
5	1371	{NET}	2	4
6	1024	{INET6_ESP}	2	5
# END BDD 3892 (T 7 178)

# BEGIN BDD 3893 (T 7 179)
BDD tree for ({x504} || !({NET_IPGRE} && {NET} && {INET})) && (!({x504}) || {NET_IPGRE} && {NET} && {INET})
Variables: 3886. 
Variable ordering: 1245, 1371, 3042, 3879
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3879	{x504}	1	0
3	3879	{x504}	0	1
4	3042	{INET}	2	3
5	1371	{NET}	2	4
6	1245	{NET_IPGRE}	2	5
# END BDD 3893 (T 7 179)

# BEGIN BDD 3894 (T 7 180)
BDD tree for {NET} && {INET} && {XFRM} || (!(false) || ({XFRM_USER})) && (!({XFRM_USER}) || (false))
Variables: 3886. 
Variable ordering: 825, 1371, 3042, 3231
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3231	{XFRM}	0	1
3	3042	{INET}	0	2
4	1371	{NET}	0	3
5	825	{XFRM_USER}	1	4
# END BDD 3894 (T 7 180)

# BEGIN BDD 3895 (T 7 181)
BDD tree for (!({XFS_FS} && {EXPORTFS}) || ({XFS_EXPORT})) && (!({XFS_EXPORT}) || ({XFS_FS} && {EXPORTFS}))
Variables: 3886. 
Variable ordering: 397, 1627, 2659
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2659	{EXPORTFS}	1	0
3	1627	{XFS_FS}	1	2
4	2659	{EXPORTFS}	0	1
5	1627	{XFS_FS}	0	4
6	397	{XFS_EXPORT}	3	5
# END BDD 3895 (T 7 181)

# BEGIN BDD 3896 (T 7 182)
BDD tree for {XFS_FS} || (!(false) || ({XFS_POSIX_ACL})) && (!({XFS_POSIX_ACL}) || (false))
Variables: 3886. 
Variable ordering: 1573, 1627
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1627	{XFS_FS}	0	1
3	1573	{XFS_POSIX_ACL}	1	2
# END BDD 3896 (T 7 182)

# BEGIN BDD 3897 (T 7 183)
BDD tree for {XFS_FS} || (!(false) || ({XFS_QUOTA})) && (!({XFS_QUOTA}) || (false))
Variables: 3886. 
Variable ordering: 423, 1627
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1627	{XFS_FS}	0	1
3	423	{XFS_QUOTA}	1	2
# END BDD 3897 (T 7 183)

# BEGIN BDD 3898 (T 7 184)
BDD tree for {XFS_FS} && {EXPERIMENTAL} || (!(false) || ({XFS_RT})) && (!({XFS_RT}) || (false))
Variables: 3886. 
Variable ordering: 1627, 1711, 2301
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2301	{XFS_RT}	1	0
3	1711	{EXPERIMENTAL}	2	1
4	1627	{XFS_FS}	2	3
# END BDD 3898 (T 7 184)

# BEGIN BDD 3899 (T 7 185)
BDD tree for {XFS_FS} || (!(false) || ({XFS_SECURITY})) && (!({XFS_SECURITY}) || (false))
Variables: 3886. 
Variable ordering: 1627, 2031
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2031	{XFS_SECURITY}	1	0
3	1627	{XFS_FS}	2	1
# END BDD 3899 (T 7 185)

# BEGIN BDD 3900 (T 7 186)
BDD tree for {HAMRADIO} && {NET} && {AX25} || (!(false) || ({YAM})) && (!({YAM}) || (false))
Variables: 3886. 
Variable ordering: 1371, 1662, 2163, 3217
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2163	{YAM}	1	0
3	3217	{HAMRADIO}	0	1
4	2163	{YAM}	1	3
5	1662	{AX25}	2	4
6	1371	{NET}	2	5
# END BDD 3900 (T 7 186)

# BEGIN BDD 3901 (T 7 187)
BDD tree for {NETDEVICES} && {UML} && {PCI} && {EXPERIMENTAL} || (!(false) || ({YELLOWFIN})) && (!({YELLOWFIN}) || (false))
Variables: 3886. 
Variable ordering: 210, 770, 1711, 2196, 2228
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	770	{YELLOWFIN}	1	0
3	2228	{UML}	0	1
4	2196	{NETDEVICES}	0	3
5	1711	{EXPERIMENTAL}	0	4
6	770	{YELLOWFIN}	1	5
7	210	{PCI}	2	6
# END BDD 3901 (T 7 187)

# BEGIN BDD 3902 (T 7 188)
BDD tree for {PCCARD} && {PCI} && {CARDBUS} || (!(false) || ({YENTA})) && (!({YENTA}) || (false))
Variables: 3886. 
Variable ordering: 166, 210, 1679, 3253
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3253	{YENTA}	1	0
3	1679	{CARDBUS}	2	1
4	210	{PCI}	2	3
5	166	{PCCARD}	2	4
# END BDD 3902 (T 7 188)

# BEGIN BDD 3903 (T 7 189)
BDD tree for {ARCH_S390} && {QDIO} && {SCSI} || (!(false) || ({ZFCP})) && (!({ZFCP}) || (false))
Variables: 3886. 
Variable ordering: 2567, 2728, 3020, 3177
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3020	{ZFCP}	1	0
3	3177	{QDIO}	0	1
4	3020	{ZFCP}	1	3
5	2728	{ARCH_S390}	2	4
6	2567	{SCSI}	2	5
# END BDD 3903 (T 7 189)

# BEGIN BDD 3904 (T 7 190)
BDD tree for {FTAPE} || (!(false) || ({ZFTAPE})) && (!({ZFTAPE}) || (false))
Variables: 3886. 
Variable ordering: 357, 1081
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1081	{ZFTAPE}	1	0
3	357	{FTAPE}	2	1
# END BDD 3904 (T 7 190)

# BEGIN BDD 3905 (T 7 191)
BDD tree for (!(false) || ({ZFT_COMPRESSOR})) && (!({ZFT_COMPRESSOR}) || ({FTAPE} && {ZFTAPE}))
Variables: 3886. 
Variable ordering: 357, 1081, 1546
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1546	{ZFT_COMPRESSOR}	1	0
3	1081	{ZFTAPE}	2	1
4	357	{FTAPE}	2	3
# END BDD 3905 (T 7 191)

# BEGIN BDD 3906 (T 7 192)
BDD tree for {ZFTAPE} || (!({ZFTAPE}) || ({ZFT_DFLT_BLK_SZ})) && (!({ZFT_DFLT_BLK_SZ}) || ({ZFTAPE}))
Variables: 3886. 
Variable ordering: 1081, 2607
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2607	{ZFT_DFLT_BLK_SZ}	1	0
3	1081	{ZFTAPE}	2	1
# END BDD 3906 (T 7 192)

# BEGIN BDD 3907 (T 7 193)
BDD tree for {ISO9660_FS} || (!(false) || ({ZISOFS})) && (!({ZISOFS}) || (false))
Variables: 3886. 
Variable ordering: 2329, 3300
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3300	{ZISOFS}	1	0
3	2329	{ISO9660_FS}	2	1
# END BDD 3907 (T 7 193)

# BEGIN BDD 3908 (T 7 194)
BDD tree for (!({ZISOFS} && {ISO9660_FS}) || ({ZISOFS_FS})) && (!({ZISOFS_FS}) || ({ZISOFS} && {ISO9660_FS}))
Variables: 3886. 
Variable ordering: 989, 2329, 3300
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3300	{ZISOFS}	1	0
3	2329	{ISO9660_FS}	1	2
4	3300	{ZISOFS}	0	1
5	2329	{ISO9660_FS}	0	4
6	989	{ZISOFS_FS}	3	5
# END BDD 3908 (T 7 194)

# BEGIN BDD 3909 (T 7 195)
BDD tree for (!({JFFS2_ZLIB} && {JFFS2_FS} || {CRYPTO_DEFLATE} && {CRYPTO} || {PPP_DEFLATE} && {PPP}) || ({ZLIB_DEFLATE})) && (!({ZLIB_DEFLATE}) || ({JFFS2_ZLIB} && {JFFS2_FS} || {CRYPTO_DEFLATE} && {CRYPTO} || {PPP_DEFLATE} && {PPP}))
Variables: 3886. 
Variable ordering: 578, 718, 1309, 2186, 2232, 2434, 2721
Vertices: 16
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2434	{ZLIB_DEFLATE}	1	0
3	2721	{CRYPTO_DEFLATE}	1	0
4	2721	{CRYPTO_DEFLATE}	0	1
5	2434	{ZLIB_DEFLATE}	3	4
6	2186	{CRYPTO}	2	5
7	2434	{ZLIB_DEFLATE}	0	1
8	1309	{JFFS2_FS}	6	7
9	718	{JFFS2_ZLIB}	6	8
10	2232	{PPP}	2	7
11	2232	{PPP}	5	7
12	2186	{CRYPTO}	10	11
13	1309	{JFFS2_FS}	12	7
14	718	{JFFS2_ZLIB}	12	13
15	578	{PPP_DEFLATE}	9	14
# END BDD 3909 (T 7 195)

# BEGIN BDD 3910 (T 7 196)
BDD tree for (!({x505} || {x506} || {x507} || {x508} || {x509} || {x510}) || ({ZLIB_INFLATE})) && (!({ZLIB_INFLATE}) || ({x505} || {x506} || {x507} || {x508} || {x509} || {x510}))
Variables: 3886. 
Variable ordering: 1368, 3880, 3881, 3882, 3883, 3884, 3885
Vertices: 15
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3885	{x510}	1	0
3	3884	{x509}	2	0
4	3883	{x508}	3	0
5	3882	{x507}	4	0
6	3881	{x506}	5	0
7	3880	{x505}	6	0
8	3885	{x510}	0	1
9	3884	{x509}	8	1
10	3883	{x508}	9	1
11	3882	{x507}	10	1
12	3881	{x506}	11	1
13	3880	{x505}	12	1
14	1368	{ZLIB_INFLATE}	7	13
# END BDD 3910 (T 7 196)

# BEGIN BDD 3911 (T 7 197)
BDD tree for ({x505} || !({PPP_DEFLATE} && {PPP})) && (!({x505}) || {PPP_DEFLATE} && {PPP})
Variables: 3886. 
Variable ordering: 578, 2232, 3880
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3880	{x505}	1	0
3	3880	{x505}	0	1
4	2232	{PPP}	2	3
5	578	{PPP_DEFLATE}	2	4
# END BDD 3911 (T 7 197)

# BEGIN BDD 3912 (T 7 198)
BDD tree for ({x506} || !({BINFMT_ZFLAT} && {BINFMT_FLAT})) && (!({x506}) || {BINFMT_ZFLAT} && {BINFMT_FLAT})
Variables: 3886. 
Variable ordering: 1557, 2440, 3881
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3881	{x506}	1	0
3	3881	{x506}	0	1
4	2440	{BINFMT_FLAT}	2	3
5	1557	{BINFMT_ZFLAT}	2	4
# END BDD 3912 (T 7 198)

# BEGIN BDD 3913 (T 7 199)
BDD tree for ({x507} || !({CRYPTO_DEFLATE} && {CRYPTO})) && (!({x507}) || {CRYPTO_DEFLATE} && {CRYPTO})
Variables: 3886. 
Variable ordering: 2186, 2721, 3882
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3882	{x507}	1	0
3	3882	{x507}	0	1
4	2721	{CRYPTO_DEFLATE}	2	3
5	2186	{CRYPTO}	2	4
# END BDD 3913 (T 7 199)

# BEGIN BDD 3914 (T 7 200)
BDD tree for ({x508} || !({CRAMFS})) && (!({x508}) || {CRAMFS})
Variables: 3886. 
Variable ordering: 1172, 3883
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3883	{x508}	1	0
3	3883	{x508}	0	1
4	1172	{CRAMFS}	2	3
# END BDD 3914 (T 7 200)

# BEGIN BDD 3915 (T 7 201)
BDD tree for ({x509} || !({ZISOFS} && {ISO9660_FS})) && (!({x509}) || {ZISOFS} && {ISO9660_FS})
Variables: 3886. 
Variable ordering: 2329, 3300, 3884
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3884	{x509}	1	0
3	3884	{x509}	0	1
4	3300	{ZISOFS}	2	3
5	2329	{ISO9660_FS}	2	4
# END BDD 3915 (T 7 201)

# BEGIN BDD 3916 (T 7 202)
BDD tree for ({x510} || !({JFFS2_ZLIB} && {JFFS2_FS})) && (!({x510}) || {JFFS2_ZLIB} && {JFFS2_FS})
Variables: 3886. 
Variable ordering: 718, 1309, 3885
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3885	{x510}	1	0
3	3885	{x510}	0	1
4	1309	{JFFS2_FS}	2	3
5	718	{JFFS2_ZLIB}	2	4
# END BDD 3916 (T 7 202)

# BEGIN BDD 3917 (T 7 203)
BDD tree for {NETDEVICES} && {UML} && {NET_ISA} && {EXPERIMENTAL} && {ISA_DMA_API} || (!(false) || ({ZNET})) && (!({ZNET}) || (false))
Variables: 3886. 
Variable ordering: 1404, 1711, 2196, 2228, 3257, 3372
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3372	{ZNET}	1	0
3	3257	{ISA_DMA_API}	2	1
4	2228	{UML}	2	3
5	2196	{NETDEVICES}	2	4
6	1711	{EXPERIMENTAL}	2	5
7	1404	{NET_ISA}	2	6
# END BDD 3917 (T 7 203)

# BEGIN BDD 3918 (T 7 204)
BDD tree for {NETDEVICES} && {UML} && {NET_ETHERNET} && {ZORRO} || (!(false) || ({ZORRO8390})) && (!({ZORRO8390}) || (false))
Variables: 3886. 
Variable ordering: 2056, 2108, 2196, 2228, 2526
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2108	{ZORRO8390}	1	0
3	2526	{ZORRO}	0	1
4	2228	{UML}	0	3
5	2196	{NETDEVICES}	0	4
6	2108	{ZORRO8390}	1	5
7	2056	{NET_ETHERNET}	2	6
# END BDD 3918 (T 7 204)

# BEGIN BDD 3919 (T 7 205)
BDD tree for {WATCHDOG} && {ARCH_S390} || (!(false) || ({ZVM_WATCHDOG})) && (!({ZVM_WATCHDOG}) || (false))
Variables: 3886. 
Variable ordering: 918, 2728, 3365
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3365	{WATCHDOG}	0	1
3	2728	{ARCH_S390}	0	2
4	918	{ZVM_WATCHDOG}	1	3
# END BDD 3919 (T 7 205)

# BEGIN BDD 3920 (T 7 206)
BDD tree for (!(true) || ({X86_PC} || {X86_ELAN} || {X86_VOYAGER} || {X86_NUMAQ} || {X86_SUMMIT} || {X86_BIGSMP} || {X86_VISWS} || {X86_GENERICARCH} || {X86_ES7000}))
Variables: 3886. 
Variable ordering: 40, 362, 615, 999, 1004, 1969, 2735, 2928, 3116
Vertices: 11
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	0	1
3	2928	{X86_ES7000}	2	1
4	2735	{X86_NUMAQ}	3	1
5	1969	{X86_VOYAGER}	4	1
6	1004	{X86_BIGSMP}	5	1
7	999	{X86_PC}	6	1
8	615	{X86_GENERICARCH}	7	1
9	362	{X86_VISWS}	8	1
10	40	{X86_ELAN}	9	1
# END BDD 3920 (T 7 206)

# BEGIN BDD 3921 (T 7 207)
BDD tree for {X86_PC} || {X86_ELAN}
Variables: 3886. 
Variable ordering: 40, 999
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	999	{X86_PC}	0	1
3	40	{X86_ELAN}	2	1
# END BDD 3921 (T 7 207)

# BEGIN BDD 3922 (T 7 208)
BDD tree for {X86_PC} || {X86_VOYAGER}
Variables: 3886. 
Variable ordering: 999, 1969
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	999	{X86_PC}	2	1
# END BDD 3922 (T 7 208)

# BEGIN BDD 3923 (T 7 209)
BDD tree for {X86_PC} || {X86_NUMAQ}
Variables: 3886. 
Variable ordering: 999, 2735
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2735	{X86_NUMAQ}	0	1
3	999	{X86_PC}	2	1
# END BDD 3923 (T 7 209)

# BEGIN BDD 3924 (T 7 210)
BDD tree for {X86_PC} || {X86_SUMMIT}
Variables: 3886. 
Variable ordering: 999, 3116
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	0	1
3	999	{X86_PC}	2	1
# END BDD 3924 (T 7 210)

# BEGIN BDD 3925 (T 7 211)
BDD tree for {X86_PC} || {X86_BIGSMP}
Variables: 3886. 
Variable ordering: 999, 1004
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1004	{X86_BIGSMP}	0	1
3	999	{X86_PC}	2	1
# END BDD 3925 (T 7 211)

# BEGIN BDD 3926 (T 7 212)
BDD tree for {X86_PC} || {X86_VISWS}
Variables: 3886. 
Variable ordering: 362, 999
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	999	{X86_PC}	0	1
3	362	{X86_VISWS}	2	1
# END BDD 3926 (T 7 212)

# BEGIN BDD 3927 (T 7 213)
BDD tree for {X86_PC} || {X86_GENERICARCH}
Variables: 3886. 
Variable ordering: 615, 999
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	999	{X86_PC}	0	1
3	615	{X86_GENERICARCH}	2	1
# END BDD 3927 (T 7 213)

# BEGIN BDD 3928 (T 7 214)
BDD tree for {X86_PC} || {X86_ES7000}
Variables: 3886. 
Variable ordering: 999, 2928
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2928	{X86_ES7000}	0	1
3	999	{X86_PC}	2	1
# END BDD 3928 (T 7 214)

# BEGIN BDD 3929 (T 7 215)
BDD tree for {X86_ELAN} || {X86_VOYAGER}
Variables: 3886. 
Variable ordering: 40, 1969
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	40	{X86_ELAN}	2	1
# END BDD 3929 (T 7 215)

# BEGIN BDD 3930 (T 7 216)
BDD tree for {X86_ELAN} || {X86_NUMAQ}
Variables: 3886. 
Variable ordering: 40, 2735
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2735	{X86_NUMAQ}	0	1
3	40	{X86_ELAN}	2	1
# END BDD 3930 (T 7 216)

# BEGIN BDD 3931 (T 7 217)
BDD tree for {X86_ELAN} || {X86_SUMMIT}
Variables: 3886. 
Variable ordering: 40, 3116
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	0	1
3	40	{X86_ELAN}	2	1
# END BDD 3931 (T 7 217)

# BEGIN BDD 3932 (T 7 218)
BDD tree for {X86_ELAN} || {X86_BIGSMP}
Variables: 3886. 
Variable ordering: 40, 1004
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1004	{X86_BIGSMP}	0	1
3	40	{X86_ELAN}	2	1
# END BDD 3932 (T 7 218)

# BEGIN BDD 3933 (T 7 219)
BDD tree for {X86_ELAN} || {X86_VISWS}
Variables: 3886. 
Variable ordering: 40, 362
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	362	{X86_VISWS}	0	1
3	40	{X86_ELAN}	2	1
# END BDD 3933 (T 7 219)

# BEGIN BDD 3934 (T 7 220)
BDD tree for {X86_ELAN} || {X86_GENERICARCH}
Variables: 3886. 
Variable ordering: 40, 615
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	615	{X86_GENERICARCH}	0	1
3	40	{X86_ELAN}	2	1
# END BDD 3934 (T 7 220)

# BEGIN BDD 3935 (T 7 221)
BDD tree for {X86_ELAN} || {X86_ES7000}
Variables: 3886. 
Variable ordering: 40, 2928
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2928	{X86_ES7000}	0	1
3	40	{X86_ELAN}	2	1
# END BDD 3935 (T 7 221)

# BEGIN BDD 3936 (T 7 222)
BDD tree for {X86_VOYAGER} || {X86_NUMAQ}
Variables: 3886. 
Variable ordering: 1969, 2735
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2735	{X86_NUMAQ}	0	1
3	1969	{X86_VOYAGER}	2	1
# END BDD 3936 (T 7 222)

# BEGIN BDD 3937 (T 7 223)
BDD tree for {X86_VOYAGER} || {X86_SUMMIT}
Variables: 3886. 
Variable ordering: 1969, 3116
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	0	1
3	1969	{X86_VOYAGER}	2	1
# END BDD 3937 (T 7 223)

# BEGIN BDD 3938 (T 7 224)
BDD tree for {X86_VOYAGER} || {X86_BIGSMP}
Variables: 3886. 
Variable ordering: 1004, 1969
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	1004	{X86_BIGSMP}	2	1
# END BDD 3938 (T 7 224)

# BEGIN BDD 3939 (T 7 225)
BDD tree for {X86_VOYAGER} || {X86_VISWS}
Variables: 3886. 
Variable ordering: 362, 1969
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	362	{X86_VISWS}	2	1
# END BDD 3939 (T 7 225)

# BEGIN BDD 3940 (T 7 226)
BDD tree for {X86_VOYAGER} || {X86_GENERICARCH}
Variables: 3886. 
Variable ordering: 615, 1969
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	0	1
3	615	{X86_GENERICARCH}	2	1
# END BDD 3940 (T 7 226)

# BEGIN BDD 3941 (T 7 227)
BDD tree for {X86_VOYAGER} || {X86_ES7000}
Variables: 3886. 
Variable ordering: 1969, 2928
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2928	{X86_ES7000}	0	1
3	1969	{X86_VOYAGER}	2	1
# END BDD 3941 (T 7 227)

# BEGIN BDD 3942 (T 7 228)
BDD tree for {X86_NUMAQ} || {X86_SUMMIT}
Variables: 3886. 
Variable ordering: 2735, 3116
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	0	1
3	2735	{X86_NUMAQ}	2	1
# END BDD 3942 (T 7 228)

# BEGIN BDD 3943 (T 7 229)
BDD tree for {X86_NUMAQ} || {X86_BIGSMP}
Variables: 3886. 
Variable ordering: 1004, 2735
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2735	{X86_NUMAQ}	0	1
3	1004	{X86_BIGSMP}	2	1
# END BDD 3943 (T 7 229)

# BEGIN BDD 3944 (T 7 230)
BDD tree for {X86_NUMAQ} || {X86_VISWS}
Variables: 3886. 
Variable ordering: 362, 2735
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2735	{X86_NUMAQ}	0	1
3	362	{X86_VISWS}	2	1
# END BDD 3944 (T 7 230)

# BEGIN BDD 3945 (T 7 231)
BDD tree for {X86_NUMAQ} || {X86_GENERICARCH}
Variables: 3886. 
Variable ordering: 615, 2735
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2735	{X86_NUMAQ}	0	1
3	615	{X86_GENERICARCH}	2	1
# END BDD 3945 (T 7 231)

# BEGIN BDD 3946 (T 7 232)
BDD tree for {X86_NUMAQ} || {X86_ES7000}
Variables: 3886. 
Variable ordering: 2735, 2928
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2928	{X86_ES7000}	0	1
3	2735	{X86_NUMAQ}	2	1
# END BDD 3946 (T 7 232)

# BEGIN BDD 3947 (T 7 233)
BDD tree for {X86_SUMMIT} || {X86_BIGSMP}
Variables: 3886. 
Variable ordering: 1004, 3116
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	0	1
3	1004	{X86_BIGSMP}	2	1
# END BDD 3947 (T 7 233)

# BEGIN BDD 3948 (T 7 234)
BDD tree for {X86_SUMMIT} || {X86_VISWS}
Variables: 3886. 
Variable ordering: 362, 3116
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	0	1
3	362	{X86_VISWS}	2	1
# END BDD 3948 (T 7 234)

# BEGIN BDD 3949 (T 7 235)
BDD tree for {X86_SUMMIT} || {X86_GENERICARCH}
Variables: 3886. 
Variable ordering: 615, 3116
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	0	1
3	615	{X86_GENERICARCH}	2	1
# END BDD 3949 (T 7 235)

# BEGIN BDD 3950 (T 7 236)
BDD tree for {X86_SUMMIT} || {X86_ES7000}
Variables: 3886. 
Variable ordering: 2928, 3116
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3116	{X86_SUMMIT}	0	1
3	2928	{X86_ES7000}	2	1
# END BDD 3950 (T 7 236)

# BEGIN BDD 3951 (T 7 237)
BDD tree for {X86_BIGSMP} || {X86_VISWS}
Variables: 3886. 
Variable ordering: 362, 1004
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1004	{X86_BIGSMP}	0	1
3	362	{X86_VISWS}	2	1
# END BDD 3951 (T 7 237)

# BEGIN BDD 3952 (T 7 238)
BDD tree for {X86_BIGSMP} || {X86_GENERICARCH}
Variables: 3886. 
Variable ordering: 615, 1004
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1004	{X86_BIGSMP}	0	1
3	615	{X86_GENERICARCH}	2	1
# END BDD 3952 (T 7 238)

# BEGIN BDD 3953 (T 7 239)
BDD tree for {X86_BIGSMP} || {X86_ES7000}
Variables: 3886. 
Variable ordering: 1004, 2928
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2928	{X86_ES7000}	0	1
3	1004	{X86_BIGSMP}	2	1
# END BDD 3953 (T 7 239)

# BEGIN BDD 3954 (T 7 240)
BDD tree for {X86_VISWS} || {X86_GENERICARCH}
Variables: 3886. 
Variable ordering: 362, 615
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	615	{X86_GENERICARCH}	0	1
3	362	{X86_VISWS}	2	1
# END BDD 3954 (T 7 240)

# BEGIN BDD 3955 (T 7 241)
BDD tree for {X86_VISWS} || {X86_ES7000}
Variables: 3886. 
Variable ordering: 362, 2928
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2928	{X86_ES7000}	0	1
3	362	{X86_VISWS}	2	1
# END BDD 3955 (T 7 241)

# BEGIN BDD 3956 (T 7 242)
BDD tree for {X86_GENERICARCH} || {X86_ES7000}
Variables: 3886. 
Variable ordering: 615, 2928
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2928	{X86_ES7000}	0	1
3	615	{X86_GENERICARCH}	2	1
# END BDD 3956 (T 7 242)

# BEGIN BDD 3957 (T 7 243)
BDD tree for (!({X86_ELAN}) || ({M386} || {M486} || {M586} || {M586TSC} || {M586MMX} || {M686} || {MPENTIUMII} || {MPENTIUMIII} || {MPENTIUMM} || {MPENTIUM4} || {MK6} || {MK7} || {MK8} || {MCRUSOE} || {MEFFICEON} || {MWINCHIPC6} || {MWINCHIP2} || {MWINCHIP3D} || {MGEODEGX1} || {MCYRIXIII} || {MVIAC3_2}))
Variables: 3886. 
Variable ordering: 20, 40, 454, 585, 725, 817, 981, 1215, 1237, 1242, 1394, 1567, 1636, 1674, 1955, 2019, 2152, 2191, 2443, 2642, 2710, 3117
Vertices: 24
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	2710	{M486}	2	1
4	2642	{MPENTIUM4}	3	1
5	2443	{MWINCHIPC6}	4	1
6	2191	{MVIAC3_2}	5	1
7	2152	{M586}	6	1
8	2019	{MWINCHIP3D}	7	1
9	1955	{MCYRIXIII}	8	1
10	1674	{MK6}	9	1
11	1636	{M586MMX}	10	1
12	1567	{MPENTIUMII}	11	1
13	1394	{MWINCHIP2}	12	1
14	1242	{M686}	13	1
15	1237	{MCRUSOE}	14	1
17	981	{M386}	16	1
16	1215	{MK8}	15	1
19	725	{MK7}	18	1
18	817	{MPENTIUMM}	17	1
21	454	{MEFFICEON}	20	1
20	585	{M586TSC}	19	1
23	20	{MGEODEGX1}	22	1
22	40	{X86_ELAN}	1	21
# END BDD 3957 (T 7 243)

# BEGIN BDD 3958 (T 7 244)
BDD tree for {M386} || {M486}
Variables: 3886. 
Variable ordering: 981, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	981	{M386}	2	1
# END BDD 3958 (T 7 244)

# BEGIN BDD 3959 (T 7 245)
BDD tree for {M386} || {M586}
Variables: 3886. 
Variable ordering: 981, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	981	{M386}	2	1
# END BDD 3959 (T 7 245)

# BEGIN BDD 3960 (T 7 246)
BDD tree for {M386} || {M586TSC}
Variables: 3886. 
Variable ordering: 585, 981
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	0	1
3	585	{M586TSC}	2	1
# END BDD 3960 (T 7 246)

# BEGIN BDD 3961 (T 7 247)
BDD tree for {M386} || {M586MMX}
Variables: 3886. 
Variable ordering: 981, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	981	{M386}	2	1
# END BDD 3961 (T 7 247)

# BEGIN BDD 3962 (T 7 248)
BDD tree for {M386} || {M686}
Variables: 3886. 
Variable ordering: 981, 1242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1242	{M686}	0	1
3	981	{M386}	2	1
# END BDD 3962 (T 7 248)

# BEGIN BDD 3963 (T 7 249)
BDD tree for {M386} || {MPENTIUMII}
Variables: 3886. 
Variable ordering: 981, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	0	1
3	981	{M386}	2	1
# END BDD 3963 (T 7 249)

# BEGIN BDD 3964 (T 7 250)
BDD tree for {M386} || {MPENTIUMIII}
Variables: 3886. 
Variable ordering: 981, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	981	{M386}	2	1
# END BDD 3964 (T 7 250)

# BEGIN BDD 3965 (T 7 251)
BDD tree for {M386} || {MPENTIUMM}
Variables: 3886. 
Variable ordering: 817, 981
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 3965 (T 7 251)

# BEGIN BDD 3966 (T 7 252)
BDD tree for {M386} || {MPENTIUM4}
Variables: 3886. 
Variable ordering: 981, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	981	{M386}	2	1
# END BDD 3966 (T 7 252)

# BEGIN BDD 3967 (T 7 253)
BDD tree for {M386} || {MK6}
Variables: 3886. 
Variable ordering: 981, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	981	{M386}	2	1
# END BDD 3967 (T 7 253)

# BEGIN BDD 3968 (T 7 254)
BDD tree for {M386} || {MK7}
Variables: 3886. 
Variable ordering: 725, 981
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	0	1
3	725	{MK7}	2	1
# END BDD 3968 (T 7 254)

# BEGIN BDD 3969 (T 7 255)
BDD tree for {M386} || {MK8}
Variables: 3886. 
Variable ordering: 981, 1215
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1215	{MK8}	0	1
3	981	{M386}	2	1
# END BDD 3969 (T 7 255)

# BEGIN BDD 3970 (T 7 256)
BDD tree for {M386} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 981, 1237
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1237	{MCRUSOE}	0	1
3	981	{M386}	2	1
# END BDD 3970 (T 7 256)

# BEGIN BDD 3971 (T 7 257)
BDD tree for {M386} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 981
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 3971 (T 7 257)

# BEGIN BDD 3972 (T 7 258)
BDD tree for {M386} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 981, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	981	{M386}	2	1
# END BDD 3972 (T 7 258)

# BEGIN BDD 3973 (T 7 259)
BDD tree for {M386} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 981, 1394
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1394	{MWINCHIP2}	0	1
3	981	{M386}	2	1
# END BDD 3973 (T 7 259)

# BEGIN BDD 3974 (T 7 260)
BDD tree for {M386} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 981, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	981	{M386}	2	1
# END BDD 3974 (T 7 260)

# BEGIN BDD 3975 (T 7 261)
BDD tree for {M386} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 981
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	981	{M386}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 3975 (T 7 261)

# BEGIN BDD 3976 (T 7 262)
BDD tree for {M386} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 981, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	981	{M386}	2	1
# END BDD 3976 (T 7 262)

# BEGIN BDD 3977 (T 7 263)
BDD tree for {M386} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 981, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	981	{M386}	2	1
# END BDD 3977 (T 7 263)

# BEGIN BDD 3978 (T 7 264)
BDD tree for {M486} || {M586}
Variables: 3886. 
Variable ordering: 2152, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	2152	{M586}	2	1
# END BDD 3978 (T 7 264)

# BEGIN BDD 3979 (T 7 265)
BDD tree for {M486} || {M586TSC}
Variables: 3886. 
Variable ordering: 585, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	585	{M586TSC}	2	1
# END BDD 3979 (T 7 265)

# BEGIN BDD 3980 (T 7 266)
BDD tree for {M486} || {M586MMX}
Variables: 3886. 
Variable ordering: 1636, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	1636	{M586MMX}	2	1
# END BDD 3980 (T 7 266)

# BEGIN BDD 3981 (T 7 267)
BDD tree for {M486} || {M686}
Variables: 3886. 
Variable ordering: 1242, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	1242	{M686}	2	1
# END BDD 3981 (T 7 267)

# BEGIN BDD 3982 (T 7 268)
BDD tree for {M486} || {MPENTIUMII}
Variables: 3886. 
Variable ordering: 1567, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	1567	{MPENTIUMII}	2	1
# END BDD 3982 (T 7 268)

# BEGIN BDD 3983 (T 7 269)
BDD tree for {M486} || {MPENTIUMIII}
Variables: 3886. 
Variable ordering: 2710, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	2710	{M486}	2	1
# END BDD 3983 (T 7 269)

# BEGIN BDD 3984 (T 7 270)
BDD tree for {M486} || {MPENTIUMM}
Variables: 3886. 
Variable ordering: 817, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 3984 (T 7 270)

# BEGIN BDD 3985 (T 7 271)
BDD tree for {M486} || {MPENTIUM4}
Variables: 3886. 
Variable ordering: 2642, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	2642	{MPENTIUM4}	2	1
# END BDD 3985 (T 7 271)

# BEGIN BDD 3986 (T 7 272)
BDD tree for {M486} || {MK6}
Variables: 3886. 
Variable ordering: 1674, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	1674	{MK6}	2	1
# END BDD 3986 (T 7 272)

# BEGIN BDD 3987 (T 7 273)
BDD tree for {M486} || {MK7}
Variables: 3886. 
Variable ordering: 725, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	725	{MK7}	2	1
# END BDD 3987 (T 7 273)

# BEGIN BDD 3988 (T 7 274)
BDD tree for {M486} || {MK8}
Variables: 3886. 
Variable ordering: 1215, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	1215	{MK8}	2	1
# END BDD 3988 (T 7 274)

# BEGIN BDD 3989 (T 7 275)
BDD tree for {M486} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 1237, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 3989 (T 7 275)

# BEGIN BDD 3990 (T 7 276)
BDD tree for {M486} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 3990 (T 7 276)

# BEGIN BDD 3991 (T 7 277)
BDD tree for {M486} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 2443, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	2443	{MWINCHIPC6}	2	1
# END BDD 3991 (T 7 277)

# BEGIN BDD 3992 (T 7 278)
BDD tree for {M486} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1394, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 3992 (T 7 278)

# BEGIN BDD 3993 (T 7 279)
BDD tree for {M486} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 2019, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	2019	{MWINCHIP3D}	2	1
# END BDD 3993 (T 7 279)

# BEGIN BDD 3994 (T 7 280)
BDD tree for {M486} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 3994 (T 7 280)

# BEGIN BDD 3995 (T 7 281)
BDD tree for {M486} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1955, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	1955	{MCYRIXIII}	2	1
# END BDD 3995 (T 7 281)

# BEGIN BDD 3996 (T 7 282)
BDD tree for {M486} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 2191, 2710
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2710	{M486}	0	1
3	2191	{MVIAC3_2}	2	1
# END BDD 3996 (T 7 282)

# BEGIN BDD 3997 (T 7 283)
BDD tree for {M586} || {M586TSC}
Variables: 3886. 
Variable ordering: 585, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	585	{M586TSC}	2	1
# END BDD 3997 (T 7 283)

# BEGIN BDD 3998 (T 7 284)
BDD tree for {M586} || {M586MMX}
Variables: 3886. 
Variable ordering: 1636, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	1636	{M586MMX}	2	1
# END BDD 3998 (T 7 284)

# BEGIN BDD 3999 (T 7 285)
BDD tree for {M586} || {M686}
Variables: 3886. 
Variable ordering: 1242, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	1242	{M686}	2	1
# END BDD 3999 (T 7 285)

# BEGIN BDD 4000 (T 7 286)
BDD tree for {M586} || {MPENTIUMII}
Variables: 3886. 
Variable ordering: 1567, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	1567	{MPENTIUMII}	2	1
# END BDD 4000 (T 7 286)

# BEGIN BDD 4001 (T 7 287)
BDD tree for {M586} || {MPENTIUMIII}
Variables: 3886. 
Variable ordering: 2152, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	2152	{M586}	2	1
# END BDD 4001 (T 7 287)

# BEGIN BDD 4002 (T 7 288)
BDD tree for {M586} || {MPENTIUMM}
Variables: 3886. 
Variable ordering: 817, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4002 (T 7 288)

# BEGIN BDD 4003 (T 7 289)
BDD tree for {M586} || {MPENTIUM4}
Variables: 3886. 
Variable ordering: 2152, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	2152	{M586}	2	1
# END BDD 4003 (T 7 289)

# BEGIN BDD 4004 (T 7 290)
BDD tree for {M586} || {MK6}
Variables: 3886. 
Variable ordering: 1674, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	1674	{MK6}	2	1
# END BDD 4004 (T 7 290)

# BEGIN BDD 4005 (T 7 291)
BDD tree for {M586} || {MK7}
Variables: 3886. 
Variable ordering: 725, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	725	{MK7}	2	1
# END BDD 4005 (T 7 291)

# BEGIN BDD 4006 (T 7 292)
BDD tree for {M586} || {MK8}
Variables: 3886. 
Variable ordering: 1215, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	1215	{MK8}	2	1
# END BDD 4006 (T 7 292)

# BEGIN BDD 4007 (T 7 293)
BDD tree for {M586} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 1237, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4007 (T 7 293)

# BEGIN BDD 4008 (T 7 294)
BDD tree for {M586} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4008 (T 7 294)

# BEGIN BDD 4009 (T 7 295)
BDD tree for {M586} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 2152, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	2152	{M586}	2	1
# END BDD 4009 (T 7 295)

# BEGIN BDD 4010 (T 7 296)
BDD tree for {M586} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1394, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 4010 (T 7 296)

# BEGIN BDD 4011 (T 7 297)
BDD tree for {M586} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 2019, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	2019	{MWINCHIP3D}	2	1
# END BDD 4011 (T 7 297)

# BEGIN BDD 4012 (T 7 298)
BDD tree for {M586} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4012 (T 7 298)

# BEGIN BDD 4013 (T 7 299)
BDD tree for {M586} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1955, 2152
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2152	{M586}	0	1
3	1955	{MCYRIXIII}	2	1
# END BDD 4013 (T 7 299)

# BEGIN BDD 4014 (T 7 300)
BDD tree for {M586} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 2152, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	2152	{M586}	2	1
# END BDD 4014 (T 7 300)

# BEGIN BDD 4015 (T 7 301)
BDD tree for {M586TSC} || {M586MMX}
Variables: 3886. 
Variable ordering: 585, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	585	{M586TSC}	2	1
# END BDD 4015 (T 7 301)

# BEGIN BDD 4016 (T 7 302)
BDD tree for {M586TSC} || {M686}
Variables: 3886. 
Variable ordering: 585, 1242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1242	{M686}	0	1
3	585	{M586TSC}	2	1
# END BDD 4016 (T 7 302)

# BEGIN BDD 4017 (T 7 303)
BDD tree for {M586TSC} || {MPENTIUMII}
Variables: 3886. 
Variable ordering: 585, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	0	1
3	585	{M586TSC}	2	1
# END BDD 4017 (T 7 303)

# BEGIN BDD 4018 (T 7 304)
BDD tree for {M586TSC} || {MPENTIUMIII}
Variables: 3886. 
Variable ordering: 585, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	585	{M586TSC}	2	1
# END BDD 4018 (T 7 304)

# BEGIN BDD 4019 (T 7 305)
BDD tree for {M586TSC} || {MPENTIUMM}
Variables: 3886. 
Variable ordering: 585, 817
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	817	{MPENTIUMM}	0	1
3	585	{M586TSC}	2	1
# END BDD 4019 (T 7 305)

# BEGIN BDD 4020 (T 7 306)
BDD tree for {M586TSC} || {MPENTIUM4}
Variables: 3886. 
Variable ordering: 585, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	585	{M586TSC}	2	1
# END BDD 4020 (T 7 306)

# BEGIN BDD 4021 (T 7 307)
BDD tree for {M586TSC} || {MK6}
Variables: 3886. 
Variable ordering: 585, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	585	{M586TSC}	2	1
# END BDD 4021 (T 7 307)

# BEGIN BDD 4022 (T 7 308)
BDD tree for {M586TSC} || {MK7}
Variables: 3886. 
Variable ordering: 585, 725
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	725	{MK7}	0	1
3	585	{M586TSC}	2	1
# END BDD 4022 (T 7 308)

# BEGIN BDD 4023 (T 7 309)
BDD tree for {M586TSC} || {MK8}
Variables: 3886. 
Variable ordering: 585, 1215
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1215	{MK8}	0	1
3	585	{M586TSC}	2	1
# END BDD 4023 (T 7 309)

# BEGIN BDD 4024 (T 7 310)
BDD tree for {M586TSC} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 585, 1237
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1237	{MCRUSOE}	0	1
3	585	{M586TSC}	2	1
# END BDD 4024 (T 7 310)

# BEGIN BDD 4025 (T 7 311)
BDD tree for {M586TSC} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 585
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	585	{M586TSC}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4025 (T 7 311)

# BEGIN BDD 4026 (T 7 312)
BDD tree for {M586TSC} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 585, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	585	{M586TSC}	2	1
# END BDD 4026 (T 7 312)

# BEGIN BDD 4027 (T 7 313)
BDD tree for {M586TSC} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 585, 1394
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1394	{MWINCHIP2}	0	1
3	585	{M586TSC}	2	1
# END BDD 4027 (T 7 313)

# BEGIN BDD 4028 (T 7 314)
BDD tree for {M586TSC} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 585, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	585	{M586TSC}	2	1
# END BDD 4028 (T 7 314)

# BEGIN BDD 4029 (T 7 315)
BDD tree for {M586TSC} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 585
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	585	{M586TSC}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4029 (T 7 315)

# BEGIN BDD 4030 (T 7 316)
BDD tree for {M586TSC} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 585, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	585	{M586TSC}	2	1
# END BDD 4030 (T 7 316)

# BEGIN BDD 4031 (T 7 317)
BDD tree for {M586TSC} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 585, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	585	{M586TSC}	2	1
# END BDD 4031 (T 7 317)

# BEGIN BDD 4032 (T 7 318)
BDD tree for {M586MMX} || {M686}
Variables: 3886. 
Variable ordering: 1242, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	1242	{M686}	2	1
# END BDD 4032 (T 7 318)

# BEGIN BDD 4033 (T 7 319)
BDD tree for {M586MMX} || {MPENTIUMII}
Variables: 3886. 
Variable ordering: 1567, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	1567	{MPENTIUMII}	2	1
# END BDD 4033 (T 7 319)

# BEGIN BDD 4034 (T 7 320)
BDD tree for {M586MMX} || {MPENTIUMIII}
Variables: 3886. 
Variable ordering: 1636, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	1636	{M586MMX}	2	1
# END BDD 4034 (T 7 320)

# BEGIN BDD 4035 (T 7 321)
BDD tree for {M586MMX} || {MPENTIUMM}
Variables: 3886. 
Variable ordering: 817, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4035 (T 7 321)

# BEGIN BDD 4036 (T 7 322)
BDD tree for {M586MMX} || {MPENTIUM4}
Variables: 3886. 
Variable ordering: 1636, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	1636	{M586MMX}	2	1
# END BDD 4036 (T 7 322)

# BEGIN BDD 4037 (T 7 323)
BDD tree for {M586MMX} || {MK6}
Variables: 3886. 
Variable ordering: 1636, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	1636	{M586MMX}	2	1
# END BDD 4037 (T 7 323)

# BEGIN BDD 4038 (T 7 324)
BDD tree for {M586MMX} || {MK7}
Variables: 3886. 
Variable ordering: 725, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	725	{MK7}	2	1
# END BDD 4038 (T 7 324)

# BEGIN BDD 4039 (T 7 325)
BDD tree for {M586MMX} || {MK8}
Variables: 3886. 
Variable ordering: 1215, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	1215	{MK8}	2	1
# END BDD 4039 (T 7 325)

# BEGIN BDD 4040 (T 7 326)
BDD tree for {M586MMX} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 1237, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4040 (T 7 326)

# BEGIN BDD 4041 (T 7 327)
BDD tree for {M586MMX} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4041 (T 7 327)

# BEGIN BDD 4042 (T 7 328)
BDD tree for {M586MMX} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 1636, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	1636	{M586MMX}	2	1
# END BDD 4042 (T 7 328)

# BEGIN BDD 4043 (T 7 329)
BDD tree for {M586MMX} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1394, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 4043 (T 7 329)

# BEGIN BDD 4044 (T 7 330)
BDD tree for {M586MMX} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 1636, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	1636	{M586MMX}	2	1
# END BDD 4044 (T 7 330)

# BEGIN BDD 4045 (T 7 331)
BDD tree for {M586MMX} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 1636
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1636	{M586MMX}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4045 (T 7 331)

# BEGIN BDD 4046 (T 7 332)
BDD tree for {M586MMX} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1636, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	1636	{M586MMX}	2	1
# END BDD 4046 (T 7 332)

# BEGIN BDD 4047 (T 7 333)
BDD tree for {M586MMX} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 1636, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	1636	{M586MMX}	2	1
# END BDD 4047 (T 7 333)

# BEGIN BDD 4048 (T 7 334)
BDD tree for {M686} || {MPENTIUMII}
Variables: 3886. 
Variable ordering: 1242, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	0	1
3	1242	{M686}	2	1
# END BDD 4048 (T 7 334)

# BEGIN BDD 4049 (T 7 335)
BDD tree for {M686} || {MPENTIUMIII}
Variables: 3886. 
Variable ordering: 1242, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	1242	{M686}	2	1
# END BDD 4049 (T 7 335)

# BEGIN BDD 4050 (T 7 336)
BDD tree for {M686} || {MPENTIUMM}
Variables: 3886. 
Variable ordering: 817, 1242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1242	{M686}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4050 (T 7 336)

# BEGIN BDD 4051 (T 7 337)
BDD tree for {M686} || {MPENTIUM4}
Variables: 3886. 
Variable ordering: 1242, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	1242	{M686}	2	1
# END BDD 4051 (T 7 337)

# BEGIN BDD 4052 (T 7 338)
BDD tree for {M686} || {MK6}
Variables: 3886. 
Variable ordering: 1242, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	1242	{M686}	2	1
# END BDD 4052 (T 7 338)

# BEGIN BDD 4053 (T 7 339)
BDD tree for {M686} || {MK7}
Variables: 3886. 
Variable ordering: 725, 1242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1242	{M686}	0	1
3	725	{MK7}	2	1
# END BDD 4053 (T 7 339)

# BEGIN BDD 4054 (T 7 340)
BDD tree for {M686} || {MK8}
Variables: 3886. 
Variable ordering: 1215, 1242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1242	{M686}	0	1
3	1215	{MK8}	2	1
# END BDD 4054 (T 7 340)

# BEGIN BDD 4055 (T 7 341)
BDD tree for {M686} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 1237, 1242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1242	{M686}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4055 (T 7 341)

# BEGIN BDD 4056 (T 7 342)
BDD tree for {M686} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 1242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1242	{M686}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4056 (T 7 342)

# BEGIN BDD 4057 (T 7 343)
BDD tree for {M686} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 1242, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	1242	{M686}	2	1
# END BDD 4057 (T 7 343)

# BEGIN BDD 4058 (T 7 344)
BDD tree for {M686} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1242, 1394
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1394	{MWINCHIP2}	0	1
3	1242	{M686}	2	1
# END BDD 4058 (T 7 344)

# BEGIN BDD 4059 (T 7 345)
BDD tree for {M686} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 1242, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	1242	{M686}	2	1
# END BDD 4059 (T 7 345)

# BEGIN BDD 4060 (T 7 346)
BDD tree for {M686} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 1242
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1242	{M686}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4060 (T 7 346)

# BEGIN BDD 4061 (T 7 347)
BDD tree for {M686} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1242, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	1242	{M686}	2	1
# END BDD 4061 (T 7 347)

# BEGIN BDD 4062 (T 7 348)
BDD tree for {M686} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 1242, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	1242	{M686}	2	1
# END BDD 4062 (T 7 348)

# BEGIN BDD 4063 (T 7 349)
BDD tree for {MPENTIUMII} || {MPENTIUMIII}
Variables: 3886. 
Variable ordering: 1567, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	1567	{MPENTIUMII}	2	1
# END BDD 4063 (T 7 349)

# BEGIN BDD 4064 (T 7 350)
BDD tree for {MPENTIUMII} || {MPENTIUMM}
Variables: 3886. 
Variable ordering: 817, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4064 (T 7 350)

# BEGIN BDD 4065 (T 7 351)
BDD tree for {MPENTIUMII} || {MPENTIUM4}
Variables: 3886. 
Variable ordering: 1567, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	1567	{MPENTIUMII}	2	1
# END BDD 4065 (T 7 351)

# BEGIN BDD 4066 (T 7 352)
BDD tree for {MPENTIUMII} || {MK6}
Variables: 3886. 
Variable ordering: 1567, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	1567	{MPENTIUMII}	2	1
# END BDD 4066 (T 7 352)

# BEGIN BDD 4067 (T 7 353)
BDD tree for {MPENTIUMII} || {MK7}
Variables: 3886. 
Variable ordering: 725, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	0	1
3	725	{MK7}	2	1
# END BDD 4067 (T 7 353)

# BEGIN BDD 4068 (T 7 354)
BDD tree for {MPENTIUMII} || {MK8}
Variables: 3886. 
Variable ordering: 1215, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	0	1
3	1215	{MK8}	2	1
# END BDD 4068 (T 7 354)

# BEGIN BDD 4069 (T 7 355)
BDD tree for {MPENTIUMII} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 1237, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4069 (T 7 355)

# BEGIN BDD 4070 (T 7 356)
BDD tree for {MPENTIUMII} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4070 (T 7 356)

# BEGIN BDD 4071 (T 7 357)
BDD tree for {MPENTIUMII} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 1567, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	1567	{MPENTIUMII}	2	1
# END BDD 4071 (T 7 357)

# BEGIN BDD 4072 (T 7 358)
BDD tree for {MPENTIUMII} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1394, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 4072 (T 7 358)

# BEGIN BDD 4073 (T 7 359)
BDD tree for {MPENTIUMII} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 1567, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	1567	{MPENTIUMII}	2	1
# END BDD 4073 (T 7 359)

# BEGIN BDD 4074 (T 7 360)
BDD tree for {MPENTIUMII} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 1567
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1567	{MPENTIUMII}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4074 (T 7 360)

# BEGIN BDD 4075 (T 7 361)
BDD tree for {MPENTIUMII} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1567, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	1567	{MPENTIUMII}	2	1
# END BDD 4075 (T 7 361)

# BEGIN BDD 4076 (T 7 362)
BDD tree for {MPENTIUMII} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 1567, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	1567	{MPENTIUMII}	2	1
# END BDD 4076 (T 7 362)

# BEGIN BDD 4077 (T 7 363)
BDD tree for {MPENTIUMIII} || {MPENTIUMM}
Variables: 3886. 
Variable ordering: 817, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4077 (T 7 363)

# BEGIN BDD 4078 (T 7 364)
BDD tree for {MPENTIUMIII} || {MPENTIUM4}
Variables: 3886. 
Variable ordering: 2642, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	2642	{MPENTIUM4}	2	1
# END BDD 4078 (T 7 364)

# BEGIN BDD 4079 (T 7 365)
BDD tree for {MPENTIUMIII} || {MK6}
Variables: 3886. 
Variable ordering: 1674, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	1674	{MK6}	2	1
# END BDD 4079 (T 7 365)

# BEGIN BDD 4080 (T 7 366)
BDD tree for {MPENTIUMIII} || {MK7}
Variables: 3886. 
Variable ordering: 725, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	725	{MK7}	2	1
# END BDD 4080 (T 7 366)

# BEGIN BDD 4081 (T 7 367)
BDD tree for {MPENTIUMIII} || {MK8}
Variables: 3886. 
Variable ordering: 1215, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	1215	{MK8}	2	1
# END BDD 4081 (T 7 367)

# BEGIN BDD 4082 (T 7 368)
BDD tree for {MPENTIUMIII} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 1237, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4082 (T 7 368)

# BEGIN BDD 4083 (T 7 369)
BDD tree for {MPENTIUMIII} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4083 (T 7 369)

# BEGIN BDD 4084 (T 7 370)
BDD tree for {MPENTIUMIII} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 2443, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	2443	{MWINCHIPC6}	2	1
# END BDD 4084 (T 7 370)

# BEGIN BDD 4085 (T 7 371)
BDD tree for {MPENTIUMIII} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1394, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 4085 (T 7 371)

# BEGIN BDD 4086 (T 7 372)
BDD tree for {MPENTIUMIII} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 2019, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	2019	{MWINCHIP3D}	2	1
# END BDD 4086 (T 7 372)

# BEGIN BDD 4087 (T 7 373)
BDD tree for {MPENTIUMIII} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4087 (T 7 373)

# BEGIN BDD 4088 (T 7 374)
BDD tree for {MPENTIUMIII} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1955, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	1955	{MCYRIXIII}	2	1
# END BDD 4088 (T 7 374)

# BEGIN BDD 4089 (T 7 375)
BDD tree for {MPENTIUMIII} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 2191, 3117
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3117	{MPENTIUMIII}	0	1
3	2191	{MVIAC3_2}	2	1
# END BDD 4089 (T 7 375)

# BEGIN BDD 4090 (T 7 376)
BDD tree for {MPENTIUMM} || {MPENTIUM4}
Variables: 3886. 
Variable ordering: 817, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4090 (T 7 376)

# BEGIN BDD 4091 (T 7 377)
BDD tree for {MPENTIUMM} || {MK6}
Variables: 3886. 
Variable ordering: 817, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4091 (T 7 377)

# BEGIN BDD 4092 (T 7 378)
BDD tree for {MPENTIUMM} || {MK7}
Variables: 3886. 
Variable ordering: 725, 817
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	817	{MPENTIUMM}	0	1
3	725	{MK7}	2	1
# END BDD 4092 (T 7 378)

# BEGIN BDD 4093 (T 7 379)
BDD tree for {MPENTIUMM} || {MK8}
Variables: 3886. 
Variable ordering: 817, 1215
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1215	{MK8}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4093 (T 7 379)

# BEGIN BDD 4094 (T 7 380)
BDD tree for {MPENTIUMM} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 817, 1237
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1237	{MCRUSOE}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4094 (T 7 380)

# BEGIN BDD 4095 (T 7 381)
BDD tree for {MPENTIUMM} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 817
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	817	{MPENTIUMM}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4095 (T 7 381)

# BEGIN BDD 4096 (T 7 382)
BDD tree for {MPENTIUMM} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 817, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4096 (T 7 382)

# BEGIN BDD 4097 (T 7 383)
BDD tree for {MPENTIUMM} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 817, 1394
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1394	{MWINCHIP2}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4097 (T 7 383)

# BEGIN BDD 4098 (T 7 384)
BDD tree for {MPENTIUMM} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 817, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4098 (T 7 384)

# BEGIN BDD 4099 (T 7 385)
BDD tree for {MPENTIUMM} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 817
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	817	{MPENTIUMM}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4099 (T 7 385)

# BEGIN BDD 4100 (T 7 386)
BDD tree for {MPENTIUMM} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 817, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4100 (T 7 386)

# BEGIN BDD 4101 (T 7 387)
BDD tree for {MPENTIUMM} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 817, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	817	{MPENTIUMM}	2	1
# END BDD 4101 (T 7 387)

# BEGIN BDD 4102 (T 7 388)
BDD tree for {MPENTIUM4} || {MK6}
Variables: 3886. 
Variable ordering: 1674, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	1674	{MK6}	2	1
# END BDD 4102 (T 7 388)

# BEGIN BDD 4103 (T 7 389)
BDD tree for {MPENTIUM4} || {MK7}
Variables: 3886. 
Variable ordering: 725, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	725	{MK7}	2	1
# END BDD 4103 (T 7 389)

# BEGIN BDD 4104 (T 7 390)
BDD tree for {MPENTIUM4} || {MK8}
Variables: 3886. 
Variable ordering: 1215, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	1215	{MK8}	2	1
# END BDD 4104 (T 7 390)

# BEGIN BDD 4105 (T 7 391)
BDD tree for {MPENTIUM4} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 1237, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4105 (T 7 391)

# BEGIN BDD 4106 (T 7 392)
BDD tree for {MPENTIUM4} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4106 (T 7 392)

# BEGIN BDD 4107 (T 7 393)
BDD tree for {MPENTIUM4} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 2443, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	2443	{MWINCHIPC6}	2	1
# END BDD 4107 (T 7 393)

# BEGIN BDD 4108 (T 7 394)
BDD tree for {MPENTIUM4} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1394, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 4108 (T 7 394)

# BEGIN BDD 4109 (T 7 395)
BDD tree for {MPENTIUM4} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 2019, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	2019	{MWINCHIP3D}	2	1
# END BDD 4109 (T 7 395)

# BEGIN BDD 4110 (T 7 396)
BDD tree for {MPENTIUM4} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4110 (T 7 396)

# BEGIN BDD 4111 (T 7 397)
BDD tree for {MPENTIUM4} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1955, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	1955	{MCYRIXIII}	2	1
# END BDD 4111 (T 7 397)

# BEGIN BDD 4112 (T 7 398)
BDD tree for {MPENTIUM4} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 2191, 2642
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2642	{MPENTIUM4}	0	1
3	2191	{MVIAC3_2}	2	1
# END BDD 4112 (T 7 398)

# BEGIN BDD 4113 (T 7 399)
BDD tree for {MK6} || {MK7}
Variables: 3886. 
Variable ordering: 725, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	725	{MK7}	2	1
# END BDD 4113 (T 7 399)

# BEGIN BDD 4114 (T 7 400)
BDD tree for {MK6} || {MK8}
Variables: 3886. 
Variable ordering: 1215, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	1215	{MK8}	2	1
# END BDD 4114 (T 7 400)

# BEGIN BDD 4115 (T 7 401)
BDD tree for {MK6} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 1237, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4115 (T 7 401)

# BEGIN BDD 4116 (T 7 402)
BDD tree for {MK6} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4116 (T 7 402)

# BEGIN BDD 4117 (T 7 403)
BDD tree for {MK6} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 1674, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	1674	{MK6}	2	1
# END BDD 4117 (T 7 403)

# BEGIN BDD 4118 (T 7 404)
BDD tree for {MK6} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1394, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 4118 (T 7 404)

# BEGIN BDD 4119 (T 7 405)
BDD tree for {MK6} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 1674, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	1674	{MK6}	2	1
# END BDD 4119 (T 7 405)

# BEGIN BDD 4120 (T 7 406)
BDD tree for {MK6} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 1674
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1674	{MK6}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4120 (T 7 406)

# BEGIN BDD 4121 (T 7 407)
BDD tree for {MK6} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1674, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	1674	{MK6}	2	1
# END BDD 4121 (T 7 407)

# BEGIN BDD 4122 (T 7 408)
BDD tree for {MK6} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 1674, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	1674	{MK6}	2	1
# END BDD 4122 (T 7 408)

# BEGIN BDD 4123 (T 7 409)
BDD tree for {MK7} || {MK8}
Variables: 3886. 
Variable ordering: 725, 1215
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1215	{MK8}	0	1
3	725	{MK7}	2	1
# END BDD 4123 (T 7 409)

# BEGIN BDD 4124 (T 7 410)
BDD tree for {MK7} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 725, 1237
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1237	{MCRUSOE}	0	1
3	725	{MK7}	2	1
# END BDD 4124 (T 7 410)

# BEGIN BDD 4125 (T 7 411)
BDD tree for {MK7} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 725
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	725	{MK7}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4125 (T 7 411)

# BEGIN BDD 4126 (T 7 412)
BDD tree for {MK7} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 725, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	725	{MK7}	2	1
# END BDD 4126 (T 7 412)

# BEGIN BDD 4127 (T 7 413)
BDD tree for {MK7} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 725, 1394
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1394	{MWINCHIP2}	0	1
3	725	{MK7}	2	1
# END BDD 4127 (T 7 413)

# BEGIN BDD 4128 (T 7 414)
BDD tree for {MK7} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 725, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	725	{MK7}	2	1
# END BDD 4128 (T 7 414)

# BEGIN BDD 4129 (T 7 415)
BDD tree for {MK7} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 725
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	725	{MK7}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4129 (T 7 415)

# BEGIN BDD 4130 (T 7 416)
BDD tree for {MK7} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 725, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	725	{MK7}	2	1
# END BDD 4130 (T 7 416)

# BEGIN BDD 4131 (T 7 417)
BDD tree for {MK7} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 725, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	725	{MK7}	2	1
# END BDD 4131 (T 7 417)

# BEGIN BDD 4132 (T 7 418)
BDD tree for {MK8} || {MCRUSOE}
Variables: 3886. 
Variable ordering: 1215, 1237
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1237	{MCRUSOE}	0	1
3	1215	{MK8}	2	1
# END BDD 4132 (T 7 418)

# BEGIN BDD 4133 (T 7 419)
BDD tree for {MK8} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 1215
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1215	{MK8}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4133 (T 7 419)

# BEGIN BDD 4134 (T 7 420)
BDD tree for {MK8} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 1215, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	1215	{MK8}	2	1
# END BDD 4134 (T 7 420)

# BEGIN BDD 4135 (T 7 421)
BDD tree for {MK8} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1215, 1394
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1394	{MWINCHIP2}	0	1
3	1215	{MK8}	2	1
# END BDD 4135 (T 7 421)

# BEGIN BDD 4136 (T 7 422)
BDD tree for {MK8} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 1215, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	1215	{MK8}	2	1
# END BDD 4136 (T 7 422)

# BEGIN BDD 4137 (T 7 423)
BDD tree for {MK8} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 1215
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1215	{MK8}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4137 (T 7 423)

# BEGIN BDD 4138 (T 7 424)
BDD tree for {MK8} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1215, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	1215	{MK8}	2	1
# END BDD 4138 (T 7 424)

# BEGIN BDD 4139 (T 7 425)
BDD tree for {MK8} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 1215, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	1215	{MK8}	2	1
# END BDD 4139 (T 7 425)

# BEGIN BDD 4140 (T 7 426)
BDD tree for {MCRUSOE} || {MEFFICEON}
Variables: 3886. 
Variable ordering: 454, 1237
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1237	{MCRUSOE}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4140 (T 7 426)

# BEGIN BDD 4141 (T 7 427)
BDD tree for {MCRUSOE} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 1237, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4141 (T 7 427)

# BEGIN BDD 4142 (T 7 428)
BDD tree for {MCRUSOE} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1237, 1394
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1394	{MWINCHIP2}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4142 (T 7 428)

# BEGIN BDD 4143 (T 7 429)
BDD tree for {MCRUSOE} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 1237, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4143 (T 7 429)

# BEGIN BDD 4144 (T 7 430)
BDD tree for {MCRUSOE} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 1237
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1237	{MCRUSOE}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4144 (T 7 430)

# BEGIN BDD 4145 (T 7 431)
BDD tree for {MCRUSOE} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1237, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4145 (T 7 431)

# BEGIN BDD 4146 (T 7 432)
BDD tree for {MCRUSOE} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 1237, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	1237	{MCRUSOE}	2	1
# END BDD 4146 (T 7 432)

# BEGIN BDD 4147 (T 7 433)
BDD tree for {MEFFICEON} || {MWINCHIPC6}
Variables: 3886. 
Variable ordering: 454, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4147 (T 7 433)

# BEGIN BDD 4148 (T 7 434)
BDD tree for {MEFFICEON} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 454, 1394
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1394	{MWINCHIP2}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4148 (T 7 434)

# BEGIN BDD 4149 (T 7 435)
BDD tree for {MEFFICEON} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 454, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4149 (T 7 435)

# BEGIN BDD 4150 (T 7 436)
BDD tree for {MEFFICEON} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 454
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	454	{MEFFICEON}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4150 (T 7 436)

# BEGIN BDD 4151 (T 7 437)
BDD tree for {MEFFICEON} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 454, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4151 (T 7 437)

# BEGIN BDD 4152 (T 7 438)
BDD tree for {MEFFICEON} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 454, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	454	{MEFFICEON}	2	1
# END BDD 4152 (T 7 438)

# BEGIN BDD 4153 (T 7 439)
BDD tree for {MWINCHIPC6} || {MWINCHIP2}
Variables: 3886. 
Variable ordering: 1394, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 4153 (T 7 439)

# BEGIN BDD 4154 (T 7 440)
BDD tree for {MWINCHIPC6} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 2019, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	2019	{MWINCHIP3D}	2	1
# END BDD 4154 (T 7 440)

# BEGIN BDD 4155 (T 7 441)
BDD tree for {MWINCHIPC6} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4155 (T 7 441)

# BEGIN BDD 4156 (T 7 442)
BDD tree for {MWINCHIPC6} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1955, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	1955	{MCYRIXIII}	2	1
# END BDD 4156 (T 7 442)

# BEGIN BDD 4157 (T 7 443)
BDD tree for {MWINCHIPC6} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 2191, 2443
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2443	{MWINCHIPC6}	0	1
3	2191	{MVIAC3_2}	2	1
# END BDD 4157 (T 7 443)

# BEGIN BDD 4158 (T 7 444)
BDD tree for {MWINCHIP2} || {MWINCHIP3D}
Variables: 3886. 
Variable ordering: 1394, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 4158 (T 7 444)

# BEGIN BDD 4159 (T 7 445)
BDD tree for {MWINCHIP2} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 1394
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1394	{MWINCHIP2}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4159 (T 7 445)

# BEGIN BDD 4160 (T 7 446)
BDD tree for {MWINCHIP2} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1394, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 4160 (T 7 446)

# BEGIN BDD 4161 (T 7 447)
BDD tree for {MWINCHIP2} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 1394, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	1394	{MWINCHIP2}	2	1
# END BDD 4161 (T 7 447)

# BEGIN BDD 4162 (T 7 448)
BDD tree for {MWINCHIP3D} || {MGEODEGX1}
Variables: 3886. 
Variable ordering: 20, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4162 (T 7 448)

# BEGIN BDD 4163 (T 7 449)
BDD tree for {MWINCHIP3D} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 1955, 2019
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2019	{MWINCHIP3D}	0	1
3	1955	{MCYRIXIII}	2	1
# END BDD 4163 (T 7 449)

# BEGIN BDD 4164 (T 7 450)
BDD tree for {MWINCHIP3D} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 2019, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	2019	{MWINCHIP3D}	2	1
# END BDD 4164 (T 7 450)

# BEGIN BDD 4165 (T 7 451)
BDD tree for {MGEODEGX1} || {MCYRIXIII}
Variables: 3886. 
Variable ordering: 20, 1955
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1955	{MCYRIXIII}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4165 (T 7 451)

# BEGIN BDD 4166 (T 7 452)
BDD tree for {MGEODEGX1} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 20, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	20	{MGEODEGX1}	2	1
# END BDD 4166 (T 7 452)

# BEGIN BDD 4167 (T 7 453)
BDD tree for {MCYRIXIII} || {MVIAC3_2}
Variables: 3886. 
Variable ordering: 1955, 2191
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2191	{MVIAC3_2}	0	1
3	1955	{MCYRIXIII}	2	1
# END BDD 4167 (T 7 453)

# BEGIN BDD 4168 (T 7 454)
BDD tree for (!(true) || ({NOHIGHMEM} || {HIGHMEM4G} || {HIGHMEM64G}))
Variables: 3886. 
Variable ordering: 1770, 2510, 2538
Vertices: 5
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2538	{NOHIGHMEM}	0	1
3	2510	{HIGHMEM64G}	2	1
4	1770	{HIGHMEM4G}	3	1
# END BDD 4168 (T 7 454)

# BEGIN BDD 4169 (T 7 455)
BDD tree for {NOHIGHMEM} || {HIGHMEM4G}
Variables: 3886. 
Variable ordering: 1770, 2538
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2538	{NOHIGHMEM}	0	1
3	1770	{HIGHMEM4G}	2	1
# END BDD 4169 (T 7 455)

# BEGIN BDD 4170 (T 7 456)
BDD tree for {NOHIGHMEM} || {HIGHMEM64G}
Variables: 3886. 
Variable ordering: 2510, 2538
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2538	{NOHIGHMEM}	0	1
3	2510	{HIGHMEM64G}	2	1
# END BDD 4170 (T 7 456)

# BEGIN BDD 4171 (T 7 457)
BDD tree for {HIGHMEM4G} || {HIGHMEM64G}
Variables: 3886. 
Variable ordering: 1770, 2510
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2510	{HIGHMEM64G}	0	1
3	1770	{HIGHMEM4G}	2	1
# END BDD 4171 (T 7 457)

# BEGIN BDD 4172 (T 7 458)
BDD tree for (!({X86_VOYAGER} && {CPU_FREQ}) || ({CPU_FREQ_DEFAULT_GOV_PERFORMANCE} || {CPU_FREQ_DEFAULT_GOV_USERSPACE}))
Variables: 3886. 
Variable ordering: 405, 1001, 1693, 1969
Vertices: 6
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1969	{X86_VOYAGER}	1	0
3	1693	{CPU_FREQ_DEFAULT_GOV_USERSPACE}	2	1
4	1001	{CPU_FREQ_DEFAULT_GOV_PERFORMANCE}	3	1
5	405	{CPU_FREQ}	1	4
# END BDD 4172 (T 7 458)

# BEGIN BDD 4173 (T 7 459)
BDD tree for {CPU_FREQ_DEFAULT_GOV_PERFORMANCE} || {CPU_FREQ_DEFAULT_GOV_USERSPACE}
Variables: 3886. 
Variable ordering: 1001, 1693
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1693	{CPU_FREQ_DEFAULT_GOV_USERSPACE}	0	1
3	1001	{CPU_FREQ_DEFAULT_GOV_PERFORMANCE}	2	1
# END BDD 4173 (T 7 459)

# BEGIN BDD 4174 (T 7 460)
BDD tree for (!({PCI} && {X86_VISWS}) || ({PCI_GOBIOS} || {PCI_GOMMCONFIG} || {PCI_GODIRECT} || {PCI_GOANY}))
Variables: 3886. 
Variable ordering: 210, 362, 521, 2694, 2973, 3047
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3047	{PCI_GOBIOS}	0	1
3	2973	{PCI_GODIRECT}	2	1
4	2694	{PCI_GOMMCONFIG}	3	1
5	521	{PCI_GOANY}	4	1
6	362	{X86_VISWS}	1	5
7	210	{PCI}	1	6
# END BDD 4174 (T 7 460)

# BEGIN BDD 4175 (T 7 461)
BDD tree for {PCI_GOBIOS} || {PCI_GOMMCONFIG}
Variables: 3886. 
Variable ordering: 2694, 3047
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3047	{PCI_GOBIOS}	0	1
3	2694	{PCI_GOMMCONFIG}	2	1
# END BDD 4175 (T 7 461)

# BEGIN BDD 4176 (T 7 462)
BDD tree for {PCI_GOBIOS} || {PCI_GODIRECT}
Variables: 3886. 
Variable ordering: 2973, 3047
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3047	{PCI_GOBIOS}	0	1
3	2973	{PCI_GODIRECT}	2	1
# END BDD 4176 (T 7 462)

# BEGIN BDD 4177 (T 7 463)
BDD tree for {PCI_GOBIOS} || {PCI_GOANY}
Variables: 3886. 
Variable ordering: 521, 3047
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3047	{PCI_GOBIOS}	0	1
3	521	{PCI_GOANY}	2	1
# END BDD 4177 (T 7 463)

# BEGIN BDD 4178 (T 7 464)
BDD tree for {PCI_GOMMCONFIG} || {PCI_GODIRECT}
Variables: 3886. 
Variable ordering: 2694, 2973
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2973	{PCI_GODIRECT}	0	1
3	2694	{PCI_GOMMCONFIG}	2	1
# END BDD 4178 (T 7 464)

# BEGIN BDD 4179 (T 7 465)
BDD tree for {PCI_GOMMCONFIG} || {PCI_GOANY}
Variables: 3886. 
Variable ordering: 521, 2694
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2694	{PCI_GOMMCONFIG}	0	1
3	521	{PCI_GOANY}	2	1
# END BDD 4179 (T 7 465)

# BEGIN BDD 4180 (T 7 466)
BDD tree for {PCI_GODIRECT} || {PCI_GOANY}
Variables: 3886. 
Variable ordering: 521, 2973
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2973	{PCI_GODIRECT}	0	1
3	521	{PCI_GOANY}	2	1
# END BDD 4180 (T 7 466)

# BEGIN BDD 4181 (T 7 467)
BDD tree for (!({MTD} && {MTD_CFI_ADV_OPTIONS}) || ({MTD_CFI_NOSWAP} || {MTD_CFI_BE_BYTE_SWAP} || {MTD_CFI_LE_BYTE_SWAP}))
Variables: 3886. 
Variable ordering: 551, 1517, 2096, 2328, 2922
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2922	{MTD_CFI_BE_BYTE_SWAP}	0	1
3	2328	{MTD_CFI_LE_BYTE_SWAP}	2	1
4	2096	{MTD_CFI_ADV_OPTIONS}	1	3
5	1517	{MTD_CFI_NOSWAP}	4	1
6	551	{MTD}	1	5
# END BDD 4181 (T 7 467)

# BEGIN BDD 4182 (T 7 468)
BDD tree for {MTD_CFI_NOSWAP} || {MTD_CFI_BE_BYTE_SWAP}
Variables: 3886. 
Variable ordering: 1517, 2922
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2922	{MTD_CFI_BE_BYTE_SWAP}	0	1
3	1517	{MTD_CFI_NOSWAP}	2	1
# END BDD 4182 (T 7 468)

# BEGIN BDD 4183 (T 7 469)
BDD tree for {MTD_CFI_NOSWAP} || {MTD_CFI_LE_BYTE_SWAP}
Variables: 3886. 
Variable ordering: 1517, 2328
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2328	{MTD_CFI_LE_BYTE_SWAP}	0	1
3	1517	{MTD_CFI_NOSWAP}	2	1
# END BDD 4183 (T 7 469)

# BEGIN BDD 4184 (T 7 470)
BDD tree for {MTD_CFI_BE_BYTE_SWAP} || {MTD_CFI_LE_BYTE_SWAP}
Variables: 3886. 
Variable ordering: 2328, 2922
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2922	{MTD_CFI_BE_BYTE_SWAP}	0	1
3	2328	{MTD_CFI_LE_BYTE_SWAP}	2	1
# END BDD 4184 (T 7 470)

# BEGIN BDD 4185 (T 7 471)
BDD tree for (!({IDE} && {BLK_DEV_IDE} && {BLK_DEV_MPC8xx_IDE}) || ({IDE_8xx_PCCARD} || {IDE_8xx_DIRECT} || {IDE_EXT_DIRECT}))
Variables: 3886. 
Variable ordering: 141, 736, 878, 1110, 2644, 3149
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3149	{IDE_EXT_DIRECT}	0	1
3	2644	{IDE_8xx_PCCARD}	2	1
4	1110	{IDE}	1	3
5	878	{BLK_DEV_IDE}	1	4
6	736	{IDE_8xx_DIRECT}	5	1
7	141	{BLK_DEV_MPC8xx_IDE}	1	6
# END BDD 4185 (T 7 471)

# BEGIN BDD 4186 (T 7 472)
BDD tree for {IDE_8xx_PCCARD} || {IDE_8xx_DIRECT}
Variables: 3886. 
Variable ordering: 736, 2644
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2644	{IDE_8xx_PCCARD}	0	1
3	736	{IDE_8xx_DIRECT}	2	1
# END BDD 4186 (T 7 472)

# BEGIN BDD 4187 (T 7 473)
BDD tree for {IDE_8xx_PCCARD} || {IDE_EXT_DIRECT}
Variables: 3886. 
Variable ordering: 2644, 3149
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3149	{IDE_EXT_DIRECT}	0	1
3	2644	{IDE_8xx_PCCARD}	2	1
# END BDD 4187 (T 7 473)

# BEGIN BDD 4188 (T 7 474)
BDD tree for {IDE_8xx_DIRECT} || {IDE_EXT_DIRECT}
Variables: 3886. 
Variable ordering: 736, 3149
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3149	{IDE_EXT_DIRECT}	0	1
3	736	{IDE_8xx_DIRECT}	2	1
# END BDD 4188 (T 7 474)

# BEGIN BDD 4189 (T 7 475)
BDD tree for (!({NET} && {INET} && {EXPERIMENTAL} && {IP_SCTP}) || ({SCTP_HMAC_NONE} || {SCTP_HMAC_SHA1} || {SCTP_HMAC_MD5}))
Variables: 3886. 
Variable ordering: 34, 493, 1371, 1711, 1984, 2574, 3042
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3042	{INET}	1	0
3	2574	{SCTP_HMAC_SHA1}	2	1
4	1984	{SCTP_HMAC_MD5}	3	1
5	1711	{EXPERIMENTAL}	1	4
6	1371	{NET}	1	5
7	493	{IP_SCTP}	1	6
8	34	{SCTP_HMAC_NONE}	7	1
# END BDD 4189 (T 7 475)

# BEGIN BDD 4190 (T 7 476)
BDD tree for {SCTP_HMAC_NONE} || {SCTP_HMAC_SHA1}
Variables: 3886. 
Variable ordering: 34, 2574
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2574	{SCTP_HMAC_SHA1}	0	1
3	34	{SCTP_HMAC_NONE}	2	1
# END BDD 4190 (T 7 476)

# BEGIN BDD 4191 (T 7 477)
BDD tree for {SCTP_HMAC_NONE} || {SCTP_HMAC_MD5}
Variables: 3886. 
Variable ordering: 34, 1984
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1984	{SCTP_HMAC_MD5}	0	1
3	34	{SCTP_HMAC_NONE}	2	1
# END BDD 4191 (T 7 477)

# BEGIN BDD 4192 (T 7 478)
BDD tree for {SCTP_HMAC_SHA1} || {SCTP_HMAC_MD5}
Variables: 3886. 
Variable ordering: 1984, 2574
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2574	{SCTP_HMAC_SHA1}	0	1
3	1984	{SCTP_HMAC_MD5}	2	1
# END BDD 4192 (T 7 478)

# BEGIN BDD 4193 (T 7 479)
BDD tree for (!({NET} && {NET_SCHED}) || ({NET_SCH_CLK_JIFFIES} || {NET_SCH_CLK_GETTIMEOFDAY} || {NET_SCH_CLK_CPU}))
Variables: 3886. 
Variable ordering: 25, 614, 662, 1371, 2060
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2060	{NET_SCH_CLK_GETTIMEOFDAY}	0	1
3	1371	{NET}	1	2
4	662	{NET_SCH_CLK_JIFFIES}	3	1
5	614	{NET_SCHED}	1	4
6	25	{NET_SCH_CLK_CPU}	5	1
# END BDD 4193 (T 7 479)

# BEGIN BDD 4194 (T 7 480)
BDD tree for {NET_SCH_CLK_JIFFIES} || {NET_SCH_CLK_GETTIMEOFDAY}
Variables: 3886. 
Variable ordering: 662, 2060
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2060	{NET_SCH_CLK_GETTIMEOFDAY}	0	1
3	662	{NET_SCH_CLK_JIFFIES}	2	1
# END BDD 4194 (T 7 480)

# BEGIN BDD 4195 (T 7 481)
BDD tree for {NET_SCH_CLK_JIFFIES} || {NET_SCH_CLK_CPU}
Variables: 3886. 
Variable ordering: 25, 662
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	662	{NET_SCH_CLK_JIFFIES}	0	1
3	25	{NET_SCH_CLK_CPU}	2	1
# END BDD 4195 (T 7 481)

# BEGIN BDD 4196 (T 7 482)
BDD tree for {NET_SCH_CLK_GETTIMEOFDAY} || {NET_SCH_CLK_CPU}
Variables: 3886. 
Variable ordering: 25, 2060
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2060	{NET_SCH_CLK_GETTIMEOFDAY}	0	1
3	25	{NET_SCH_CLK_CPU}	2	1
# END BDD 4196 (T 7 482)

# BEGIN BDD 4197 (T 7 483)
BDD tree for (!({FTAPE}) || ({FT_NORMAL_DEBUG} || {FT_FULL_DEBUG} || {FT_NO_TRACE} || {FT_NO_TRACE_AT_ALL}))
Variables: 3886. 
Variable ordering: 357, 1600, 2107, 2253, 3182
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3182	{FT_NO_TRACE}	0	1
3	2253	{FT_NO_TRACE_AT_ALL}	2	1
4	2107	{FT_FULL_DEBUG}	3	1
5	1600	{FT_NORMAL_DEBUG}	4	1
6	357	{FTAPE}	1	5
# END BDD 4197 (T 7 483)

# BEGIN BDD 4198 (T 7 484)
BDD tree for {FT_NORMAL_DEBUG} || {FT_FULL_DEBUG}
Variables: 3886. 
Variable ordering: 1600, 2107
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2107	{FT_FULL_DEBUG}	0	1
3	1600	{FT_NORMAL_DEBUG}	2	1
# END BDD 4198 (T 7 484)

# BEGIN BDD 4199 (T 7 485)
BDD tree for {FT_NORMAL_DEBUG} || {FT_NO_TRACE}
Variables: 3886. 
Variable ordering: 1600, 3182
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3182	{FT_NO_TRACE}	0	1
3	1600	{FT_NORMAL_DEBUG}	2	1
# END BDD 4199 (T 7 485)

# BEGIN BDD 4200 (T 7 486)
BDD tree for {FT_NORMAL_DEBUG} || {FT_NO_TRACE_AT_ALL}
Variables: 3886. 
Variable ordering: 1600, 2253
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2253	{FT_NO_TRACE_AT_ALL}	0	1
3	1600	{FT_NORMAL_DEBUG}	2	1
# END BDD 4200 (T 7 486)

# BEGIN BDD 4201 (T 7 487)
BDD tree for {FT_FULL_DEBUG} || {FT_NO_TRACE}
Variables: 3886. 
Variable ordering: 2107, 3182
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3182	{FT_NO_TRACE}	0	1
3	2107	{FT_FULL_DEBUG}	2	1
# END BDD 4201 (T 7 487)

# BEGIN BDD 4202 (T 7 488)
BDD tree for {FT_FULL_DEBUG} || {FT_NO_TRACE_AT_ALL}
Variables: 3886. 
Variable ordering: 2107, 2253
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2253	{FT_NO_TRACE_AT_ALL}	0	1
3	2107	{FT_FULL_DEBUG}	2	1
# END BDD 4202 (T 7 488)

# BEGIN BDD 4203 (T 7 489)
BDD tree for {FT_NO_TRACE} || {FT_NO_TRACE_AT_ALL}
Variables: 3886. 
Variable ordering: 2253, 3182
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3182	{FT_NO_TRACE}	0	1
3	2253	{FT_NO_TRACE_AT_ALL}	2	1
# END BDD 4203 (T 7 489)

# BEGIN BDD 4204 (T 7 490)
BDD tree for (!({FTAPE}) || ({FT_STD_FDC} || {FT_MACH2} || {FT_PROBE_FC10} || {FT_ALT_FDC}))
Variables: 3886. 
Variable ordering: 357, 1049, 1361, 1515, 1667
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1667	{FT_ALT_FDC}	0	1
3	1515	{FT_STD_FDC}	2	1
4	1361	{FT_PROBE_FC10}	3	1
5	1049	{FT_MACH2}	4	1
6	357	{FTAPE}	1	5
# END BDD 4204 (T 7 490)

# BEGIN BDD 4205 (T 7 491)
BDD tree for {FT_STD_FDC} || {FT_MACH2}
Variables: 3886. 
Variable ordering: 1049, 1515
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1515	{FT_STD_FDC}	0	1
3	1049	{FT_MACH2}	2	1
# END BDD 4205 (T 7 491)

# BEGIN BDD 4206 (T 7 492)
BDD tree for {FT_STD_FDC} || {FT_PROBE_FC10}
Variables: 3886. 
Variable ordering: 1361, 1515
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1515	{FT_STD_FDC}	0	1
3	1361	{FT_PROBE_FC10}	2	1
# END BDD 4206 (T 7 492)

# BEGIN BDD 4207 (T 7 493)
BDD tree for {FT_STD_FDC} || {FT_ALT_FDC}
Variables: 3886. 
Variable ordering: 1515, 1667
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1667	{FT_ALT_FDC}	0	1
3	1515	{FT_STD_FDC}	2	1
# END BDD 4207 (T 7 493)

# BEGIN BDD 4208 (T 7 494)
BDD tree for {FT_MACH2} || {FT_PROBE_FC10}
Variables: 3886. 
Variable ordering: 1049, 1361
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1361	{FT_PROBE_FC10}	0	1
3	1049	{FT_MACH2}	2	1
# END BDD 4208 (T 7 494)

# BEGIN BDD 4209 (T 7 495)
BDD tree for {FT_MACH2} || {FT_ALT_FDC}
Variables: 3886. 
Variable ordering: 1049, 1667
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1667	{FT_ALT_FDC}	0	1
3	1049	{FT_MACH2}	2	1
# END BDD 4209 (T 7 495)

# BEGIN BDD 4210 (T 7 496)
BDD tree for {FT_PROBE_FC10} || {FT_ALT_FDC}
Variables: 3886. 
Variable ordering: 1361, 1667
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1667	{FT_ALT_FDC}	0	1
3	1361	{FT_PROBE_FC10}	2	1
# END BDD 4210 (T 7 496)

# BEGIN BDD 4211 (T 7 497)
BDD tree for {DRM_I830} || {DRM_I915}
Variables: 3886. 
Variable ordering: 2420, 2952
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2952	{DRM_I830}	0	1
3	2420	{DRM_I915}	2	1
# END BDD 4211 (T 7 497)

# BEGIN BDD 4212 (T 7 498)
BDD tree for {AEDSP16_MSS} || {AEDSP16_SBPRO}
Variables: 3886. 
Variable ordering: 1379, 2192
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2192	{AEDSP16_MSS}	0	1
3	1379	{AEDSP16_SBPRO}	2	1
# END BDD 4212 (T 7 498)

# BEGIN BDD 4213 (T 7 499)
BDD tree for (!({USB_GADGET}) || ({USB_GADGET_NET2280} || {USB_GADGET_PXA2XX} || {USB_GADGET_GOKU} || {USB_GADGET_LH7A40X} || {USB_GADGET_OMAP} || {USB_GADGET_DUMMY_HCD}))
Variables: 3886. 
Variable ordering: 288, 465, 2385, 2606, 2742, 3025, 3176
Vertices: 9
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3176	{USB_GADGET_LH7A40X}	0	1
3	3025	{USB_GADGET_NET2280}	2	1
4	2742	{USB_GADGET_DUMMY_HCD}	3	1
5	2606	{USB_GADGET_PXA2XX}	4	1
6	2385	{USB_GADGET_GOKU}	5	1
7	465	{USB_GADGET}	1	6
8	288	{USB_GADGET_OMAP}	7	1
# END BDD 4213 (T 7 499)

# BEGIN BDD 4214 (T 7 500)
BDD tree for {USB_GADGET_NET2280} || {USB_GADGET_PXA2XX}
Variables: 3886. 
Variable ordering: 2606, 3025
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3025	{USB_GADGET_NET2280}	0	1
3	2606	{USB_GADGET_PXA2XX}	2	1
# END BDD 4214 (T 7 500)

# BEGIN BDD 4215 (T 7 501)
BDD tree for {USB_GADGET_NET2280} || {USB_GADGET_GOKU}
Variables: 3886. 
Variable ordering: 2385, 3025
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3025	{USB_GADGET_NET2280}	0	1
3	2385	{USB_GADGET_GOKU}	2	1
# END BDD 4215 (T 7 501)

# BEGIN BDD 4216 (T 7 502)
BDD tree for {USB_GADGET_NET2280} || {USB_GADGET_LH7A40X}
Variables: 3886. 
Variable ordering: 3025, 3176
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3176	{USB_GADGET_LH7A40X}	0	1
3	3025	{USB_GADGET_NET2280}	2	1
# END BDD 4216 (T 7 502)

# BEGIN BDD 4217 (T 7 503)
BDD tree for {USB_GADGET_NET2280} || {USB_GADGET_OMAP}
Variables: 3886. 
Variable ordering: 288, 3025
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3025	{USB_GADGET_NET2280}	0	1
3	288	{USB_GADGET_OMAP}	2	1
# END BDD 4217 (T 7 503)

# BEGIN BDD 4218 (T 7 504)
BDD tree for {USB_GADGET_NET2280} || {USB_GADGET_DUMMY_HCD}
Variables: 3886. 
Variable ordering: 2742, 3025
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3025	{USB_GADGET_NET2280}	0	1
3	2742	{USB_GADGET_DUMMY_HCD}	2	1
# END BDD 4218 (T 7 504)

# BEGIN BDD 4219 (T 7 505)
BDD tree for {USB_GADGET_PXA2XX} || {USB_GADGET_GOKU}
Variables: 3886. 
Variable ordering: 2385, 2606
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2606	{USB_GADGET_PXA2XX}	0	1
3	2385	{USB_GADGET_GOKU}	2	1
# END BDD 4219 (T 7 505)

# BEGIN BDD 4220 (T 7 506)
BDD tree for {USB_GADGET_PXA2XX} || {USB_GADGET_LH7A40X}
Variables: 3886. 
Variable ordering: 2606, 3176
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3176	{USB_GADGET_LH7A40X}	0	1
3	2606	{USB_GADGET_PXA2XX}	2	1
# END BDD 4220 (T 7 506)

# BEGIN BDD 4221 (T 7 507)
BDD tree for {USB_GADGET_PXA2XX} || {USB_GADGET_OMAP}
Variables: 3886. 
Variable ordering: 288, 2606
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2606	{USB_GADGET_PXA2XX}	0	1
3	288	{USB_GADGET_OMAP}	2	1
# END BDD 4221 (T 7 507)

# BEGIN BDD 4222 (T 7 508)
BDD tree for {USB_GADGET_PXA2XX} || {USB_GADGET_DUMMY_HCD}
Variables: 3886. 
Variable ordering: 2606, 2742
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2742	{USB_GADGET_DUMMY_HCD}	0	1
3	2606	{USB_GADGET_PXA2XX}	2	1
# END BDD 4222 (T 7 508)

# BEGIN BDD 4223 (T 7 509)
BDD tree for {USB_GADGET_GOKU} || {USB_GADGET_LH7A40X}
Variables: 3886. 
Variable ordering: 2385, 3176
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3176	{USB_GADGET_LH7A40X}	0	1
3	2385	{USB_GADGET_GOKU}	2	1
# END BDD 4223 (T 7 509)

# BEGIN BDD 4224 (T 7 510)
BDD tree for {USB_GADGET_GOKU} || {USB_GADGET_OMAP}
Variables: 3886. 
Variable ordering: 288, 2385
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2385	{USB_GADGET_GOKU}	0	1
3	288	{USB_GADGET_OMAP}	2	1
# END BDD 4224 (T 7 510)

# BEGIN BDD 4225 (T 7 511)
BDD tree for {USB_GADGET_GOKU} || {USB_GADGET_DUMMY_HCD}
Variables: 3886. 
Variable ordering: 2385, 2742
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2742	{USB_GADGET_DUMMY_HCD}	0	1
3	2385	{USB_GADGET_GOKU}	2	1
# END BDD 4225 (T 7 511)

# BEGIN BDD 4226 (T 7 512)
BDD tree for {USB_GADGET_LH7A40X} || {USB_GADGET_OMAP}
Variables: 3886. 
Variable ordering: 288, 3176
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3176	{USB_GADGET_LH7A40X}	0	1
3	288	{USB_GADGET_OMAP}	2	1
# END BDD 4226 (T 7 512)

# BEGIN BDD 4227 (T 7 513)
BDD tree for {USB_GADGET_LH7A40X} || {USB_GADGET_DUMMY_HCD}
Variables: 3886. 
Variable ordering: 2742, 3176
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	3176	{USB_GADGET_LH7A40X}	0	1
3	2742	{USB_GADGET_DUMMY_HCD}	2	1
# END BDD 4227 (T 7 513)

# BEGIN BDD 4228 (T 7 514)
BDD tree for {USB_GADGET_OMAP} || {USB_GADGET_DUMMY_HCD}
Variables: 3886. 
Variable ordering: 288, 2742
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2742	{USB_GADGET_DUMMY_HCD}	0	1
3	288	{USB_GADGET_OMAP}	2	1
# END BDD 4228 (T 7 514)

# BEGIN BDD 4229 (T 7 515)
BDD tree for (!({USB_GADGET}) || ({USB_ZERO} || {USB_ETH} || {USB_GADGETFS} || {USB_FILE_STORAGE} || {USB_G_SERIAL}))
Variables: 3886. 
Variable ordering: 165, 465, 1920, 2540, 2546, 2845
Vertices: 8
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2845	{USB_GADGETFS}	0	1
3	2546	{USB_FILE_STORAGE}	2	1
4	2540	{USB_G_SERIAL}	3	1
5	1920	{USB_ZERO}	4	1
6	465	{USB_GADGET}	1	5
7	165	{USB_ETH}	6	1
# END BDD 4229 (T 7 515)

# BEGIN BDD 4230 (T 7 516)
BDD tree for {USB_ZERO} || {USB_ETH}
Variables: 3886. 
Variable ordering: 165, 1920
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1920	{USB_ZERO}	0	1
3	165	{USB_ETH}	2	1
# END BDD 4230 (T 7 516)

# BEGIN BDD 4231 (T 7 517)
BDD tree for {USB_ZERO} || {USB_GADGETFS}
Variables: 3886. 
Variable ordering: 1920, 2845
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2845	{USB_GADGETFS}	0	1
3	1920	{USB_ZERO}	2	1
# END BDD 4231 (T 7 517)

# BEGIN BDD 4232 (T 7 518)
BDD tree for {USB_ZERO} || {USB_FILE_STORAGE}
Variables: 3886. 
Variable ordering: 1920, 2546
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2546	{USB_FILE_STORAGE}	0	1
3	1920	{USB_ZERO}	2	1
# END BDD 4232 (T 7 518)

# BEGIN BDD 4233 (T 7 519)
BDD tree for {USB_ZERO} || {USB_G_SERIAL}
Variables: 3886. 
Variable ordering: 1920, 2540
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2540	{USB_G_SERIAL}	0	1
3	1920	{USB_ZERO}	2	1
# END BDD 4233 (T 7 519)

# BEGIN BDD 4234 (T 7 520)
BDD tree for {USB_ETH} || {USB_GADGETFS}
Variables: 3886. 
Variable ordering: 165, 2845
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2845	{USB_GADGETFS}	0	1
3	165	{USB_ETH}	2	1
# END BDD 4234 (T 7 520)

# BEGIN BDD 4235 (T 7 521)
BDD tree for {USB_ETH} || {USB_FILE_STORAGE}
Variables: 3886. 
Variable ordering: 165, 2546
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2546	{USB_FILE_STORAGE}	0	1
3	165	{USB_ETH}	2	1
# END BDD 4235 (T 7 521)

# BEGIN BDD 4236 (T 7 522)
BDD tree for {USB_ETH} || {USB_G_SERIAL}
Variables: 3886. 
Variable ordering: 165, 2540
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2540	{USB_G_SERIAL}	0	1
3	165	{USB_ETH}	2	1
# END BDD 4236 (T 7 522)

# BEGIN BDD 4237 (T 7 523)
BDD tree for {USB_GADGETFS} || {USB_FILE_STORAGE}
Variables: 3886. 
Variable ordering: 2546, 2845
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2845	{USB_GADGETFS}	0	1
3	2546	{USB_FILE_STORAGE}	2	1
# END BDD 4237 (T 7 523)

# BEGIN BDD 4238 (T 7 524)
BDD tree for {USB_GADGETFS} || {USB_G_SERIAL}
Variables: 3886. 
Variable ordering: 2540, 2845
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2845	{USB_GADGETFS}	0	1
3	2540	{USB_G_SERIAL}	2	1
# END BDD 4238 (T 7 524)

# BEGIN BDD 4239 (T 7 525)
BDD tree for {USB_FILE_STORAGE} || {USB_G_SERIAL}
Variables: 3886. 
Variable ordering: 2540, 2546
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2546	{USB_FILE_STORAGE}	0	1
3	2540	{USB_G_SERIAL}	2	1
# END BDD 4239 (T 7 525)

# BEGIN BDD 4240 (T 7 526)
BDD tree for (!({JFFS2_FS} && {JFFS2_COMPRESSION_OPTIONS}) || ({JFFS2_CMODE_NONE} || {JFFS2_CMODE_PRIORITY} || {JFFS2_CMODE_SIZE}))
Variables: 3886. 
Variable ordering: 690, 1104, 1156, 1309, 2665
Vertices: 7
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	2665	{JFFS2_COMPRESSION_OPTIONS}	1	0
3	1309	{JFFS2_FS}	1	2
4	1156	{JFFS2_CMODE_SIZE}	3	1
5	1104	{JFFS2_CMODE_NONE}	4	1
6	690	{JFFS2_CMODE_PRIORITY}	5	1
# END BDD 4240 (T 7 526)

# BEGIN BDD 4241 (T 7 527)
BDD tree for {JFFS2_CMODE_NONE} || {JFFS2_CMODE_PRIORITY}
Variables: 3886. 
Variable ordering: 690, 1104
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1104	{JFFS2_CMODE_NONE}	0	1
3	690	{JFFS2_CMODE_PRIORITY}	2	1
# END BDD 4241 (T 7 527)

# BEGIN BDD 4242 (T 7 528)
BDD tree for {JFFS2_CMODE_NONE} || {JFFS2_CMODE_SIZE}
Variables: 3886. 
Variable ordering: 1104, 1156
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1156	{JFFS2_CMODE_SIZE}	0	1
3	1104	{JFFS2_CMODE_NONE}	2	1
# END BDD 4242 (T 7 528)

# BEGIN BDD 4243 (T 7 529)
BDD tree for {JFFS2_CMODE_PRIORITY} || {JFFS2_CMODE_SIZE}
Variables: 3886. 
Variable ordering: 690, 1156
Vertices: 4
u	var_i	var	low	high
0	-2	false	-1	-1
1	-1	true	-1	-1
2	1156	{JFFS2_CMODE_SIZE}	0	1
3	690	{JFFS2_CMODE_PRIORITY}	2	1
# END BDD 4243 (T 7 529)

