<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1557460631">
  <File Type="ROUTE-PWR" Name="mcs_top_vanilla_power_routed.rpt"/>
  <File Type="PA-TCL" Name="mcs_top_vanilla.tcl"/>
  <File Type="BITSTR-BMM" Name="mcs_top_vanilla_bd.bmm"/>
  <File Type="ROUTE-PWR-SUM" Name="mcs_top_vanilla_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="mcs_top_vanilla_reports.tcl"/>
  <File Type="OPT-DCP" Name="mcs_top_vanilla_opt.dcp"/>
  <File Type="OPT-DRC" Name="mcs_top_vanilla_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="mcs_top_vanilla.hwdef"/>
  <File Type="PWROPT-DCP" Name="mcs_top_vanilla_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="mcs_top_vanilla_placed.dcp"/>
  <File Type="PLACE-IO" Name="mcs_top_vanilla_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="mcs_top_vanilla_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="mcs_top_vanilla_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="mcs_top_vanilla_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="mcs_top_vanilla_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="mcs_top_vanilla.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="mcs_top_vanilla_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="mcs_top_vanilla.bin"/>
  <File Type="PHYSOPT-DCP" Name="mcs_top_vanilla_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="mcs_top_vanilla.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="mcs_top_vanilla_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="mcs_top_vanilla_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="mcs_top_vanilla_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="mcs_top_vanilla_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="mcs_top_vanilla_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="mcs_top_vanilla_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="mcs_top_vanilla.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="mcs_top_vanilla_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="mcs_top_vanilla.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="mcs_top_vanilla_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="mcs_top_vanilla_methodology_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="mcs_top_vanilla.sysdef"/>
  <File Type="ROUTE-PWR-RPX" Name="mcs_top_vanilla_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="mcs_top_vanilla_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="mcs_top_vanilla_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="mcs_top_vanilla_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="mcs_top_vanilla_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="mcs_top_vanilla_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="mcs_top_vanilla_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="mcs_top_vanilla_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="mcs_top_vanilla_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="mcs_top_vanilla_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="mcs_top_vanilla_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="mcs_top_vanilla_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="mcs_top_vanilla.bit"/>
  <File Type="BITSTR-RBT" Name="mcs_top_vanilla.rbt"/>
  <File Type="BITSTR-NKY" Name="mcs_top_vanilla.nky"/>
  <File Type="BG-DRC" Name="mcs_top_vanilla.drc"/>
  <File Type="RDI-RDI" Name="mcs_top_vanilla.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/cpu/cpu.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/baud_gen.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/baud_gen.sv"/>
        <Attr Name="ImportTime" Val="1555792466"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpi.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpi.sv"/>
        <Attr Name="ImportTime" Val="1555792464"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpo.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpo.sv"/>
        <Attr Name="ImportTime" Val="1555792465"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/bridge/chu_mcs_bridge.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/bridge/chu_mcs_bridge.sv"/>
        <Attr Name="ImportTime" Val="1555792468"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/chu_mmio_controller.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/chu_mmio_controller.sv"/>
        <Attr Name="ImportTime" Val="1555792465"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/chu_spi_core.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/chu_spi_core.sv"/>
        <Attr Name="ImportTime" Val="1489181398"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_timer.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_timer.sv"/>
        <Attr Name="ImportTime" Val="1555792465"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/chu_uart.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/chu_uart.sv"/>
        <Attr Name="ImportTime" Val="1555792467"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo.sv"/>
        <Attr Name="ImportTime" Val="1555792466"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv"/>
        <Attr Name="ImportTime" Val="1555792466"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/bridge/chu_io_map.svh">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/bridge/chu_io_map.svh"/>
        <Attr Name="ImportTime" Val="1555792468"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv"/>
        <Attr Name="ImportTime" Val="1555792468"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/reg_file.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/reg_file.sv"/>
        <Attr Name="ImportTime" Val="1555792466"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv"/>
        <Attr Name="ImportTime" Val="1518383682"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart.sv"/>
        <Attr Name="ImportTime" Val="1555792467"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_rx.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_rx.sv"/>
        <Attr Name="ImportTime" Val="1555792467"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_tx.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_tx.sv"/>
        <Attr Name="ImportTime" Val="1555792467"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Source and Constraint Files/hdl/sys/top/mcs_top_vanilla.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Source and Constraint Files/hdl/sys/top/mcs_top_vanilla.sv"/>
        <Attr Name="ImportTime" Val="1502047510"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../workspace/3D/Debug/3D.elf">
      <FileInfo>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="ScopedToRef" Val="cpu"/>
        <Attr Name="ScopedToCell" Val="inst/microblaze_I"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="mcs_top_vanilla"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../FPGA/Source and Constraint Files/constraint/Nexys4_DDR_chu.xdc"/>
        <Attr Name="ImportTime" Val="1555976734"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
