osdi[osdi_host] lvl=1 Warning: PTWG_i = 0.000000e+00 is negative, setting it to 0.

osdi[osdi_host] lvl=1 Warning: PTWG_i = 0.000000e+00 is negative, setting it to 0.

osdi[osdi_host] lvl=1 Warning: PTWG_i = 0.000000e+00 is negative, setting it to 0.

osdi[osdi_host] lvl=1 Warning: PTWG_i = 0.000000e+00 is negative, setting it to 0.

osdi[osdi_host] lvl=1 Warning: PTWG_i = 0.000000e+00 is negative, setting it to 0.

osdi[osdi_host] lvl=1 Warning: PTWG_i = 0.000000e+00 is negative, setting it to 0.

osdi[osdi_host] lvl=1 Warning: PTWG_i = 0.000000e+00 is negative, setting it to 0.


======================================================================
TSMC7 PMOS Functionality Test Suite
======================================================================

This test verifies PMOS support in TSMC7 integration.
Testing variant selection, DC evaluation, and operating regions.

======================================================================
TEST 1: PMOS Variant Selection
======================================================================

Model: pch_svt_mac
Testing variant selection:
  ✓ L = 16nm → Bin 5 (11-20nm)
  ✓ L = 30nm → Bin 4 (20-36nm)
  ✓ L = 50nm → Bin 3 (36-72nm)

======================================================================
TEST 2: PMOS DC Evaluation (Saturation Region)
======================================================================

Configuration:
  Model: pch_svt_mac
  Parameters: L=16nm, TFIN=8nm, NFIN=2.0
  Bias: Vd=0.0V, Vg=0.0V, Vs=0.75V
  Operating point: Vgs=-0.75V, Vds=-0.75V (saturation)

Results:
  Id  = 2.583654e-07 A
  Ig  = 3.892047e-09 A
  Is  = -2.622574e-07 A
  Ie  = 5.935054e-15 A
  Ids = 5.206228e-07 A
  Qg  = -2.381773e-17 C
  Qd  = 6.865347e-18 C
  Qs  = 1.723232e-17 C
  Qb  = -2.799347e-19 C
  gm  = 8.515605e-06 S
  gds = -1.282327e-05 S
  gmb = 4.901034e-08 S
  cgg = 5.723436e-17 F
  cgd = -5.748703e-17 F
  cgs = 2.280596e-18 F
  cdg = -3.303107e-17 F
  cdd = 4.129804e-17 F

  ✓ All sanity checks passed

======================================================================
TEST 3: PMOS Operating Regions
======================================================================

Testing PMOS in different operating regions:

  Cutoff Region:
    Vgs = +0.00V, Vds = -0.75V
    Id  = 1.871e-04 A
    Ids = 3.740e-04 A
    gm  = 3.913e-04 S

  Saturation Region:
    Vgs = -0.75V, Vds = -0.75V
    Id  = 2.584e-07 A
    Ids = 5.206e-07 A
    gm  = 8.516e-06 S

  Linear Region:
    Vgs = -0.75V, Vds = -0.25V
    Id  = -1.364e-09 A
    Ids = 2.512e-09 A
    gm  = 1.121e-21 S

  ✓ All operating regions tested

======================================================================
TEST 4: NMOS vs PMOS Comparison
======================================================================

NMOS (nch_svt_mac):
  Bias: Vgs=+0.75V, Vds=+0.75V
  Id  = -1.870e-04 A
  Ids = -3.740e-04 A
  gm  = 3.913e-04 S

PMOS (pch_svt_mac):
  Bias: Vgs=-0.75V, Vds=-0.75V
  Id  = 2.584e-07 A
  Ids = 5.206e-07 A
  gm  = 8.516e-06 S

  ✓ Both NMOS and PMOS operating correctly

======================================================================
TEST RESULTS SUMMARY
======================================================================
✓ PASSED     Variant Selection
✓ PASSED     DC Evaluation
✓ PASSED     Operating Regions
✓ PASSED     NMOS/PMOS Comparison

======================================================================
✓ ALL TESTS PASSED
======================================================================

PMOS support is fully functional in TSMC7 integration.
Both NMOS and PMOS devices work correctly with proper bias conventions.
