# Compile of dijkstra_interface.sv was successful.
# Compile of edge_cache.v was successful.
# Compile of dijkstra_interface_tb.sv was successful.
# Compile of dijkstra_top.sv was successful.
# Compile of minheap.sv was successful.
# Compile of priority_queue.sv was successful.
# Compile of edge_cache_mem.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.DijkstraTopTestbench
# vsim -gui work.DijkstraTopTestbench 
# Start time: 10:57:20 on Jun 17,2024
# Loading sv_std.std
# Loading work.dijkstra_interface_tb_sv_unit
# Loading work.DijkstraTopTestbench
# Loading work.DijkstraInterface
# Loading work.EdgeCache
# Loading work.EdgeCacheMem
# Loading work.DijkstraTop
# Loading work.PriorityQueue
# Loading work.MinHeap
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'clock_enable'. The port definition is at: C:/Users/runsh/Desktop/Main/IC/EIE3/summer/pathfinder/hardware/Dijkstra_no_mem_access/hdl/dijkstra_interface.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /DijkstraTopTestbench/DUT File: C:/Users/runsh/Desktop/Main/IC/EIE3/summer/pathfinder/hardware/Dijkstra_no_mem_access/testbenches/dijkstra_interface_tb.sv Line: 66
add wave -position end  sim:/DijkstraTopTestbench/DUT/ready
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: runsh  Hostname: LAPTOP-H84JTAEL  ProcessID: 28564
#           Attempting to use alternate WLF file "./wlft3qigxt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3qigxt
add wave -position end  sim:/DijkstraTopTestbench/DUT/start
add wave -position 0  sim:/DijkstraTopTestbench/DUT/clock
add wave -position end  sim:/DijkstraTopTestbench/DUT/clock_enable
add wave -position end  sim:/DijkstraTopTestbench/DUT/select_n
run -all
# ~~~~~~~~~~~~~~~~~~~~~~~~
# C:/Users/runsh/Desktop/Main/IC/EIE3/summer/pathfinder/hardware/Dijkstra_no_mem_access/testbenches/dijkstra_interface_tb.sv
# Shortest distance:          8
# Shortest distance:         30
# Shortest distance:         15
# Shortest distance:         42
# Shortest distance:        104
# Shortest distance:         51
# Shortest distance:        206
# Shortest distance:        153
# Shortest distance:         54
# Shortest distance:         70
# Shortest distance:         74
# Shortest distance:         37
# Shortest distance:         93
# Shortest distance:        127
# Shortest distance:         10
# Shortest distance:         37
# Shortest distance:        134
# Shortest distance:         64
# Shortest distance:         92
# Shortest distance:         67
# Shortest distance:         13
# Shortest distance:         86
# Shortest distance:         38
# Shortest distance:         82
# Shortest distance:         48
# Shortest distance:         74
# Shortest distance:         39
# Shortest distance:         98
# Shortest distance:         56
# Shortest distance:         26
# Shortest distance:         44
# ** Note: $finish    : C:/Users/runsh/Desktop/Main/IC/EIE3/summer/pathfinder/hardware/Dijkstra_no_mem_access/testbenches/dijkstra_interface_tb.sv(142)
#    Time: 2095330 ns  Iteration: 3  Instance: /DijkstraTopTestbench
# 1
# Break in Module DijkstraTopTestbench at C:/Users/runsh/Desktop/Main/IC/EIE3/summer/pathfinder/hardware/Dijkstra_no_mem_access/testbenches/dijkstra_interface_tb.sv line 142
add wave -position end  sim:/DijkstraTopTestbench/DUT/dijkstra_result
add wave -position end  sim:/DijkstraTopTestbench/DUT/dijkstra_ready
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'clock_enable'. The port definition is at: C:/Users/runsh/Desktop/Main/IC/EIE3/summer/pathfinder/hardware/Dijkstra_no_mem_access/hdl/dijkstra_interface.sv(25).
#    Time: 0 ps  Iteration: 0  Instance: /DijkstraTopTestbench/DUT File: C:/Users/runsh/Desktop/Main/IC/EIE3/summer/pathfinder/hardware/Dijkstra_no_mem_access/testbenches/dijkstra_interface_tb.sv Line: 66
run -all
# GetModuleFileName: ?????????
# 
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~
# C:/Users/runsh/Desktop/Main/IC/EIE3/summer/pathfinder/hardware/Dijkstra_no_mem_access/testbenches/dijkstra_interface_tb.sv
# Shortest distance:          8
# Shortest distance:         30
# Shortest distance:         15
# Shortest distance:         42
# Shortest distance:        104
# Shortest distance:         51
# Shortest distance:        206
# Shortest distance:        153
# Shortest distance:         54
# Shortest distance:         70
# Shortest distance:         74
# Shortest distance:         37
# Shortest distance:         93
# Shortest distance:        127
# Shortest distance:         10
# Shortest distance:         37
# Shortest distance:        134
# Shortest distance:         64
# Shortest distance:         92
# Shortest distance:         67
# Shortest distance:         13
# Shortest distance:         86
# Shortest distance:         38
# Shortest distance:         82
# Shortest distance:         48
# Shortest distance:         74
# Shortest distance:         39
# Shortest distance:         98
# Shortest distance:         56
# Shortest distance:         26
# Shortest distance:         44
# ** Note: $finish    : C:/Users/runsh/Desktop/Main/IC/EIE3/summer/pathfinder/hardware/Dijkstra_no_mem_access/testbenches/dijkstra_interface_tb.sv(142)
#    Time: 2095330 ns  Iteration: 3  Instance: /DijkstraTopTestbench
# 1
# Break in Module DijkstraTopTestbench at C:/Users/runsh/Desktop/Main/IC/EIE3/summer/pathfinder/hardware/Dijkstra_no_mem_access/testbenches/dijkstra_interface_tb.sv line 142
