

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_190_1'
================================================================
* Date:           Sat Apr 12 12:19:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.704 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_190_1  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     54|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     105|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     105|    157|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_25_1_1_U488  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_25_1_1_U489  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  40|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_29_fu_198_p2        |         +|   0|  0|  10|           3|           1|
    |net_5_fu_256_p2       |         +|   0|  0|  32|          25|          25|
    |icmp_ln190_fu_192_p2  |      icmp|   0|  0|  12|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  54|          31|          30|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |i_03_fu_68          |   9|          2|    3|          6|
    |net_1_fu_80         |   9|          2|   25|         50|
    |net_2_fu_76         |   9|          2|   25|         50|
    |net_3_fu_72         |   9|          2|   25|         50|
    |net_fu_84           |   9|          2|   25|         50|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  63|         14|  107|        214|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_03_fu_68   |   3|   0|    3|          0|
    |net_1_fu_80  |  25|   0|   25|          0|
    |net_2_fu_76  |  25|   0|   25|          0|
    |net_3_fu_72  |  25|   0|   25|          0|
    |net_fu_84    |  25|   0|   25|          0|
    +-------------+----+----+-----+-----------+
    |Total        | 105|   0|  105|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1|  return value|
|C_load_reload          |   in|   25|     ap_none|                                 C_load_reload|        scalar|
|C_29_load_reload       |   in|   25|     ap_none|                              C_29_load_reload|        scalar|
|C_31_load_reload       |   in|   25|     ap_none|                              C_31_load_reload|        scalar|
|C_33_load_reload       |   in|   25|     ap_none|                              C_33_load_reload|        scalar|
|p_read                 |   in|   25|     ap_none|                                        p_read|        scalar|
|p_read1                |   in|   25|     ap_none|                                       p_read1|        scalar|
|p_read2                |   in|   25|     ap_none|                                       p_read2|        scalar|
|p_read3                |   in|   25|     ap_none|                                       p_read3|        scalar|
|net_load_out           |  out|   25|      ap_vld|                                  net_load_out|       pointer|
|net_load_out_ap_vld    |  out|    1|      ap_vld|                                  net_load_out|       pointer|
|net_1_load_out         |  out|   25|      ap_vld|                                net_1_load_out|       pointer|
|net_1_load_out_ap_vld  |  out|    1|      ap_vld|                                net_1_load_out|       pointer|
|net_2_load_out         |  out|   25|      ap_vld|                                net_2_load_out|       pointer|
|net_2_load_out_ap_vld  |  out|    1|      ap_vld|                                net_2_load_out|       pointer|
|net_3_load_out         |  out|   25|      ap_vld|                                net_3_load_out|       pointer|
|net_3_load_out_ap_vld  |  out|    1|      ap_vld|                                net_3_load_out|       pointer|
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_03 = alloca i32 1" [../layer.h:190]   --->   Operation 4 'alloca' 'i_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read39 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 5 'read' 'p_read39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read28 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 6 'read' 'p_read28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read17 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 7 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_146 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 8 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%C_33_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %C_33_load_reload"   --->   Operation 9 'read' 'C_33_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%C_31_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %C_31_load_reload"   --->   Operation 10 'read' 'C_31_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%C_29_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %C_29_load_reload"   --->   Operation 11 'read' 'C_29_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%C_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %C_load_reload"   --->   Operation 12 'read' 'C_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%net_3 = alloca i64 1" [../layer.h:189]   --->   Operation 13 'alloca' 'net_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%net_2 = alloca i64 1" [../layer.h:189]   --->   Operation 14 'alloca' 'net_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%net_1 = alloca i64 1" [../layer.h:189]   --->   Operation 15 'alloca' 'net_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%net = alloca i64 1" [../layer.h:189]   --->   Operation 16 'alloca' 'net' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln0 = store i25 0, i25 %net"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i25 0, i25 %net_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i25 0, i25 %net_2"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln0 = store i25 0, i25 %net_3"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln190 = store i3 0, i3 %i_03" [../layer.h:190]   --->   Operation 21 'store' 'store_ln190' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln190 = br void %VITIS_LOOP_191_2" [../layer.h:190]   --->   Operation 22 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i3 %i_03" [../layer.h:190]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.74ns)   --->   "%icmp_ln190 = icmp_eq  i3 %i, i3 4" [../layer.h:190]   --->   Operation 24 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.74ns)   --->   "%i_29 = add i3 %i, i3 1" [../layer.h:190]   --->   Operation 25 'add' 'i_29' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %VITIS_LOOP_191_2.split, void %if.then" [../layer.h:190]   --->   Operation 26 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i3 %i" [../layer.h:190]   --->   Operation 27 'trunc' 'trunc_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln190 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:190]   --->   Operation 28 'specpipeline' 'specpipeline_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln190 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../layer.h:190]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_92" [../layer.h:190]   --->   Operation 30 'specloopname' 'specloopname_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.60ns)   --->   "%tmp_9 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %C_load_reload_read, i2 1, i25 %C_29_load_reload_read, i2 2, i25 %C_31_load_reload_read, i2 3, i25 %C_33_load_reload_read, i25 0, i2 %trunc_ln190" [../layer.h:193]   --->   Operation 31 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln190)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.60ns)   --->   "%tmp_s = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read_146, i2 1, i25 %p_read17, i2 2, i25 %p_read28, i2 3, i25 %p_read39, i25 0, i2 %trunc_ln190" [../layer.h:193]   --->   Operation 32 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln190)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.12ns)   --->   "%net_5 = add i25 %tmp_s, i25 %tmp_9" [../layer.h:193]   --->   Operation 33 'add' 'net_5' <Predicate = (!icmp_ln190)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.03ns)   --->   "%switch_ln193 = switch i2 %trunc_ln190, void %call11.0.0.095.case.3, i2 0, void %call11.0.0.095.case.0, i2 1, void %call11.0.0.095.case.1, i2 2, void %call11.0.0.095.case.2" [../layer.h:193]   --->   Operation 34 'switch' 'switch_ln193' <Predicate = (!icmp_ln190)> <Delay = 1.03>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln193 = store i25 %net_5, i25 %net_2" [../layer.h:193]   --->   Operation 35 'store' 'store_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 2)> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln193 = br void %call11.0.0.095.exit" [../layer.h:193]   --->   Operation 36 'br' 'br_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln193 = store i25 %net_5, i25 %net_1" [../layer.h:193]   --->   Operation 37 'store' 'store_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 1)> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln193 = br void %call11.0.0.095.exit" [../layer.h:193]   --->   Operation 38 'br' 'br_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln193 = store i25 %net_5, i25 %net" [../layer.h:193]   --->   Operation 39 'store' 'store_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 0)> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln193 = br void %call11.0.0.095.exit" [../layer.h:193]   --->   Operation 40 'br' 'br_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 0)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln193 = store i25 %net_5, i25 %net_3" [../layer.h:193]   --->   Operation 41 'store' 'store_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 3)> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln193 = br void %call11.0.0.095.exit" [../layer.h:193]   --->   Operation 42 'br' 'br_ln193' <Predicate = (!icmp_ln190 & trunc_ln190 == 3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln190 = store i3 %i_29, i3 %i_03" [../layer.h:190]   --->   Operation 43 'store' 'store_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln190 = br void %VITIS_LOOP_191_2" [../layer.h:190]   --->   Operation 44 'br' 'br_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%net_load = load i25 %net"   --->   Operation 45 'load' 'net_load' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%net_1_load = load i25 %net_1"   --->   Operation 46 'load' 'net_1_load' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%net_2_load = load i25 %net_2"   --->   Operation 47 'load' 'net_2_load' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%net_3_load = load i25 %net_3"   --->   Operation 48 'load' 'net_3_load' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %net_load_out, i25 %net_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %net_1_load_out, i25 %net_1_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %net_2_load_out, i25 %net_2_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %net_3_load_out, i25 %net_3_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln190)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_29_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_31_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_33_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ net_1_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ net_2_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ net_3_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_03                    (alloca           ) [ 01]
p_read39                (read             ) [ 00]
p_read28                (read             ) [ 00]
p_read17                (read             ) [ 00]
p_read_146              (read             ) [ 00]
C_33_load_reload_read   (read             ) [ 00]
C_31_load_reload_read   (read             ) [ 00]
C_29_load_reload_read   (read             ) [ 00]
C_load_reload_read      (read             ) [ 00]
net_3                   (alloca           ) [ 01]
net_2                   (alloca           ) [ 01]
net_1                   (alloca           ) [ 01]
net                     (alloca           ) [ 01]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln190             (store            ) [ 00]
br_ln190                (br               ) [ 00]
i                       (load             ) [ 00]
icmp_ln190              (icmp             ) [ 01]
i_29                    (add              ) [ 00]
br_ln190                (br               ) [ 00]
trunc_ln190             (trunc            ) [ 01]
specpipeline_ln190      (specpipeline     ) [ 00]
speclooptripcount_ln190 (speclooptripcount) [ 00]
specloopname_ln190      (specloopname     ) [ 00]
tmp_9                   (sparsemux        ) [ 00]
tmp_s                   (sparsemux        ) [ 00]
net_5                   (add              ) [ 00]
switch_ln193            (switch           ) [ 00]
store_ln193             (store            ) [ 00]
br_ln193                (br               ) [ 00]
store_ln193             (store            ) [ 00]
br_ln193                (br               ) [ 00]
store_ln193             (store            ) [ 00]
br_ln193                (br               ) [ 00]
store_ln193             (store            ) [ 00]
br_ln193                (br               ) [ 00]
store_ln190             (store            ) [ 00]
br_ln190                (br               ) [ 00]
net_load                (load             ) [ 00]
net_1_load              (load             ) [ 00]
net_2_load              (load             ) [ 00]
net_3_load              (load             ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_load_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_load_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_29_load_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_29_load_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_31_load_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_31_load_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_33_load_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_33_load_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="net_load_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_load_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="net_1_load_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_1_load_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="net_2_load_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_2_load_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="net_3_load_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_3_load_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_92"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_03_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_03/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="net_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="net_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="net_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="net_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read39_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="25" slack="0"/>
<pin id="90" dir="0" index="1" bw="25" slack="0"/>
<pin id="91" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read39/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read28_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="25" slack="0"/>
<pin id="96" dir="0" index="1" bw="25" slack="0"/>
<pin id="97" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read28/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read17_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="25" slack="0"/>
<pin id="102" dir="0" index="1" bw="25" slack="0"/>
<pin id="103" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read17/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_146_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="25" slack="0"/>
<pin id="108" dir="0" index="1" bw="25" slack="0"/>
<pin id="109" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_146/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="C_33_load_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="25" slack="0"/>
<pin id="114" dir="0" index="1" bw="25" slack="0"/>
<pin id="115" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_33_load_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="C_31_load_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="25" slack="0"/>
<pin id="120" dir="0" index="1" bw="25" slack="0"/>
<pin id="121" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_31_load_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="C_29_load_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="25" slack="0"/>
<pin id="126" dir="0" index="1" bw="25" slack="0"/>
<pin id="127" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_29_load_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="C_load_reload_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="25" slack="0"/>
<pin id="132" dir="0" index="1" bw="25" slack="0"/>
<pin id="133" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_load_reload_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln0_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="25" slack="0"/>
<pin id="139" dir="0" index="2" bw="25" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln0_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="25" slack="0"/>
<pin id="146" dir="0" index="2" bw="25" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="25" slack="0"/>
<pin id="153" dir="0" index="2" bw="25" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln0_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="25" slack="0"/>
<pin id="160" dir="0" index="2" bw="25" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="25" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="25" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="25" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="25" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln190_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln190_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_29_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln190_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln190/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_9_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="25" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="0" index="2" bw="25" slack="0"/>
<pin id="212" dir="0" index="3" bw="2" slack="0"/>
<pin id="213" dir="0" index="4" bw="25" slack="0"/>
<pin id="214" dir="0" index="5" bw="2" slack="0"/>
<pin id="215" dir="0" index="6" bw="25" slack="0"/>
<pin id="216" dir="0" index="7" bw="2" slack="0"/>
<pin id="217" dir="0" index="8" bw="25" slack="0"/>
<pin id="218" dir="0" index="9" bw="25" slack="0"/>
<pin id="219" dir="0" index="10" bw="2" slack="0"/>
<pin id="220" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_s_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="25" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="0"/>
<pin id="235" dir="0" index="2" bw="25" slack="0"/>
<pin id="236" dir="0" index="3" bw="2" slack="0"/>
<pin id="237" dir="0" index="4" bw="25" slack="0"/>
<pin id="238" dir="0" index="5" bw="2" slack="0"/>
<pin id="239" dir="0" index="6" bw="25" slack="0"/>
<pin id="240" dir="0" index="7" bw="2" slack="0"/>
<pin id="241" dir="0" index="8" bw="25" slack="0"/>
<pin id="242" dir="0" index="9" bw="25" slack="0"/>
<pin id="243" dir="0" index="10" bw="2" slack="0"/>
<pin id="244" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="net_5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="25" slack="0"/>
<pin id="258" dir="0" index="1" bw="25" slack="0"/>
<pin id="259" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="net_5/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln193_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="25" slack="0"/>
<pin id="264" dir="0" index="1" bw="25" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln193_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="25" slack="0"/>
<pin id="269" dir="0" index="1" bw="25" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln193_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="25" slack="0"/>
<pin id="274" dir="0" index="1" bw="25" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln193_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="25" slack="0"/>
<pin id="279" dir="0" index="1" bw="25" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln190_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="net_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="25" slack="0"/>
<pin id="289" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_load/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="net_1_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="25" slack="0"/>
<pin id="293" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_1_load/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="net_2_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="25" slack="0"/>
<pin id="297" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_2_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="net_3_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="25" slack="0"/>
<pin id="301" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_3_load/1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_03_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_03 "/>
</bind>
</comp>

<comp id="310" class="1005" name="net_3_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="25" slack="0"/>
<pin id="312" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="net_3 "/>
</bind>
</comp>

<comp id="317" class="1005" name="net_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="25" slack="0"/>
<pin id="319" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="net_2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="net_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="25" slack="0"/>
<pin id="326" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="net_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="net_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="25" slack="0"/>
<pin id="333" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="net "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="66" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="66" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="189" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="223"><net_src comp="130" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="225"><net_src comp="124" pin="2"/><net_sink comp="208" pin=4"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="227"><net_src comp="118" pin="2"/><net_sink comp="208" pin=6"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="208" pin=7"/></net>

<net id="229"><net_src comp="112" pin="2"/><net_sink comp="208" pin=8"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="208" pin=9"/></net>

<net id="231"><net_src comp="204" pin="1"/><net_sink comp="208" pin=10"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="247"><net_src comp="106" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="249"><net_src comp="100" pin="2"/><net_sink comp="232" pin=4"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="232" pin=5"/></net>

<net id="251"><net_src comp="94" pin="2"/><net_sink comp="232" pin=6"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="232" pin=7"/></net>

<net id="253"><net_src comp="88" pin="2"/><net_sink comp="232" pin=8"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="232" pin=9"/></net>

<net id="255"><net_src comp="204" pin="1"/><net_sink comp="232" pin=10"/></net>

<net id="260"><net_src comp="232" pin="11"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="208" pin="11"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="256" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="256" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="256" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="198" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="306"><net_src comp="68" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="313"><net_src comp="72" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="320"><net_src comp="76" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="327"><net_src comp="80" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="334"><net_src comp="84" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="287" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: net_load_out | {1 }
	Port: net_1_load_out | {1 }
	Port: net_2_load_out | {1 }
	Port: net_3_load_out | {1 }
 - Input state : 
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 : C_load_reload | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 : C_29_load_reload | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 : C_31_load_reload | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 : C_33_load_reload | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 : p_read | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 : p_read1 | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 : p_read2 | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_190_1 : p_read3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln190 : 1
		i : 1
		icmp_ln190 : 2
		i_29 : 2
		br_ln190 : 3
		trunc_ln190 : 2
		tmp_9 : 3
		tmp_s : 3
		net_5 : 4
		switch_ln193 : 3
		store_ln193 : 5
		store_ln193 : 5
		store_ln193 : 5
		store_ln193 : 5
		store_ln190 : 3
		net_load : 1
		net_1_load : 1
		net_2_load : 1
		net_3_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |            i_29_fu_198            |    0    |    10   |
|          |            net_5_fu_256           |    0    |    32   |
|----------|-----------------------------------|---------|---------|
| sparsemux|            tmp_9_fu_208           |    0    |    20   |
|          |            tmp_s_fu_232           |    0    |    20   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln190_fu_192         |    0    |    10   |
|----------|-----------------------------------|---------|---------|
|          |        p_read39_read_fu_88        |    0    |    0    |
|          |        p_read28_read_fu_94        |    0    |    0    |
|          |        p_read17_read_fu_100       |    0    |    0    |
|   read   |       p_read_146_read_fu_106      |    0    |    0    |
|          | C_33_load_reload_read_read_fu_112 |    0    |    0    |
|          | C_31_load_reload_read_read_fu_118 |    0    |    0    |
|          | C_29_load_reload_read_read_fu_124 |    0    |    0    |
|          |   C_load_reload_read_read_fu_130  |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |       write_ln0_write_fu_136      |    0    |    0    |
|   write  |       write_ln0_write_fu_143      |    0    |    0    |
|          |       write_ln0_write_fu_150      |    0    |    0    |
|          |       write_ln0_write_fu_157      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln190_fu_204        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    92   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
| i_03_reg_303|    3   |
|net_1_reg_324|   25   |
|net_2_reg_317|   25   |
|net_3_reg_310|   25   |
| net_reg_331 |   25   |
+-------------+--------+
|    Total    |   103  |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   92   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   103  |    -   |
+-----------+--------+--------+
|   Total   |   103  |   92   |
+-----------+--------+--------+
