Version 4.0 HI-TECH Software Intermediate Code
"30 ./main.h
[; ;./main.h: 30:     {
[s S88 :4 `uc 1 :4 `uc 1 ]
[n S88 . endereco resposta ]
"27
[; ;./main.h: 27: {
[u S87 `uc 1 `S88 1 ]
[n S87 . byte . ]
"39
[; ;./main.h: 39:     {
[s S90 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :6 `uc 1 ]
[n S90 . endereco1 endereco2 endereco3 endereco4 endereco5 endereco6 endereco7 endereco8 endereco9 endereco10 . ]
"36
[; ;./main.h: 36: {
[u S89 `ui 1 `S90 1 ]
[n S89 . byte . ]
"56
[; ;./main.h: 56: {
[s S91 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :7 `uc 1 ]
[n S91 . botao1 botao2 fimcurso chaveNF chaveNA chavecopo testando reteste falha . ]
"92
[; ;./main.h: 92: } estagio = INTERROMPIDO;
[c E851 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 .. ]
[n E851 _estagio INTERROMPIDO TESTE_BOTOES INICIA_TESTE TESTE_TAMPA_FECHADA ALIMENTA_PLACA ESTABILIZACAO TESTE_LIGA AGUARDA_TEMPO_LIGA VERIFICA_PLACAS_LIGA MENSAGEM_RETORNO_PLACAS_LIGA TESTE_DESLIGA AGUARDA_TEMPO_DESLIGA VERIFICA_PLACAS_DESLIGA MENSAGEM_RETORNO_PLACAS_DESLIGA RETESTE VERIFICA_PLACAS MENSAGEM_RETORNO_PLACAS FALHA_FIM_CURSO FALHA OK TESTE_FINALIZADO  ]
[p mainexit ]
"7 ./pin_manager.h
[; ;./pin_manager.h: 7: void PinManager_Initialize(void);
[v _PinManager_Initialize `(v ~T0 @X0 0 ef ]
"6 ./pwm.h
[; ;./pwm.h: 6: void PWM_Initialize(void);
[v _PWM_Initialize `(v ~T0 @X0 0 ef ]
"6 ./tmr0.h
[; ;./tmr0.h: 6: void TMR0_Initialize(void);
[v _TMR0_Initialize `(v ~T0 @X0 0 ef ]
"6 ./usart.h
[; ;./usart.h: 6: void USART_Initialize(void);
[v _USART_Initialize `(v ~T0 @X0 0 ef ]
"6 ./interrupt_manager.h
[; ;./interrupt_manager.h: 6: void Interrupt_Enable(void);
[v _Interrupt_Enable `(v ~T0 @X0 0 ef ]
"1592 /Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1592: extern volatile unsigned char PR2 __attribute__((address(0x092)));
[v _PR2 `Vuc ~T0 @X0 0 e@146 ]
"638
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 638: extern volatile unsigned char T2CON __attribute__((address(0x012)));
[v _T2CON `Vuc ~T0 @X0 0 e@18 ]
"223
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 223:     struct {
[s S8 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S8 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"222
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 222: typedef union {
[u S7 `S8 1 ]
[n S7 . . ]
"234
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 234: extern volatile PORTBbits_t PORTBbits __attribute__((address(0x006)));
[v _PORTBbits `VS7 ~T0 @X0 0 e@6 ]
"10 ./usart.h
[; ;./usart.h: 10: void USART_Write(unsigned char data);
[v _USART_Write `(v ~T0 @X0 0 ef1`uc ]
"285 /Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 285:     struct {
[s S10 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S10 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"284
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 284: typedef union {
[u S9 `S10 1 ]
[n S9 . . ]
"296
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 296: extern volatile PORTCbits_t PORTCbits __attribute__((address(0x007)));
[v _PORTCbits `VS9 ~T0 @X0 0 e@7 ]
"807
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 807: extern volatile unsigned char CCP1CON __attribute__((address(0x017)));
[v _CCP1CON `Vuc ~T0 @X0 0 e@23 ]
"7 ./pwm.h
[; ;./pwm.h: 7: void PWM_LoadDutyValue(unsigned int dutyValue);
[v _PWM_LoadDutyValue `(v ~T0 @X0 0 ef1`ui ]
"173 /Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 173:     struct {
[s S6 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S6 . RA0 RA1 RA2 RA3 RA4 RA5 ]
"172
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 172: typedef union {
[u S5 `S6 1 ]
[n S5 . . ]
"182
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 182: extern volatile PORTAbits_t PORTAbits __attribute__((address(0x005)));
[v _PORTAbits `VS5 ~T0 @X0 0 e@5 ]
"8 ./usart.h
[; ;./usart.h: 8: unsigned char USART_RX_Ready(void);
[v _USART_RX_Ready `(uc ~T0 @X0 0 ef ]
"11
[; ;./usart.h: 11: void USART_RX_Clear_Buffer(void);
[v _USART_RX_Clear_Buffer `(v ~T0 @X0 0 ef ]
"9
[; ;./usart.h: 9: unsigned char USART_Read(void);
[v _USART_Read `(uc ~T0 @X0 0 ef ]
"55 /Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 55: __asm("INDF equ 00h");
[; <" INDF equ 00h ;# ">
"62
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 62: __asm("TMR0 equ 01h");
[; <" TMR0 equ 01h ;# ">
"69
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 69: __asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
"76
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 76: __asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
"162
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 162: __asm("FSR equ 04h");
[; <" FSR equ 04h ;# ">
"169
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 169: __asm("PORTA equ 05h");
[; <" PORTA equ 05h ;# ">
"219
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 219: __asm("PORTB equ 06h");
[; <" PORTB equ 06h ;# ">
"281
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 281: __asm("PORTC equ 07h");
[; <" PORTC equ 07h ;# ">
"343
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 343: __asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
"363
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 363: __asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
"441
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 441: __asm("PIR1 equ 0Ch");
[; <" PIR1 equ 0Ch ;# ">
"497
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 497: __asm("PIR2 equ 0Dh");
[; <" PIR2 equ 0Dh ;# ">
"537
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 537: __asm("TMR1 equ 0Eh");
[; <" TMR1 equ 0Eh ;# ">
"544
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 544: __asm("TMR1L equ 0Eh");
[; <" TMR1L equ 0Eh ;# ">
"551
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 551: __asm("TMR1H equ 0Fh");
[; <" TMR1H equ 0Fh ;# ">
"558
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 558: __asm("T1CON equ 010h");
[; <" T1CON equ 010h ;# ">
"633
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 633: __asm("TMR2 equ 011h");
[; <" TMR2 equ 011h ;# ">
"640
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 640: __asm("T2CON equ 012h");
[; <" T2CON equ 012h ;# ">
"711
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 711: __asm("SSPBUF equ 013h");
[; <" SSPBUF equ 013h ;# ">
"718
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 718: __asm("SSPCON equ 014h");
[; <" SSPCON equ 014h ;# ">
"788
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 788: __asm("CCPR1 equ 015h");
[; <" CCPR1 equ 015h ;# ">
"795
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 795: __asm("CCPR1L equ 015h");
[; <" CCPR1L equ 015h ;# ">
"802
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 802: __asm("CCPR1H equ 016h");
[; <" CCPR1H equ 016h ;# ">
"809
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 809: __asm("CCP1CON equ 017h");
[; <" CCP1CON equ 017h ;# ">
"867
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 867: __asm("RCSTA equ 018h");
[; <" RCSTA equ 018h ;# ">
"962
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 962: __asm("TXREG equ 019h");
[; <" TXREG equ 019h ;# ">
"969
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 969: __asm("RCREG equ 01Ah");
[; <" RCREG equ 01Ah ;# ">
"976
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 976: __asm("CCPR2 equ 01Bh");
[; <" CCPR2 equ 01Bh ;# ">
"983
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 983: __asm("CCPR2L equ 01Bh");
[; <" CCPR2L equ 01Bh ;# ">
"990
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 990: __asm("CCPR2H equ 01Ch");
[; <" CCPR2H equ 01Ch ;# ">
"997
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 997: __asm("CCP2CON equ 01Dh");
[; <" CCP2CON equ 01Dh ;# ">
"1055
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1055: __asm("ADRESH equ 01Eh");
[; <" ADRESH equ 01Eh ;# ">
"1062
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1062: __asm("ADCON0 equ 01Fh");
[; <" ADCON0 equ 01Fh ;# ">
"1158
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1158: __asm("OPTION_REG equ 081h");
[; <" OPTION_REG equ 081h ;# ">
"1228
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1228: __asm("TRISA equ 085h");
[; <" TRISA equ 085h ;# ">
"1278
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1278: __asm("TRISB equ 086h");
[; <" TRISB equ 086h ;# ">
"1340
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1340: __asm("TRISC equ 087h");
[; <" TRISC equ 087h ;# ">
"1402
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1402: __asm("PIE1 equ 08Ch");
[; <" PIE1 equ 08Ch ;# ">
"1458
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1458: __asm("PIE2 equ 08Dh");
[; <" PIE2 equ 08Dh ;# ">
"1498
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1498: __asm("PCON equ 08Eh");
[; <" PCON equ 08Eh ;# ">
"1532
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1532: __asm("SSPCON2 equ 091h");
[; <" SSPCON2 equ 091h ;# ">
"1594
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1594: __asm("PR2 equ 092h");
[; <" PR2 equ 092h ;# ">
"1601
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1601: __asm("SSPADD equ 093h");
[; <" SSPADD equ 093h ;# ">
"1608
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1608: __asm("SSPSTAT equ 094h");
[; <" SSPSTAT equ 094h ;# ">
"1777
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1777: __asm("TXSTA equ 098h");
[; <" TXSTA equ 098h ;# ">
"1858
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1858: __asm("SPBRG equ 099h");
[; <" SPBRG equ 099h ;# ">
"1865
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1865: __asm("CMCON equ 09Ch");
[; <" CMCON equ 09Ch ;# ">
"1935
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 1935: __asm("CVRCON equ 09Dh");
[; <" CVRCON equ 09Dh ;# ">
"2000
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 2000: __asm("ADRESL equ 09Eh");
[; <" ADRESL equ 09Eh ;# ">
"2007
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 2007: __asm("ADCON1 equ 09Fh");
[; <" ADCON1 equ 09Fh ;# ">
"2066
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 2066: __asm("EEDATA equ 010Ch");
[; <" EEDATA equ 010Ch ;# ">
"2073
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 2073: __asm("EEADR equ 010Dh");
[; <" EEADR equ 010Dh ;# ">
"2080
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 2080: __asm("EEDATH equ 010Eh");
[; <" EEDATH equ 010Eh ;# ">
"2087
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 2087: __asm("EEADRH equ 010Fh");
[; <" EEADRH equ 010Fh ;# ">
"2094
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 2094: __asm("EECON1 equ 018Ch");
[; <" EECON1 equ 018Ch ;# ">
"2139
[; ;/Applications/microchip/mplabx/v6.00/packs/Microchip/PIC16Fxxx_DFP/1.3.42/xc8/pic/include/proc/pic16f876a.h: 2139: __asm("EECON2 equ 018Dh");
[; <" EECON2 equ 018Dh ;# ">
"7 ./main.h
[; ;./main.h: 7: unsigned int timerbotao1 = 0;
[v _timerbotao1 `ui ~T0 @X0 1 e ]
[i _timerbotao1
-> -> 0 `i `ui
]
"8
[; ;./main.h: 8: unsigned int timerbotao2 = 0;
[v _timerbotao2 `ui ~T0 @X0 1 e ]
[i _timerbotao2
-> -> 0 `i `ui
]
"9
[; ;./main.h: 9: unsigned char timerfimcurso = 0;
[v _timerfimcurso `uc ~T0 @X0 1 e ]
[i _timerfimcurso
-> -> 0 `i `uc
]
"10
[; ;./main.h: 10: unsigned char timerchaveNF = 0;
[v _timerchaveNF `uc ~T0 @X0 1 e ]
[i _timerchaveNF
-> -> 0 `i `uc
]
"11
[; ;./main.h: 11: unsigned char timerchaveNA = 0;
[v _timerchaveNA `uc ~T0 @X0 1 e ]
[i _timerchaveNA
-> -> 0 `i `uc
]
"12
[; ;./main.h: 12: unsigned char timerchavecopo = 0;
[v _timerchavecopo `uc ~T0 @X0 1 e ]
[i _timerchavecopo
-> -> 0 `i `uc
]
"13
[; ;./main.h: 13: unsigned int timer = 0;
[v _timer `ui ~T0 @X0 1 e ]
[i _timer
-> -> 0 `i `ui
]
"14
[; ;./main.h: 14: unsigned int timerpwm = 0;
[v _timerpwm `ui ~T0 @X0 1 e ]
[i _timerpwm
-> -> 0 `i `ui
]
"15
[; ;./main.h: 15: unsigned char timeoutRx = 0;
[v _timeoutRx `uc ~T0 @X0 1 e ]
[i _timeoutRx
-> -> 0 `i `uc
]
"16
[; ;./main.h: 16: unsigned int pwm_setado = 0;
[v _pwm_setado `ui ~T0 @X0 1 e ]
[i _pwm_setado
-> -> 0 `i `ui
]
"17
[; ;./main.h: 17: unsigned int pwm_atual = 0;
[v _pwm_atual `ui ~T0 @X0 1 e ]
[i _pwm_atual
-> -> 0 `i `ui
]
"18
[; ;./main.h: 18: unsigned char endereco = 0;
[v _endereco `uc ~T0 @X0 1 e ]
[i _endereco
-> -> 0 `i `uc
]
"19
[; ;./main.h: 19: unsigned char naoliga = 0;
[v _naoliga `uc ~T0 @X0 1 e ]
[i _naoliga
-> -> 0 `i `uc
]
"20
[; ;./main.h: 20: unsigned char naodesliga = 0;
[v _naodesliga `uc ~T0 @X0 1 e ]
[i _naodesliga
-> -> 0 `i `uc
]
"21
[; ;./main.h: 21: unsigned char sincronismo = 0;
[v _sincronismo `uc ~T0 @X0 1 e ]
[i _sincronismo
-> -> 0 `i `uc
]
"22
[; ;./main.h: 22: unsigned char pecaOK = 0;
[v _pecaOK `uc ~T0 @X0 1 e ]
[i _pecaOK
-> -> 0 `i `uc
]
"23
[; ;./main.h: 23: unsigned char countFailRx = 0;
[v _countFailRx `uc ~T0 @X0 1 e ]
[i _countFailRx
-> -> 0 `i `uc
]
"24
[; ;./main.h: 24: unsigned char addressFail = 0;
[v _addressFail `uc ~T0 @X0 1 e ]
[i _addressFail
-> -> 0 `i `uc
]
"25
[; ;./main.h: 25: unsigned char ciclos = 0;
[v _ciclos `uc ~T0 @X0 1 e ]
[i _ciclos
-> -> 0 `i `uc
]
"34
[; ;./main.h: 34: }comunicacao;
[v _comunicacao `S87 ~T0 @X0 1 e ]
"52
[; ;./main.h: 52: }escravo;
[v _escravo `S89 ~T0 @X0 1 e ]
"67
[; ;./main.h: 67: }estado;
[v _estado `S91 ~T0 @X0 1 e ]
"92
[; ;./main.h: 92: } estagio = INTERROMPIDO;
[v _estagio `E851 ~T0 @X0 1 s ]
[i _estagio
. `E851 0
]
[v $root$_main `(v ~T0 @X0 0 e ]
"17 main.c
[; ;main.c: 17: void main(void)
[v _main `(v ~T0 @X0 1 ef ]
"18
[; ;main.c: 18: {
{
[e :U _main ]
[f ]
"19
[; ;main.c: 19:     PinManager_Initialize();
[e ( _PinManager_Initialize ..  ]
"20
[; ;main.c: 20:     PWM_Initialize();
[e ( _PWM_Initialize ..  ]
"21
[; ;main.c: 21:     TMR0_Initialize();
[e ( _TMR0_Initialize ..  ]
"22
[; ;main.c: 22:     USART_Initialize();
[e ( _USART_Initialize ..  ]
"23
[; ;main.c: 23:     Interrupt_Enable();
[e ( _Interrupt_Enable ..  ]
"25
[; ;main.c: 25:     PR2 = 0xFF;
[e = _PR2 -> -> 255 `i `uc ]
"26
[; ;main.c: 26:     T2CON = 0b00000111;
[e = _T2CON -> -> 7 `i `uc ]
"28
[; ;main.c: 28:     estagio = INTERROMPIDO;
[e = _estagio . `E851 0 ]
"29
[; ;main.c: 29:     estado.botao1 = 0;
[e = . _estado 0 -> -> 0 `i `uc ]
"30
[; ;main.c: 30:     estado.botao2 = 0;
[e = . _estado 1 -> -> 0 `i `uc ]
"31
[; ;main.c: 31:     estado.fimcurso = 0;
[e = . _estado 2 -> -> 0 `i `uc ]
"32
[; ;main.c: 32:     estado.chaveNF = 0;
[e = . _estado 3 -> -> 0 `i `uc ]
"33
[; ;main.c: 33:     estado.chaveNA = 0;
[e = . _estado 4 -> -> 0 `i `uc ]
"34
[; ;main.c: 34:     estado.chavecopo = 0;
[e = . _estado 5 -> -> 0 `i `uc ]
"35
[; ;main.c: 35:     timerbotao1 = 0;
[e = _timerbotao1 -> -> 0 `i `ui ]
"36
[; ;main.c: 36:     timerbotao2 = 0;
[e = _timerbotao2 -> -> 0 `i `ui ]
"37
[; ;main.c: 37:     timerfimcurso = 0;
[e = _timerfimcurso -> -> 0 `i `uc ]
"38
[; ;main.c: 38:     timerchaveNF = 0;
[e = _timerchaveNF -> -> 0 `i `uc ]
"39
[; ;main.c: 39:     timerchaveNA = 0;
[e = _timerchaveNA -> -> 0 `i `uc ]
"40
[; ;main.c: 40:     timerchavecopo = 0;
[e = _timerchavecopo -> -> 0 `i `uc ]
"41
[; ;main.c: 41:     timerpwm = 0;
[e = _timerpwm -> -> 0 `i `ui ]
"42
[; ;main.c: 42:     pwm_setado = 0;
[e = _pwm_setado -> -> 0 `i `ui ]
"44
[; ;main.c: 44:     while(1)
[e :U 94 ]
"45
[; ;main.c: 45:     {
{
"46
[; ;main.c: 46:         __asm("clrwdt");
[; <" clrwdt ;# ">
"48
[; ;main.c: 48:         if(PORTBbits.RB0 == 0)
[e $ ! == -> . . _PORTBbits 0 0 `i -> 0 `i 96  ]
"49
[; ;main.c: 49:         {
{
"50
[; ;main.c: 50:             if(estado.botao1 == 0)
[e $ ! == -> . _estado 0 `i -> 0 `i 97  ]
"51
[; ;main.c: 51:             {
{
"52
[; ;main.c: 52:                 if(timerbotao1 > 100)
[e $ ! > _timerbotao1 -> -> 100 `i `ui 98  ]
"53
[; ;main.c: 53:                     estado.botao1 = 1;
[e = . _estado 0 -> -> 1 `i `uc ]
[e :U 98 ]
"54
[; ;main.c: 54:             }
}
[e :U 97 ]
"55
[; ;main.c: 55:         }
}
[e $U 99  ]
"56
[; ;main.c: 56:         else
[e :U 96 ]
"57
[; ;main.c: 57:         {
{
"58
[; ;main.c: 58:             timerbotao1 = 0;
[e = _timerbotao1 -> -> 0 `i `ui ]
"59
[; ;main.c: 59:             estado.botao1 = 0;
[e = . _estado 0 -> -> 0 `i `uc ]
"60
[; ;main.c: 60:         }
}
[e :U 99 ]
"62
[; ;main.c: 62:         if(PORTBbits.RB1 == 0)
[e $ ! == -> . . _PORTBbits 0 1 `i -> 0 `i 100  ]
"63
[; ;main.c: 63:         {
{
"64
[; ;main.c: 64:             if(estado.botao2 == 0)
[e $ ! == -> . _estado 1 `i -> 0 `i 101  ]
"65
[; ;main.c: 65:             {
{
"66
[; ;main.c: 66:                 if(timerbotao2 > 100)
[e $ ! > _timerbotao2 -> -> 100 `i `ui 102  ]
"67
[; ;main.c: 67:                     estado.botao2 = 1;
[e = . _estado 1 -> -> 1 `i `uc ]
[e :U 102 ]
"68
[; ;main.c: 68:             }
}
[e :U 101 ]
"69
[; ;main.c: 69:         }
}
[e $U 103  ]
"70
[; ;main.c: 70:         else
[e :U 100 ]
"71
[; ;main.c: 71:         {
{
"72
[; ;main.c: 72:             timerbotao2 = 0;
[e = _timerbotao2 -> -> 0 `i `ui ]
"73
[; ;main.c: 73:             estado.botao2 = 0;
[e = . _estado 1 -> -> 0 `i `uc ]
"74
[; ;main.c: 74:         }
}
[e :U 103 ]
"76
[; ;main.c: 76:         if(PORTBbits.RB2 == 0)
[e $ ! == -> . . _PORTBbits 0 2 `i -> 0 `i 104  ]
"77
[; ;main.c: 77:         {
{
"78
[; ;main.c: 78:             if(estado.fimcurso == 0)
[e $ ! == -> . _estado 2 `i -> 0 `i 105  ]
"79
[; ;main.c: 79:             {
{
"80
[; ;main.c: 80:                 if(timerfimcurso > 100)
[e $ ! > -> _timerfimcurso `i -> 100 `i 106  ]
"81
[; ;main.c: 81:                     estado.fimcurso = 1;
[e = . _estado 2 -> -> 1 `i `uc ]
[e :U 106 ]
"82
[; ;main.c: 82:             }
}
[e :U 105 ]
"83
[; ;main.c: 83:         }
}
[e $U 107  ]
"84
[; ;main.c: 84:         else
[e :U 104 ]
"85
[; ;main.c: 85:         {
{
"86
[; ;main.c: 86:             timerfimcurso = 0;
[e = _timerfimcurso -> -> 0 `i `uc ]
"87
[; ;main.c: 87:             estado.fimcurso = 0;
[e = . _estado 2 -> -> 0 `i `uc ]
"88
[; ;main.c: 88:             if(estado.testando == 1)
[e $ ! == -> . _estado 6 `i -> 1 `i 108  ]
"89
[; ;main.c: 89:             {
{
"90
[; ;main.c: 90:                 estagio = INTERROMPIDO;
[e = _estagio . `E851 0 ]
"91
[; ;main.c: 91:                 estado.testando = 0;
[e = . _estado 6 -> -> 0 `i `uc ]
"92
[; ;main.c: 92:                 comunicacao.endereco = 0x0F;
[e = . . _comunicacao 1 0 -> -> 15 `i `uc ]
"93
[; ;main.c: 93:                 comunicacao.resposta = 0x00;
[e = . . _comunicacao 1 1 -> -> 0 `i `uc ]
"94
[; ;main.c: 94:                 USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"95
[; ;main.c: 95:             }
}
[e :U 108 ]
"96
[; ;main.c: 96:         }
}
[e :U 107 ]
"98
[; ;main.c: 98:         if(PORTBbits.RB3 == 0)
[e $ ! == -> . . _PORTBbits 0 3 `i -> 0 `i 109  ]
"99
[; ;main.c: 99:         {
{
"100
[; ;main.c: 100:             if(estado.chaveNF == 0)
[e $ ! == -> . _estado 3 `i -> 0 `i 110  ]
"101
[; ;main.c: 101:             {
{
"102
[; ;main.c: 102:                 if(timerchaveNF > 100)
[e $ ! > -> _timerchaveNF `i -> 100 `i 111  ]
"103
[; ;main.c: 103:                 {
{
"104
[; ;main.c: 104:                     estado.chaveNF = 1;
[e = . _estado 3 -> -> 1 `i `uc ]
"105
[; ;main.c: 105:                     PORTCbits.RC0 = 1;
[e = . . _PORTCbits 0 0 -> -> 1 `i `uc ]
"106
[; ;main.c: 106:                 }
}
[e :U 111 ]
"107
[; ;main.c: 107:             }
}
[e :U 110 ]
"108
[; ;main.c: 108:         }
}
[e $U 112  ]
"109
[; ;main.c: 109:         else
[e :U 109 ]
"110
[; ;main.c: 110:         {
{
"111
[; ;main.c: 111:             timerchaveNF = 0;
[e = _timerchaveNF -> -> 0 `i `uc ]
"112
[; ;main.c: 112:             estado.chaveNF = 0;
[e = . _estado 3 -> -> 0 `i `uc ]
"113
[; ;main.c: 113:             PORTCbits.RC0 = 0;
[e = . . _PORTCbits 0 0 -> -> 0 `i `uc ]
"114
[; ;main.c: 114:         }
}
[e :U 112 ]
"116
[; ;main.c: 116:         if(PORTBbits.RB4 == 0)
[e $ ! == -> . . _PORTBbits 0 4 `i -> 0 `i 113  ]
"117
[; ;main.c: 117:         {
{
"118
[; ;main.c: 118:             if(estado.chaveNA == 0)
[e $ ! == -> . _estado 4 `i -> 0 `i 114  ]
"119
[; ;main.c: 119:             {
{
"120
[; ;main.c: 120:                 if(timerchaveNA > 100)
[e $ ! > -> _timerchaveNA `i -> 100 `i 115  ]
"121
[; ;main.c: 121:                 {
{
"122
[; ;main.c: 122:                     estado.chaveNA = 1;
[e = . _estado 4 -> -> 1 `i `uc ]
"123
[; ;main.c: 123:                     PORTCbits.RC1 = 1;
[e = . . _PORTCbits 0 1 -> -> 1 `i `uc ]
"124
[; ;main.c: 124:                 }
}
[e :U 115 ]
"125
[; ;main.c: 125:             }
}
[e :U 114 ]
"126
[; ;main.c: 126:         }
}
[e $U 116  ]
"127
[; ;main.c: 127:         else
[e :U 113 ]
"128
[; ;main.c: 128:         {
{
"129
[; ;main.c: 129:             timerchaveNA = 0;
[e = _timerchaveNA -> -> 0 `i `uc ]
"130
[; ;main.c: 130:             estado.chaveNA = 0;
[e = . _estado 4 -> -> 0 `i `uc ]
"131
[; ;main.c: 131:             PORTCbits.RC1 = 0;
[e = . . _PORTCbits 0 1 -> -> 0 `i `uc ]
"132
[; ;main.c: 132:         }
}
[e :U 116 ]
"134
[; ;main.c: 134:         if(PORTBbits.RB5 == 0)
[e $ ! == -> . . _PORTBbits 0 5 `i -> 0 `i 117  ]
"135
[; ;main.c: 135:         {
{
"136
[; ;main.c: 136:             if(estado.chavecopo == 0)
[e $ ! == -> . _estado 5 `i -> 0 `i 118  ]
"137
[; ;main.c: 137:             {
{
"138
[; ;main.c: 138:                 if(timerchavecopo > 100)
[e $ ! > -> _timerchavecopo `i -> 100 `i 119  ]
"139
[; ;main.c: 139:                     estado.chavecopo = 1;
[e = . _estado 5 -> -> 1 `i `uc ]
[e :U 119 ]
"140
[; ;main.c: 140:             }
}
[e :U 118 ]
"141
[; ;main.c: 141:         }
}
[e $U 120  ]
"142
[; ;main.c: 142:         else
[e :U 117 ]
"143
[; ;main.c: 143:         {
{
"144
[; ;main.c: 144:             timerchavecopo = 0;
[e = _timerchavecopo -> -> 0 `i `uc ]
"145
[; ;main.c: 145:             estado.chavecopo = 0;
[e = . _estado 5 -> -> 0 `i `uc ]
"146
[; ;main.c: 146:         }
}
[e :U 120 ]
"148
[; ;main.c: 148:         if(pwm_setado == 105)
[e $ ! == _pwm_setado -> -> 105 `i `ui 121  ]
"149
[; ;main.c: 149:         {
{
"150
[; ;main.c: 150:             if(pwm_atual == 0)
[e $ ! == _pwm_atual -> -> 0 `i `ui 122  ]
"151
[; ;main.c: 151:             {
{
"152
[; ;main.c: 152:                 PORTCbits.RC2 = 1;
[e = . . _PORTCbits 0 2 -> -> 1 `i `uc ]
"153
[; ;main.c: 153:                 pwm_atual++;
[e ++ _pwm_atual -> -> 1 `i `ui ]
"154
[; ;main.c: 154:             }
}
[e $U 123  ]
"155
[; ;main.c: 155:             else
[e :U 122 ]
"156
[; ;main.c: 156:             {
{
"157
[; ;main.c: 157:                 if(pwm_atual == 105)
[e $ ! == _pwm_atual -> -> 105 `i `ui 124  ]
"158
[; ;main.c: 158:                 {
{
"159
[; ;main.c: 159:                     CCP1CON = 0b00001111;
[e = _CCP1CON -> -> 15 `i `uc ]
"160
[; ;main.c: 160:                     PWM_LoadDutyValue(105);
[e ( _PWM_LoadDutyValue (1 -> -> 105 `i `ui ]
"161
[; ;main.c: 161:                 }
}
[e :U 124 ]
"162
[; ;main.c: 162:             }
}
[e :U 123 ]
"163
[; ;main.c: 163:         }
}
[e :U 121 ]
"165
[; ;main.c: 165:         if(pwm_setado == 170)
[e $ ! == _pwm_setado -> -> 170 `i `ui 125  ]
"166
[; ;main.c: 166:         {
{
"167
[; ;main.c: 167:             if(pwm_atual == 0)
[e $ ! == _pwm_atual -> -> 0 `i `ui 126  ]
"168
[; ;main.c: 168:             {
{
"169
[; ;main.c: 169:                 PORTCbits.RC2 = 1;
[e = . . _PORTCbits 0 2 -> -> 1 `i `uc ]
"170
[; ;main.c: 170:                 pwm_atual++;
[e ++ _pwm_atual -> -> 1 `i `ui ]
"171
[; ;main.c: 171:             }
}
[e $U 127  ]
"172
[; ;main.c: 172:             else
[e :U 126 ]
"173
[; ;main.c: 173:             {
{
"174
[; ;main.c: 174:                 if(pwm_atual == 170)
[e $ ! == _pwm_atual -> -> 170 `i `ui 128  ]
"175
[; ;main.c: 175:                 {
{
"176
[; ;main.c: 176:                     CCP1CON = 0b00001111;
[e = _CCP1CON -> -> 15 `i `uc ]
"177
[; ;main.c: 177:                     PWM_LoadDutyValue(170);
[e ( _PWM_LoadDutyValue (1 -> -> 170 `i `ui ]
"178
[; ;main.c: 178:                 }
}
[e :U 128 ]
"179
[; ;main.c: 179:             }
}
[e :U 127 ]
"180
[; ;main.c: 180:         }
}
[e :U 125 ]
"182
[; ;main.c: 182:         if(pwm_setado == 0)
[e $ ! == _pwm_setado -> -> 0 `i `ui 129  ]
"183
[; ;main.c: 183:         {
{
"184
[; ;main.c: 184:             CCP1CON = 0b00000000;
[e = _CCP1CON -> -> 0 `i `uc ]
"185
[; ;main.c: 185:             PORTCbits.RC2 = 0;
[e = . . _PORTCbits 0 2 -> -> 0 `i `uc ]
"186
[; ;main.c: 186:             pwm_atual = 0;
[e = _pwm_atual -> -> 0 `i `ui ]
"187
[; ;main.c: 187:         }
}
[e :U 129 ]
"189
[; ;main.c: 189:         if(timerpwm > 10)
[e $ ! > _timerpwm -> -> 10 `i `ui 130  ]
"190
[; ;main.c: 190:         {
{
"191
[; ;main.c: 191:             timerpwm = 0;
[e = _timerpwm -> -> 0 `i `ui ]
"192
[; ;main.c: 192:             if(pwm_atual != pwm_setado)
[e $ ! != _pwm_atual _pwm_setado 131  ]
"193
[; ;main.c: 193:             {
{
"194
[; ;main.c: 194:                 if(pwm_atual < pwm_setado)
[e $ ! < _pwm_atual _pwm_setado 132  ]
"195
[; ;main.c: 195:                 {
{
"196
[; ;main.c: 196:                     if(pwm_atual < 1000)
[e $ ! < _pwm_atual -> -> 1000 `i `ui 133  ]
"197
[; ;main.c: 197:                         pwm_atual++;
[e ++ _pwm_atual -> -> 1 `i `ui ]
[e :U 133 ]
"198
[; ;main.c: 198:                     PWM_LoadDutyValue(pwm_atual);
[e ( _PWM_LoadDutyValue (1 _pwm_atual ]
"199
[; ;main.c: 199:                 }
}
[e $U 134  ]
"200
[; ;main.c: 200:                 else
[e :U 132 ]
"201
[; ;main.c: 201:                 {
{
"202
[; ;main.c: 202:                     if(pwm_atual > 0)
[e $ ! > _pwm_atual -> -> 0 `i `ui 135  ]
"203
[; ;main.c: 203:                         pwm_atual--;
[e -- _pwm_atual -> -> 1 `i `ui ]
[e :U 135 ]
"204
[; ;main.c: 204:                     PWM_LoadDutyValue(pwm_atual);
[e ( _PWM_LoadDutyValue (1 _pwm_atual ]
"205
[; ;main.c: 205:                 }
}
[e :U 134 ]
"206
[; ;main.c: 206:             }
}
[e :U 131 ]
"207
[; ;main.c: 207:         }
}
[e :U 130 ]
"209
[; ;main.c: 209:         switch(estagio)
[e $U 137  ]
"210
[; ;main.c: 210:         {
{
"211
[; ;main.c: 211:             case INTERROMPIDO:
[e :U 138 ]
"212
[; ;main.c: 212:             {
{
"213
[; ;main.c: 213:                 if(timer < 500)
[e $ ! < _timer -> -> 500 `i `ui 139  ]
"214
[; ;main.c: 214:                 {
{
"215
[; ;main.c: 215:                     PORTAbits.RA1 = 1;
[e = . . _PORTAbits 0 1 -> -> 1 `i `uc ]
"216
[; ;main.c: 216:                     PORTAbits.RA3 = 1;
[e = . . _PORTAbits 0 3 -> -> 1 `i `uc ]
"217
[; ;main.c: 217:                     PORTAbits.RA2 = 1;
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
"218
[; ;main.c: 218:                 }
}
[e $U 140  ]
"219
[; ;main.c: 219:                 else
[e :U 139 ]
"220
[; ;main.c: 220:                 {
{
"221
[; ;main.c: 221:                     PORTAbits.RA1 = 0;
[e = . . _PORTAbits 0 1 -> -> 0 `i `uc ]
"222
[; ;main.c: 222:                     PORTAbits.RA3 = 0;
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
"223
[; ;main.c: 223:                     PORTAbits.RA2 = 0;
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
"224
[; ;main.c: 224:                     if(timer > (500*2))
[e $ ! > _timer -> * -> 500 `i -> 2 `i `ui 141  ]
"225
[; ;main.c: 225:                         timer = 0;
[e = _timer -> -> 0 `i `ui ]
[e :U 141 ]
"226
[; ;main.c: 226:                 }
}
[e :U 140 ]
"227
[; ;main.c: 227:                 pwm_setado = 0;
[e = _pwm_setado -> -> 0 `i `ui ]
"228
[; ;main.c: 228:                 PORTCbits.RC5 = 0;
[e = . . _PORTCbits 0 5 -> -> 0 `i `uc ]
"229
[; ;main.c: 229:                 PORTAbits.RA5 = 0;
[e = . . _PORTAbits 0 5 -> -> 0 `i `uc ]
"230
[; ;main.c: 230:                 PORTCbits.RC4 = 0;
[e = . . _PORTCbits 0 4 -> -> 0 `i `uc ]
"231
[; ;main.c: 231:                 if((estado.botao1 == 1) && (estado.botao2 == 1))
[e $ ! && == -> . _estado 0 `i -> 1 `i == -> . _estado 1 `i -> 1 `i 142  ]
"232
[; ;main.c: 232:                     estagio = TESTE_BOTOES;
[e = _estagio . `E851 1 ]
[e :U 142 ]
"233
[; ;main.c: 233:             }
}
"234
[; ;main.c: 234:             break;
[e $U 136  ]
"236
[; ;main.c: 236:             case TESTE_BOTOES:
[e :U 143 ]
"237
[; ;main.c: 237:             {
{
"238
[; ;main.c: 238:                 if((estado.botao1 == 1) && (estado.botao2 == 1))
[e $ ! && == -> . _estado 0 `i -> 1 `i == -> . _estado 1 `i -> 1 `i 144  ]
"239
[; ;main.c: 239:                 {
{
"240
[; ;main.c: 240:                     if((timerbotao1 < 500) && (timerbotao2 < 500))
[e $ ! && < _timerbotao1 -> -> 500 `i `ui < _timerbotao2 -> -> 500 `i `ui 145  ]
"241
[; ;main.c: 241:                         estagio = INICIA_TESTE;
[e = _estagio . `E851 2 ]
[e :U 145 ]
"242
[; ;main.c: 242:                 }
}
[e :U 144 ]
"243
[; ;main.c: 243:                 if(estado.falha == 1)
[e $ ! == -> . _estado 8 `i -> 1 `i 146  ]
"244
[; ;main.c: 244:                 {
{
"245
[; ;main.c: 245:                     if(addressFail > 0)
[e $ ! > -> _addressFail `i -> 0 `i 147  ]
"246
[; ;main.c: 246:                     {
{
"247
[; ;main.c: 247:                         if(timer < 500)
[e $ ! < _timer -> -> 500 `i `ui 148  ]
"248
[; ;main.c: 248:                             PORTAbits.RA1 = 1;
[e = . . _PORTAbits 0 1 -> -> 1 `i `uc ]
[e $U 149  ]
"249
[; ;main.c: 249:                         else
[e :U 148 ]
"250
[; ;main.c: 250:                             PORTAbits.RA1 = 0;
[e = . . _PORTAbits 0 1 -> -> 0 `i `uc ]
[e :U 149 ]
"251
[; ;main.c: 251:                         if(timer > (500*2))
[e $ ! > _timer -> * -> 500 `i -> 2 `i `ui 150  ]
"252
[; ;main.c: 252:                         {
{
"253
[; ;main.c: 253:                             addressFail--;
[e -- _addressFail -> -> 1 `i `uc ]
"254
[; ;main.c: 254:                             timer = 0;
[e = _timer -> -> 0 `i `ui ]
"255
[; ;main.c: 255:                         }
}
[e :U 150 ]
"256
[; ;main.c: 256:                     }
}
[e $U 151  ]
"257
[; ;main.c: 257:                     else
[e :U 147 ]
"258
[; ;main.c: 258:                         PORTAbits.RA1 = 1;
[e = . . _PORTAbits 0 1 -> -> 1 `i `uc ]
[e :U 151 ]
"259
[; ;main.c: 259:                 }
}
[e :U 146 ]
"260
[; ;main.c: 260:             }
}
"261
[; ;main.c: 261:             break;
[e $U 136  ]
"263
[; ;main.c: 263:             case INICIA_TESTE:
[e :U 152 ]
"264
[; ;main.c: 264:             {
{
"265
[; ;main.c: 265:                 PORTAbits.RA1 = 0;
[e = . . _PORTAbits 0 1 -> -> 0 `i `uc ]
"266
[; ;main.c: 266:                 PORTAbits.RA3 = 0;
[e = . . _PORTAbits 0 3 -> -> 0 `i `uc ]
"267
[; ;main.c: 267:                 PORTAbits.RA2 = 1;
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
"268
[; ;main.c: 268:                 PORTAbits.RA0 = 0;
[e = . . _PORTAbits 0 0 -> -> 0 `i `uc ]
"269
[; ;main.c: 269:                 PORTAbits.RA5 = 1;
[e = . . _PORTAbits 0 5 -> -> 1 `i `uc ]
"270
[; ;main.c: 270:                 PORTCbits.RC4 = 1;
[e = . . _PORTCbits 0 4 -> -> 1 `i `uc ]
"271
[; ;main.c: 271:                 ciclos = 1;
[e = _ciclos -> -> 1 `i `uc ]
"272
[; ;main.c: 272:                 estado.reteste = 0;
[e = . _estado 7 -> -> 0 `i `uc ]
"273
[; ;main.c: 273:                 estado.falha = 0;
[e = . _estado 8 -> -> 0 `i `uc ]
"274
[; ;main.c: 274:                 endereco = 0;
[e = _endereco -> -> 0 `i `uc ]
"275
[; ;main.c: 275:                 escravo.byte = 0;
[e = . _escravo 0 -> -> 0 `i `ui ]
"276
[; ;main.c: 276:                 timer = 0;
[e = _timer -> -> 0 `i `ui ]
"277
[; ;main.c: 277:                 naoliga = 0;
[e = _naoliga -> -> 0 `i `uc ]
"278
[; ;main.c: 278:                 naodesliga = 0;
[e = _naodesliga -> -> 0 `i `uc ]
"279
[; ;main.c: 279:                 sincronismo = 0;
[e = _sincronismo -> -> 0 `i `uc ]
"280
[; ;main.c: 280:                 pecaOK = 0;
[e = _pecaOK -> -> 0 `i `uc ]
"281
[; ;main.c: 281:                 addressFail = 0;
[e = _addressFail -> -> 0 `i `uc ]
"282
[; ;main.c: 282:                 estagio = TESTE_TAMPA_FECHADA;
[e = _estagio . `E851 3 ]
"283
[; ;main.c: 283:             }
}
"284
[; ;main.c: 284:             break;
[e $U 136  ]
"286
[; ;main.c: 286:             case TESTE_TAMPA_FECHADA:
[e :U 153 ]
"287
[; ;main.c: 287:             {
{
"288
[; ;main.c: 288:                 if(timer > 5000)
[e $ ! > _timer -> -> 5000 `i `ui 154  ]
"289
[; ;main.c: 289:                     estagio = FALHA_FIM_CURSO;
[e = _estagio . `E851 17 ]
[e $U 155  ]
"290
[; ;main.c: 290:                 else
[e :U 154 ]
"291
[; ;main.c: 291:                 {
{
"292
[; ;main.c: 292:                     if(estado.fimcurso == 1)
[e $ ! == -> . _estado 2 `i -> 1 `i 156  ]
"293
[; ;main.c: 293:                     {
{
"294
[; ;main.c: 294:                         timer = 0;
[e = _timer -> -> 0 `i `ui ]
"295
[; ;main.c: 295:                         estagio = ALIMENTA_PLACA;
[e = _estagio . `E851 4 ]
"296
[; ;main.c: 296:                     }
}
[e :U 156 ]
"297
[; ;main.c: 297:                 }
}
[e :U 155 ]
"298
[; ;main.c: 298:             }
}
"299
[; ;main.c: 299:             break;
[e $U 136  ]
"301
[; ;main.c: 301:             case ALIMENTA_PLACA:
[e :U 157 ]
"302
[; ;main.c: 302:             {
{
"303
[; ;main.c: 303:                 estado.testando = 1;
[e = . _estado 6 -> -> 1 `i `uc ]
"304
[; ;main.c: 304:                 if(estado.chaveNA == 1)
[e $ ! == -> . _estado 4 `i -> 1 `i 158  ]
"305
[; ;main.c: 305:                     pwm_setado = 0;
[e = _pwm_setado -> -> 0 `i `ui ]
[e $U 159  ]
"306
[; ;main.c: 306:                 else
[e :U 158 ]
"307
[; ;main.c: 307:                 {
{
"308
[; ;main.c: 308:                     if(estado.chavecopo == 1)
[e $ ! == -> . _estado 5 `i -> 1 `i 160  ]
"309
[; ;main.c: 309:                         pwm_setado = 170;
[e = _pwm_setado -> -> 170 `i `ui ]
[e $U 161  ]
"310
[; ;main.c: 310:                     else
[e :U 160 ]
"311
[; ;main.c: 311:                         pwm_setado = 105;
[e = _pwm_setado -> -> 105 `i `ui ]
[e :U 161 ]
"312
[; ;main.c: 312:                 }
}
[e :U 159 ]
"313
[; ;main.c: 313:                 if(timer > 2000)
[e $ ! > _timer -> -> 2000 `i `ui 162  ]
"314
[; ;main.c: 314:                 {
{
"315
[; ;main.c: 315:                     PORTCbits.RC5 = 1;
[e = . . _PORTCbits 0 5 -> -> 1 `i `uc ]
"316
[; ;main.c: 316:                     comunicacao.endereco = 0x0F;
[e = . . _comunicacao 1 0 -> -> 15 `i `uc ]
"317
[; ;main.c: 317:                     if(estado.chaveNF == 1)
[e $ ! == -> . _estado 3 `i -> 1 `i 163  ]
"318
[; ;main.c: 318:                         comunicacao.resposta = 0x09;
[e = . . _comunicacao 1 1 -> -> 9 `i `uc ]
[e $U 164  ]
"319
[; ;main.c: 319:                     else
[e :U 163 ]
"320
[; ;main.c: 320:                     {
{
"321
[; ;main.c: 321:                         if(estado.chaveNA == 1)
[e $ ! == -> . _estado 4 `i -> 1 `i 165  ]
"322
[; ;main.c: 322:                             comunicacao.resposta = 0x05;
[e = . . _comunicacao 1 1 -> -> 5 `i `uc ]
[e $U 166  ]
"323
[; ;main.c: 323:                         else
[e :U 165 ]
"324
[; ;main.c: 324:                             comunicacao.resposta = 0x03;
[e = . . _comunicacao 1 1 -> -> 3 `i `uc ]
[e :U 166 ]
"325
[; ;main.c: 325:                     }
}
[e :U 164 ]
"326
[; ;main.c: 326:                     USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"327
[; ;main.c: 327:                     timer = 0;
[e = _timer -> -> 0 `i `ui ]
"328
[; ;main.c: 328:                     estagio = ESTABILIZACAO;
[e = _estagio . `E851 5 ]
"329
[; ;main.c: 329:                 }
}
[e :U 162 ]
"330
[; ;main.c: 330:             }
}
"331
[; ;main.c: 331:             break;
[e $U 136  ]
"333
[; ;main.c: 333:             case ESTABILIZACAO:
[e :U 167 ]
"334
[; ;main.c: 334:             {
{
"335
[; ;main.c: 335:                 if(timer > 5000)
[e $ ! > _timer -> -> 5000 `i `ui 168  ]
"336
[; ;main.c: 336:                     estagio = TESTE_LIGA;
[e = _estagio . `E851 6 ]
[e :U 168 ]
"338
[; ;main.c: 338:                 if(USART_RX_Ready() == 0)
[e $ ! == -> ( _USART_RX_Ready ..  `i -> 0 `i 169  ]
"339
[; ;main.c: 339:                     timeoutRx = 0;
[e = _timeoutRx -> -> 0 `i `uc ]
[e $U 170  ]
"340
[; ;main.c: 340:                 else
[e :U 169 ]
"341
[; ;main.c: 341:                 {
{
"342
[; ;main.c: 342:                     if(timeoutRx > 80)
[e $ ! > -> _timeoutRx `i -> 80 `i 171  ]
"343
[; ;main.c: 343:                     {
{
"344
[; ;main.c: 344:                         USART_RX_Clear_Buffer();
[e ( _USART_RX_Clear_Buffer ..  ]
"345
[; ;main.c: 345:                         timeoutRx = 0;
[e = _timeoutRx -> -> 0 `i `uc ]
"346
[; ;main.c: 346:                     }
}
[e :U 171 ]
"347
[; ;main.c: 347:                 }
}
[e :U 170 ]
"349
[; ;main.c: 349:                 if(USART_RX_Ready() == 1)
[e $ ! == -> ( _USART_RX_Ready ..  `i -> 1 `i 172  ]
"350
[; ;main.c: 350:                 {
{
"351
[; ;main.c: 351:                     comunicacao.byte = USART_Read();
[e = . _comunicacao 0 ( _USART_Read ..  ]
"352
[; ;main.c: 352:                     if(comunicacao.endereco == 0x00)
[e $ ! == -> . . _comunicacao 1 0 `i -> 0 `i 173  ]
"353
[; ;main.c: 353:                     {
{
"354
[; ;main.c: 354:                         if(comunicacao.resposta == 0x0F)
[e $ ! == -> . . _comunicacao 1 1 `i -> 15 `i 174  ]
"355
[; ;main.c: 355:                         {
{
"356
[; ;main.c: 356:                             estagio = FALHA;
[e = _estagio . `E851 18 ]
"357
[; ;main.c: 357:                             estado.testando = 0;
[e = . _estado 6 -> -> 0 `i `uc ]
"358
[; ;main.c: 358:                             comunicacao.endereco = 0x0F;
[e = . . _comunicacao 1 0 -> -> 15 `i `uc ]
"359
[; ;main.c: 359:                             comunicacao.resposta = 0x00;
[e = . . _comunicacao 1 1 -> -> 0 `i `uc ]
"360
[; ;main.c: 360:                             USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"361
[; ;main.c: 361:                         }
}
[e :U 174 ]
"362
[; ;main.c: 362:                     }
}
[e :U 173 ]
"363
[; ;main.c: 363:                 }
}
[e :U 172 ]
"364
[; ;main.c: 364:             }
}
"365
[; ;main.c: 365:             break;
[e $U 136  ]
"367
[; ;main.c: 367:             case TESTE_LIGA:
[e :U 175 ]
"368
[; ;main.c: 368:             {
{
"369
[; ;main.c: 369:                 if(estado.chaveNA == 1)
[e $ ! == -> . _estado 4 `i -> 1 `i 176  ]
"370
[; ;main.c: 370:                     pwm_setado = 105;
[e = _pwm_setado -> -> 105 `i `ui ]
[e $U 177  ]
"371
[; ;main.c: 371:                 else
[e :U 176 ]
"372
[; ;main.c: 372:                     pwm_setado = 10;
[e = _pwm_setado -> -> 10 `i `ui ]
[e :U 177 ]
"373
[; ;main.c: 373:                 timer = 0;
[e = _timer -> -> 0 `i `ui ]
"374
[; ;main.c: 374:                 estagio = AGUARDA_TEMPO_LIGA;
[e = _estagio . `E851 7 ]
"375
[; ;main.c: 375:             }
}
"376
[; ;main.c: 376:             break;
[e $U 136  ]
"378
[; ;main.c: 378:             case AGUARDA_TEMPO_LIGA:
[e :U 178 ]
"379
[; ;main.c: 379:             {
{
"380
[; ;main.c: 380:                 if((timer > 12000) || (escravo.byte == 0x03FF))
[e $ ! || > _timer -> -> 12000 `i `ui == . _escravo 0 -> -> 1023 `i `ui 179  ]
"381
[; ;main.c: 381:                 {
{
"382
[; ;main.c: 382:                     if(timer > 3000)
[e $ ! > _timer -> -> 3000 `i `ui 180  ]
"383
[; ;main.c: 383:                     {
{
"384
[; ;main.c: 384:                         escravo.byte = 0;
[e = . _escravo 0 -> -> 0 `i `ui ]
"385
[; ;main.c: 385:                         endereco = 0;
[e = _endereco -> -> 0 `i `uc ]
"386
[; ;main.c: 386:                         estagio = TESTE_DESLIGA;
[e = _estagio . `E851 10 ]
"387
[; ;main.c: 387:                     }
}
[e :U 180 ]
"388
[; ;main.c: 388:                 }
}
[e $U 181  ]
"389
[; ;main.c: 389:                 else
[e :U 179 ]
"390
[; ;main.c: 390:                     estagio = VERIFICA_PLACAS_LIGA;
[e = _estagio . `E851 8 ]
[e :U 181 ]
"391
[; ;main.c: 391:             }
}
"392
[; ;main.c: 392:             break;
[e $U 136  ]
"394
[; ;main.c: 394:             case VERIFICA_PLACAS_LIGA:
[e :U 182 ]
"395
[; ;main.c: 395:             {
{
"396
[; ;main.c: 396:                 endereco++;
[e ++ _endereco -> -> 1 `i `uc ]
"397
[; ;main.c: 397:                 if(endereco <= 10)
[e $ ! <= -> _endereco `i -> 10 `i 183  ]
"398
[; ;main.c: 398:                 {
{
"399
[; ;main.c: 399:                     timeoutRx = 0;
[e = _timeoutRx -> -> 0 `i `uc ]
"400
[; ;main.c: 400:                     USART_RX_Clear_Buffer();
[e ( _USART_RX_Clear_Buffer ..  ]
"401
[; ;main.c: 401:                     comunicacao.endereco = endereco;
[e = . . _comunicacao 1 0 _endereco ]
"402
[; ;main.c: 402:                     comunicacao.resposta = 0x0F;
[e = . . _comunicacao 1 1 -> -> 15 `i `uc ]
"403
[; ;main.c: 403:                     USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"404
[; ;main.c: 404:                     estagio = MENSAGEM_RETORNO_PLACAS_LIGA;
[e = _estagio . `E851 9 ]
"405
[; ;main.c: 405:                 }
}
[e $U 184  ]
"406
[; ;main.c: 406:                 else
[e :U 183 ]
"407
[; ;main.c: 407:                     endereco = 0;
[e = _endereco -> -> 0 `i `uc ]
[e :U 184 ]
"408
[; ;main.c: 408:             }
}
"409
[; ;main.c: 409:             break;
[e $U 136  ]
"411
[; ;main.c: 411:             case MENSAGEM_RETORNO_PLACAS_LIGA:
[e :U 185 ]
"412
[; ;main.c: 412:             {
{
"413
[; ;main.c: 413:                 if(timeoutRx > 80)
[e $ ! > -> _timeoutRx `i -> 80 `i 186  ]
"414
[; ;main.c: 414:                     estagio = AGUARDA_TEMPO_LIGA;
[e = _estagio . `E851 7 ]
[e $U 187  ]
"415
[; ;main.c: 415:                 else
[e :U 186 ]
"416
[; ;main.c: 416:                 {
{
"417
[; ;main.c: 417:                     if(USART_RX_Ready() == 1)
[e $ ! == -> ( _USART_RX_Ready ..  `i -> 1 `i 188  ]
"418
[; ;main.c: 418:                     {
{
"419
[; ;main.c: 419:                         comunicacao.byte = USART_Read();
[e = . _comunicacao 0 ( _USART_Read ..  ]
"420
[; ;main.c: 420:                         if(comunicacao.endereco == endereco)
[e $ ! == -> . . _comunicacao 1 0 `i -> _endereco `i 189  ]
"421
[; ;main.c: 421:                         {
{
"422
[; ;main.c: 422:                             if(comunicacao.resposta != 0x00)
[e $ ! != -> . . _comunicacao 1 1 `i -> 0 `i 190  ]
"423
[; ;main.c: 423:                             {
{
"424
[; ;main.c: 424:                                 switch(endereco)
[e $U 192  ]
"425
[; ;main.c: 425:                                 {
{
"426
[; ;main.c: 426:                                     case 1:
[e :U 193 ]
"427
[; ;main.c: 427:                                         escravo.endereco1 = 1;
[e = . . _escravo 1 0 -> -> 1 `i `uc ]
"428
[; ;main.c: 428:                                     break;
[e $U 191  ]
"429
[; ;main.c: 429:                                     case 2:
[e :U 194 ]
"430
[; ;main.c: 430:                                         escravo.endereco2 = 1;
[e = . . _escravo 1 1 -> -> 1 `i `uc ]
"431
[; ;main.c: 431:                                     break;
[e $U 191  ]
"432
[; ;main.c: 432:                                     case 3:
[e :U 195 ]
"433
[; ;main.c: 433:                                         escravo.endereco3 = 1;
[e = . . _escravo 1 2 -> -> 1 `i `uc ]
"434
[; ;main.c: 434:                                     break;
[e $U 191  ]
"435
[; ;main.c: 435:                                     case 4:
[e :U 196 ]
"436
[; ;main.c: 436:                                         escravo.endereco4 = 1;
[e = . . _escravo 1 3 -> -> 1 `i `uc ]
"437
[; ;main.c: 437:                                     break;
[e $U 191  ]
"438
[; ;main.c: 438:                                     case 5:
[e :U 197 ]
"439
[; ;main.c: 439:                                         escravo.endereco5 = 1;
[e = . . _escravo 1 4 -> -> 1 `i `uc ]
"440
[; ;main.c: 440:                                     break;
[e $U 191  ]
"441
[; ;main.c: 441:                                     case 6:
[e :U 198 ]
"442
[; ;main.c: 442:                                         escravo.endereco6 = 1;
[e = . . _escravo 1 5 -> -> 1 `i `uc ]
"443
[; ;main.c: 443:                                     break;
[e $U 191  ]
"444
[; ;main.c: 444:                                     case 7:
[e :U 199 ]
"445
[; ;main.c: 445:                                         escravo.endereco7 = 1;
[e = . . _escravo 1 6 -> -> 1 `i `uc ]
"446
[; ;main.c: 446:                                     break;
[e $U 191  ]
"447
[; ;main.c: 447:                                     case 8:
[e :U 200 ]
"448
[; ;main.c: 448:                                         escravo.endereco8 = 1;
[e = . . _escravo 1 7 -> -> 1 `i `uc ]
"449
[; ;main.c: 449:                                     break;
[e $U 191  ]
"450
[; ;main.c: 450:                                     case 9:
[e :U 201 ]
"451
[; ;main.c: 451:                                         escravo.endereco9 = 1;
[e = . . _escravo 1 8 -> -> 1 `i `uc ]
"452
[; ;main.c: 452:                                     break;
[e $U 191  ]
"453
[; ;main.c: 453:                                     case 10:
[e :U 202 ]
"454
[; ;main.c: 454:                                         escravo.endereco10 = 1;
[e = . . _escravo 1 9 -> -> 1 `i `uc ]
"455
[; ;main.c: 455:                                     break;
[e $U 191  ]
"456
[; ;main.c: 456:                                 }
}
[e $U 191  ]
[e :U 192 ]
[e [\ -> _endereco `i , $ -> 1 `i 193
 , $ -> 2 `i 194
 , $ -> 3 `i 195
 , $ -> 4 `i 196
 , $ -> 5 `i 197
 , $ -> 6 `i 198
 , $ -> 7 `i 199
 , $ -> 8 `i 200
 , $ -> 9 `i 201
 , $ -> 10 `i 202
 191 ]
[e :U 191 ]
"457
[; ;main.c: 457:                             }
}
[e :U 190 ]
"458
[; ;main.c: 458:                         }
}
[e :U 189 ]
"459
[; ;main.c: 459:                         estagio = AGUARDA_TEMPO_LIGA;
[e = _estagio . `E851 7 ]
"460
[; ;main.c: 460:                     }
}
[e :U 188 ]
"461
[; ;main.c: 461:                 }
}
[e :U 187 ]
"462
[; ;main.c: 462:             }
}
"463
[; ;main.c: 463:             break;
[e $U 136  ]
"465
[; ;main.c: 465:             case TESTE_DESLIGA:
[e :U 203 ]
"466
[; ;main.c: 466:             {
{
"467
[; ;main.c: 467:                 if(estado.chaveNA == 1)
[e $ ! == -> . _estado 4 `i -> 1 `i 204  ]
"468
[; ;main.c: 468:                     pwm_setado = 10;
[e = _pwm_setado -> -> 10 `i `ui ]
[e $U 205  ]
"469
[; ;main.c: 469:                 else
[e :U 204 ]
"470
[; ;main.c: 470:                 {
{
"471
[; ;main.c: 471:                     if(estado.chavecopo == 1)
[e $ ! == -> . _estado 5 `i -> 1 `i 206  ]
"472
[; ;main.c: 472:                         pwm_setado = 170;
[e = _pwm_setado -> -> 170 `i `ui ]
[e $U 207  ]
"473
[; ;main.c: 473:                     else
[e :U 206 ]
"474
[; ;main.c: 474:                         pwm_setado = 105;
[e = _pwm_setado -> -> 105 `i `ui ]
[e :U 207 ]
"475
[; ;main.c: 475:                 }
}
[e :U 205 ]
"476
[; ;main.c: 476:                 timer = 0;
[e = _timer -> -> 0 `i `ui ]
"477
[; ;main.c: 477:                 estagio = AGUARDA_TEMPO_DESLIGA;
[e = _estagio . `E851 11 ]
"478
[; ;main.c: 478:                 comunicacao.endereco = 0x0F;
[e = . . _comunicacao 1 0 -> -> 15 `i `uc ]
"479
[; ;main.c: 479:                 comunicacao.resposta = 0x07;
[e = . . _comunicacao 1 1 -> -> 7 `i `uc ]
"480
[; ;main.c: 480:                 USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"481
[; ;main.c: 481:             }
}
"482
[; ;main.c: 482:             break;
[e $U 136  ]
"484
[; ;main.c: 484:             case AGUARDA_TEMPO_DESLIGA:
[e :U 208 ]
"485
[; ;main.c: 485:             {
{
"486
[; ;main.c: 486:                 if((timer > 10000) || (escravo.byte == 0x03FF))
[e $ ! || > _timer -> -> 10000 `i `ui == . _escravo 0 -> -> 1023 `i `ui 209  ]
"487
[; ;main.c: 487:                 {
{
"488
[; ;main.c: 488:                     if(ciclos >= 4)
[e $ ! >= -> _ciclos `i -> 4 `i 210  ]
"489
[; ;main.c: 489:                     {
{
"490
[; ;main.c: 490:                         escravo.byte = 0;
[e = . _escravo 0 -> -> 0 `i `ui ]
"491
[; ;main.c: 491:                         endereco = 0;
[e = _endereco -> -> 0 `i `uc ]
"492
[; ;main.c: 492:                         estagio = VERIFICA_PLACAS;
[e = _estagio . `E851 15 ]
"493
[; ;main.c: 493:                     }
}
[e $U 211  ]
"494
[; ;main.c: 494:                     else
[e :U 210 ]
"495
[; ;main.c: 495:                     {
{
"496
[; ;main.c: 496:                         if(timer > 8000)
[e $ ! > _timer -> -> 8000 `i `ui 212  ]
"497
[; ;main.c: 497:                         {
{
"498
[; ;main.c: 498:                             escravo.byte = 0;
[e = . _escravo 0 -> -> 0 `i `ui ]
"499
[; ;main.c: 499:                             endereco = 0;
[e = _endereco -> -> 0 `i `uc ]
"500
[; ;main.c: 500:                             timer = 0;
[e = _timer -> -> 0 `i `ui ]
"501
[; ;main.c: 501:                             comunicacao.resposta = 0;
[e = . . _comunicacao 1 1 -> -> 0 `i `uc ]
"502
[; ;main.c: 502:                             estagio = RETESTE;
[e = _estagio . `E851 14 ]
"503
[; ;main.c: 503:                         }
}
[e :U 212 ]
"504
[; ;main.c: 504:                     }
}
[e :U 211 ]
"505
[; ;main.c: 505:                 }
}
[e $U 213  ]
"506
[; ;main.c: 506:                 else
[e :U 209 ]
"507
[; ;main.c: 507:                     estagio = VERIFICA_PLACAS_DESLIGA;
[e = _estagio . `E851 12 ]
[e :U 213 ]
"508
[; ;main.c: 508:             }
}
"509
[; ;main.c: 509:             break;
[e $U 136  ]
"511
[; ;main.c: 511:             case VERIFICA_PLACAS_DESLIGA:
[e :U 214 ]
"512
[; ;main.c: 512:             {
{
"513
[; ;main.c: 513:                 endereco++;
[e ++ _endereco -> -> 1 `i `uc ]
"514
[; ;main.c: 514:                 if(endereco <= 10)
[e $ ! <= -> _endereco `i -> 10 `i 215  ]
"515
[; ;main.c: 515:                 {
{
"516
[; ;main.c: 516:                     timeoutRx = 0;
[e = _timeoutRx -> -> 0 `i `uc ]
"517
[; ;main.c: 517:                     USART_RX_Clear_Buffer();
[e ( _USART_RX_Clear_Buffer ..  ]
"518
[; ;main.c: 518:                     comunicacao.endereco = endereco;
[e = . . _comunicacao 1 0 _endereco ]
"519
[; ;main.c: 519:                     comunicacao.resposta = 0x0F;
[e = . . _comunicacao 1 1 -> -> 15 `i `uc ]
"520
[; ;main.c: 520:                     USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"521
[; ;main.c: 521:                     estagio = MENSAGEM_RETORNO_PLACAS_DESLIGA;
[e = _estagio . `E851 13 ]
"522
[; ;main.c: 522:                 }
}
[e $U 216  ]
"523
[; ;main.c: 523:                 else
[e :U 215 ]
"524
[; ;main.c: 524:                     endereco = 0;
[e = _endereco -> -> 0 `i `uc ]
[e :U 216 ]
"525
[; ;main.c: 525:             }
}
"526
[; ;main.c: 526:             break;
[e $U 136  ]
"528
[; ;main.c: 528:             case MENSAGEM_RETORNO_PLACAS_DESLIGA:
[e :U 217 ]
"529
[; ;main.c: 529:             {
{
"530
[; ;main.c: 530:                 if(timeoutRx > 80)
[e $ ! > -> _timeoutRx `i -> 80 `i 218  ]
"531
[; ;main.c: 531:                     estagio = AGUARDA_TEMPO_DESLIGA;
[e = _estagio . `E851 11 ]
[e $U 219  ]
"532
[; ;main.c: 532:                 else
[e :U 218 ]
"533
[; ;main.c: 533:                 {
{
"534
[; ;main.c: 534:                     if(USART_RX_Ready() == 1)
[e $ ! == -> ( _USART_RX_Ready ..  `i -> 1 `i 220  ]
"535
[; ;main.c: 535:                     {
{
"536
[; ;main.c: 536:                         comunicacao.byte = USART_Read();
[e = . _comunicacao 0 ( _USART_Read ..  ]
"537
[; ;main.c: 537:                         if(comunicacao.endereco == endereco)
[e $ ! == -> . . _comunicacao 1 0 `i -> _endereco `i 221  ]
"538
[; ;main.c: 538:                         {
{
"539
[; ;main.c: 539:                             if(comunicacao.resposta != 0x00)
[e $ ! != -> . . _comunicacao 1 1 `i -> 0 `i 222  ]
"540
[; ;main.c: 540:                             {
{
"541
[; ;main.c: 541:                                 switch(endereco)
[e $U 224  ]
"542
[; ;main.c: 542:                                 {
{
"543
[; ;main.c: 543:                                     case 1:
[e :U 225 ]
"544
[; ;main.c: 544:                                         escravo.endereco1 = 1;
[e = . . _escravo 1 0 -> -> 1 `i `uc ]
"545
[; ;main.c: 545:                                     break;
[e $U 223  ]
"546
[; ;main.c: 546:                                     case 2:
[e :U 226 ]
"547
[; ;main.c: 547:                                         escravo.endereco2 = 1;
[e = . . _escravo 1 1 -> -> 1 `i `uc ]
"548
[; ;main.c: 548:                                     break;
[e $U 223  ]
"549
[; ;main.c: 549:                                     case 3:
[e :U 227 ]
"550
[; ;main.c: 550:                                         escravo.endereco3 = 1;
[e = . . _escravo 1 2 -> -> 1 `i `uc ]
"551
[; ;main.c: 551:                                     break;
[e $U 223  ]
"552
[; ;main.c: 552:                                     case 4:
[e :U 228 ]
"553
[; ;main.c: 553:                                         escravo.endereco4 = 1;
[e = . . _escravo 1 3 -> -> 1 `i `uc ]
"554
[; ;main.c: 554:                                     break;
[e $U 223  ]
"555
[; ;main.c: 555:                                     case 5:
[e :U 229 ]
"556
[; ;main.c: 556:                                         escravo.endereco5 = 1;
[e = . . _escravo 1 4 -> -> 1 `i `uc ]
"557
[; ;main.c: 557:                                     break;
[e $U 223  ]
"558
[; ;main.c: 558:                                     case 6:
[e :U 230 ]
"559
[; ;main.c: 559:                                         escravo.endereco6 = 1;
[e = . . _escravo 1 5 -> -> 1 `i `uc ]
"560
[; ;main.c: 560:                                     break;
[e $U 223  ]
"561
[; ;main.c: 561:                                     case 7:
[e :U 231 ]
"562
[; ;main.c: 562:                                         escravo.endereco7 = 1;
[e = . . _escravo 1 6 -> -> 1 `i `uc ]
"563
[; ;main.c: 563:                                     break;
[e $U 223  ]
"564
[; ;main.c: 564:                                     case 8:
[e :U 232 ]
"565
[; ;main.c: 565:                                         escravo.endereco8 = 1;
[e = . . _escravo 1 7 -> -> 1 `i `uc ]
"566
[; ;main.c: 566:                                     break;
[e $U 223  ]
"567
[; ;main.c: 567:                                     case 9:
[e :U 233 ]
"568
[; ;main.c: 568:                                         escravo.endereco9 = 1;
[e = . . _escravo 1 8 -> -> 1 `i `uc ]
"569
[; ;main.c: 569:                                     break;
[e $U 223  ]
"570
[; ;main.c: 570:                                     case 10:
[e :U 234 ]
"571
[; ;main.c: 571:                                         escravo.endereco10 = 1;
[e = . . _escravo 1 9 -> -> 1 `i `uc ]
"572
[; ;main.c: 572:                                     break;
[e $U 223  ]
"573
[; ;main.c: 573:                                 }
}
[e $U 223  ]
[e :U 224 ]
[e [\ -> _endereco `i , $ -> 1 `i 225
 , $ -> 2 `i 226
 , $ -> 3 `i 227
 , $ -> 4 `i 228
 , $ -> 5 `i 229
 , $ -> 6 `i 230
 , $ -> 7 `i 231
 , $ -> 8 `i 232
 , $ -> 9 `i 233
 , $ -> 10 `i 234
 223 ]
[e :U 223 ]
"574
[; ;main.c: 574:                             }
}
[e :U 222 ]
"575
[; ;main.c: 575:                         }
}
[e :U 221 ]
"576
[; ;main.c: 576:                         estagio = AGUARDA_TEMPO_DESLIGA;
[e = _estagio . `E851 11 ]
"577
[; ;main.c: 577:                     }
}
[e :U 220 ]
"578
[; ;main.c: 578:                 }
}
[e :U 219 ]
"579
[; ;main.c: 579:             }
}
"580
[; ;main.c: 580:             break;
[e $U 136  ]
"582
[; ;main.c: 582:             case RETESTE:
[e :U 235 ]
"583
[; ;main.c: 583:             {
{
"584
[; ;main.c: 584:                 ciclos++;
[e ++ _ciclos -> -> 1 `i `uc ]
"585
[; ;main.c: 585:                 if(ciclos >= 4)
[e $ ! >= -> _ciclos `i -> 4 `i 236  ]
"586
[; ;main.c: 586:                     PORTCbits.RC4 = 0;
[e = . . _PORTCbits 0 4 -> -> 0 `i `uc ]
[e :U 236 ]
"587
[; ;main.c: 587:                 estado.reteste = 1;
[e = . _estado 7 -> -> 1 `i `uc ]
"588
[; ;main.c: 588:                 estagio = TESTE_LIGA;
[e = _estagio . `E851 6 ]
"589
[; ;main.c: 589:                 comunicacao.endereco = 0x0F;
[e = . . _comunicacao 1 0 -> -> 15 `i `uc ]
"590
[; ;main.c: 590:                 comunicacao.resposta = 0x0C;
[e = . . _comunicacao 1 1 -> -> 12 `i `uc ]
"591
[; ;main.c: 591:                 USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"592
[; ;main.c: 592:             }
}
"593
[; ;main.c: 593:             break;
[e $U 136  ]
"595
[; ;main.c: 595:             case VERIFICA_PLACAS:
[e :U 237 ]
"596
[; ;main.c: 596:             {
{
"597
[; ;main.c: 597:                 endereco++;
[e ++ _endereco -> -> 1 `i `uc ]
"598
[; ;main.c: 598:                 if(endereco <= 10)
[e $ ! <= -> _endereco `i -> 10 `i 238  ]
"599
[; ;main.c: 599:                 {
{
"600
[; ;main.c: 600:                     countFailRx = 0;
[e = _countFailRx -> -> 0 `i `uc ]
"601
[; ;main.c: 601:                     timeoutRx = 0;
[e = _timeoutRx -> -> 0 `i `uc ]
"602
[; ;main.c: 602:                     USART_RX_Clear_Buffer();
[e ( _USART_RX_Clear_Buffer ..  ]
"603
[; ;main.c: 603:                     comunicacao.endereco = endereco;
[e = . . _comunicacao 1 0 _endereco ]
"604
[; ;main.c: 604:                     comunicacao.resposta = 0x0F;
[e = . . _comunicacao 1 1 -> -> 15 `i `uc ]
"605
[; ;main.c: 605:                     USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"606
[; ;main.c: 606:                     estagio = MENSAGEM_RETORNO_PLACAS;
[e = _estagio . `E851 16 ]
"607
[; ;main.c: 607:                 }
}
[e $U 239  ]
"608
[; ;main.c: 608:                 else
[e :U 238 ]
"609
[; ;main.c: 609:                 {
{
"610
[; ;main.c: 610:                     if(estado.falha == 1)
[e $ ! == -> . _estado 8 `i -> 1 `i 240  ]
"611
[; ;main.c: 611:                         estagio = FALHA;
[e = _estagio . `E851 18 ]
[e $U 241  ]
"612
[; ;main.c: 612:                     else
[e :U 240 ]
"613
[; ;main.c: 613:                         estagio = OK;
[e = _estagio . `E851 19 ]
[e :U 241 ]
"614
[; ;main.c: 614:                 }
}
[e :U 239 ]
"615
[; ;main.c: 615:             }
}
"616
[; ;main.c: 616:             break;
[e $U 136  ]
"618
[; ;main.c: 618:             case MENSAGEM_RETORNO_PLACAS:
[e :U 242 ]
"619
[; ;main.c: 619:             {
{
"620
[; ;main.c: 620:                 if(timeoutRx > 80)
[e $ ! > -> _timeoutRx `i -> 80 `i 243  ]
"621
[; ;main.c: 621:                 {
{
"622
[; ;main.c: 622:                     if(countFailRx < 3)
[e $ ! < -> _countFailRx `i -> 3 `i 244  ]
"623
[; ;main.c: 623:                     {
{
"624
[; ;main.c: 624:                         countFailRx++;
[e ++ _countFailRx -> -> 1 `i `uc ]
"625
[; ;main.c: 625:                         timeoutRx = 0;
[e = _timeoutRx -> -> 0 `i `uc ]
"626
[; ;main.c: 626:                         USART_RX_Clear_Buffer();
[e ( _USART_RX_Clear_Buffer ..  ]
"627
[; ;main.c: 627:                         comunicacao.endereco = endereco;
[e = . . _comunicacao 1 0 _endereco ]
"628
[; ;main.c: 628:                         comunicacao.resposta = 0x0F;
[e = . . _comunicacao 1 1 -> -> 15 `i `uc ]
"629
[; ;main.c: 629:                         USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"630
[; ;main.c: 630:                         estagio = MENSAGEM_RETORNO_PLACAS;
[e = _estagio . `E851 16 ]
"631
[; ;main.c: 631:                     }
}
[e $U 245  ]
"632
[; ;main.c: 632:                     else
[e :U 244 ]
"633
[; ;main.c: 633:                     {
{
"634
[; ;main.c: 634:                         estado.falha = 1;
[e = . _estado 8 -> -> 1 `i `uc ]
"635
[; ;main.c: 635:                         addressFail = endereco;
[e = _addressFail _endereco ]
"636
[; ;main.c: 636:                         estagio = VERIFICA_PLACAS;
[e = _estagio . `E851 15 ]
"637
[; ;main.c: 637:                     }
}
[e :U 245 ]
"638
[; ;main.c: 638:                 }
}
[e $U 246  ]
"639
[; ;main.c: 639:                 else
[e :U 243 ]
"640
[; ;main.c: 640:                 {
{
"641
[; ;main.c: 641:                     if(USART_RX_Ready() == 1)
[e $ ! == -> ( _USART_RX_Ready ..  `i -> 1 `i 247  ]
"642
[; ;main.c: 642:                     {
{
"643
[; ;main.c: 643:                         comunicacao.byte = USART_Read();
[e = . _comunicacao 0 ( _USART_Read ..  ]
"644
[; ;main.c: 644:                         if(comunicacao.endereco == endereco)
[e $ ! == -> . . _comunicacao 1 0 `i -> _endereco `i 248  ]
"645
[; ;main.c: 645:                         {
{
"646
[; ;main.c: 646:                             if(comunicacao.resposta == 0x02)
[e $ ! == -> . . _comunicacao 1 1 `i -> 2 `i 249  ]
"647
[; ;main.c: 647:                                 naodesliga++;
[e ++ _naodesliga -> -> 1 `i `uc ]
[e :U 249 ]
"648
[; ;main.c: 648:                             if(comunicacao.resposta == 0x03)
[e $ ! == -> . . _comunicacao 1 1 `i -> 3 `i 250  ]
"649
[; ;main.c: 649:                                 naoliga++;
[e ++ _naoliga -> -> 1 `i `uc ]
[e :U 250 ]
"650
[; ;main.c: 650:                             if(comunicacao.resposta == 0x04)
[e $ ! == -> . . _comunicacao 1 1 `i -> 4 `i 251  ]
"651
[; ;main.c: 651:                                 sincronismo++;
[e ++ _sincronismo -> -> 1 `i `uc ]
[e :U 251 ]
"652
[; ;main.c: 652:                             if(comunicacao.resposta == 0x08)
[e $ ! == -> . . _comunicacao 1 1 `i -> 8 `i 252  ]
"653
[; ;main.c: 653:                                 pecaOK++;
[e ++ _pecaOK -> -> 1 `i `uc ]
[e :U 252 ]
"654
[; ;main.c: 654:                             if(comunicacao.resposta == 0x0F)
[e $ ! == -> . . _comunicacao 1 1 `i -> 15 `i 253  ]
"655
[; ;main.c: 655:                                 sincronismo++;
[e ++ _sincronismo -> -> 1 `i `uc ]
[e :U 253 ]
"656
[; ;main.c: 656:                             if(comunicacao.resposta != 0x08)
[e $ ! != -> . . _comunicacao 1 1 `i -> 8 `i 254  ]
"657
[; ;main.c: 657:                                 estado.falha = 1;
[e = . _estado 8 -> -> 1 `i `uc ]
[e :U 254 ]
"658
[; ;main.c: 658:                         }
}
[e $U 255  ]
"659
[; ;main.c: 659:                         else
[e :U 248 ]
"660
[; ;main.c: 660:                             estado.falha = 1;
[e = . _estado 8 -> -> 1 `i `uc ]
[e :U 255 ]
"661
[; ;main.c: 661:                         estagio = VERIFICA_PLACAS;
[e = _estagio . `E851 15 ]
"662
[; ;main.c: 662:                     }
}
[e :U 247 ]
"663
[; ;main.c: 663:                 }
}
[e :U 246 ]
"664
[; ;main.c: 664:             }
}
"665
[; ;main.c: 665:             break;
[e $U 136  ]
"667
[; ;main.c: 667:             case FALHA_FIM_CURSO:
[e :U 256 ]
"668
[; ;main.c: 668:             {
{
"669
[; ;main.c: 669:                 comunicacao.endereco = 0x0F;
[e = . . _comunicacao 1 0 -> -> 15 `i `uc ]
"670
[; ;main.c: 670:                 comunicacao.resposta = 0x00;
[e = . . _comunicacao 1 1 -> -> 0 `i `uc ]
"671
[; ;main.c: 671:                 USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"672
[; ;main.c: 672:                 pwm_setado = 0;
[e = _pwm_setado -> -> 0 `i `ui ]
"673
[; ;main.c: 673:                 PORTAbits.RA1 = 1;
[e = . . _PORTAbits 0 1 -> -> 1 `i `uc ]
"674
[; ;main.c: 674:                 PORTAbits.RA0 = 1;
[e = . . _PORTAbits 0 0 -> -> 1 `i `uc ]
"675
[; ;main.c: 675:                 timer = 0;
[e = _timer -> -> 0 `i `ui ]
"676
[; ;main.c: 676:                 estagio = TESTE_FINALIZADO;
[e = _estagio . `E851 20 ]
"677
[; ;main.c: 677:             }
}
"678
[; ;main.c: 678:             break;
[e $U 136  ]
"680
[; ;main.c: 680:             case FALHA:
[e :U 257 ]
"681
[; ;main.c: 681:             {
{
"682
[; ;main.c: 682:                 pwm_setado = 0;
[e = _pwm_setado -> -> 0 `i `ui ]
"683
[; ;main.c: 683:                 PORTAbits.RA1 = 1;
[e = . . _PORTAbits 0 1 -> -> 1 `i `uc ]
"684
[; ;main.c: 684:                 PORTAbits.RA0 = 1;
[e = . . _PORTAbits 0 0 -> -> 1 `i `uc ]
"685
[; ;main.c: 685:                 timer = 0;
[e = _timer -> -> 0 `i `ui ]
"686
[; ;main.c: 686:                 estagio = TESTE_FINALIZADO;
[e = _estagio . `E851 20 ]
"687
[; ;main.c: 687:             }
}
"688
[; ;main.c: 688:             break;
[e $U 136  ]
"690
[; ;main.c: 690:             case OK:
[e :U 258 ]
"691
[; ;main.c: 691:             {
{
"692
[; ;main.c: 692:                 pwm_setado = 0;
[e = _pwm_setado -> -> 0 `i `ui ]
"693
[; ;main.c: 693:                 PORTAbits.RA3 = 1;
[e = . . _PORTAbits 0 3 -> -> 1 `i `uc ]
"694
[; ;main.c: 694:                 estagio = TESTE_FINALIZADO;
[e = _estagio . `E851 20 ]
"695
[; ;main.c: 695:             }
}
"696
[; ;main.c: 696:             break;
[e $U 136  ]
"698
[; ;main.c: 698:             case TESTE_FINALIZADO:
[e :U 259 ]
"699
[; ;main.c: 699:             {
{
"700
[; ;main.c: 700:                 if(timer > 2000)
[e $ ! > _timer -> -> 2000 `i `ui 260  ]
"701
[; ;main.c: 701:                 {
{
"702
[; ;main.c: 702:                     PORTAbits.RA0 = 0;
[e = . . _PORTAbits 0 0 -> -> 0 `i `uc ]
"703
[; ;main.c: 703:                     comunicacao.endereco = 0x0B;
[e = . . _comunicacao 1 0 -> -> 11 `i `uc ]
"704
[; ;main.c: 704:                     comunicacao.resposta = naoliga;
[e = . . _comunicacao 1 1 _naoliga ]
"705
[; ;main.c: 705:                     USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"706
[; ;main.c: 706:                     comunicacao.endereco = 0x0C;
[e = . . _comunicacao 1 0 -> -> 12 `i `uc ]
"707
[; ;main.c: 707:                     comunicacao.resposta = naodesliga;
[e = . . _comunicacao 1 1 _naodesliga ]
"708
[; ;main.c: 708:                     USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"709
[; ;main.c: 709:                     comunicacao.endereco = 0x0D;
[e = . . _comunicacao 1 0 -> -> 13 `i `uc ]
"710
[; ;main.c: 710:                     comunicacao.resposta = sincronismo;
[e = . . _comunicacao 1 1 _sincronismo ]
"711
[; ;main.c: 711:                     USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"712
[; ;main.c: 712:                     comunicacao.endereco = 0x0E;
[e = . . _comunicacao 1 0 -> -> 14 `i `uc ]
"713
[; ;main.c: 713:                     comunicacao.resposta = pecaOK;
[e = . . _comunicacao 1 1 _pecaOK ]
"714
[; ;main.c: 714:                     USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"715
[; ;main.c: 715:                     comunicacao.endereco = 0x00;
[e = . . _comunicacao 1 0 -> -> 0 `i `uc ]
"716
[; ;main.c: 716:                     if(estado.chavecopo == 1)
[e $ ! == -> . _estado 5 `i -> 1 `i 261  ]
"717
[; ;main.c: 717:                         comunicacao.resposta = 1;
[e = . . _comunicacao 1 1 -> -> 1 `i `uc ]
[e $U 262  ]
"718
[; ;main.c: 718:                     else
[e :U 261 ]
"719
[; ;main.c: 719:                         comunicacao.resposta = 0;
[e = . . _comunicacao 1 1 -> -> 0 `i `uc ]
[e :U 262 ]
"720
[; ;main.c: 720:                     if(estado.chaveNF == 1)
[e $ ! == -> . _estado 3 `i -> 1 `i 263  ]
"721
[; ;main.c: 721:                         comunicacao.resposta += 0x02;
[e =+ . . _comunicacao 1 1 -> -> 2 `i `uc ]
[e $U 264  ]
"722
[; ;main.c: 722:                     else
[e :U 263 ]
"723
[; ;main.c: 723:                     {
{
"724
[; ;main.c: 724:                         if(estado.chaveNA == 1)
[e $ ! == -> . _estado 4 `i -> 1 `i 265  ]
"725
[; ;main.c: 725:                             comunicacao.resposta += 0x08;
[e =+ . . _comunicacao 1 1 -> -> 8 `i `uc ]
[e $U 266  ]
"726
[; ;main.c: 726:                         else
[e :U 265 ]
"727
[; ;main.c: 727:                             comunicacao.resposta += 0x04;
[e =+ . . _comunicacao 1 1 -> -> 4 `i `uc ]
[e :U 266 ]
"728
[; ;main.c: 728:                     }
}
[e :U 264 ]
"729
[; ;main.c: 729:                     USART_Write(comunicacao.byte);
[e ( _USART_Write (1 . _comunicacao 0 ]
"730
[; ;main.c: 730:                     timer = 0;
[e = _timer -> -> 0 `i `ui ]
"731
[; ;main.c: 731:                     estagio = TESTE_BOTOES;
[e = _estagio . `E851 1 ]
"732
[; ;main.c: 732:                 }
}
[e :U 260 ]
"733
[; ;main.c: 733:                 PORTAbits.RA2 = 0;
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
"734
[; ;main.c: 734:                 PORTCbits.RC5 = 0;
[e = . . _PORTCbits 0 5 -> -> 0 `i `uc ]
"735
[; ;main.c: 735:                 PORTAbits.RA5 = 0;
[e = . . _PORTAbits 0 5 -> -> 0 `i `uc ]
"736
[; ;main.c: 736:                 estado.testando = 0;
[e = . _estado 6 -> -> 0 `i `uc ]
"737
[; ;main.c: 737:             }
}
"738
[; ;main.c: 738:             break;
[e $U 136  ]
"740
[; ;main.c: 740:             default:
[e :U 267 ]
"741
[; ;main.c: 741:             break;
[e $U 136  ]
"742
[; ;main.c: 742:         }
}
[e $U 136  ]
[e :U 137 ]
[e [\ -> _estagio `ui , $ -> . `E851 0 `ui 138
 , $ -> . `E851 1 `ui 143
 , $ -> . `E851 2 `ui 152
 , $ -> . `E851 3 `ui 153
 , $ -> . `E851 4 `ui 157
 , $ -> . `E851 5 `ui 167
 , $ -> . `E851 6 `ui 175
 , $ -> . `E851 7 `ui 178
 , $ -> . `E851 8 `ui 182
 , $ -> . `E851 9 `ui 185
 , $ -> . `E851 10 `ui 203
 , $ -> . `E851 11 `ui 208
 , $ -> . `E851 12 `ui 214
 , $ -> . `E851 13 `ui 217
 , $ -> . `E851 14 `ui 235
 , $ -> . `E851 15 `ui 237
 , $ -> . `E851 16 `ui 242
 , $ -> . `E851 17 `ui 256
 , $ -> . `E851 18 `ui 257
 , $ -> . `E851 19 `ui 258
 , $ -> . `E851 20 `ui 259
 267 ]
[e :U 136 ]
"743
[; ;main.c: 743:     }
}
[e :U 93 ]
[e $U 94  ]
[e :U 95 ]
"744
[; ;main.c: 744: }
[e :UE 92 ]
}
