

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_1_2_x0'
================================================================
* Date:           Fri Jul 15 00:32:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    35889|    35889|  0.120 ms|  0.120 ms|  35889|  35889|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_1_2_x0_loop_1          |    35888|    35888|      8972|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_wrapper_1_2_x0_loop_2         |     8970|     8970|      1495|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_3       |     1296|     1296|       162|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_4     |      160|      160|        10|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_5   |        4|        4|         1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_6       |      196|      196|        98|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_7     |       96|       96|         6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_8   |        4|        4|         2|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_9     |       96|       96|         6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_1_2_x0_loop_10  |        4|        4|         2|          -|          -|     2|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      220|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      160|      162|     -|
|Multiplexer          |        -|      -|        -|      304|     -|
|Register             |        -|      -|      318|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      478|      686|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|   32|   33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        0|  128|  129|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total           |                                                      |        0|  160|  162|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1152_fu_356_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1153_fu_344_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1154_fu_385_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1155_fu_409_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1156_fu_498_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1157_fu_480_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1158_fu_516_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_1159_fu_468_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1160_fu_504_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_332_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln9468_fu_526_p2       |         +|   0|  0|  12|           5|           5|
    |icmp_ln870_fu_462_p2       |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln878_fu_420_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_1007_fu_350_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_1008_fu_362_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1009_fu_456_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_1010_fu_403_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1011_fu_492_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1012_fu_474_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1013_fu_536_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1014_fu_510_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_338_p2       |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_block_state14           |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 220|          80|          63|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  81|         17|    1|         17|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_212                                    |   9|          2|    3|          6|
    |c1_V_reg_223                                    |   9|          2|    3|          6|
    |c4_V_reg_276                                    |   9|          2|    3|          6|
    |c5_V_52_reg_288                                 |   9|          2|    5|         10|
    |c5_V_reg_299                                    |   9|          2|    5|         10|
    |c6_V_116_reg_310                                |   9|          2|    2|          4|
    |c6_V_reg_321                                    |   9|          2|    2|          4|
    |c7_V_reg_234                                    |   9|          2|    4|          8|
    |c8_V_reg_245                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  14|          3|    2|          6|
    |data_split_V_d0                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din    |  14|          3|  128|        384|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_2_1_x0147_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_256                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_267                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 304|         65|  337|        867|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |add_ln691_1152_reg_578         |    4|   0|    4|          0|
    |add_ln691_1153_reg_570         |    3|   0|    3|          0|
    |add_ln691_1154_reg_596         |    5|   0|    5|          0|
    |add_ln691_1157_reg_657         |    5|   0|    5|          0|
    |add_ln691_1158_reg_683         |    2|   0|    2|          0|
    |add_ln691_1159_reg_649         |    5|   0|    5|          0|
    |add_ln691_1160_reg_675         |    2|   0|    2|          0|
    |add_ln691_reg_562              |    3|   0|    3|          0|
    |ap_CS_fsm                      |   16|   0|   16|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |c0_V_reg_212                   |    3|   0|    3|          0|
    |c1_V_reg_223                   |    3|   0|    3|          0|
    |c4_V_reg_276                   |    3|   0|    3|          0|
    |c5_V_52_reg_288                |    5|   0|    5|          0|
    |c5_V_reg_299                   |    5|   0|    5|          0|
    |c6_V_116_reg_310               |    2|   0|    2|          0|
    |c6_V_reg_321                   |    2|   0|    2|          0|
    |c7_V_reg_234                   |    4|   0|    4|          0|
    |c8_V_reg_245                   |    5|   0|    5|          0|
    |data_split_V_addr_189_reg_591  |    2|   0|    2|          0|
    |icmp_ln870_reg_645             |    1|   0|    1|          0|
    |local_D_V_addr_reg_601         |    5|   0|    5|          0|
    |n_V_reg_256                    |    3|   0|    3|          0|
    |p_Val2_s_reg_267               |  128|   0|  128|          0|
    |shl_ln890_reg_662              |    4|   0|    5|          1|
    |tmp_369_reg_609                |   32|   0|   32|          0|
    |tmp_reg_586                    |    1|   0|    1|          0|
    |v2_V_1759_reg_637              |   32|   0|   32|          0|
    |v2_V_reg_632                   |   32|   0|   32|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          |  318|   0|  319|          1|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_2_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x0179|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x0179|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x0179|       pointer|
|fifo_D_drain_PE_2_1_x0147_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_2_1_x0147|       pointer|
|fifo_D_drain_PE_2_1_x0147_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_2_1_x0147|       pointer|
|fifo_D_drain_PE_2_1_x0147_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_2_1_x0147|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 11 
5 --> 6 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 3 
12 --> 13 15 11 
13 --> 14 12 
14 --> 13 
15 --> 16 12 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_1_x0147, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_1_x0147, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:9421]   --->   Operation 23 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:9430]   --->   Operation 24 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 25 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_split_V_addr_186 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 26 'getelementptr' 'data_split_V_addr_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_split_V_addr_187 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 27 'getelementptr' 'data_split_V_addr_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr_188 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 28 'getelementptr' 'data_split_V_addr_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln9424 = br void" [./dut.cpp:9424]   --->   Operation 29 'br' 'br_ln9424' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 30 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 31 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 32 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln9424 = br i1 %icmp_ln890, void %.split24, void" [./dut.cpp:9424]   --->   Operation 34 'br' 'br_ln9424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln9424 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1019" [./dut.cpp:9424]   --->   Operation 35 'specloopname' 'specloopname_ln9424' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln9425 = br void" [./dut.cpp:9425]   --->   Operation 36 'br' 'br_ln9425' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln9491 = ret" [./dut.cpp:9491]   --->   Operation 37 'ret' 'ret_ln9491' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split24, i3 %add_ln691_1153, void %.loopexit421"   --->   Operation 38 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.57ns)   --->   "%add_ln691_1153 = add i3 %c1_V, i3 1"   --->   Operation 39 'add' 'add_ln691_1153' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.49ns)   --->   "%icmp_ln890_1007 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 40 'icmp' 'icmp_ln890_1007' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln9425 = br i1 %icmp_ln890_1007, void %.split22, void" [./dut.cpp:9425]   --->   Operation 42 'br' 'br_ln9425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1388"   --->   Operation 43 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_1007)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 44 'br' 'br_ln890' <Predicate = (!icmp_ln890_1007)> <Delay = 0.38>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = (icmp_ln890_1007)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1152, void, i4 0, void %.split22"   --->   Operation 46 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln691_1152 = add i4 %c7_V, i4 1"   --->   Operation 47 'add' 'add_ln691_1152' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.65ns)   --->   "%icmp_ln890_1008 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 48 'icmp' 'icmp_ln890_1008' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln9432 = br i1 %icmp_ln890_1008, void %.split10, void %.preheader5.preheader" [./dut.cpp:9432]   --->   Operation 50 'br' 'br_ln9432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln9432 = specloopname void @_ssdm_op_SpecLoopName, void @empty_988" [./dut.cpp:9432]   --->   Operation 51 'specloopname' 'specloopname_ln9432' <Predicate = (!icmp_ln890_1008)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 52 'trunc' 'empty' <Predicate = (!icmp_ln890_1008)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 53 'bitselect' 'tmp' <Predicate = (!icmp_ln890_1008)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %empty"   --->   Operation 54 'zext' 'idxprom' <Predicate = (!icmp_ln890_1008)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%data_split_V_addr_189 = getelementptr i32 %data_split_V, i64 0, i64 %idxprom"   --->   Operation 55 'getelementptr' 'data_split_V_addr_189' <Predicate = (!icmp_ln890_1008)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln9434 = br void" [./dut.cpp:9434]   --->   Operation 56 'br' 'br_ln9434' <Predicate = (!icmp_ln890_1008)> <Delay = 0.38>
ST_4 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 57 'br' 'br_ln890' <Predicate = (icmp_ln890_1008)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1154, void, i5 0, void %.split10"   --->   Operation 58 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln691_1154 = add i5 %c8_V, i5 1"   --->   Operation 59 'add' 'add_ln691_1154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:9442]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln9442 = zext i6 %tmp_s" [./dut.cpp:9442]   --->   Operation 61 'zext' 'zext_ln9442' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9442" [./dut.cpp:9442]   --->   Operation 62 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.63ns)   --->   "%icmp_ln890_1010 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 63 'icmp' 'icmp_ln890_1010' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln9434 = br i1 %icmp_ln890_1010, void %.split8, void" [./dut.cpp:9434]   --->   Operation 65 'br' 'br_ln9434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9442]   --->   Operation 66 'load' 'out_data_V' <Predicate = (!icmp_ln890_1010)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln890_1010)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln9434 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1424" [./dut.cpp:9434]   --->   Operation 68 'specloopname' 'specloopname_ln9434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.21ns)   --->   "%tmp_369 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_1_x0147" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_369' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 70 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9442]   --->   Operation 70 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln9443 = br void" [./dut.cpp:9443]   --->   Operation 71 'br' 'br_ln9443' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%n_V = phi i3 %add_ln691_1155, void %.split, i3 0, void %.split8"   --->   Operation 72 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %zext_ln1497, void %.split, i128 %out_data_V, void %.split8"   --->   Operation 73 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.57ns)   --->   "%add_ln691_1155 = add i3 %n_V, i3 1"   --->   Operation 74 'add' 'add_ln691_1155' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i3 %n_V"   --->   Operation 75 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 76 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln9443 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:9443]   --->   Operation 78 'br' 'br_ln9443' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1386"   --->   Operation 79 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 80 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%data_split_V_addr_190 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:9444]   --->   Operation 81 'getelementptr' 'data_split_V_addr_190' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.69ns)   --->   "%store_ln9444 = store i32 %trunc_ln674, i2 %data_split_V_addr_190" [./dut.cpp:9444]   --->   Operation 82 'store' 'store_ln9444' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 83 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 84 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.69ns)   --->   "%store_ln9452 = store i32 %tmp_369, i2 %data_split_V_addr_189" [./dut.cpp:9452]   --->   Operation 86 'store' 'store_ln9452' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 87 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_188"   --->   Operation 87 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 88 [2/2] (0.69ns)   --->   "%v2_V_1759 = load i2 %data_split_V_addr_187"   --->   Operation 88 'load' 'v2_V_1759' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 89 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_188"   --->   Operation 89 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 90 [1/2] (0.69ns)   --->   "%v2_V_1759 = load i2 %data_split_V_addr_187"   --->   Operation 90 'load' 'v2_V_1759' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 91 [2/2] (0.69ns)   --->   "%v2_V_1760 = load i2 %data_split_V_addr_186"   --->   Operation 91 'load' 'v2_V_1760' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 92 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 92 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 93 [1/2] (0.69ns)   --->   "%v2_V_1760 = load i2 %data_split_V_addr_186"   --->   Operation 93 'load' 'v2_V_1760' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 94 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 94 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1760, i32 %v2_V_1759, i32 %v2_V"   --->   Operation 95 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.73ns)   --->   "%store_ln9454 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:9454]   --->   Operation 96 'store' 'store_ln9454' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.62>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_1156, void %.loopexit, i3 2, void %.preheader5.preheader"   --->   Operation 98 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.49ns)   --->   "%icmp_ln890_1009 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 99 'icmp' 'icmp_ln890_1009' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln9458 = br i1 %icmp_ln890_1009, void %.split20, void %.loopexit421" [./dut.cpp:9458]   --->   Operation 101 'br' 'br_ln9458' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_951"   --->   Operation 102 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1009)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 2"   --->   Operation 103 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_1009)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln9460 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:9460]   --->   Operation 104 'br' 'br_ln9460' <Predicate = (!icmp_ln890_1009)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 105 'br' 'br_ln890' <Predicate = (!icmp_ln890_1009 & !icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 106 'br' 'br_ln890' <Predicate = (!icmp_ln890_1009 & icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (icmp_ln890_1009)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.70>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%c5_V_52 = phi i5 %add_ln691_1159, void, i5 0, void %.preheader.preheader"   --->   Operation 108 'phi' 'c5_V_52' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln691_1159 = add i5 %c5_V_52, i5 1"   --->   Operation 109 'add' 'add_ln691_1159' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.63ns)   --->   "%icmp_ln890_1012 = icmp_eq  i5 %c5_V_52, i5 16"   --->   Operation 110 'icmp' 'icmp_ln890_1012' <Predicate = (!icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln9475 = br i1 %icmp_ln890_1012, void %.split14, void %.loopexit.loopexit" [./dut.cpp:9475]   --->   Operation 112 'br' 'br_ln9475' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln9475 = specloopname void @_ssdm_op_SpecLoopName, void @empty_869" [./dut.cpp:9475]   --->   Operation 113 'specloopname' 'specloopname_ln9475' <Predicate = (!icmp_ln870 & !icmp_ln890_1012)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln9477 = br void" [./dut.cpp:9477]   --->   Operation 114 'br' 'br_ln9477' <Predicate = (!icmp_ln870 & !icmp_ln890_1012)> <Delay = 0.38>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_1012)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1157, void, i5 0, void %.preheader3.preheader"   --->   Operation 116 'phi' 'c5_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln691_1157 = add i5 %c5_V, i5 1"   --->   Operation 117 'add' 'add_ln691_1157' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 118 'shl' 'shl_ln890' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.63ns)   --->   "%icmp_ln890_1011 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 119 'icmp' 'icmp_ln890_1011' <Predicate = (icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln9461 = br i1 %icmp_ln890_1011, void %.split18, void %.loopexit.loopexit53" [./dut.cpp:9461]   --->   Operation 121 'br' 'br_ln9461' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln9461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1597" [./dut.cpp:9461]   --->   Operation 122 'specloopname' 'specloopname_ln9461' <Predicate = (icmp_ln870 & !icmp_ln890_1011)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.38ns)   --->   "%br_ln9463 = br void" [./dut.cpp:9463]   --->   Operation 123 'br' 'br_ln9463' <Predicate = (icmp_ln870 & !icmp_ln890_1011)> <Delay = 0.38>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 124 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_1011)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.57ns)   --->   "%add_ln691_1156 = add i3 %c4_V, i3 1"   --->   Operation 125 'add' 'add_ln691_1156' <Predicate = (icmp_ln870 & icmp_ln890_1011) | (!icmp_ln870 & icmp_ln890_1012)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 126 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_1011) | (!icmp_ln870 & icmp_ln890_1012)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.43>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%c6_V_116 = phi i2 %add_ln691_1160, void %.split12, i2 0, void %.split14"   --->   Operation 127 'phi' 'c6_V_116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.43ns)   --->   "%add_ln691_1160 = add i2 %c6_V_116, i2 1"   --->   Operation 128 'add' 'add_ln691_1160' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.34ns)   --->   "%icmp_ln890_1014 = icmp_eq  i2 %c6_V_116, i2 2"   --->   Operation 129 'icmp' 'icmp_ln890_1014' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln9477 = br i1 %icmp_ln890_1014, void %.split12, void" [./dut.cpp:9477]   --->   Operation 131 'br' 'br_ln9477' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln890_1014)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln9477 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1594" [./dut.cpp:9477]   --->   Operation 133 'specloopname' 'specloopname_ln9477' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (1.21ns)   --->   "%tmp_370 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'read' 'tmp_370' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 135 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, i128 %tmp_370" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 135 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 1.43>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_1158, void %.split16, i2 0, void %.split18"   --->   Operation 137 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.43ns)   --->   "%add_ln691_1158 = add i2 %c6_V, i2 1"   --->   Operation 138 'add' 'add_ln691_1158' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln9468 = zext i2 %c6_V" [./dut.cpp:9468]   --->   Operation 139 'zext' 'zext_ln9468' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.70ns)   --->   "%add_ln9468 = add i5 %shl_ln890, i5 %zext_ln9468" [./dut.cpp:9468]   --->   Operation 140 'add' 'add_ln9468' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln9468_1 = zext i5 %add_ln9468" [./dut.cpp:9468]   --->   Operation 141 'zext' 'zext_ln9468_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%local_D_V_addr_38 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9468_1" [./dut.cpp:9468]   --->   Operation 142 'getelementptr' 'local_D_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.34ns)   --->   "%icmp_ln890_1013 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 143 'icmp' 'icmp_ln890_1013' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln9463 = br i1 %icmp_ln890_1013, void %.split16, void" [./dut.cpp:9463]   --->   Operation 145 'br' 'br_ln9463' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_38" [./dut.cpp:9468]   --->   Operation 146 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_1013)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 147 'br' 'br_ln0' <Predicate = (icmp_ln890_1013)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 1.94>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln9463 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1469" [./dut.cpp:9463]   --->   Operation 148 'specloopname' 'specloopname_ln9463' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_38" [./dut.cpp:9468]   --->   Operation 149 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_16 : Operation 150 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0179, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 151 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_1_3_x0180]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_1_2_x0179]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_2_1_x0147]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
local_D_V             (alloca           ) [ 00111111111111111]
data_split_V          (alloca           ) [ 00111111111111111]
data_split_V_addr     (getelementptr    ) [ 00111111111111111]
data_split_V_addr_186 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_187 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_188 (getelementptr    ) [ 00111111111111111]
br_ln9424             (br               ) [ 01111111111111111]
c0_V                  (phi              ) [ 00100000000000000]
add_ln691             (add              ) [ 01111111111111111]
icmp_ln890            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9424             (br               ) [ 00000000000000000]
specloopname_ln9424   (specloopname     ) [ 00000000000000000]
br_ln9425             (br               ) [ 00111111111111111]
ret_ln9491            (ret              ) [ 00000000000000000]
c1_V                  (phi              ) [ 00010000000000000]
add_ln691_1153        (add              ) [ 00111111111111111]
icmp_ln890_1007       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9425             (br               ) [ 00000000000000000]
specloopname_ln1461   (specloopname     ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 01111111111111111]
c7_V                  (phi              ) [ 00001000000000000]
add_ln691_1152        (add              ) [ 00111111111111111]
icmp_ln890_1008       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9432             (br               ) [ 00000000000000000]
specloopname_ln9432   (specloopname     ) [ 00000000000000000]
empty                 (trunc            ) [ 00000000000000000]
tmp                   (bitselect        ) [ 00000111111000000]
idxprom               (zext             ) [ 00000000000000000]
data_split_V_addr_189 (getelementptr    ) [ 00000111111000000]
br_ln9434             (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
c8_V                  (phi              ) [ 00000100000000000]
add_ln691_1154        (add              ) [ 00111111111111111]
tmp_s                 (bitconcatenate   ) [ 00000000000000000]
zext_ln9442           (zext             ) [ 00000000000000000]
local_D_V_addr        (getelementptr    ) [ 00000011111000000]
icmp_ln890_1010       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9434             (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln9434   (specloopname     ) [ 00000000000000000]
tmp_369               (read             ) [ 00000001000000000]
out_data_V            (load             ) [ 00111111111111111]
br_ln9443             (br               ) [ 00111111111111111]
n_V                   (phi              ) [ 00000001000000000]
p_Val2_s              (phi              ) [ 00000001000000000]
add_ln691_1155        (add              ) [ 00111111111111111]
zext_ln878            (zext             ) [ 00000000000000000]
icmp_ln878            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9443             (br               ) [ 00000000000000000]
specloopname_ln674    (specloopname     ) [ 00000000000000000]
trunc_ln674           (trunc            ) [ 00000000000000000]
data_split_V_addr_190 (getelementptr    ) [ 00000000000000000]
store_ln9444          (store            ) [ 00000000000000000]
r                     (partselect       ) [ 00000000000000000]
zext_ln1497           (zext             ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
store_ln9452          (store            ) [ 00000000000000000]
v2_V                  (load             ) [ 00000000001000000]
v2_V_1759             (load             ) [ 00000000001000000]
v2_V_1760             (load             ) [ 00000000000000000]
v1_V                  (load             ) [ 00000000000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000000000]
store_ln9454          (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c4_V                  (phi              ) [ 00000000000111111]
icmp_ln890_1009       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9458             (br               ) [ 00000000000000000]
specloopname_ln1616   (specloopname     ) [ 00000000000000000]
icmp_ln870            (icmp             ) [ 00111111111111111]
br_ln9460             (br               ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
c5_V_52               (phi              ) [ 00000000000010000]
add_ln691_1159        (add              ) [ 00111111111111111]
icmp_ln890_1012       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9475             (br               ) [ 00000000000000000]
specloopname_ln9475   (specloopname     ) [ 00000000000000000]
br_ln9477             (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00000000000000000]
c5_V                  (phi              ) [ 00000000000010000]
add_ln691_1157        (add              ) [ 00111111111111111]
shl_ln890             (shl              ) [ 00000000000000011]
icmp_ln890_1011       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9461             (br               ) [ 00000000000000000]
specloopname_ln9461   (specloopname     ) [ 00000000000000000]
br_ln9463             (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00000000000000000]
add_ln691_1156        (add              ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
c6_V_116              (phi              ) [ 00000000000001000]
add_ln691_1160        (add              ) [ 00111111111111111]
icmp_ln890_1014       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9477             (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln9477   (specloopname     ) [ 00000000000000000]
tmp_370               (read             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c6_V                  (phi              ) [ 00000000000000010]
add_ln691_1158        (add              ) [ 00111111111111111]
zext_ln9468           (zext             ) [ 00000000000000000]
add_ln9468            (add              ) [ 00000000000000000]
zext_ln9468_1         (zext             ) [ 00000000000000000]
local_D_V_addr_38     (getelementptr    ) [ 00000000000000001]
icmp_ln890_1013       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln9463             (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln9463   (specloopname     ) [ 00000000000000000]
local_D_V_load        (load             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_1_3_x0180">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_3_x0180"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_1_2_x0179">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_2_x0179"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_2_1_x0147">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_2_1_x0147"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_808"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_728"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1019"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1388"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_988"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1424"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1386"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_951"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_869"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1597"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1594"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1469"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="local_D_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_split_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_369_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_369/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_370_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_370/14 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="128" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 write_ln174/16 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_split_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data_split_V_addr_186_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_186/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_split_V_addr_187_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_187/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_split_V_addr_188_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_188/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_split_V_addr_189_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_189/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="local_D_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="128" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln9454/10 local_D_V_load/15 "/>
</bind>
</comp>

<comp id="188" class="1004" name="data_split_V_addr_190_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_190/7 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="7"/>
<pin id="200" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="201" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
<pin id="203" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln9444/7 store_ln9452/7 v2_V/8 v2_V_1759/8 v2_V_1760/9 v1_V/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="local_D_V_addr_38_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_38/15 "/>
</bind>
</comp>

<comp id="212" class="1005" name="c0_V_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="1"/>
<pin id="214" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="c0_V_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="c1_V_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="1"/>
<pin id="225" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="c1_V_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="c7_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="c7_V_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="c8_V_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="c8_V_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/5 "/>
</bind>
</comp>

<comp id="256" class="1005" name="n_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="n_V_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="267" class="1005" name="p_Val2_s_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="269" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Val2_s_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="96" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="128" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="276" class="1005" name="c4_V_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="c4_V_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="3" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/11 "/>
</bind>
</comp>

<comp id="288" class="1005" name="c5_V_52_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="1"/>
<pin id="290" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_52 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="c5_V_52_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_52/12 "/>
</bind>
</comp>

<comp id="299" class="1005" name="c5_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="c5_V_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/12 "/>
</bind>
</comp>

<comp id="310" class="1005" name="c6_V_116_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="1"/>
<pin id="312" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_116 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="c6_V_116_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_116/13 "/>
</bind>
</comp>

<comp id="321" class="1005" name="c6_V_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="1"/>
<pin id="323" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="c6_V_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/15 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln691_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln890_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln691_1153_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1153/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln890_1007_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1007/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln691_1152_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1152/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln890_1008_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1008/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="empty_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="idxprom_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln691_1154_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1154/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_s_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln9442_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9442/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln890_1010_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1010/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln691_1155_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1155/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln878_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln878_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln674_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="128" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="r_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="96" slack="0"/>
<pin id="433" dir="0" index="1" bw="128" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="0" index="3" bw="8" slack="0"/>
<pin id="436" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln1497_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="96" slack="0"/>
<pin id="443" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_Result_s_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="128" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="0" index="3" bw="32" slack="1"/>
<pin id="450" dir="0" index="4" bw="32" slack="1"/>
<pin id="451" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln890_1009_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="0" index="1" bw="3" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1009/11 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln870_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/11 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln691_1159_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1159/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln890_1012_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1012/12 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln691_1157_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1157/12 "/>
</bind>
</comp>

<comp id="486" class="1004" name="shl_ln890_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln890/12 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln890_1011_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="0" index="1" bw="5" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1011/12 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln691_1156_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="1"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1156/12 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln691_1160_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1160/13 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln890_1014_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1014/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln691_1158_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1158/15 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln9468_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9468/15 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln9468_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="1"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9468/15 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln9468_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9468_1/15 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln890_1013_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1013/15 "/>
</bind>
</comp>

<comp id="542" class="1005" name="data_split_V_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="8"/>
<pin id="544" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="547" class="1005" name="data_split_V_addr_186_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="8"/>
<pin id="549" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_186 "/>
</bind>
</comp>

<comp id="552" class="1005" name="data_split_V_addr_187_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="7"/>
<pin id="554" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_187 "/>
</bind>
</comp>

<comp id="557" class="1005" name="data_split_V_addr_188_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="7"/>
<pin id="559" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_188 "/>
</bind>
</comp>

<comp id="562" class="1005" name="add_ln691_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="570" class="1005" name="add_ln691_1153_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1153 "/>
</bind>
</comp>

<comp id="578" class="1005" name="add_ln691_1152_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1152 "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="591" class="1005" name="data_split_V_addr_189_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="3"/>
<pin id="593" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_189 "/>
</bind>
</comp>

<comp id="596" class="1005" name="add_ln691_1154_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1154 "/>
</bind>
</comp>

<comp id="601" class="1005" name="local_D_V_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="1"/>
<pin id="603" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_369_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_369 "/>
</bind>
</comp>

<comp id="614" class="1005" name="out_data_V_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="128" slack="1"/>
<pin id="616" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_ln691_1155_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1155 "/>
</bind>
</comp>

<comp id="627" class="1005" name="zext_ln1497_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="128" slack="0"/>
<pin id="629" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="632" class="1005" name="v2_V_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="637" class="1005" name="v2_V_1759_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1759 "/>
</bind>
</comp>

<comp id="645" class="1005" name="icmp_ln870_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln691_1159_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="0"/>
<pin id="651" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1159 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln691_1157_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="0"/>
<pin id="659" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1157 "/>
</bind>
</comp>

<comp id="662" class="1005" name="shl_ln890_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="1"/>
<pin id="664" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln890 "/>
</bind>
</comp>

<comp id="670" class="1005" name="add_ln691_1156_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="1"/>
<pin id="672" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1156 "/>
</bind>
</comp>

<comp id="675" class="1005" name="add_ln691_1160_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="0"/>
<pin id="677" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1160 "/>
</bind>
</comp>

<comp id="683" class="1005" name="add_ln691_1158_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1158 "/>
</bind>
</comp>

<comp id="688" class="1005" name="local_D_V_addr_38_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="1"/>
<pin id="690" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="76" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="104" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="106" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="124" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="114" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="114" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="114" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="114" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="182" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="279"><net_src comp="88" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="96" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="96" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="216" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="216" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="227" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="227" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="238" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="238" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="238" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="238" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="62" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="368" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="389"><net_src comp="249" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="249" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="407"><net_src comp="249" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="260" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="32" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="260" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="424"><net_src comp="260" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="270" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="270" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="84" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="431" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="86" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="194" pin="7"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="194" pin="3"/><net_sink comp="445" pin=2"/></net>

<net id="455"><net_src comp="445" pin="5"/><net_sink comp="182" pin=1"/></net>

<net id="460"><net_src comp="280" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="280" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="292" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="292" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="303" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="66" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="303" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="66" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="303" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="276" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="32" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="314" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="98" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="314" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="100" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="325" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="98" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="325" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="526" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="540"><net_src comp="325" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="100" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="138" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="550"><net_src comp="146" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="555"><net_src comp="154" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="560"><net_src comp="162" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="565"><net_src comp="332" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="573"><net_src comp="344" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="581"><net_src comp="356" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="589"><net_src comp="372" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="594"><net_src comp="170" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="599"><net_src comp="385" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="604"><net_src comp="176" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="612"><net_src comp="118" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="617"><net_src comp="182" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="622"><net_src comp="409" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="630"><net_src comp="441" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="635"><net_src comp="194" pin="7"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="445" pin=4"/></net>

<net id="640"><net_src comp="194" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="445" pin=3"/></net>

<net id="648"><net_src comp="462" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="468" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="660"><net_src comp="480" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="665"><net_src comp="486" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="673"><net_src comp="498" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="678"><net_src comp="504" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="686"><net_src comp="516" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="691"><net_src comp="204" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="182" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_1_2_x0179 | {14 16 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_1_2_x0 : fifo_D_drain_D_drain_IO_L1_out_1_3_x0180 | {14 }
	Port: D_drain_IO_L1_out_wrapper_1_2_x0 : fifo_D_drain_PE_2_1_x0147 | {6 }
  - Chain level:
	State 1
		data_split_V_addr : 1
		data_split_V_addr_186 : 1
		data_split_V_addr_187 : 1
		data_split_V_addr_188 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln9424 : 2
	State 3
		add_ln691_1153 : 1
		icmp_ln890_1007 : 1
		br_ln9425 : 2
	State 4
		add_ln691_1152 : 1
		icmp_ln890_1008 : 1
		br_ln9432 : 2
		empty : 1
		tmp : 1
		idxprom : 2
		data_split_V_addr_189 : 3
	State 5
		add_ln691_1154 : 1
		tmp_s : 1
		zext_ln9442 : 2
		local_D_V_addr : 3
		icmp_ln890_1010 : 1
		br_ln9434 : 2
		out_data_V : 4
	State 6
	State 7
		add_ln691_1155 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln9443 : 2
		trunc_ln674 : 1
		data_split_V_addr_190 : 2
		store_ln9444 : 3
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
	State 10
		p_Result_s : 1
		store_ln9454 : 2
	State 11
		icmp_ln890_1009 : 1
		br_ln9458 : 2
		icmp_ln870 : 1
		br_ln9460 : 2
	State 12
		add_ln691_1159 : 1
		icmp_ln890_1012 : 1
		br_ln9475 : 2
		add_ln691_1157 : 1
		shl_ln890 : 1
		icmp_ln890_1011 : 1
		br_ln9461 : 2
	State 13
		add_ln691_1160 : 1
		icmp_ln890_1014 : 1
		br_ln9477 : 2
	State 14
	State 15
		add_ln691_1158 : 1
		zext_ln9468 : 1
		add_ln9468 : 2
		zext_ln9468_1 : 3
		local_D_V_addr_38 : 4
		icmp_ln890_1013 : 1
		br_ln9463 : 2
		local_D_V_load : 5
	State 16
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln691_fu_332    |    0    |    10   |
|          |  add_ln691_1153_fu_344 |    0    |    10   |
|          |  add_ln691_1152_fu_356 |    0    |    12   |
|          |  add_ln691_1154_fu_385 |    0    |    12   |
|          |  add_ln691_1155_fu_409 |    0    |    10   |
|    add   |  add_ln691_1159_fu_468 |    0    |    12   |
|          |  add_ln691_1157_fu_480 |    0    |    12   |
|          |  add_ln691_1156_fu_498 |    0    |    10   |
|          |  add_ln691_1160_fu_504 |    0    |    9    |
|          |  add_ln691_1158_fu_516 |    0    |    9    |
|          |    add_ln9468_fu_526   |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_338   |    0    |    8    |
|          | icmp_ln890_1007_fu_350 |    0    |    8    |
|          | icmp_ln890_1008_fu_362 |    0    |    9    |
|          | icmp_ln890_1010_fu_403 |    0    |    9    |
|          |    icmp_ln878_fu_420   |    0    |    8    |
|   icmp   | icmp_ln890_1009_fu_456 |    0    |    8    |
|          |    icmp_ln870_fu_462   |    0    |    8    |
|          | icmp_ln890_1012_fu_474 |    0    |    9    |
|          | icmp_ln890_1011_fu_492 |    0    |    9    |
|          | icmp_ln890_1014_fu_510 |    0    |    8    |
|          | icmp_ln890_1013_fu_536 |    0    |    8    |
|----------|------------------------|---------|---------|
|   read   |   tmp_369_read_fu_118  |    0    |    0    |
|          |   tmp_370_read_fu_124  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_130    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      empty_fu_368      |    0    |    0    |
|          |   trunc_ln674_fu_426   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_372       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     idxprom_fu_380     |    0    |    0    |
|          |   zext_ln9442_fu_398   |    0    |    0    |
|   zext   |    zext_ln878_fu_415   |    0    |    0    |
|          |   zext_ln1497_fu_441   |    0    |    0    |
|          |   zext_ln9468_fu_522   |    0    |    0    |
|          |  zext_ln9468_1_fu_531  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_391      |    0    |    0    |
|          |    p_Result_s_fu_445   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|        r_fu_431        |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln890_fu_486    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   210   |
|----------|------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    0   |   128  |   129  |
+------------+--------+--------+--------+
|    Total   |    0   |   160  |   162  |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_1152_reg_578   |    4   |
|    add_ln691_1153_reg_570   |    3   |
|    add_ln691_1154_reg_596   |    5   |
|    add_ln691_1155_reg_619   |    3   |
|    add_ln691_1156_reg_670   |    3   |
|    add_ln691_1157_reg_657   |    5   |
|    add_ln691_1158_reg_683   |    2   |
|    add_ln691_1159_reg_649   |    5   |
|    add_ln691_1160_reg_675   |    2   |
|      add_ln691_reg_562      |    3   |
|         c0_V_reg_212        |    3   |
|         c1_V_reg_223        |    3   |
|         c4_V_reg_276        |    3   |
|       c5_V_52_reg_288       |    5   |
|         c5_V_reg_299        |    5   |
|       c6_V_116_reg_310      |    2   |
|         c6_V_reg_321        |    2   |
|         c7_V_reg_234        |    4   |
|         c8_V_reg_245        |    5   |
|data_split_V_addr_186_reg_547|    2   |
|data_split_V_addr_187_reg_552|    2   |
|data_split_V_addr_188_reg_557|    2   |
|data_split_V_addr_189_reg_591|    2   |
|  data_split_V_addr_reg_542  |    2   |
|      icmp_ln870_reg_645     |    1   |
|  local_D_V_addr_38_reg_688  |    5   |
|    local_D_V_addr_reg_601   |    5   |
|         n_V_reg_256         |    3   |
|      out_data_V_reg_614     |   128  |
|       p_Val2_s_reg_267      |   128  |
|      shl_ln890_reg_662      |    5   |
|       tmp_369_reg_609       |   32   |
|         tmp_reg_586         |    1   |
|      v2_V_1759_reg_637      |   32   |
|         v2_V_reg_632        |   32   |
|     zext_ln1497_reg_627     |   128  |
+-----------------------------+--------+
|            Total            |   577  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_130 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_182 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_194 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_194 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
|    c4_V_reg_276   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   354  || 2.45343 ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   210  |
|   Memory  |    0   |    -   |   160  |   162  |
|Multiplexer|    -   |    2   |    -   |   76   |
|  Register |    -   |    -   |   577  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   737  |   448  |
+-----------+--------+--------+--------+--------+
