<stg><name>mmult_hw<float, 32></name>


<trans_list>

<trans id="678" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="2" to="168">
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="2" to="3">
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="3" to="4">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="4" to="5">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="5" to="6">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="6" to="7">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="7" to="8">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="8" to="9">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="9" to="10">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="10" to="11">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="11" to="12">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="12" to="13">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="13" to="14">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="14" to="15">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="15" to="16">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="16" to="17">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="17" to="18">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="18" to="19">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="19" to="20">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="20" to="21">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="21" to="22">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="22" to="23">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="23" to="24">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="24" to="25">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="25" to="26">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="26" to="27">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="27" to="28">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="28" to="29">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="29" to="30">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="30" to="31">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="31" to="32">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="32" to="33">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="33" to="34">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="34" to="35">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="35" to="36">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="36" to="37">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="37" to="38">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="38" to="39">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="39" to="40">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="40" to="41">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="41" to="42">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="42" to="43">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="43" to="44">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="44" to="45">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="45" to="46">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="46" to="47">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="47" to="48">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="48" to="49">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="49" to="50">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="50" to="51">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="51" to="52">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="52" to="53">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="53" to="54">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="54" to="55">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="55" to="56">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="56" to="57">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="57" to="58">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="58" to="59">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="59" to="60">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="60" to="61">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="61" to="62">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="62" to="63">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="63" to="64">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="64" to="65">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="65" to="66">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="66" to="67">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="67" to="68">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="68" to="69">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="69" to="70">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="70" to="71">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="71" to="72">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="72" to="73">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="73" to="74">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="74" to="75">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="75" to="76">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="76" to="77">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="77" to="78">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="78" to="79">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="79" to="80">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="80" to="81">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="81" to="82">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="82" to="83">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="83" to="84">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="84" to="85">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="85" to="86">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="86" to="87">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="87" to="88">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="88" to="89">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="89" to="90">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="90" to="91">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="91" to="92">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="92" to="93">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="93" to="94">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="94" to="95">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="95" to="96">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="96" to="97">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="97" to="98">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="98" to="99">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="99" to="100">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="100" to="101">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="101" to="102">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="102" to="103">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="103" to="104">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="104" to="105">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="105" to="106">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="106" to="107">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="107" to="108">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="108" to="109">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="109" to="110">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="110" to="111">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="111" to="112">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="112" to="113">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="113" to="114">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="114" to="115">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="115" to="116">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="116" to="117">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="117" to="118">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="118" to="119">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="119" to="120">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="120" to="121">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="121" to="122">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="122" to="123">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="123" to="124">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="124" to="125">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="125" to="126">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="126" to="127">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="127" to="128">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="128" to="129">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="129" to="130">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="130" to="131">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="131" to="132">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="132" to="133">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="133" to="134">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="134" to="135">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="135" to="136">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="136" to="137">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="137" to="138">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="138" to="139">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="139" to="140">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="140" to="141">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="141" to="142">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="142" to="143">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="143" to="144">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="144" to="145">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="145" to="146">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="146" to="147">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="147" to="148">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="148" to="149">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="149" to="150">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="150" to="151">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="151" to="152">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="152" to="153">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="153" to="154">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="154" to="155">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="155" to="156">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="156" to="157">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="157" to="158">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="158" to="159">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="159" to="160">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="160" to="161">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="161" to="162">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="162" to="163">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="163" to="164">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="164" to="165">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="165" to="166">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="166" to="167">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="167" to="2">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %ia = phi i6 [ 0, %0 ], [ %ia_cast2_mid2_v, %.reset ]

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:2  %ib = phi i6 [ 0, %0 ], [ %ib_1, %.reset ]

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %exitcond_flatten = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %indvar_flatten_next = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %2, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:0  %ia_1 = add i6 %ia, 1

]]></Node>
<StgValue><ssdm name="ia_1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:3  %exitcond = icmp eq i6 %ib, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:4  %ib_mid2 = select i1 %exitcond, i6 0, i6 %ib

]]></Node>
<StgValue><ssdm name="ib_mid2"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:5  %ia_cast2_mid2_v = select i1 %exitcond, i6 %ia_1, i6 %ia

]]></Node>
<StgValue><ssdm name="ia_cast2_mid2_v"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="6">
<![CDATA[
.reset:6  %ia_cast2_mid2 = zext i6 %ia_cast2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="ia_cast2_mid2"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6">
<![CDATA[
.reset:9  %ib_cast1 = zext i6 %ib_mid2 to i32

]]></Node>
<StgValue><ssdm name="ib_cast1"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:17  %a_0_addr = getelementptr [32 x float]* %a_0, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
.reset:18  %a_0_load = load float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:19  %b_0_addr = getelementptr [32 x float]* %b_0, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
.reset:20  %b_0_load = load float* %b_0_addr, align 4

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:211  %ib_1 = add i6 %ib_mid2, 1

]]></Node>
<StgValue><ssdm name="ib_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
.reset:18  %a_0_load = load float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
.reset:20  %b_0_load = load float* %b_0_addr, align 4

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:21  %tmp1 = fmul float %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="190" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:21  %tmp1 = fmul float %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="191" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:21  %tmp1 = fmul float %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="192" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:21  %tmp1 = fmul float %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="193" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %sum_1 = fadd float %tmp1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:23  %a_1_addr = getelementptr [32 x float]* %a_1, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="5">
<![CDATA[
.reset:24  %a_1_load = load float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:25  %b_1_addr = getelementptr [32 x float]* %b_1, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
.reset:26  %b_1_load = load float* %b_1_addr, align 4

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="198" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %sum_1 = fadd float %tmp1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="5">
<![CDATA[
.reset:24  %a_1_load = load float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
.reset:26  %b_1_load = load float* %b_1_addr, align 4

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:27  %tmp_1 = fmul float %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="202" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %sum_1 = fadd float %tmp1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:27  %tmp_1 = fmul float %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="204" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %sum_1 = fadd float %tmp1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:27  %tmp_1 = fmul float %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="206" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %sum_1 = fadd float %tmp1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:27  %tmp_1 = fmul float %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="208" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %sum_1_1 = fadd float %sum_1, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:29  %a_2_addr = getelementptr [32 x float]* %a_2, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
.reset:30  %a_2_load = load float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:31  %b_2_addr = getelementptr [32 x float]* %b_2, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
.reset:32  %b_2_load = load float* %b_2_addr, align 4

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="213" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %sum_1_1 = fadd float %sum_1, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
.reset:30  %a_2_load = load float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
.reset:32  %b_2_load = load float* %b_2_addr, align 4

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:33  %tmp_2 = fmul float %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %sum_1_1 = fadd float %sum_1, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:33  %tmp_2 = fmul float %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="219" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %sum_1_1 = fadd float %sum_1, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:33  %tmp_2 = fmul float %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="221" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %sum_1_1 = fadd float %sum_1, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:33  %tmp_2 = fmul float %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="223" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %sum_1_2 = fadd float %sum_1_1, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:35  %a_3_addr = getelementptr [32 x float]* %a_3, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
.reset:36  %a_3_load = load float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:37  %b_3_addr = getelementptr [32 x float]* %b_3, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_3_addr"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
.reset:38  %b_3_load = load float* %b_3_addr, align 4

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="228" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %sum_1_2 = fadd float %sum_1_1, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
.reset:36  %a_3_load = load float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
.reset:38  %b_3_load = load float* %b_3_addr, align 4

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:39  %tmp_3 = fmul float %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="232" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %sum_1_2 = fadd float %sum_1_1, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:39  %tmp_3 = fmul float %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="234" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %sum_1_2 = fadd float %sum_1_1, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:39  %tmp_3 = fmul float %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="236" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %sum_1_2 = fadd float %sum_1_1, %tmp_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:39  %tmp_3 = fmul float %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="238" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:40  %sum_1_3 = fadd float %sum_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:41  %a_4_addr = getelementptr [32 x float]* %a_4, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
.reset:42  %a_4_load = load float* %a_4_addr, align 4

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:43  %b_4_addr = getelementptr [32 x float]* %b_4, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_4_addr"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5">
<![CDATA[
.reset:44  %b_4_load = load float* %b_4_addr, align 4

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="243" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:40  %sum_1_3 = fadd float %sum_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
.reset:42  %a_4_load = load float* %a_4_addr, align 4

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5">
<![CDATA[
.reset:44  %b_4_load = load float* %b_4_addr, align 4

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:45  %tmp_4 = fmul float %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="247" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:40  %sum_1_3 = fadd float %sum_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:45  %tmp_4 = fmul float %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="249" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:40  %sum_1_3 = fadd float %sum_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:45  %tmp_4 = fmul float %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="251" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:40  %sum_1_3 = fadd float %sum_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:45  %tmp_4 = fmul float %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="253" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %sum_1_4 = fadd float %sum_1_3, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:47  %a_5_addr = getelementptr [32 x float]* %a_5, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_5_addr"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5">
<![CDATA[
.reset:48  %a_5_load = load float* %a_5_addr, align 4

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:49  %b_5_addr = getelementptr [32 x float]* %b_5, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_5_addr"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
.reset:50  %b_5_load = load float* %b_5_addr, align 4

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="258" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %sum_1_4 = fadd float %sum_1_3, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5">
<![CDATA[
.reset:48  %a_5_load = load float* %a_5_addr, align 4

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
.reset:50  %b_5_load = load float* %b_5_addr, align 4

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:51  %tmp_5 = fmul float %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="262" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %sum_1_4 = fadd float %sum_1_3, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:51  %tmp_5 = fmul float %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="264" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %sum_1_4 = fadd float %sum_1_3, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:51  %tmp_5 = fmul float %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="266" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %sum_1_4 = fadd float %sum_1_3, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="267" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:51  %tmp_5 = fmul float %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="268" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:52  %sum_1_5 = fadd float %sum_1_4, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:53  %a_6_addr = getelementptr [32 x float]* %a_6, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_6_addr"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
.reset:54  %a_6_load = load float* %a_6_addr, align 4

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:55  %b_6_addr = getelementptr [32 x float]* %b_6, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_6_addr"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
.reset:56  %b_6_load = load float* %b_6_addr, align 4

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="273" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:52  %sum_1_5 = fadd float %sum_1_4, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="274" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
.reset:54  %a_6_load = load float* %a_6_addr, align 4

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="275" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
.reset:56  %b_6_load = load float* %b_6_addr, align 4

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>

<operation id="276" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:57  %tmp_6 = fmul float %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="277" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:52  %sum_1_5 = fadd float %sum_1_4, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:57  %tmp_6 = fmul float %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="279" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:52  %sum_1_5 = fadd float %sum_1_4, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:57  %tmp_6 = fmul float %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="281" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:52  %sum_1_5 = fadd float %sum_1_4, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="282" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:57  %tmp_6 = fmul float %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="283" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:58  %sum_1_6 = fadd float %sum_1_5, %tmp_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="284" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:59  %a_7_addr = getelementptr [32 x float]* %a_7, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_7_addr"/></StgValue>
</operation>

<operation id="285" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="5">
<![CDATA[
.reset:60  %a_7_load = load float* %a_7_addr, align 4

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="286" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:61  %b_7_addr = getelementptr [32 x float]* %b_7, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_7_addr"/></StgValue>
</operation>

<operation id="287" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
.reset:62  %b_7_load = load float* %b_7_addr, align 4

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="288" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:58  %sum_1_6 = fadd float %sum_1_5, %tmp_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="289" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="5">
<![CDATA[
.reset:60  %a_7_load = load float* %a_7_addr, align 4

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="290" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
.reset:62  %b_7_load = load float* %b_7_addr, align 4

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>

<operation id="291" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:63  %tmp_7 = fmul float %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="292" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:58  %sum_1_6 = fadd float %sum_1_5, %tmp_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="293" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:63  %tmp_7 = fmul float %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="294" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:58  %sum_1_6 = fadd float %sum_1_5, %tmp_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="295" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:63  %tmp_7 = fmul float %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="296" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:58  %sum_1_6 = fadd float %sum_1_5, %tmp_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="297" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:63  %tmp_7 = fmul float %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="298" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:64  %sum_1_7 = fadd float %sum_1_6, %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="299" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:65  %a_8_addr = getelementptr [32 x float]* %a_8, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_8_addr"/></StgValue>
</operation>

<operation id="300" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
.reset:66  %a_8_load = load float* %a_8_addr, align 4

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="301" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:67  %b_8_addr = getelementptr [32 x float]* %b_8, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_8_addr"/></StgValue>
</operation>

<operation id="302" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
.reset:68  %b_8_load = load float* %b_8_addr, align 4

]]></Node>
<StgValue><ssdm name="b_8_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="303" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:64  %sum_1_7 = fadd float %sum_1_6, %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="304" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
.reset:66  %a_8_load = load float* %a_8_addr, align 4

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="305" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
.reset:68  %b_8_load = load float* %b_8_addr, align 4

]]></Node>
<StgValue><ssdm name="b_8_load"/></StgValue>
</operation>

<operation id="306" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  %tmp_8 = fmul float %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="307" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:64  %sum_1_7 = fadd float %sum_1_6, %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="308" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  %tmp_8 = fmul float %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="309" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:64  %sum_1_7 = fadd float %sum_1_6, %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="310" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  %tmp_8 = fmul float %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="311" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:64  %sum_1_7 = fadd float %sum_1_6, %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="312" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  %tmp_8 = fmul float %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="313" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:70  %sum_1_8 = fadd float %sum_1_7, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:71  %a_9_addr = getelementptr [32 x float]* %a_9, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_9_addr"/></StgValue>
</operation>

<operation id="315" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5">
<![CDATA[
.reset:72  %a_9_load = load float* %a_9_addr, align 4

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="316" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:73  %b_9_addr = getelementptr [32 x float]* %b_9, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_9_addr"/></StgValue>
</operation>

<operation id="317" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
.reset:74  %b_9_load = load float* %b_9_addr, align 4

]]></Node>
<StgValue><ssdm name="b_9_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="318" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:70  %sum_1_8 = fadd float %sum_1_7, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="319" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5">
<![CDATA[
.reset:72  %a_9_load = load float* %a_9_addr, align 4

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="320" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
.reset:74  %b_9_load = load float* %b_9_addr, align 4

]]></Node>
<StgValue><ssdm name="b_9_load"/></StgValue>
</operation>

<operation id="321" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:75  %tmp_9 = fmul float %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="322" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:70  %sum_1_8 = fadd float %sum_1_7, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="323" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:75  %tmp_9 = fmul float %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="324" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:70  %sum_1_8 = fadd float %sum_1_7, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="325" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:75  %tmp_9 = fmul float %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="326" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:70  %sum_1_8 = fadd float %sum_1_7, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="327" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:75  %tmp_9 = fmul float %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="328" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  %sum_1_9 = fadd float %sum_1_8, %tmp_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="329" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:77  %a_10_addr = getelementptr [32 x float]* %a_10, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_10_addr"/></StgValue>
</operation>

<operation id="330" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="5">
<![CDATA[
.reset:78  %a_10_load = load float* %a_10_addr, align 4

]]></Node>
<StgValue><ssdm name="a_10_load"/></StgValue>
</operation>

<operation id="331" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:79  %b_10_addr = getelementptr [32 x float]* %b_10, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_10_addr"/></StgValue>
</operation>

<operation id="332" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5">
<![CDATA[
.reset:80  %b_10_load = load float* %b_10_addr, align 4

]]></Node>
<StgValue><ssdm name="b_10_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="333" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  %sum_1_9 = fadd float %sum_1_8, %tmp_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="334" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="5">
<![CDATA[
.reset:78  %a_10_load = load float* %a_10_addr, align 4

]]></Node>
<StgValue><ssdm name="a_10_load"/></StgValue>
</operation>

<operation id="335" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5">
<![CDATA[
.reset:80  %b_10_load = load float* %b_10_addr, align 4

]]></Node>
<StgValue><ssdm name="b_10_load"/></StgValue>
</operation>

<operation id="336" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:81  %tmp_s = fmul float %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="337" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  %sum_1_9 = fadd float %sum_1_8, %tmp_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="338" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:81  %tmp_s = fmul float %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="339" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  %sum_1_9 = fadd float %sum_1_8, %tmp_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="340" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:81  %tmp_s = fmul float %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="341" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  %sum_1_9 = fadd float %sum_1_8, %tmp_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="342" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:81  %tmp_s = fmul float %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="343" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:82  %sum_1_s = fadd float %sum_1_9, %tmp_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="344" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:83  %a_11_addr = getelementptr [32 x float]* %a_11, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_11_addr"/></StgValue>
</operation>

<operation id="345" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="5">
<![CDATA[
.reset:84  %a_11_load = load float* %a_11_addr, align 4

]]></Node>
<StgValue><ssdm name="a_11_load"/></StgValue>
</operation>

<operation id="346" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:85  %b_11_addr = getelementptr [32 x float]* %b_11, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_11_addr"/></StgValue>
</operation>

<operation id="347" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5">
<![CDATA[
.reset:86  %b_11_load = load float* %b_11_addr, align 4

]]></Node>
<StgValue><ssdm name="b_11_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="348" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:82  %sum_1_s = fadd float %sum_1_9, %tmp_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="349" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="5">
<![CDATA[
.reset:84  %a_11_load = load float* %a_11_addr, align 4

]]></Node>
<StgValue><ssdm name="a_11_load"/></StgValue>
</operation>

<operation id="350" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5">
<![CDATA[
.reset:86  %b_11_load = load float* %b_11_addr, align 4

]]></Node>
<StgValue><ssdm name="b_11_load"/></StgValue>
</operation>

<operation id="351" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:87  %tmp_10 = fmul float %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="352" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:82  %sum_1_s = fadd float %sum_1_9, %tmp_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="353" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:87  %tmp_10 = fmul float %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="354" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:82  %sum_1_s = fadd float %sum_1_9, %tmp_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="355" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:87  %tmp_10 = fmul float %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="356" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:82  %sum_1_s = fadd float %sum_1_9, %tmp_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="357" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:87  %tmp_10 = fmul float %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="358" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:88  %sum_1_10 = fadd float %sum_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="359" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:89  %a_12_addr = getelementptr [32 x float]* %a_12, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_12_addr"/></StgValue>
</operation>

<operation id="360" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
.reset:90  %a_12_load = load float* %a_12_addr, align 4

]]></Node>
<StgValue><ssdm name="a_12_load"/></StgValue>
</operation>

<operation id="361" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:91  %b_12_addr = getelementptr [32 x float]* %b_12, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_12_addr"/></StgValue>
</operation>

<operation id="362" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
.reset:92  %b_12_load = load float* %b_12_addr, align 4

]]></Node>
<StgValue><ssdm name="b_12_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="363" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:88  %sum_1_10 = fadd float %sum_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="364" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
.reset:90  %a_12_load = load float* %a_12_addr, align 4

]]></Node>
<StgValue><ssdm name="a_12_load"/></StgValue>
</operation>

<operation id="365" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
.reset:92  %b_12_load = load float* %b_12_addr, align 4

]]></Node>
<StgValue><ssdm name="b_12_load"/></StgValue>
</operation>

<operation id="366" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:93  %tmp_11 = fmul float %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="367" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:88  %sum_1_10 = fadd float %sum_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="368" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:93  %tmp_11 = fmul float %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="369" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:88  %sum_1_10 = fadd float %sum_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="370" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:93  %tmp_11 = fmul float %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="371" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:88  %sum_1_10 = fadd float %sum_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="372" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:93  %tmp_11 = fmul float %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="373" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %sum_1_11 = fadd float %sum_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="374" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:95  %a_13_addr = getelementptr [32 x float]* %a_13, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_13_addr"/></StgValue>
</operation>

<operation id="375" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="5">
<![CDATA[
.reset:96  %a_13_load = load float* %a_13_addr, align 4

]]></Node>
<StgValue><ssdm name="a_13_load"/></StgValue>
</operation>

<operation id="376" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:97  %b_13_addr = getelementptr [32 x float]* %b_13, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_13_addr"/></StgValue>
</operation>

<operation id="377" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
.reset:98  %b_13_load = load float* %b_13_addr, align 4

]]></Node>
<StgValue><ssdm name="b_13_load"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="378" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %sum_1_11 = fadd float %sum_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="379" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="5">
<![CDATA[
.reset:96  %a_13_load = load float* %a_13_addr, align 4

]]></Node>
<StgValue><ssdm name="a_13_load"/></StgValue>
</operation>

<operation id="380" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
.reset:98  %b_13_load = load float* %b_13_addr, align 4

]]></Node>
<StgValue><ssdm name="b_13_load"/></StgValue>
</operation>

<operation id="381" st_id="68" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  %tmp_12 = fmul float %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="382" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %sum_1_11 = fadd float %sum_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="383" st_id="69" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  %tmp_12 = fmul float %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="384" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %sum_1_11 = fadd float %sum_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="385" st_id="70" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  %tmp_12 = fmul float %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="386" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %sum_1_11 = fadd float %sum_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="387" st_id="71" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  %tmp_12 = fmul float %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="388" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:100  %sum_1_12 = fadd float %sum_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="389" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:101  %a_14_addr = getelementptr [32 x float]* %a_14, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_14_addr"/></StgValue>
</operation>

<operation id="390" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
.reset:102  %a_14_load = load float* %a_14_addr, align 4

]]></Node>
<StgValue><ssdm name="a_14_load"/></StgValue>
</operation>

<operation id="391" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:103  %b_14_addr = getelementptr [32 x float]* %b_14, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_14_addr"/></StgValue>
</operation>

<operation id="392" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="5">
<![CDATA[
.reset:104  %b_14_load = load float* %b_14_addr, align 4

]]></Node>
<StgValue><ssdm name="b_14_load"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="393" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:100  %sum_1_12 = fadd float %sum_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="394" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
.reset:102  %a_14_load = load float* %a_14_addr, align 4

]]></Node>
<StgValue><ssdm name="a_14_load"/></StgValue>
</operation>

<operation id="395" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="5">
<![CDATA[
.reset:104  %b_14_load = load float* %b_14_addr, align 4

]]></Node>
<StgValue><ssdm name="b_14_load"/></StgValue>
</operation>

<operation id="396" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:105  %tmp_13 = fmul float %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="397" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:100  %sum_1_12 = fadd float %sum_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="398" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:105  %tmp_13 = fmul float %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="399" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:100  %sum_1_12 = fadd float %sum_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="400" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:105  %tmp_13 = fmul float %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="401" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:100  %sum_1_12 = fadd float %sum_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="402" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:105  %tmp_13 = fmul float %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="403" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %sum_1_13 = fadd float %sum_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="404" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:107  %a_15_addr = getelementptr [32 x float]* %a_15, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_15_addr"/></StgValue>
</operation>

<operation id="405" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="5">
<![CDATA[
.reset:108  %a_15_load = load float* %a_15_addr, align 4

]]></Node>
<StgValue><ssdm name="a_15_load"/></StgValue>
</operation>

<operation id="406" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:109  %b_15_addr = getelementptr [32 x float]* %b_15, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_15_addr"/></StgValue>
</operation>

<operation id="407" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="5">
<![CDATA[
.reset:110  %b_15_load = load float* %b_15_addr, align 4

]]></Node>
<StgValue><ssdm name="b_15_load"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="408" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %sum_1_13 = fadd float %sum_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="409" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="5">
<![CDATA[
.reset:108  %a_15_load = load float* %a_15_addr, align 4

]]></Node>
<StgValue><ssdm name="a_15_load"/></StgValue>
</operation>

<operation id="410" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="5">
<![CDATA[
.reset:110  %b_15_load = load float* %b_15_addr, align 4

]]></Node>
<StgValue><ssdm name="b_15_load"/></StgValue>
</operation>

<operation id="411" st_id="78" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:111  %tmp_14 = fmul float %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="412" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %sum_1_13 = fadd float %sum_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="413" st_id="79" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:111  %tmp_14 = fmul float %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="414" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %sum_1_13 = fadd float %sum_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="415" st_id="80" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:111  %tmp_14 = fmul float %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="416" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %sum_1_13 = fadd float %sum_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="417" st_id="81" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:111  %tmp_14 = fmul float %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="418" st_id="82" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:112  %sum_1_14 = fadd float %sum_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="419" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:113  %a_16_addr = getelementptr [32 x float]* %a_16, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_16_addr"/></StgValue>
</operation>

<operation id="420" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
.reset:114  %a_16_load = load float* %a_16_addr, align 4

]]></Node>
<StgValue><ssdm name="a_16_load"/></StgValue>
</operation>

<operation id="421" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:115  %b_16_addr = getelementptr [32 x float]* %b_16, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_16_addr"/></StgValue>
</operation>

<operation id="422" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="5">
<![CDATA[
.reset:116  %b_16_load = load float* %b_16_addr, align 4

]]></Node>
<StgValue><ssdm name="b_16_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="423" st_id="83" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:112  %sum_1_14 = fadd float %sum_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="424" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
.reset:114  %a_16_load = load float* %a_16_addr, align 4

]]></Node>
<StgValue><ssdm name="a_16_load"/></StgValue>
</operation>

<operation id="425" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="5">
<![CDATA[
.reset:116  %b_16_load = load float* %b_16_addr, align 4

]]></Node>
<StgValue><ssdm name="b_16_load"/></StgValue>
</operation>

<operation id="426" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:117  %tmp_15 = fmul float %a_16_load, %b_16_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="427" st_id="84" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:112  %sum_1_14 = fadd float %sum_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="428" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:117  %tmp_15 = fmul float %a_16_load, %b_16_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="429" st_id="85" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:112  %sum_1_14 = fadd float %sum_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="430" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:117  %tmp_15 = fmul float %a_16_load, %b_16_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="431" st_id="86" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:112  %sum_1_14 = fadd float %sum_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="432" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:117  %tmp_15 = fmul float %a_16_load, %b_16_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="433" st_id="87" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:118  %sum_1_15 = fadd float %sum_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="434" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:119  %a_17_addr = getelementptr [32 x float]* %a_17, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_17_addr"/></StgValue>
</operation>

<operation id="435" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="5">
<![CDATA[
.reset:120  %a_17_load = load float* %a_17_addr, align 4

]]></Node>
<StgValue><ssdm name="a_17_load"/></StgValue>
</operation>

<operation id="436" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:121  %b_17_addr = getelementptr [32 x float]* %b_17, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_17_addr"/></StgValue>
</operation>

<operation id="437" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="5">
<![CDATA[
.reset:122  %b_17_load = load float* %b_17_addr, align 4

]]></Node>
<StgValue><ssdm name="b_17_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="438" st_id="88" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:118  %sum_1_15 = fadd float %sum_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="439" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="5">
<![CDATA[
.reset:120  %a_17_load = load float* %a_17_addr, align 4

]]></Node>
<StgValue><ssdm name="a_17_load"/></StgValue>
</operation>

<operation id="440" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="5">
<![CDATA[
.reset:122  %b_17_load = load float* %b_17_addr, align 4

]]></Node>
<StgValue><ssdm name="b_17_load"/></StgValue>
</operation>

<operation id="441" st_id="88" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:123  %tmp_16 = fmul float %a_17_load, %b_17_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="442" st_id="89" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:118  %sum_1_15 = fadd float %sum_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="443" st_id="89" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:123  %tmp_16 = fmul float %a_17_load, %b_17_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="444" st_id="90" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:118  %sum_1_15 = fadd float %sum_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="445" st_id="90" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:123  %tmp_16 = fmul float %a_17_load, %b_17_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="446" st_id="91" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:118  %sum_1_15 = fadd float %sum_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="447" st_id="91" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:123  %tmp_16 = fmul float %a_17_load, %b_17_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="448" st_id="92" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:124  %sum_1_16 = fadd float %sum_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="449" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:125  %a_18_addr = getelementptr [32 x float]* %a_18, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_18_addr"/></StgValue>
</operation>

<operation id="450" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="5">
<![CDATA[
.reset:126  %a_18_load = load float* %a_18_addr, align 4

]]></Node>
<StgValue><ssdm name="a_18_load"/></StgValue>
</operation>

<operation id="451" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:127  %b_18_addr = getelementptr [32 x float]* %b_18, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_18_addr"/></StgValue>
</operation>

<operation id="452" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="5">
<![CDATA[
.reset:128  %b_18_load = load float* %b_18_addr, align 4

]]></Node>
<StgValue><ssdm name="b_18_load"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="453" st_id="93" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:124  %sum_1_16 = fadd float %sum_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="454" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="5">
<![CDATA[
.reset:126  %a_18_load = load float* %a_18_addr, align 4

]]></Node>
<StgValue><ssdm name="a_18_load"/></StgValue>
</operation>

<operation id="455" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="5">
<![CDATA[
.reset:128  %b_18_load = load float* %b_18_addr, align 4

]]></Node>
<StgValue><ssdm name="b_18_load"/></StgValue>
</operation>

<operation id="456" st_id="93" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:129  %tmp_17 = fmul float %a_18_load, %b_18_load

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="457" st_id="94" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:124  %sum_1_16 = fadd float %sum_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="458" st_id="94" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:129  %tmp_17 = fmul float %a_18_load, %b_18_load

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="459" st_id="95" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:124  %sum_1_16 = fadd float %sum_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="460" st_id="95" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:129  %tmp_17 = fmul float %a_18_load, %b_18_load

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="461" st_id="96" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:124  %sum_1_16 = fadd float %sum_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="462" st_id="96" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:129  %tmp_17 = fmul float %a_18_load, %b_18_load

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="463" st_id="97" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:130  %sum_1_17 = fadd float %sum_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="464" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:131  %a_19_addr = getelementptr [32 x float]* %a_19, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_19_addr"/></StgValue>
</operation>

<operation id="465" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="5">
<![CDATA[
.reset:132  %a_19_load = load float* %a_19_addr, align 4

]]></Node>
<StgValue><ssdm name="a_19_load"/></StgValue>
</operation>

<operation id="466" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:133  %b_19_addr = getelementptr [32 x float]* %b_19, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_19_addr"/></StgValue>
</operation>

<operation id="467" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="5">
<![CDATA[
.reset:134  %b_19_load = load float* %b_19_addr, align 4

]]></Node>
<StgValue><ssdm name="b_19_load"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="468" st_id="98" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:130  %sum_1_17 = fadd float %sum_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="469" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="5">
<![CDATA[
.reset:132  %a_19_load = load float* %a_19_addr, align 4

]]></Node>
<StgValue><ssdm name="a_19_load"/></StgValue>
</operation>

<operation id="470" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="5">
<![CDATA[
.reset:134  %b_19_load = load float* %b_19_addr, align 4

]]></Node>
<StgValue><ssdm name="b_19_load"/></StgValue>
</operation>

<operation id="471" st_id="98" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:135  %tmp_18 = fmul float %a_19_load, %b_19_load

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="472" st_id="99" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:130  %sum_1_17 = fadd float %sum_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="473" st_id="99" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:135  %tmp_18 = fmul float %a_19_load, %b_19_load

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="474" st_id="100" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:130  %sum_1_17 = fadd float %sum_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="475" st_id="100" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:135  %tmp_18 = fmul float %a_19_load, %b_19_load

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="476" st_id="101" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:130  %sum_1_17 = fadd float %sum_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="477" st_id="101" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:135  %tmp_18 = fmul float %a_19_load, %b_19_load

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="478" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:136  %sum_1_18 = fadd float %sum_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="479" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:137  %a_20_addr = getelementptr [32 x float]* %a_20, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_20_addr"/></StgValue>
</operation>

<operation id="480" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="5">
<![CDATA[
.reset:138  %a_20_load = load float* %a_20_addr, align 4

]]></Node>
<StgValue><ssdm name="a_20_load"/></StgValue>
</operation>

<operation id="481" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:139  %b_20_addr = getelementptr [32 x float]* %b_20, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_20_addr"/></StgValue>
</operation>

<operation id="482" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="5">
<![CDATA[
.reset:140  %b_20_load = load float* %b_20_addr, align 4

]]></Node>
<StgValue><ssdm name="b_20_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="483" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:136  %sum_1_18 = fadd float %sum_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="484" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="5">
<![CDATA[
.reset:138  %a_20_load = load float* %a_20_addr, align 4

]]></Node>
<StgValue><ssdm name="a_20_load"/></StgValue>
</operation>

<operation id="485" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="5">
<![CDATA[
.reset:140  %b_20_load = load float* %b_20_addr, align 4

]]></Node>
<StgValue><ssdm name="b_20_load"/></StgValue>
</operation>

<operation id="486" st_id="103" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:141  %tmp_19 = fmul float %a_20_load, %b_20_load

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="487" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:136  %sum_1_18 = fadd float %sum_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="488" st_id="104" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:141  %tmp_19 = fmul float %a_20_load, %b_20_load

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="489" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:136  %sum_1_18 = fadd float %sum_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="490" st_id="105" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:141  %tmp_19 = fmul float %a_20_load, %b_20_load

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="491" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:136  %sum_1_18 = fadd float %sum_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="492" st_id="106" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:141  %tmp_19 = fmul float %a_20_load, %b_20_load

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="493" st_id="107" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:142  %sum_1_19 = fadd float %sum_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="494" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:143  %a_21_addr = getelementptr [32 x float]* %a_21, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_21_addr"/></StgValue>
</operation>

<operation id="495" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="5">
<![CDATA[
.reset:144  %a_21_load = load float* %a_21_addr, align 4

]]></Node>
<StgValue><ssdm name="a_21_load"/></StgValue>
</operation>

<operation id="496" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:145  %b_21_addr = getelementptr [32 x float]* %b_21, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_21_addr"/></StgValue>
</operation>

<operation id="497" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
.reset:146  %b_21_load = load float* %b_21_addr, align 4

]]></Node>
<StgValue><ssdm name="b_21_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="498" st_id="108" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:142  %sum_1_19 = fadd float %sum_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="499" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="5">
<![CDATA[
.reset:144  %a_21_load = load float* %a_21_addr, align 4

]]></Node>
<StgValue><ssdm name="a_21_load"/></StgValue>
</operation>

<operation id="500" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
.reset:146  %b_21_load = load float* %b_21_addr, align 4

]]></Node>
<StgValue><ssdm name="b_21_load"/></StgValue>
</operation>

<operation id="501" st_id="108" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:147  %tmp_20 = fmul float %a_21_load, %b_21_load

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="502" st_id="109" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:142  %sum_1_19 = fadd float %sum_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="503" st_id="109" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:147  %tmp_20 = fmul float %a_21_load, %b_21_load

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="504" st_id="110" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:142  %sum_1_19 = fadd float %sum_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="505" st_id="110" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:147  %tmp_20 = fmul float %a_21_load, %b_21_load

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="506" st_id="111" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:142  %sum_1_19 = fadd float %sum_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="507" st_id="111" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:147  %tmp_20 = fmul float %a_21_load, %b_21_load

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="508" st_id="112" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:148  %sum_1_20 = fadd float %sum_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="509" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:149  %a_22_addr = getelementptr [32 x float]* %a_22, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_22_addr"/></StgValue>
</operation>

<operation id="510" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="5">
<![CDATA[
.reset:150  %a_22_load = load float* %a_22_addr, align 4

]]></Node>
<StgValue><ssdm name="a_22_load"/></StgValue>
</operation>

<operation id="511" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:151  %b_22_addr = getelementptr [32 x float]* %b_22, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_22_addr"/></StgValue>
</operation>

<operation id="512" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="5">
<![CDATA[
.reset:152  %b_22_load = load float* %b_22_addr, align 4

]]></Node>
<StgValue><ssdm name="b_22_load"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="513" st_id="113" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:148  %sum_1_20 = fadd float %sum_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="514" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="5">
<![CDATA[
.reset:150  %a_22_load = load float* %a_22_addr, align 4

]]></Node>
<StgValue><ssdm name="a_22_load"/></StgValue>
</operation>

<operation id="515" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="5">
<![CDATA[
.reset:152  %b_22_load = load float* %b_22_addr, align 4

]]></Node>
<StgValue><ssdm name="b_22_load"/></StgValue>
</operation>

<operation id="516" st_id="113" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:153  %tmp_21 = fmul float %a_22_load, %b_22_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="517" st_id="114" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:148  %sum_1_20 = fadd float %sum_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="518" st_id="114" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:153  %tmp_21 = fmul float %a_22_load, %b_22_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="519" st_id="115" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:148  %sum_1_20 = fadd float %sum_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="520" st_id="115" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:153  %tmp_21 = fmul float %a_22_load, %b_22_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="521" st_id="116" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:148  %sum_1_20 = fadd float %sum_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="522" st_id="116" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:153  %tmp_21 = fmul float %a_22_load, %b_22_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="523" st_id="117" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:154  %sum_1_21 = fadd float %sum_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="524" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:155  %a_23_addr = getelementptr [32 x float]* %a_23, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_23_addr"/></StgValue>
</operation>

<operation id="525" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="5">
<![CDATA[
.reset:156  %a_23_load = load float* %a_23_addr, align 4

]]></Node>
<StgValue><ssdm name="a_23_load"/></StgValue>
</operation>

<operation id="526" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:157  %b_23_addr = getelementptr [32 x float]* %b_23, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_23_addr"/></StgValue>
</operation>

<operation id="527" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
.reset:158  %b_23_load = load float* %b_23_addr, align 4

]]></Node>
<StgValue><ssdm name="b_23_load"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="528" st_id="118" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:154  %sum_1_21 = fadd float %sum_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="529" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="5">
<![CDATA[
.reset:156  %a_23_load = load float* %a_23_addr, align 4

]]></Node>
<StgValue><ssdm name="a_23_load"/></StgValue>
</operation>

<operation id="530" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
.reset:158  %b_23_load = load float* %b_23_addr, align 4

]]></Node>
<StgValue><ssdm name="b_23_load"/></StgValue>
</operation>

<operation id="531" st_id="118" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:159  %tmp_22 = fmul float %a_23_load, %b_23_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="532" st_id="119" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:154  %sum_1_21 = fadd float %sum_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="533" st_id="119" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:159  %tmp_22 = fmul float %a_23_load, %b_23_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="534" st_id="120" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:154  %sum_1_21 = fadd float %sum_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="535" st_id="120" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:159  %tmp_22 = fmul float %a_23_load, %b_23_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="536" st_id="121" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:154  %sum_1_21 = fadd float %sum_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="537" st_id="121" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:159  %tmp_22 = fmul float %a_23_load, %b_23_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="538" st_id="122" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:160  %sum_1_22 = fadd float %sum_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="539" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:161  %a_24_addr = getelementptr [32 x float]* %a_24, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_24_addr"/></StgValue>
</operation>

<operation id="540" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="5">
<![CDATA[
.reset:162  %a_24_load = load float* %a_24_addr, align 4

]]></Node>
<StgValue><ssdm name="a_24_load"/></StgValue>
</operation>

<operation id="541" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:163  %b_24_addr = getelementptr [32 x float]* %b_24, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_24_addr"/></StgValue>
</operation>

<operation id="542" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5">
<![CDATA[
.reset:164  %b_24_load = load float* %b_24_addr, align 4

]]></Node>
<StgValue><ssdm name="b_24_load"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="543" st_id="123" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:160  %sum_1_22 = fadd float %sum_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="544" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="5">
<![CDATA[
.reset:162  %a_24_load = load float* %a_24_addr, align 4

]]></Node>
<StgValue><ssdm name="a_24_load"/></StgValue>
</operation>

<operation id="545" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5">
<![CDATA[
.reset:164  %b_24_load = load float* %b_24_addr, align 4

]]></Node>
<StgValue><ssdm name="b_24_load"/></StgValue>
</operation>

<operation id="546" st_id="123" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:165  %tmp_23 = fmul float %a_24_load, %b_24_load

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="547" st_id="124" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:160  %sum_1_22 = fadd float %sum_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="548" st_id="124" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:165  %tmp_23 = fmul float %a_24_load, %b_24_load

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="549" st_id="125" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:160  %sum_1_22 = fadd float %sum_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="550" st_id="125" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:165  %tmp_23 = fmul float %a_24_load, %b_24_load

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="551" st_id="126" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:160  %sum_1_22 = fadd float %sum_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="552" st_id="126" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:165  %tmp_23 = fmul float %a_24_load, %b_24_load

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="553" st_id="127" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:166  %sum_1_23 = fadd float %sum_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="554" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:167  %a_25_addr = getelementptr [32 x float]* %a_25, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_25_addr"/></StgValue>
</operation>

<operation id="555" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="5">
<![CDATA[
.reset:168  %a_25_load = load float* %a_25_addr, align 4

]]></Node>
<StgValue><ssdm name="a_25_load"/></StgValue>
</operation>

<operation id="556" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:169  %b_25_addr = getelementptr [32 x float]* %b_25, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_25_addr"/></StgValue>
</operation>

<operation id="557" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
.reset:170  %b_25_load = load float* %b_25_addr, align 4

]]></Node>
<StgValue><ssdm name="b_25_load"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="558" st_id="128" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:166  %sum_1_23 = fadd float %sum_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="559" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="5">
<![CDATA[
.reset:168  %a_25_load = load float* %a_25_addr, align 4

]]></Node>
<StgValue><ssdm name="a_25_load"/></StgValue>
</operation>

<operation id="560" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
.reset:170  %b_25_load = load float* %b_25_addr, align 4

]]></Node>
<StgValue><ssdm name="b_25_load"/></StgValue>
</operation>

<operation id="561" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:171  %tmp_24 = fmul float %a_25_load, %b_25_load

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="562" st_id="129" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:166  %sum_1_23 = fadd float %sum_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="563" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:171  %tmp_24 = fmul float %a_25_load, %b_25_load

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="564" st_id="130" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:166  %sum_1_23 = fadd float %sum_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="565" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:171  %tmp_24 = fmul float %a_25_load, %b_25_load

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="566" st_id="131" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:166  %sum_1_23 = fadd float %sum_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="567" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:171  %tmp_24 = fmul float %a_25_load, %b_25_load

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="568" st_id="132" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:172  %sum_1_24 = fadd float %sum_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="569" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:173  %a_26_addr = getelementptr [32 x float]* %a_26, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_26_addr"/></StgValue>
</operation>

<operation id="570" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="5">
<![CDATA[
.reset:174  %a_26_load = load float* %a_26_addr, align 4

]]></Node>
<StgValue><ssdm name="a_26_load"/></StgValue>
</operation>

<operation id="571" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:175  %b_26_addr = getelementptr [32 x float]* %b_26, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_26_addr"/></StgValue>
</operation>

<operation id="572" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="5">
<![CDATA[
.reset:176  %b_26_load = load float* %b_26_addr, align 4

]]></Node>
<StgValue><ssdm name="b_26_load"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="573" st_id="133" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:172  %sum_1_24 = fadd float %sum_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="574" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="5">
<![CDATA[
.reset:174  %a_26_load = load float* %a_26_addr, align 4

]]></Node>
<StgValue><ssdm name="a_26_load"/></StgValue>
</operation>

<operation id="575" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="5">
<![CDATA[
.reset:176  %b_26_load = load float* %b_26_addr, align 4

]]></Node>
<StgValue><ssdm name="b_26_load"/></StgValue>
</operation>

<operation id="576" st_id="133" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:177  %tmp_25 = fmul float %a_26_load, %b_26_load

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="577" st_id="134" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:172  %sum_1_24 = fadd float %sum_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="578" st_id="134" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:177  %tmp_25 = fmul float %a_26_load, %b_26_load

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="579" st_id="135" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:172  %sum_1_24 = fadd float %sum_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="580" st_id="135" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:177  %tmp_25 = fmul float %a_26_load, %b_26_load

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="581" st_id="136" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:172  %sum_1_24 = fadd float %sum_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="582" st_id="136" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:177  %tmp_25 = fmul float %a_26_load, %b_26_load

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="583" st_id="137" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:178  %sum_1_25 = fadd float %sum_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="584" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:179  %a_27_addr = getelementptr [32 x float]* %a_27, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_27_addr"/></StgValue>
</operation>

<operation id="585" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="5">
<![CDATA[
.reset:180  %a_27_load = load float* %a_27_addr, align 4

]]></Node>
<StgValue><ssdm name="a_27_load"/></StgValue>
</operation>

<operation id="586" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:181  %b_27_addr = getelementptr [32 x float]* %b_27, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_27_addr"/></StgValue>
</operation>

<operation id="587" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="5">
<![CDATA[
.reset:182  %b_27_load = load float* %b_27_addr, align 4

]]></Node>
<StgValue><ssdm name="b_27_load"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="588" st_id="138" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:178  %sum_1_25 = fadd float %sum_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="589" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="5">
<![CDATA[
.reset:180  %a_27_load = load float* %a_27_addr, align 4

]]></Node>
<StgValue><ssdm name="a_27_load"/></StgValue>
</operation>

<operation id="590" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="5">
<![CDATA[
.reset:182  %b_27_load = load float* %b_27_addr, align 4

]]></Node>
<StgValue><ssdm name="b_27_load"/></StgValue>
</operation>

<operation id="591" st_id="138" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:183  %tmp_26 = fmul float %a_27_load, %b_27_load

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="592" st_id="139" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:178  %sum_1_25 = fadd float %sum_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="593" st_id="139" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:183  %tmp_26 = fmul float %a_27_load, %b_27_load

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="594" st_id="140" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:178  %sum_1_25 = fadd float %sum_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="595" st_id="140" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:183  %tmp_26 = fmul float %a_27_load, %b_27_load

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="596" st_id="141" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:178  %sum_1_25 = fadd float %sum_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="597" st_id="141" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:183  %tmp_26 = fmul float %a_27_load, %b_27_load

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="598" st_id="142" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:184  %sum_1_26 = fadd float %sum_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="599" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:185  %a_28_addr = getelementptr [32 x float]* %a_28, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_28_addr"/></StgValue>
</operation>

<operation id="600" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="5">
<![CDATA[
.reset:186  %a_28_load = load float* %a_28_addr, align 4

]]></Node>
<StgValue><ssdm name="a_28_load"/></StgValue>
</operation>

<operation id="601" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:187  %b_28_addr = getelementptr [32 x float]* %b_28, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_28_addr"/></StgValue>
</operation>

<operation id="602" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="5">
<![CDATA[
.reset:188  %b_28_load = load float* %b_28_addr, align 4

]]></Node>
<StgValue><ssdm name="b_28_load"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="603" st_id="143" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:184  %sum_1_26 = fadd float %sum_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="604" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="5">
<![CDATA[
.reset:186  %a_28_load = load float* %a_28_addr, align 4

]]></Node>
<StgValue><ssdm name="a_28_load"/></StgValue>
</operation>

<operation id="605" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="5">
<![CDATA[
.reset:188  %b_28_load = load float* %b_28_addr, align 4

]]></Node>
<StgValue><ssdm name="b_28_load"/></StgValue>
</operation>

<operation id="606" st_id="143" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:189  %tmp_27 = fmul float %a_28_load, %b_28_load

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="607" st_id="144" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:184  %sum_1_26 = fadd float %sum_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="608" st_id="144" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:189  %tmp_27 = fmul float %a_28_load, %b_28_load

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="609" st_id="145" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:184  %sum_1_26 = fadd float %sum_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="610" st_id="145" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:189  %tmp_27 = fmul float %a_28_load, %b_28_load

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="611" st_id="146" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:184  %sum_1_26 = fadd float %sum_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="612" st_id="146" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:189  %tmp_27 = fmul float %a_28_load, %b_28_load

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="613" st_id="147" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:190  %sum_1_27 = fadd float %sum_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="614" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:191  %a_29_addr = getelementptr [32 x float]* %a_29, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_29_addr"/></StgValue>
</operation>

<operation id="615" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="5">
<![CDATA[
.reset:192  %a_29_load = load float* %a_29_addr, align 4

]]></Node>
<StgValue><ssdm name="a_29_load"/></StgValue>
</operation>

<operation id="616" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:193  %b_29_addr = getelementptr [32 x float]* %b_29, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_29_addr"/></StgValue>
</operation>

<operation id="617" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="5">
<![CDATA[
.reset:194  %b_29_load = load float* %b_29_addr, align 4

]]></Node>
<StgValue><ssdm name="b_29_load"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="618" st_id="148" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:190  %sum_1_27 = fadd float %sum_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="619" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="5">
<![CDATA[
.reset:192  %a_29_load = load float* %a_29_addr, align 4

]]></Node>
<StgValue><ssdm name="a_29_load"/></StgValue>
</operation>

<operation id="620" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="5">
<![CDATA[
.reset:194  %b_29_load = load float* %b_29_addr, align 4

]]></Node>
<StgValue><ssdm name="b_29_load"/></StgValue>
</operation>

<operation id="621" st_id="148" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:195  %tmp_28 = fmul float %a_29_load, %b_29_load

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="622" st_id="149" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:190  %sum_1_27 = fadd float %sum_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="623" st_id="149" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:195  %tmp_28 = fmul float %a_29_load, %b_29_load

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="624" st_id="150" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:190  %sum_1_27 = fadd float %sum_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="625" st_id="150" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:195  %tmp_28 = fmul float %a_29_load, %b_29_load

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="626" st_id="151" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:190  %sum_1_27 = fadd float %sum_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="627" st_id="151" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:195  %tmp_28 = fmul float %a_29_load, %b_29_load

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="628" st_id="152" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:196  %sum_1_28 = fadd float %sum_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="629" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:197  %a_30_addr = getelementptr [32 x float]* %a_30, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_30_addr"/></StgValue>
</operation>

<operation id="630" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="5">
<![CDATA[
.reset:198  %a_30_load = load float* %a_30_addr, align 4

]]></Node>
<StgValue><ssdm name="a_30_load"/></StgValue>
</operation>

<operation id="631" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:199  %b_30_addr = getelementptr [32 x float]* %b_30, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_30_addr"/></StgValue>
</operation>

<operation id="632" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="5">
<![CDATA[
.reset:200  %b_30_load = load float* %b_30_addr, align 4

]]></Node>
<StgValue><ssdm name="b_30_load"/></StgValue>
</operation>

<operation id="633" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:203  %a_31_addr = getelementptr [32 x float]* %a_31, i32 0, i32 %ia_cast2_mid2

]]></Node>
<StgValue><ssdm name="a_31_addr"/></StgValue>
</operation>

<operation id="634" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="5">
<![CDATA[
.reset:204  %a_31_load = load float* %a_31_addr, align 4

]]></Node>
<StgValue><ssdm name="a_31_load"/></StgValue>
</operation>

<operation id="635" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:205  %b_31_addr = getelementptr [32 x float]* %b_31, i32 0, i32 %ib_cast1

]]></Node>
<StgValue><ssdm name="b_31_addr"/></StgValue>
</operation>

<operation id="636" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="5">
<![CDATA[
.reset:206  %b_31_load = load float* %b_31_addr, align 4

]]></Node>
<StgValue><ssdm name="b_31_load"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="637" st_id="153" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:196  %sum_1_28 = fadd float %sum_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="638" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="5">
<![CDATA[
.reset:198  %a_30_load = load float* %a_30_addr, align 4

]]></Node>
<StgValue><ssdm name="a_30_load"/></StgValue>
</operation>

<operation id="639" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="5">
<![CDATA[
.reset:200  %b_30_load = load float* %b_30_addr, align 4

]]></Node>
<StgValue><ssdm name="b_30_load"/></StgValue>
</operation>

<operation id="640" st_id="153" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:201  %tmp_29 = fmul float %a_30_load, %b_30_load

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="641" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="5">
<![CDATA[
.reset:204  %a_31_load = load float* %a_31_addr, align 4

]]></Node>
<StgValue><ssdm name="a_31_load"/></StgValue>
</operation>

<operation id="642" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="5">
<![CDATA[
.reset:206  %b_31_load = load float* %b_31_addr, align 4

]]></Node>
<StgValue><ssdm name="b_31_load"/></StgValue>
</operation>

<operation id="643" st_id="153" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:207  %tmp_30 = fmul float %a_31_load, %b_31_load

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="644" st_id="154" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:196  %sum_1_28 = fadd float %sum_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="645" st_id="154" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:201  %tmp_29 = fmul float %a_30_load, %b_30_load

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="646" st_id="154" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:207  %tmp_30 = fmul float %a_31_load, %b_31_load

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="647" st_id="155" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:196  %sum_1_28 = fadd float %sum_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="648" st_id="155" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:201  %tmp_29 = fmul float %a_30_load, %b_30_load

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="649" st_id="155" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:207  %tmp_30 = fmul float %a_31_load, %b_31_load

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="650" st_id="156" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:196  %sum_1_28 = fadd float %sum_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="651" st_id="156" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:201  %tmp_29 = fmul float %a_30_load, %b_30_load

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="652" st_id="156" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:207  %tmp_30 = fmul float %a_31_load, %b_31_load

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="653" st_id="157" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:202  %sum_1_29 = fadd float %sum_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="654" st_id="158" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:202  %sum_1_29 = fadd float %sum_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="655" st_id="159" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:202  %sum_1_29 = fadd float %sum_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="656" st_id="160" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:202  %sum_1_29 = fadd float %sum_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="657" st_id="161" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:202  %sum_1_29 = fadd float %sum_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="658" st_id="162" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:208  %sum_1_30 = fadd float %sum_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="659" st_id="163" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:208  %sum_1_30 = fadd float %sum_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="660" st_id="164" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:208  %sum_1_30 = fadd float %sum_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="661" st_id="165" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:208  %sum_1_30 = fadd float %sum_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="662" st_id="166" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:208  %sum_1_30 = fadd float %sum_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="663" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="665" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.reset:7  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %ia_cast2_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="666" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="11">
<![CDATA[
.reset:8  %tmp_32_cast = zext i11 %tmp to i12

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="667" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="6">
<![CDATA[
.reset:10  %ib_cast1_cast = zext i6 %ib_mid2 to i12

]]></Node>
<StgValue><ssdm name="ib_cast1_cast"/></StgValue>
</operation>

<operation id="668" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:11  %tmp_32 = add i12 %ib_cast1_cast, %tmp_32_cast

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="669" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
.reset:12  %tmp_33_cast = zext i12 %tmp_32 to i32

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="670" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:13  %out_addr = getelementptr [1024 x float]* %out_r, i32 0, i32 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="671" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:14  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:15  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="673" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:16  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.reset:209  store float %sum_1_30, float* %out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:210  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str10, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="676" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.reset:212  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="677" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
