#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: scsd_fgp_get_is_cpu_affinity_disabled('simv: undefined symbol: scsd_fgp_get_is_cpu_affinity_disabled')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: simv
 option[1]: +v2k
 option[2]: /usr/cad/synopsys/vcs/2022.06/linux64/bin/vcs1
 option[3]: -Mcc=gcc
 option[4]: -Mcplusplus=g++
 option[5]: -Masflags=
 option[6]: -Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/2022.06/include 
 option[7]: -Mxllcflags=
 option[8]: -Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/2022.06/include
 option[9]: -Mldflags= -rdynamic 
 option[10]: -Mout=simv
 option[11]: -Mamsrun=
 option[12]: -Mvcsaceobjs=
 option[13]: -Mobjects= /usr/cad/synopsys/vcs/2022.06/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/2022.06/linux64/lib/libvfs.so 
 option[14]: -Mexternalobj=
 option[15]: -Msaverestoreobj=/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o
 option[16]: -Mcrt0=
 option[17]: -Mcrtn=
 option[18]: -Mcsrc=
 option[19]: -Msyslibs=/usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/pli.a -ldl 
 option[20]: -Xvcs_run_simv=1
 option[21]: -full64
 option[22]: -debug_access+all
 option[23]: +vpi
 option[24]: +vcsd1
 option[25]: +itf+/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcsdp_lite.tab
 option[26]: +v2k
 option[27]: -picarchive
 option[28]: -P
 option[29]: /usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/verdi.tab
 option[30]: -fsdb
 option[31]: -gen_obj
 option[32]: FIR_test.v
 option[33]: FIR.v
 option[34]: -load
 option[35]: /usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release T-2022.06_Full64
Linux 3.10.0-1160.88.1.el7.x86_64 #1 SMP Tue Mar 7 15:41:52 UTC 2023 x86_64
CPU cores: 32
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8193 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
REMOTEHOST=172.26.10.30
SYNOPSYS_LC_ROOT=/cad/synopsys/lc/cur
MANPATH=/usr/cad/synopsys/vcs/2022.06/doc/man:/usr/cad/synopsys/synthesis/2022.12-sp6//doc/syn/man
POWERVIEW_64=1
TMIARCH=RH_64
XDG_SESSION_ID=40413
HOSTNAME=vlsi
GUESTFISH_INIT=\e[1;34m
UNAME=/bin/uname
SELINUX_ROLE_REQUESTED=
SCRNAME=vcs
VCS_DEPTH=0
HOST=vlsi
SHELL=/bin/bash
TERM=xterm
HISTSIZE=1000
SSH_CLIENT=172.26.10.30 51098 22
PERL5LIB=/home/stu004/perl5/lib/perl5:
SELINUX_USE_CURRENT_RANGE=
CDS_LOAD_ENV=CSF
MGC_LOCATION_MAP=NO_MAP
HSP_GCC_VERSION=9.2.0
QTDIR=/usr/lib64/qt-3.3
PERL_MB_OPT=--install_base /home/stu004/perl5
QTINC=/usr/lib64/qt-3.3/include
SSH_TTY=/dev/pts/45
LC_ALL=C
SNPS_VCS_INTERNAL_ROOT_PID=16724
SPAPI_AHDL_INCLUDE=/cad/synopsys/hspice/2022.06/hspice/include
QT_GRAPHICSSYSTEM_CHECKED=1
HSP_HOME=/cad/synopsys/hspice/2022.06/hspice
GROUP=stu004
USER=stu004
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/2022.06/lib:/usr/cad/synopsys/vcs/2022.06/linux64/lib::::::/usr/cad/synopsys/verdi/2022.06//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2022.06//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/::/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64::/lib64:/usr/lib64:/usr/local/lib64:/usr/cad/synopsys/primesim/cur/libRH4/Linux64:/usr/cad/cadence/IC/IC_06.18.250/tools/lib:/usr/cad/cadence/IC/IC_06.18.250/tools/lib/64bit:/usr/cad/cadence/IC/IC_06.18.250/tools/lib64:
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
SCRIPT_NAME=vcs
VCS_MX_HOME_INTERNAL=1
installdir=/cad/synopsys/hspice/2022.06/hspice
HOSTTYPE=x86_64-linux
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/2022.06/linux64/clang
VCS_USER_OPTIONS=-R FIR_test.v FIR.v -full64 -debug_access+all +v2k
CMIARCH=RH_64
OVA_UUM=0
VCS_MODE_FLAG=64
GUESTFISH_PS1=\[\e[1;32m\]><fs>\[\e[0;31m\] 
FINESIM_HOME=/usr/cad/synopsys/finesim/cur
PATH=.:/usr/cad/synopsys/customexplorer/2023.03//bin:/usr/cad/synopsys/spyglass/2023.03//SPYGLASS_HOME/bin:/usr/cad/mentor/calibre/aoi_cal_2023.1_34.18//bin:/cad/synopsys/hspice/2022.06/hspice/bin:/cad/synopsys/hspice/2022.06/hspice/GNU/linux64/gcc/bin:/cad/synopsys/hspice/2022.06/hspice/linux64:/usr/bin:/usr/ucb/bin:/usr/cad/synopsys/hspice/2022.06//hspice/bin:/usr/cad/synopsys/synthesis/2022.12-sp6//amd64/syn/bin:/cad/synopsys/lc/cur/bin:/usr/cad/synopsys/verdi/2022.06//bin:/usr/cad/synopsys/vcs/2022.06/amd64/bin:/usr/cad/synopsys/primesim/cur/bin:/usr/cad/cadence/IC/IC_06.18.250/tools/bin:/usr/cad/cadence/IC/IC_06.18.250/tools/dracula/bin:/usr/cad/cadence/IC/IC_06.18.250/tools/dfII/bin:/usr/cad/cadence/IC/IC_06.18.250/tools/bin/64bit:/usr/cad/cadence/IC/IC_06.18.250/tools/dracula/bin/64bit:/usr/cad/cadence/IC/IC_06.18.250/tools/dfII/bin/64bit:/usr/lib64/qt-3.3/bin:/home/stu004/perl5/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/var/lib/snapd/snap/bin:/home/stu004/.local/bin:/home/stu004/bin
MAIL=/var/spool/mail/stu004
QT_IM_MODULE=fcitx
SNPS_VCS_INTERNAL_CURR_PID=16724
CALIBRE_HOME=/usr/cad/mentor/calibre/aoi_cal_2023.1_34.18/
VERDI_HOME=/usr/cad/synopsys/verdi/2022.06/
PRIMESIM_HOME=/usr/cad/synopsys/primesim/cur
PWD=/home/stu004/vlog_lab/FIR
VCS_HOME=/usr/cad/synopsys/vcs/2022.06
SNPS_VCS_INTERNAL_MEMPRELOAD_USE_LIBC=1
SNPS_INTERNAL_VCS_LINUX_OS=linux
FINESIM_64=1
GUESTFISH_OUTPUT=\e[0m
KDEDIRS=/usr
VMR_MODE_FLAG=64
FINEWAVE_64=1
SELINUX_LEVEL_REQUESTED=
VCS_CC=gcc
CDSHOME=/usr/cad/cadence/IC/IC_06.18.250
LM_LICENSE_FILE=26585@lshc:1717@lshc:5280@lshc:
CDS_Netlisting_Mode=Analog
PRIMESIM_64=1
HISTCONTROL=ignoredups
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20250618105019_16724
PERL_HOMEDIR=1
HSP_GCC=/cad/synopsys/hspice/2022.06/hspice/GNU/linux64/gcc/bin/gcc -m64 
HOME=/home/stu004
SHLVL=3
OSTYPE=linux
MGC_HOME=/usr/cad/mentor/calibre/aoi_cal_2023.1_34.18/
SNPS_64=1
VCS_COM=/usr/cad/synopsys/vcs/2022.06/linux64/bin/vcs1
MGC_TMPDIR=/tmp
SNPS_PLATFORM=linux64
HSP_SIGMA_AMP=/cad/synopsys/hspice/2022.06/hspice/linux64/python/AVA/ava
VENDOR=unknown
PERL_LOCAL_LIB_ROOT=:/home/stu004/perl5
MACHTYPE=x86_64
LOGNAME=stu004
QTLIB=/usr/lib64/qt-3.3/lib
SNPS_VCS_INTERNAL_ROOT_START_TIME=1750243819.709954448
SSH_CONNECTION=172.26.10.30 51098 163.25.97.100 22
XDG_DATA_DIRS=/home/stu004/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop
mraarch=linux_64
LESSOPEN=||/usr/bin/lesspipe.sh %s
ARCH=linux64
SHLIB_PATH=/usr/cad/synopsys/verdi/2022.06//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2022.06//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/:
sysc_uni_pwd=/home/stu004/vlog_lab/FIR
CDPL_HOME=/cad/synopsys/hspice/2022.06/hspice/cdpl
DISPLAY=localhost:11.0
XDG_RUNTIME_DIR=/run/user/1038
VCS_ARCH=linux64
SYN_MAN_DIR=/usr/cad/synopsys/synthesis/2022.12-sp6//doc/syn/man
XMODIFERS=@im=fcitx
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
TOOL_HOME=/usr/cad/synopsys/vcs/2022.06/linux64
GTK_IM_MODULE=fcitx
GUESTFISH_RESTORE=\e[0m
PERL_MM_OPT=INSTALL_BASE=/home/stu004/perl5
_=./simv
OLDPWD=/home/stu004/vlog_lab/FIR/simv.daidir/debug_dump/fsearch
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/usr/cad/synopsys/vcs/2022.06/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/stu004/.vlsi-borrow.txt
Runtime command line arguments:
argv[0]=simv
argv[1]=+v2k
256 profile - 100
          CPU/Mem usage: 0.020 sys,  0.150 user,  260.90M mem
257 Elapsed time:    0:00:00    Wed Jun 18 18:50:21 2025
258 User CPU time used: 0 seconds
259 System CPU time used: 0 seconds
260 pliAppInit
261 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
262 FSDB_GATE is set.
263 FSDB_RTL is set.
264 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
265 Enable Parallel Dumping.
266 pliAppMiscSet: New Sim Round
267 pliEntryInit
268 LIBSSCORE=found /usr/cad/synopsys/verdi/2022.06//share/PLI/lib/LINUXAMD64/libsscore_vcs202206.so through $NOVAS_HOME setting.
269 FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
270 (C) 1996 - 2022 by Synopsys, Inc.
271 sps_call_fsdbDumpfile_main at 0 : FIR_test.v(94)
272 argv[0]: (FIR.fsdb)
273 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
274 *Verdi* : Create FSDB file 'FIR.fsdb'
275 [spi_vcs_vd_ppi_create_root]: no upf option
276 compile option from '/home/stu004/vlog_lab/FIR/simv.daidir/vcs_rebuild'.
277   "vcs '-R' 'FIR_test.v' 'FIR.v' '-full64' '-debug_access+all' '+v2k' 2>&1"
278 DVDI_is_vir_unload_enabled is enable
279 FSDB_VCS_ENABLE_NATIVE_VC is enable
280 sps_call_fsdbDumpvars_vd_main at 0 : FIR_test.v(95)
281 *Verdi* : Begin traversing the scopes, layer (0).
282 *Verdi* : End of traversing.
283 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.030 sys,  0.160 user,  360.40M mem
                   incr: 0.000 sys,  0.010 user,  7.79M mem
                   accu: 0.000 sys,  0.010 user,  7.79M mem
              accu incr: 0.000 sys,  0.010 user,  7.79M mem

          Count usage: 11 var,  10 idcode,  7 callback
                 incr: 11 var,  10 idcode,  7 callback
                 accu: 11 var,  10 idcode,  7 callback
            accu incr: 11 var,  10 idcode,  7 callback
284 Elapsed time:    0:00:01    Wed Jun 18 18:50:22 2025
285 User CPU time used: 0 seconds
286 System CPU time used: 0 seconds
287 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.030 sys,  0.160 user,  361.46M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.010 user,  8.84M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 11 var,  10 idcode,  7 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 11 var,  10 idcode,  7 callback
            accu incr: 0 var,  0 idcode,  0 callback
288 Elapsed time:    0:00:01    Wed Jun 18 18:50:22 2025
289 User CPU time used: 0 seconds
290 System CPU time used: 0 seconds
291 End of simulation at 432500
292 Memory usage: 361.456 M
293 Maximum resident set size: 151 MB
294 Hard page faults: 0
295 Soft page faults: 25160
296 Elapsed time:    0:00:01    Wed Jun 18 18:50:22 2025
297 User CPU time used: 0 seconds
298 System CPU time used: 0 seconds
299 Begin FSDB profile info:
300 FSDB Writer : bc1(179) bcn(147) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.048474) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
301 End FSDB profile info
302 FSDB closed. Name: FIR.fsdb Size: 9695
303 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
304                      - BlockUsed:1 Acquire:520 BufferUsed:7081
305                      - Flush:3 Expand:0 ProducerWait:0 ConsumerWait:0
306                      - MainProducerTime:0.201671145 TotalConsumerTime:0.000000000
307                      - ElapsedTime:0.432594000
308 Producer   0 profile - BlockUsed:1 Acquire:520 BufferUsed:7081
309 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
310                      - BlockUsed:1 Acquire:520 BufferUsed:7081
311 SimExit
312 Elapsed time:    0:00:01    Wed Jun 18 18:50:22 2025
313 User CPU time used: 0 seconds
314 System CPU time used: 0 seconds
315 Sim process exit
