# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../../TallerDigitales/SystemVerilog/Eje2/project_4.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../../../../TallerDigitales/SystemVerilog/Eje2/project_4.srcs/sources_1/new/contador_prueba.sv" \
"../../../../../../../../TallerDigitales/SystemVerilog/Eje2/project_4.srcs/sim_1/new/tb_contador_prueba.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
