INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week6/project_06/project_06.srcs/sources_1/new/logic_gate_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_four
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week6/project_06/project_06.srcs/sim_1/new/logic_gate_four_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_four_tb
