

================================================================
== Vitis HLS Report for 'PE_wrapper_1_1_x1'
================================================================
* Date:           Sun Sep 18 13:59:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  4155921873|  4155921873|  13.852 sec|  13.852 sec|  4155921873|  4155921873|     none|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+------------+------------+------------+-----------+-----------+------+----------+
        |                                          |     Latency (cycles)    |  Iteration |  Initiation Interval  | Trip |          |
        |                 Loop Name                |     min    |     max    |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+------------+------------+------------+-----------+-----------+------+----------+
        |- PE_wrapper_1_1_x1_loop_1                |  4155921872|  4155921872|  1038980468|          -|          -|     4|        no|
        | + PE_wrapper_1_1_x1_loop_2               |  1038980466|  1038980466|   173163411|          -|          -|     6|        no|
        |  ++ PE_wrapper_1_1_x1_loop_3             |         144|         144|          18|          -|          -|     8|        no|
        |   +++ PE_wrapper_1_1_x1_loop_4           |          16|          16|           1|          -|          -|    16|        no|
        |  ++ PE_wrapper_1_1_x1_loop_5             |   173163264|   173163264|     1352838|          -|          -|   128|        no|
        |   +++ PE_wrapper_1_1_x1_loop_6           |     1352836|     1352836|      676418|          -|          -|     2|        no|
        |    ++++ PE_wrapper_1_1_x1_loop_7         |      676416|      676416|       21138|          -|          -|    32|        no|
        |     +++++ PE_wrapper_1_1_x1_loop_8       |       21136|       21136|        2642|          -|          -|     8|        no|
        |      ++++++ PE_wrapper_1_1_x1_loop_9     |        2640|        2640|         165|          -|          -|    16|        no|
        |       +++++++ PE_wrapper_1_1_x1_loop_10  |          16|          16|           2|          -|          -|     8|        no|
        |       +++++++ PE_wrapper_1_1_x1_loop_11  |          16|          16|           2|          -|          -|     8|        no|
        |       +++++++ PE_wrapper_1_1_x1_loop_12  |         128|         128|          16|          -|          -|     8|        no|
        +------------------------------------------+------------+------------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      323|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      5|      461|      362|     -|
|Memory               |        0|      -|       32|       65|     -|
|Multiplexer          |        -|      -|        -|      411|     -|
|Register             |        -|      -|     1880|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      5|     2373|     1161|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1008  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1009   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mux_83_32_1_1_U1010                   |mux_83_32_1_1                   |        0|   0|    0|   43|    0|
    |mux_83_32_1_1_U1011                   |mux_83_32_1_1                   |        0|   0|    0|   43|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   5|  461|  362|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_D_U  |PE_wrapper_0_0_x0_local_D  |        0|  32|  65|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                           |        0|  32|  65|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln20151_fu_581_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln691_487_fu_547_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_488_fu_563_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_489_fu_535_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln691_491_fu_615_p2           |         +|   0|  0|   9|           2|           1|
    |add_ln691_492_fu_633_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_493_fu_661_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_494_fu_711_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_495_fu_829_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_496_fu_950_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_497_fu_677_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_523_p2               |         +|   0|  0|  10|           3|           1|
    |c2_V_45_fu_597_p2                 |         +|   0|  0|  15|           8|           1|
    |empty_2373_fu_695_p2              |         +|   0|  0|  14|           7|           7|
    |ap_block_state10                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op273_write_state16  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i273_not_fu_627_p2          |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i279_not_fu_609_p2          |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i_not_fu_645_p2             |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln20154_fu_603_p2            |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln878_45_fu_835_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln878_fu_717_p2              |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_389_fu_541_p2          |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_390_fu_557_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_391_fu_591_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_392_fu_621_p2          |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_393_fu_639_p2          |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_394_fu_671_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_395_fu_705_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_396_fu_956_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_529_p2              |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state11                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state16                  |        or|   0|  0|   2|           1|           1|
    |brmerge906_fu_656_p2              |        or|   0|  0|   2|           1|           1|
    |tmp_fu_651_p2                     |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 323|         141|         109|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  148|         32|    1|         32|
    |ap_done                          |    9|          2|    1|          2|
    |c0_V_reg_345                     |    9|          2|    3|          6|
    |c1_V_reg_356                     |    9|          2|    3|          6|
    |c2_V_reg_389                     |    9|          2|    8|         16|
    |c5_V_reg_400                     |    9|          2|    2|          4|
    |c6_V_45_reg_411                  |    9|          2|    6|         12|
    |c6_V_reg_367                     |    9|          2|    4|          8|
    |c7_V_45_reg_422                  |    9|          2|    4|          8|
    |c7_V_reg_378                     |    9|          2|    5|         10|
    |c8_V_reg_433                     |    9|          2|    5|         10|
    |c9_V_reg_486                     |    9|          2|    4|          8|
    |empty_2374_reg_497               |    9|          2|   32|         64|
    |fifo_A_PE_1_1_x135_blk_n         |    9|          2|    1|          2|
    |fifo_A_PE_1_2_x136_blk_n         |    9|          2|    1|          2|
    |fifo_B_PE_1_1_x167_blk_n         |    9|          2|    1|          2|
    |fifo_B_PE_2_1_x168_blk_n         |    9|          2|    1|          2|
    |fifo_C_PE_1_1_x1107_blk_n        |    9|          2|    1|          2|
    |fifo_C_PE_2_1_x1108_blk_n        |    9|          2|    1|          2|
    |fifo_D_drain_PE_1_1_x1146_blk_n  |    9|          2|    1|          2|
    |grp_fu_513_p0                    |   14|          3|   32|         96|
    |grp_fu_513_p1                    |   14|          3|   32|         96|
    |local_D_address0                 |   14|          3|    7|         21|
    |local_D_d0                       |   14|          3|   32|         96|
    |n_V_45_reg_465                   |    9|          2|    4|          8|
    |n_V_reg_444                      |    9|          2|    4|          8|
    |p_Val2_45_reg_476                |    9|          2|  256|        512|
    |p_Val2_s_reg_455                 |    9|          2|  256|        512|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  411|         90|  708|       1549|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln691_487_reg_1424            |    4|   0|    4|          0|
    |add_ln691_489_reg_1416            |    3|   0|    3|          0|
    |add_ln691_491_reg_1458            |    2|   0|    2|          0|
    |add_ln691_492_reg_1471            |    6|   0|    6|          0|
    |add_ln691_493_reg_1483            |    4|   0|    4|          0|
    |add_ln691_494_reg_1514            |    4|   0|    4|          0|
    |add_ln691_495_reg_1541            |    4|   0|    4|          0|
    |add_ln691_496_reg_1567            |    4|   0|    4|          0|
    |add_ln691_497_reg_1496            |    5|   0|    5|          0|
    |add_ln691_reg_1408                |    3|   0|    3|          0|
    |ap_CS_fsm                         |   31|   0|   31|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |brmerge906_reg_1479               |    1|   0|    1|          0|
    |c0_V_reg_345                      |    3|   0|    3|          0|
    |c1_V_reg_356                      |    3|   0|    3|          0|
    |c2_V_45_reg_1445                  |    8|   0|    8|          0|
    |c2_V_reg_389                      |    8|   0|    8|          0|
    |c5_V_reg_400                      |    2|   0|    2|          0|
    |c6_V_45_reg_411                   |    6|   0|    6|          0|
    |c6_V_reg_367                      |    4|   0|    4|          0|
    |c7_V_45_reg_422                   |    4|   0|    4|          0|
    |c7_V_reg_378                      |    5|   0|    5|          0|
    |c8_V_reg_433                      |    5|   0|    5|          0|
    |c9_V_reg_486                      |    4|   0|    4|          0|
    |cmp_i_i273_not_reg_1466           |    1|   0|    1|          0|
    |cmp_i_i279_not_reg_1453           |    1|   0|    1|          0|
    |empty_2374_reg_497                |   32|   0|   32|          0|
    |fifo_B_PE_1_1_x167_read_reg_1525  |   32|   0|   32|          0|
    |local_A_0_0_7_08_fu_240           |   32|   0|   32|          0|
    |local_A_0_0_7_310_fu_216          |   32|   0|   32|          0|
    |local_A_0_0_7_311_fu_220          |   32|   0|   32|          0|
    |local_A_0_0_7_312_fu_224          |   32|   0|   32|          0|
    |local_A_0_0_7_313_fu_228          |   32|   0|   32|          0|
    |local_A_0_0_7_314_fu_232          |   32|   0|   32|          0|
    |local_A_0_0_7_315_fu_236          |   32|   0|   32|          0|
    |local_A_0_0_7_fu_212              |   32|   0|   32|          0|
    |local_C_0_7_016_fu_272            |   32|   0|   32|          0|
    |local_C_0_7_311_fu_248            |   32|   0|   32|          0|
    |local_C_0_7_312_fu_252            |   32|   0|   32|          0|
    |local_C_0_7_313_fu_256            |   32|   0|   32|          0|
    |local_C_0_7_314_fu_260            |   32|   0|   32|          0|
    |local_C_0_7_315_fu_264            |   32|   0|   32|          0|
    |local_C_0_7_316_fu_268            |   32|   0|   32|          0|
    |local_C_0_7_fu_244                |   32|   0|   32|          0|
    |local_D_addr_45_reg_1501          |    7|   0|    7|          0|
    |n_V_45_reg_465                    |    4|   0|    4|          0|
    |n_V_reg_444                       |    4|   0|    4|          0|
    |p_Val2_45_reg_476                 |  256|   0|  256|          0|
    |p_Val2_s_reg_455                  |  256|   0|  256|          0|
    |reg_517                           |   32|   0|   32|          0|
    |tmp_248_reg_1557                  |   32|   0|   32|          0|
    |tmp_35_reg_1585                   |   32|   0|   32|          0|
    |tmp_s_reg_1580                    |   32|   0|   32|          0|
    |trunc_ln20194_reg_1575            |    3|   0|    3|          0|
    |u0303_fu_176                      |   32|   0|   32|          0|
    |u0_fu_208                         |   32|   0|   32|          0|
    |u1_45_fu_204                      |   32|   0|   32|          0|
    |u1_fu_172                         |   32|   0|   32|          0|
    |u2_45_fu_200                      |   32|   0|   32|          0|
    |u2_fu_168                         |   32|   0|   32|          0|
    |u3_45_fu_196                      |   32|   0|   32|          0|
    |u3_fu_164                         |   32|   0|   32|          0|
    |u4_45_fu_192                      |   32|   0|   32|          0|
    |u4_fu_160                         |   32|   0|   32|          0|
    |u5_45_fu_188                      |   32|   0|   32|          0|
    |u5_fu_156                         |   32|   0|   32|          0|
    |u6_45_fu_184                      |   32|   0|   32|          0|
    |u6_fu_152                         |   32|   0|   32|          0|
    |u7240_fu_148                      |   32|   0|   32|          0|
    |u7_fu_180                         |   32|   0|   32|          0|
    |zext_ln890_45_reg_1488            |    4|   0|    7|          3|
    |zext_ln890_reg_1429               |    4|   0|    7|          3|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1880|   0| 1886|          6|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x1|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x1|  return value|
|fifo_A_PE_1_1_x135_dout           |   in|  256|     ap_fifo|         fifo_A_PE_1_1_x135|       pointer|
|fifo_A_PE_1_1_x135_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_1_1_x135|       pointer|
|fifo_A_PE_1_1_x135_read           |  out|    1|     ap_fifo|         fifo_A_PE_1_1_x135|       pointer|
|fifo_A_PE_1_2_x136_din            |  out|  256|     ap_fifo|         fifo_A_PE_1_2_x136|       pointer|
|fifo_A_PE_1_2_x136_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_1_2_x136|       pointer|
|fifo_A_PE_1_2_x136_write          |  out|    1|     ap_fifo|         fifo_A_PE_1_2_x136|       pointer|
|fifo_B_PE_1_1_x167_dout           |   in|   32|     ap_fifo|         fifo_B_PE_1_1_x167|       pointer|
|fifo_B_PE_1_1_x167_empty_n        |   in|    1|     ap_fifo|         fifo_B_PE_1_1_x167|       pointer|
|fifo_B_PE_1_1_x167_read           |  out|    1|     ap_fifo|         fifo_B_PE_1_1_x167|       pointer|
|fifo_B_PE_2_1_x168_din            |  out|   32|     ap_fifo|         fifo_B_PE_2_1_x168|       pointer|
|fifo_B_PE_2_1_x168_full_n         |   in|    1|     ap_fifo|         fifo_B_PE_2_1_x168|       pointer|
|fifo_B_PE_2_1_x168_write          |  out|    1|     ap_fifo|         fifo_B_PE_2_1_x168|       pointer|
|fifo_C_PE_1_1_x1107_dout          |   in|  256|     ap_fifo|        fifo_C_PE_1_1_x1107|       pointer|
|fifo_C_PE_1_1_x1107_empty_n       |   in|    1|     ap_fifo|        fifo_C_PE_1_1_x1107|       pointer|
|fifo_C_PE_1_1_x1107_read          |  out|    1|     ap_fifo|        fifo_C_PE_1_1_x1107|       pointer|
|fifo_C_PE_2_1_x1108_din           |  out|  256|     ap_fifo|        fifo_C_PE_2_1_x1108|       pointer|
|fifo_C_PE_2_1_x1108_full_n        |   in|    1|     ap_fifo|        fifo_C_PE_2_1_x1108|       pointer|
|fifo_C_PE_2_1_x1108_write         |  out|    1|     ap_fifo|        fifo_C_PE_2_1_x1108|       pointer|
|fifo_D_drain_PE_1_1_x1146_din     |  out|   32|     ap_fifo|  fifo_D_drain_PE_1_1_x1146|       pointer|
|fifo_D_drain_PE_1_1_x1146_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_PE_1_1_x1146|       pointer|
|fifo_D_drain_PE_1_1_x1146_write   |  out|    1|     ap_fifo|  fifo_D_drain_PE_1_1_x1146|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

