# RISC-V-Reference-SoC-Tapeout-Program-VSD
This repository documents my journey through the VSD RISC-V SoC Tapeout Program. Here you'll find a weekly log of tasks completed and lessons learned.

## Contents

| Week   | Task                              | Description                        | Status |
|--------|-----------------------------------|------------------------------------|--------|
| [Week 0](https://github.com/olivertwist47/RISC-V-Reference-SoC-Tapeout-Program-VSD/blob/94b528f07f19da8a648e2253bffd1e3321e7ff23/README.md) | [Task 1/2](https://github.com/olivertwist47/RISC-V-Reference-SoC-Tapeout-Program-VSD/blob/94b528f07f19da8a648e2253bffd1e3321e7ff23/README.md) | Tool installations and verifications | ✔️     |

## Acknowledgements

I want to give special thanks to [VSD](https://www.vlsisystemdesign.com/) for organizing the RISC-V SoC Tapeout Program and providing valuable resources.  
I give gratitude to the open-source EDA community for their tools and support.  
