GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Workspace\NES\NESTang\Verilator_FormalVerification\workspace\08Strobe\src\strobe.v'
WARN  (EX3209) : Root scope declaration is not allowed in Verilog 2001 mode("C:\Workspace\NES\NESTang\Verilator_FormalVerification\workspace\08Strobe\src\strobe.v":4)
WARN  (EX2582) : Parameter 'WIDTH' declared inside compilation unit '$unit_c__workspace_nes_nestang_verilator_formalverification_workspace_08strobe_src_strobe_v' shall be treated as localparam("C:\Workspace\NES\NESTang\Verilator_FormalVerification\workspace\08Strobe\src\strobe.v":4)
Compiling module 'strobe'("C:\Workspace\NES\NESTang\Verilator_FormalVerification\workspace\08Strobe\src\strobe.v":6)
NOTE  (EX0101) : Current top module is "strobe"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Workspace\NES\NESTang\Verilator_FormalVerification\workspace\08Strobe\impl\gwsynthesis\blink_led.vg" completed
[100%] Generate report file "C:\Workspace\NES\NESTang\Verilator_FormalVerification\workspace\08Strobe\impl\gwsynthesis\blink_led_syn.rpt.html" completed
GowinSynthesis finish
