$comment
	File created using the following command:
		vcd file ROM.msim.vcd -direction
$end
$date
	Mon Jun 25 11:03:36 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ROM_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 9 " Endereco [8:0] $end
$var wire 1 # Dados [7] $end
$var wire 1 $ Dados [6] $end
$var wire 1 % Dados [5] $end
$var wire 1 & Dados [4] $end
$var wire 1 ' Dados [3] $end
$var wire 1 ( Dados [2] $end
$var wire 1 ) Dados [1] $end
$var wire 1 * Dados [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 CLK~combout $end
$var wire 1 3 CLK~clkctrl_outclk $end
$var wire 1 4 temp_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 5 temp_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 6 temp_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 7 temp_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 8 temp_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 9 temp_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 : temp_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 ; temp_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 < Endereco~combout [8] $end
$var wire 1 = Endereco~combout [7] $end
$var wire 1 > Endereco~combout [6] $end
$var wire 1 ? Endereco~combout [5] $end
$var wire 1 @ Endereco~combout [4] $end
$var wire 1 A Endereco~combout [3] $end
$var wire 1 B Endereco~combout [2] $end
$var wire 1 C Endereco~combout [1] $end
$var wire 1 D Endereco~combout [0] $end
$var wire 1 E temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 F temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 G temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 H temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 I temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 J temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 K temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 L temp_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0*
0)
0(
0'
0&
0%
0$
0#
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0D
0C
0B
0A
0@
0?
0>
0=
0<
0L
0K
0J
0I
0H
0G
0F
0E
$end
#10000
1!
12
13
0+
#10001
1K
15
1)
#20000
0!
02
03
1+
#30000
1!
12
13
0+
#40000
0!
02
03
1+
#50000
1!
12
13
0+
#60000
0!
02
03
1+
#70000
1!
12
13
0+
#80000
b1 "
0!
1D
02
03
1+
#90000
1!
12
13
0+
#90001
1J
16
1(
#100000
0!
02
03
1+
#110000
1!
12
13
0+
#120000
0!
02
03
1+
#130000
1!
12
13
0+
#140000
b11 "
b10 "
0!
0D
1C
02
03
1+
#150000
1!
12
13
0+
#150001
1L
14
1*
#160000
0!
02
03
1+
#170000
1!
12
13
0+
#180000
0!
02
03
1+
#190000
1!
12
13
0+
#200000
b11 "
0!
1D
02
03
1+
#210000
1!
12
13
0+
#210001
0L
0J
04
06
0*
0(
#220000
0!
02
03
1+
#230000
1!
12
13
0+
#240000
0!
02
03
1+
#250000
1!
12
13
0+
#260000
b111 "
b101 "
b100 "
0!
0D
0C
1B
02
03
1+
#270000
1!
12
13
0+
#280000
0!
02
03
1+
#290000
1!
12
13
0+
#300000
0!
02
03
1+
#310000
1!
12
13
0+
#320000
b101 "
0!
1D
02
03
1+
#330000
1!
12
13
0+
#330001
0K
05
0)
#340000
0!
02
03
1+
#350000
1!
12
13
0+
#360000
0!
02
03
1+
#370000
1!
12
13
0+
#380000
b111 "
b110 "
0!
0D
1C
02
03
1+
#390000
1!
12
13
0+
#390001
1L
1K
1J
1I
1H
1G
1F
1E
14
15
16
17
18
19
1:
1;
1*
1)
1(
1'
1&
1%
1$
1#
#400000
0!
02
03
1+
#410000
1!
12
13
0+
#420000
0!
02
03
1+
#430000
1!
12
13
0+
#440000
b111 "
0!
1D
02
03
1+
#450000
1!
12
13
0+
#450001
0J
0I
0H
0G
0F
0E
06
07
08
09
0:
0;
0(
0'
0&
0%
0$
0#
#460000
0!
02
03
1+
#470000
1!
12
13
0+
#480000
0!
02
03
1+
#490000
1!
12
13
0+
#500000
b1111 "
b1011 "
b1001 "
b1000 "
0!
0D
0C
0B
1A
02
03
1+
#510000
1!
12
13
0+
#510001
1J
1I
1H
1G
1F
1E
16
17
18
19
1:
1;
1(
1'
1&
1%
1$
1#
#520000
0!
02
03
1+
#530000
1!
12
13
0+
#540000
0!
02
03
1+
#550000
1!
12
13
0+
#560000
b1001 "
0!
1D
02
03
1+
#570000
1!
12
13
0+
#570001
0K
0J
0I
0H
0G
0F
0E
05
06
07
08
09
0:
0;
0)
0(
0'
0&
0%
0$
0#
#580000
0!
02
03
1+
#590000
1!
12
13
0+
#600000
0!
02
03
1+
#610000
1!
12
13
0+
#620000
b1011 "
b1010 "
0!
0D
1C
02
03
1+
#630000
1!
12
13
0+
#630001
1K
1J
1I
1H
1G
1F
1E
15
16
17
18
19
1:
1;
1)
1(
1'
1&
1%
1$
1#
#640000
0!
02
03
1+
#650000
1!
12
13
0+
#660000
0!
02
03
1+
#670000
1!
12
13
0+
#680000
b1011 "
0!
1D
02
03
1+
#690000
1!
12
13
0+
#700000
0!
02
03
1+
#710000
1!
12
13
0+
#720000
0!
02
03
1+
#730000
1!
12
13
0+
#740000
b1001011 "
b1101011 "
b1100011 "
b1100111 "
b1100101 "
b1100100 "
0!
0D
0C
1B
0A
1?
1>
02
03
1+
#750000
1!
12
13
0+
#760000
0!
02
03
1+
#770000
1!
12
13
0+
#780000
0!
02
03
1+
#790000
1!
12
13
0+
#800000
b101100100 "
b111100100 "
b111110100 "
b111111100 "
b111111110 "
b111111111 "
0!
1D
1C
1A
1@
1=
1<
02
03
1+
#810000
1!
12
13
0+
#820000
0!
02
03
1+
#830000
1!
12
13
0+
#840000
0!
02
03
1+
#850000
1!
12
13
0+
#860000
b110111111 "
b110011111 "
b110011011 "
b10011011 "
b11011 "
b1011 "
b11 "
b1 "
b0 "
0!
0D
0C
0B
0A
0@
0?
0>
0=
0<
02
03
1+
#870000
1!
12
13
0+
#870001
0L
0J
0I
0H
0G
0F
0E
04
06
07
08
09
0:
0;
0*
0(
0'
0&
0%
0$
0#
#880000
0!
02
03
1+
#890000
1!
12
13
0+
#900000
0!
02
03
1+
#910000
1!
12
13
0+
#920000
0!
02
03
1+
#930000
1!
12
13
0+
#940000
0!
02
03
1+
#950000
1!
12
13
0+
#960000
0!
02
03
1+
#970000
1!
12
13
0+
#980000
0!
02
03
1+
#990000
1!
12
13
0+
#1000000
