;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, -24
	ADD 3, @240
	SLT 270, 60
	CMP #130, 9
	SUB 1, <-3
	DJN 721, 0
	SPL 0, <-12
	JMN 0, <1
	SUB 13, 0
	ADD #0, -2
	SPL 0, <-12
	SLT 270, 60
	SUB #12, @200
	SUB #12, @200
	SPL 0, <-24
	ADD #130, 9
	MOV 0, -12
	SUB #0, -2
	JMN 0, <1
	SPL 0, <-12
	JMP -1, @28
	SUB 12, @10
	SUB 12, @10
	SPL 0, <-12
	ADD #130, 9
	JMP -8, @28
	SUB 13, 0
	ADD 13, 0
	SPL 0, <-12
	SUB @-127, 100
	SUB @600, @91
	CMP #130, 9
	ADD #130, 9
	SLT #130, 9
	CMP 130, 9
	CMP 130, 9
	SPL 0, <-12
	SPL 0, <-12
	JMP 1, @-3
	CMP 130, 9
	MOV -7, <-20
	CMP 130, 9
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-12
	CMP -207, <-120
	ADD #130, 9
	DJN 721, 3
	JMP 721, 3
