;redcode
;assert 1
	SPL 0, <753
	CMP -303, <-193
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	ADD 127, 106
	ADD 10, 20
	ADD 127, 106
	MOV -7, <-82
	ADD 127, 106
	ADD 10, 20
	MOV -1, <-20
	ADD 127, 106
	DJN -16, @-20
	SLT 30, 19
	MOV 0, 753
	DJN 0, #2
	CMP 127, 106
	SUB @121, 106
	SUB @126, @106
	SUB -610, -600
	MOV -16, <-70
	MOV -7, <-82
	ADD 127, 106
	SPL 30, <19
	JMN <121, 106
	MOV #230, 1
	ADD 261, 63
	SUB @1, 2
	CMP 261, 67
	SUB 48, -2
	JMN -707, @80
	MOV -1, <-20
	MOV -7, <-82
	MOV -1, -28
	MOV -16, <-20
	CMP 261, 60
	MOV -16, <-70
	SPL 100, 200
	SPL 100, 200
	JMP <101, 106
	SUB @0, @2
	JMN 100, #100
	SUB #72, <308
	ADD <300, 90
	JMP <101, 106
	JMP <101, 106
	SPL 0, <753
	CMP -303, <-193
	SPL 0, <753
	MOV -16, <-20
	SUB -7, <30
