Source Block: hdl/library/axi_fan_control/axi_fan_control.v@122:132@HdlIdDef
localparam        DRP_READ_TEMP           = 8'h04;
localparam        DRP_READ_TEMP_WAIT_DRDY = 8'h05;
localparam        GET_TACHO               = 8'h06;
localparam        EVAL_TEMP               = 8'h07;
localparam        SET_PWM                 = 8'h08;
localparam        EVAL_TACHO              = 8'h09;

reg   [31:0]  up_scratch = 'd0;
reg   [7:0]   state = INIT;
reg   [7:0]   drp_daddr = 'h0;
reg   [15:0]  drp_di = 'h0;

Diff Content:
- 127 localparam        EVAL_TACHO              = 8'h09;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_fan_control/axi_fan_control.v@124:134
localparam        GET_TACHO               = 8'h06;
localparam        EVAL_TEMP               = 8'h07;
localparam        SET_PWM                 = 8'h08;
localparam        EVAL_TACHO              = 8'h09;

reg   [31:0]  up_scratch = 'd0;
reg   [7:0]   state = INIT;
reg   [7:0]   drp_daddr = 'h0;
reg   [15:0]  drp_di = 'h0;
reg   [1:0]   drp_den_reg = 'h0;
reg   [1:0]   drp_dwe_reg = 'h0;

Clone Blocks 2:
hdl/library/axi_fan_control/axi_fan_control.v@120:130
localparam        DRP_WAIT_DRDY           = 8'h02;
localparam        DRP_WAIT_FSM_EN         = 8'h03;
localparam        DRP_READ_TEMP           = 8'h04;
localparam        DRP_READ_TEMP_WAIT_DRDY = 8'h05;
localparam        GET_TACHO               = 8'h06;
localparam        EVAL_TEMP               = 8'h07;
localparam        SET_PWM                 = 8'h08;
localparam        EVAL_TACHO              = 8'h09;

reg   [31:0]  up_scratch = 'd0;
reg   [7:0]   state = INIT;

Clone Blocks 3:
hdl/library/axi_fan_control/axi_fan_control.v@121:131
localparam        DRP_WAIT_FSM_EN         = 8'h03;
localparam        DRP_READ_TEMP           = 8'h04;
localparam        DRP_READ_TEMP_WAIT_DRDY = 8'h05;
localparam        GET_TACHO               = 8'h06;
localparam        EVAL_TEMP               = 8'h07;
localparam        SET_PWM                 = 8'h08;
localparam        EVAL_TACHO              = 8'h09;

reg   [31:0]  up_scratch = 'd0;
reg   [7:0]   state = INIT;
reg   [7:0]   drp_daddr = 'h0;

