// (c) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// (c) Copyright 2022-2026 Advanced Micro Devices, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:hls:top_kernel:1.0
// IP Revision: 2114515030

(* X_CORE_INFO = "top_kernel,Vivado 2025.1.1" *)
(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,top_kernel,{}" *)
(* CORE_GENERATION_INFO = "bd_0_hls_inst_0,top_kernel,{x_ipProduct=Vivado 2025.1.1,x_ipVendor=xilinx.com,x_ipLibrary=hls,x_ipName=top_kernel,x_ipVersion=1.0,x_ipCoreRevision=2114515030,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_S_AXI_CONTROL_ADDR_WIDTH=6,C_S_AXI_CONTROL_DATA_WIDTH=32,C_M_AXI_IN_R_ID_WIDTH=1,C_M_AXI_IN_R_ADDR_WIDTH=64,C_M_AXI_IN_R_DATA_WIDTH=32,C_M_AXI_IN_R_AWUSER_WIDTH=1,C_M_AXI_IN_R_ARUSER_WIDTH=1,C_M_AXI_IN_R_WUSER_WIDTH=1,C_M_AXI_IN_R_RUSER_WIDTH=1,C_M_AXI_IN_R_BUSER_WIDTH=1,C_M_AXI_IN_R_USER_VALUE=0\
x00000000,C_M_AXI_IN_R_PROT_VALUE=000,C_M_AXI_IN_R_CACHE_VALUE=0011,C_M_AXI_OUT_R_ID_WIDTH=1,C_M_AXI_OUT_R_ADDR_WIDTH=64,C_M_AXI_OUT_R_DATA_WIDTH=32,C_M_AXI_OUT_R_AWUSER_WIDTH=1,C_M_AXI_OUT_R_ARUSER_WIDTH=1,C_M_AXI_OUT_R_WUSER_WIDTH=1,C_M_AXI_OUT_R_RUSER_WIDTH=1,C_M_AXI_OUT_R_BUSER_WIDTH=1,C_M_AXI_OUT_R_USER_VALUE=0x00000000,C_M_AXI_OUT_R_PROT_VALUE=000,C_M_AXI_OUT_R_CACHE_VALUE=0011}" *)
(* IP_DEFINITION_SOURCE = "HLS" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module bd_0_hls_inst_0 (
  s_axi_control_ARADDR,
  s_axi_control_ARREADY,
  s_axi_control_ARVALID,
  s_axi_control_AWADDR,
  s_axi_control_AWREADY,
  s_axi_control_AWVALID,
  s_axi_control_BREADY,
  s_axi_control_BRESP,
  s_axi_control_BVALID,
  s_axi_control_RDATA,
  s_axi_control_RREADY,
  s_axi_control_RRESP,
  s_axi_control_RVALID,
  s_axi_control_WDATA,
  s_axi_control_WREADY,
  s_axi_control_WSTRB,
  s_axi_control_WVALID,
  ap_clk,
  ap_rst_n,
  interrupt,
  m_axi_in_r_ARADDR,
  m_axi_in_r_ARBURST,
  m_axi_in_r_ARCACHE,
  m_axi_in_r_ARID,
  m_axi_in_r_ARLEN,
  m_axi_in_r_ARLOCK,
  m_axi_in_r_ARPROT,
  m_axi_in_r_ARQOS,
  m_axi_in_r_ARREADY,
  m_axi_in_r_ARREGION,
  m_axi_in_r_ARSIZE,
  m_axi_in_r_ARVALID,
  m_axi_in_r_AWADDR,
  m_axi_in_r_AWBURST,
  m_axi_in_r_AWCACHE,
  m_axi_in_r_AWID,
  m_axi_in_r_AWLEN,
  m_axi_in_r_AWLOCK,
  m_axi_in_r_AWPROT,
  m_axi_in_r_AWQOS,
  m_axi_in_r_AWREADY,
  m_axi_in_r_AWREGION,
  m_axi_in_r_AWSIZE,
  m_axi_in_r_AWVALID,
  m_axi_in_r_BID,
  m_axi_in_r_BREADY,
  m_axi_in_r_BRESP,
  m_axi_in_r_BVALID,
  m_axi_in_r_RDATA,
  m_axi_in_r_RID,
  m_axi_in_r_RLAST,
  m_axi_in_r_RREADY,
  m_axi_in_r_RRESP,
  m_axi_in_r_RVALID,
  m_axi_in_r_WDATA,
  m_axi_in_r_WID,
  m_axi_in_r_WLAST,
  m_axi_in_r_WREADY,
  m_axi_in_r_WSTRB,
  m_axi_in_r_WVALID,
  m_axi_out_r_ARADDR,
  m_axi_out_r_ARBURST,
  m_axi_out_r_ARCACHE,
  m_axi_out_r_ARID,
  m_axi_out_r_ARLEN,
  m_axi_out_r_ARLOCK,
  m_axi_out_r_ARPROT,
  m_axi_out_r_ARQOS,
  m_axi_out_r_ARREADY,
  m_axi_out_r_ARREGION,
  m_axi_out_r_ARSIZE,
  m_axi_out_r_ARVALID,
  m_axi_out_r_AWADDR,
  m_axi_out_r_AWBURST,
  m_axi_out_r_AWCACHE,
  m_axi_out_r_AWID,
  m_axi_out_r_AWLEN,
  m_axi_out_r_AWLOCK,
  m_axi_out_r_AWPROT,
  m_axi_out_r_AWQOS,
  m_axi_out_r_AWREADY,
  m_axi_out_r_AWREGION,
  m_axi_out_r_AWSIZE,
  m_axi_out_r_AWVALID,
  m_axi_out_r_BID,
  m_axi_out_r_BREADY,
  m_axi_out_r_BRESP,
  m_axi_out_r_BVALID,
  m_axi_out_r_RDATA,
  m_axi_out_r_RID,
  m_axi_out_r_RLAST,
  m_axi_out_r_RREADY,
  m_axi_out_r_RRESP,
  m_axi_out_r_RVALID,
  m_axi_out_r_WDATA,
  m_axi_out_r_WID,
  m_axi_out_r_WLAST,
  m_axi_out_r_WREADY,
  m_axi_out_r_WSTRB,
  m_axi_out_r_WVALID
);

(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *)
(* X_INTERFACE_MODE = "slave" *)
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREAD\
S 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
input wire [5 : 0] s_axi_control_ARADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *)
output wire s_axi_control_ARREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *)
input wire s_axi_control_ARVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *)
input wire [5 : 0] s_axi_control_AWADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *)
output wire s_axi_control_AWREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *)
input wire s_axi_control_AWVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *)
input wire s_axi_control_BREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *)
output wire [1 : 0] s_axi_control_BRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *)
output wire s_axi_control_BVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *)
output wire [31 : 0] s_axi_control_RDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *)
input wire s_axi_control_RREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *)
output wire [1 : 0] s_axi_control_RRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *)
output wire s_axi_control_RVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *)
input wire [31 : 0] s_axi_control_WDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *)
output wire s_axi_control_WREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *)
input wire [3 : 0] s_axi_control_WSTRB;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *)
input wire s_axi_control_WVALID;
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *)
(* X_INTERFACE_MODE = "slave" *)
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_in_r:m_axi_out_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *)
input wire ap_clk;
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *)
(* X_INTERFACE_MODE = "slave" *)
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
input wire ap_rst_n;
(* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *)
(* X_INTERFACE_MODE = "master" *)
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *)
output wire interrupt;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARADDR" *)
(* X_INTERFACE_MODE = "master" *)
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_in_r, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN b\
d_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
output wire [63 : 0] m_axi_in_r_ARADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARBURST" *)
output wire [1 : 0] m_axi_in_r_ARBURST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARCACHE" *)
output wire [3 : 0] m_axi_in_r_ARCACHE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARID" *)
output wire [0 : 0] m_axi_in_r_ARID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARLEN" *)
output wire [7 : 0] m_axi_in_r_ARLEN;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARLOCK" *)
output wire [1 : 0] m_axi_in_r_ARLOCK;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARPROT" *)
output wire [2 : 0] m_axi_in_r_ARPROT;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARQOS" *)
output wire [3 : 0] m_axi_in_r_ARQOS;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARREADY" *)
input wire m_axi_in_r_ARREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARREGION" *)
output wire [3 : 0] m_axi_in_r_ARREGION;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARSIZE" *)
output wire [2 : 0] m_axi_in_r_ARSIZE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r ARVALID" *)
output wire m_axi_in_r_ARVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWADDR" *)
output wire [63 : 0] m_axi_in_r_AWADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWBURST" *)
output wire [1 : 0] m_axi_in_r_AWBURST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWCACHE" *)
output wire [3 : 0] m_axi_in_r_AWCACHE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWID" *)
output wire [0 : 0] m_axi_in_r_AWID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWLEN" *)
output wire [7 : 0] m_axi_in_r_AWLEN;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWLOCK" *)
output wire [1 : 0] m_axi_in_r_AWLOCK;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWPROT" *)
output wire [2 : 0] m_axi_in_r_AWPROT;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWQOS" *)
output wire [3 : 0] m_axi_in_r_AWQOS;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWREADY" *)
input wire m_axi_in_r_AWREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWREGION" *)
output wire [3 : 0] m_axi_in_r_AWREGION;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWSIZE" *)
output wire [2 : 0] m_axi_in_r_AWSIZE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r AWVALID" *)
output wire m_axi_in_r_AWVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r BID" *)
input wire [0 : 0] m_axi_in_r_BID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r BREADY" *)
output wire m_axi_in_r_BREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r BRESP" *)
input wire [1 : 0] m_axi_in_r_BRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r BVALID" *)
input wire m_axi_in_r_BVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r RDATA" *)
input wire [31 : 0] m_axi_in_r_RDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r RID" *)
input wire [0 : 0] m_axi_in_r_RID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r RLAST" *)
input wire m_axi_in_r_RLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r RREADY" *)
output wire m_axi_in_r_RREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r RRESP" *)
input wire [1 : 0] m_axi_in_r_RRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r RVALID" *)
input wire m_axi_in_r_RVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r WDATA" *)
output wire [31 : 0] m_axi_in_r_WDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r WID" *)
output wire [0 : 0] m_axi_in_r_WID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r WLAST" *)
output wire m_axi_in_r_WLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r WREADY" *)
input wire m_axi_in_r_WREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r WSTRB" *)
output wire [3 : 0] m_axi_in_r_WSTRB;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_in_r WVALID" *)
output wire m_axi_in_r_WVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARADDR" *)
(* X_INTERFACE_MODE = "master" *)
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_out_r, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN\
 bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
output wire [63 : 0] m_axi_out_r_ARADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARBURST" *)
output wire [1 : 0] m_axi_out_r_ARBURST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARCACHE" *)
output wire [3 : 0] m_axi_out_r_ARCACHE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARID" *)
output wire [0 : 0] m_axi_out_r_ARID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARLEN" *)
output wire [7 : 0] m_axi_out_r_ARLEN;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARLOCK" *)
output wire [1 : 0] m_axi_out_r_ARLOCK;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARPROT" *)
output wire [2 : 0] m_axi_out_r_ARPROT;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARQOS" *)
output wire [3 : 0] m_axi_out_r_ARQOS;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARREADY" *)
input wire m_axi_out_r_ARREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARREGION" *)
output wire [3 : 0] m_axi_out_r_ARREGION;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARSIZE" *)
output wire [2 : 0] m_axi_out_r_ARSIZE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r ARVALID" *)
output wire m_axi_out_r_ARVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWADDR" *)
output wire [63 : 0] m_axi_out_r_AWADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWBURST" *)
output wire [1 : 0] m_axi_out_r_AWBURST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWCACHE" *)
output wire [3 : 0] m_axi_out_r_AWCACHE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWID" *)
output wire [0 : 0] m_axi_out_r_AWID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWLEN" *)
output wire [7 : 0] m_axi_out_r_AWLEN;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWLOCK" *)
output wire [1 : 0] m_axi_out_r_AWLOCK;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWPROT" *)
output wire [2 : 0] m_axi_out_r_AWPROT;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWQOS" *)
output wire [3 : 0] m_axi_out_r_AWQOS;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWREADY" *)
input wire m_axi_out_r_AWREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWREGION" *)
output wire [3 : 0] m_axi_out_r_AWREGION;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWSIZE" *)
output wire [2 : 0] m_axi_out_r_AWSIZE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r AWVALID" *)
output wire m_axi_out_r_AWVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r BID" *)
input wire [0 : 0] m_axi_out_r_BID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r BREADY" *)
output wire m_axi_out_r_BREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r BRESP" *)
input wire [1 : 0] m_axi_out_r_BRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r BVALID" *)
input wire m_axi_out_r_BVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r RDATA" *)
input wire [31 : 0] m_axi_out_r_RDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r RID" *)
input wire [0 : 0] m_axi_out_r_RID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r RLAST" *)
input wire m_axi_out_r_RLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r RREADY" *)
output wire m_axi_out_r_RREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r RRESP" *)
input wire [1 : 0] m_axi_out_r_RRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r RVALID" *)
input wire m_axi_out_r_RVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r WDATA" *)
output wire [31 : 0] m_axi_out_r_WDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r WID" *)
output wire [0 : 0] m_axi_out_r_WID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r WLAST" *)
output wire m_axi_out_r_WLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r WREADY" *)
input wire m_axi_out_r_WREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r WSTRB" *)
output wire [3 : 0] m_axi_out_r_WSTRB;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_out_r WVALID" *)
output wire m_axi_out_r_WVALID;

(* SDX_KERNEL = "true" *)
(* SDX_KERNEL_TYPE = "hls" *)
(* SDX_KERNEL_SYNTH_INST = "inst" *)
  top_kernel #(
    .C_S_AXI_CONTROL_ADDR_WIDTH(6),
    .C_S_AXI_CONTROL_DATA_WIDTH(32),
    .C_M_AXI_IN_R_ID_WIDTH(1),
    .C_M_AXI_IN_R_ADDR_WIDTH(64),
    .C_M_AXI_IN_R_DATA_WIDTH(32),
    .C_M_AXI_IN_R_AWUSER_WIDTH(1),
    .C_M_AXI_IN_R_ARUSER_WIDTH(1),
    .C_M_AXI_IN_R_WUSER_WIDTH(1),
    .C_M_AXI_IN_R_RUSER_WIDTH(1),
    .C_M_AXI_IN_R_BUSER_WIDTH(1),
    .C_M_AXI_IN_R_USER_VALUE(32'H00000000),
    .C_M_AXI_IN_R_PROT_VALUE(3'B000),
    .C_M_AXI_IN_R_CACHE_VALUE(4'B0011),
    .C_M_AXI_OUT_R_ID_WIDTH(1),
    .C_M_AXI_OUT_R_ADDR_WIDTH(64),
    .C_M_AXI_OUT_R_DATA_WIDTH(32),
    .C_M_AXI_OUT_R_AWUSER_WIDTH(1),
    .C_M_AXI_OUT_R_ARUSER_WIDTH(1),
    .C_M_AXI_OUT_R_WUSER_WIDTH(1),
    .C_M_AXI_OUT_R_RUSER_WIDTH(1),
    .C_M_AXI_OUT_R_BUSER_WIDTH(1),
    .C_M_AXI_OUT_R_USER_VALUE(32'H00000000),
    .C_M_AXI_OUT_R_PROT_VALUE(3'B000),
    .C_M_AXI_OUT_R_CACHE_VALUE(4'B0011)
  ) inst (
    .s_axi_control_ARADDR(s_axi_control_ARADDR),
    .s_axi_control_ARREADY(s_axi_control_ARREADY),
    .s_axi_control_ARVALID(s_axi_control_ARVALID),
    .s_axi_control_AWADDR(s_axi_control_AWADDR),
    .s_axi_control_AWREADY(s_axi_control_AWREADY),
    .s_axi_control_AWVALID(s_axi_control_AWVALID),
    .s_axi_control_BREADY(s_axi_control_BREADY),
    .s_axi_control_BRESP(s_axi_control_BRESP),
    .s_axi_control_BVALID(s_axi_control_BVALID),
    .s_axi_control_RDATA(s_axi_control_RDATA),
    .s_axi_control_RREADY(s_axi_control_RREADY),
    .s_axi_control_RRESP(s_axi_control_RRESP),
    .s_axi_control_RVALID(s_axi_control_RVALID),
    .s_axi_control_WDATA(s_axi_control_WDATA),
    .s_axi_control_WREADY(s_axi_control_WREADY),
    .s_axi_control_WSTRB(s_axi_control_WSTRB),
    .s_axi_control_WVALID(s_axi_control_WVALID),
    .ap_clk(ap_clk),
    .ap_rst_n(ap_rst_n),
    .interrupt(interrupt),
    .m_axi_in_r_ARADDR(m_axi_in_r_ARADDR),
    .m_axi_in_r_ARBURST(m_axi_in_r_ARBURST),
    .m_axi_in_r_ARCACHE(m_axi_in_r_ARCACHE),
    .m_axi_in_r_ARID(m_axi_in_r_ARID),
    .m_axi_in_r_ARLEN(m_axi_in_r_ARLEN),
    .m_axi_in_r_ARLOCK(m_axi_in_r_ARLOCK),
    .m_axi_in_r_ARPROT(m_axi_in_r_ARPROT),
    .m_axi_in_r_ARQOS(m_axi_in_r_ARQOS),
    .m_axi_in_r_ARREADY(m_axi_in_r_ARREADY),
    .m_axi_in_r_ARREGION(m_axi_in_r_ARREGION),
    .m_axi_in_r_ARSIZE(m_axi_in_r_ARSIZE),
    .m_axi_in_r_ARUSER(),
    .m_axi_in_r_ARVALID(m_axi_in_r_ARVALID),
    .m_axi_in_r_AWADDR(m_axi_in_r_AWADDR),
    .m_axi_in_r_AWBURST(m_axi_in_r_AWBURST),
    .m_axi_in_r_AWCACHE(m_axi_in_r_AWCACHE),
    .m_axi_in_r_AWID(m_axi_in_r_AWID),
    .m_axi_in_r_AWLEN(m_axi_in_r_AWLEN),
    .m_axi_in_r_AWLOCK(m_axi_in_r_AWLOCK),
    .m_axi_in_r_AWPROT(m_axi_in_r_AWPROT),
    .m_axi_in_r_AWQOS(m_axi_in_r_AWQOS),
    .m_axi_in_r_AWREADY(m_axi_in_r_AWREADY),
    .m_axi_in_r_AWREGION(m_axi_in_r_AWREGION),
    .m_axi_in_r_AWSIZE(m_axi_in_r_AWSIZE),
    .m_axi_in_r_AWUSER(),
    .m_axi_in_r_AWVALID(m_axi_in_r_AWVALID),
    .m_axi_in_r_BID(m_axi_in_r_BID),
    .m_axi_in_r_BREADY(m_axi_in_r_BREADY),
    .m_axi_in_r_BRESP(m_axi_in_r_BRESP),
    .m_axi_in_r_BUSER(1'B0),
    .m_axi_in_r_BVALID(m_axi_in_r_BVALID),
    .m_axi_in_r_RDATA(m_axi_in_r_RDATA),
    .m_axi_in_r_RID(m_axi_in_r_RID),
    .m_axi_in_r_RLAST(m_axi_in_r_RLAST),
    .m_axi_in_r_RREADY(m_axi_in_r_RREADY),
    .m_axi_in_r_RRESP(m_axi_in_r_RRESP),
    .m_axi_in_r_RUSER(1'B0),
    .m_axi_in_r_RVALID(m_axi_in_r_RVALID),
    .m_axi_in_r_WDATA(m_axi_in_r_WDATA),
    .m_axi_in_r_WID(m_axi_in_r_WID),
    .m_axi_in_r_WLAST(m_axi_in_r_WLAST),
    .m_axi_in_r_WREADY(m_axi_in_r_WREADY),
    .m_axi_in_r_WSTRB(m_axi_in_r_WSTRB),
    .m_axi_in_r_WUSER(),
    .m_axi_in_r_WVALID(m_axi_in_r_WVALID),
    .m_axi_out_r_ARADDR(m_axi_out_r_ARADDR),
    .m_axi_out_r_ARBURST(m_axi_out_r_ARBURST),
    .m_axi_out_r_ARCACHE(m_axi_out_r_ARCACHE),
    .m_axi_out_r_ARID(m_axi_out_r_ARID),
    .m_axi_out_r_ARLEN(m_axi_out_r_ARLEN),
    .m_axi_out_r_ARLOCK(m_axi_out_r_ARLOCK),
    .m_axi_out_r_ARPROT(m_axi_out_r_ARPROT),
    .m_axi_out_r_ARQOS(m_axi_out_r_ARQOS),
    .m_axi_out_r_ARREADY(m_axi_out_r_ARREADY),
    .m_axi_out_r_ARREGION(m_axi_out_r_ARREGION),
    .m_axi_out_r_ARSIZE(m_axi_out_r_ARSIZE),
    .m_axi_out_r_ARUSER(),
    .m_axi_out_r_ARVALID(m_axi_out_r_ARVALID),
    .m_axi_out_r_AWADDR(m_axi_out_r_AWADDR),
    .m_axi_out_r_AWBURST(m_axi_out_r_AWBURST),
    .m_axi_out_r_AWCACHE(m_axi_out_r_AWCACHE),
    .m_axi_out_r_AWID(m_axi_out_r_AWID),
    .m_axi_out_r_AWLEN(m_axi_out_r_AWLEN),
    .m_axi_out_r_AWLOCK(m_axi_out_r_AWLOCK),
    .m_axi_out_r_AWPROT(m_axi_out_r_AWPROT),
    .m_axi_out_r_AWQOS(m_axi_out_r_AWQOS),
    .m_axi_out_r_AWREADY(m_axi_out_r_AWREADY),
    .m_axi_out_r_AWREGION(m_axi_out_r_AWREGION),
    .m_axi_out_r_AWSIZE(m_axi_out_r_AWSIZE),
    .m_axi_out_r_AWUSER(),
    .m_axi_out_r_AWVALID(m_axi_out_r_AWVALID),
    .m_axi_out_r_BID(m_axi_out_r_BID),
    .m_axi_out_r_BREADY(m_axi_out_r_BREADY),
    .m_axi_out_r_BRESP(m_axi_out_r_BRESP),
    .m_axi_out_r_BUSER(1'B0),
    .m_axi_out_r_BVALID(m_axi_out_r_BVALID),
    .m_axi_out_r_RDATA(m_axi_out_r_RDATA),
    .m_axi_out_r_RID(m_axi_out_r_RID),
    .m_axi_out_r_RLAST(m_axi_out_r_RLAST),
    .m_axi_out_r_RREADY(m_axi_out_r_RREADY),
    .m_axi_out_r_RRESP(m_axi_out_r_RRESP),
    .m_axi_out_r_RUSER(1'B0),
    .m_axi_out_r_RVALID(m_axi_out_r_RVALID),
    .m_axi_out_r_WDATA(m_axi_out_r_WDATA),
    .m_axi_out_r_WID(m_axi_out_r_WID),
    .m_axi_out_r_WLAST(m_axi_out_r_WLAST),
    .m_axi_out_r_WREADY(m_axi_out_r_WREADY),
    .m_axi_out_r_WSTRB(m_axi_out_r_WSTRB),
    .m_axi_out_r_WUSER(),
    .m_axi_out_r_WVALID(m_axi_out_r_WVALID)
  );
endmodule
