Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_core_top_behav xil_defaultlib.tb_riscv_core_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.branch_adder
Compiling module xil_defaultlib.program_memory
Compiling module xil_defaultlib.main_control_unit
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.mux_2to_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.riscv_core_top
Compiling module xil_defaultlib.tb_riscv_core_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_core_top_behav
