
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

01000000 <_vector_table>:
 1000000:	80 0d 00 21 f5 1d 00 01 ed 42 00 01 c9 1d 00 01     ...!.....B......
 1000010:	c9 1d 00 01 c9 1d 00 01 c9 1d 00 01 00 00 00 00     ................
	...
 100002c:	11 19 00 01 c9 1d 00 01 00 00 00 00 c9 1d 00 01     ................
 100003c:	c9 1d 00 01                                         ....

01000040 <_irq_vector_table>:
 1000040:	6d 19 00 01 6d 19 00 01 6d 19 00 01 6d 19 00 01     m...m...m...m...
 1000050:	6d 19 00 01 6d 19 00 01 6d 19 00 01 6d 19 00 01     m...m...m...m...
 1000060:	6d 19 00 01 6d 19 00 01 6d 19 00 01 6d 19 00 01     m...m...m...m...
 1000070:	6d 19 00 01 6d 19 00 01 6d 19 00 01 6d 19 00 01     m...m...m...m...
 1000080:	6d 19 00 01 6d 19 00 01 6d 19 00 01 6d 19 00 01     m...m...m...m...
 1000090:	6d 19 00 01 6d 19 00 01 6d 19 00 01 6d 19 00 01     m...m...m...m...
 10000a0:	6d 19 00 01 6d 19 00 01 6d 19 00 01 6d 19 00 01     m...m...m...m...
 10000b0:	6d 19 00 01 6d 19 00 01                             m...m...

010000b8 <_vector_end>:
	...

01000200 <m_firmware_info>:
 1000200:	de e6 1e 28 4c bb ce 8f 02 35 00 00 3c 00 00 00     ...(L....5..<...
 1000210:	ea 5b 00 00 01 00 00 00 00 00 00 01 00 00 00 01     .[..............
 1000220:	ff ff 02 91 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...

Disassembly of section text:

0100023c <__aeabi_uldivmod>:
 100023c:	b953      	cbnz	r3, 1000254 <__aeabi_uldivmod+0x18>
 100023e:	b94a      	cbnz	r2, 1000254 <__aeabi_uldivmod+0x18>
 1000240:	2900      	cmp	r1, #0
 1000242:	bf08      	it	eq
 1000244:	2800      	cmpeq	r0, #0
 1000246:	bf1c      	itt	ne
 1000248:	f04f 31ff 	movne.w	r1, #4294967295
 100024c:	f04f 30ff 	movne.w	r0, #4294967295
 1000250:	f000 b80c 	b.w	100026c <__aeabi_idiv0>
 1000254:	f1ad 0c08 	sub.w	ip, sp, #8
 1000258:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 100025c:	f000 f9d0 	bl	1000600 <__udivmoddi4>
 1000260:	f8dd e004 	ldr.w	lr, [sp, #4]
 1000264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 1000268:	b004      	add	sp, #16
 100026a:	4770      	bx	lr

0100026c <__aeabi_idiv0>:
 100026c:	4770      	bx	lr
 100026e:	bf00      	nop

01000270 <ocrypto_constant_time_equal>:
 1000270:	b430      	push	{r4, r5}
 1000272:	f04f 0300 	mov.w	r3, #0

01000276 <constant_time_equal_loop>:
 1000276:	f810 4b01 	ldrb.w	r4, [r0], #1
 100027a:	f811 5b01 	ldrb.w	r5, [r1], #1
 100027e:	3a01      	subs	r2, #1
 1000280:	ea84 0405 	eor.w	r4, r4, r5
 1000284:	ea43 0304 	orr.w	r3, r3, r4
 1000288:	d1f5      	bne.n	1000276 <constant_time_equal_loop>
 100028a:	f1a3 0301 	sub.w	r3, r3, #1
 100028e:	ea4f 70d3 	mov.w	r0, r3, lsr #31
 1000292:	bc30      	pop	{r4, r5}
 1000294:	4770      	bx	lr
 1000296:	bf00      	nop

01000298 <ocrypto_constant_time_is_zero>:
 1000298:	f04f 0300 	mov.w	r3, #0

0100029c <constant_time_is_zero_loop>:
 100029c:	f810 2b01 	ldrb.w	r2, [r0], #1
 10002a0:	3901      	subs	r1, #1
 10002a2:	ea43 0302 	orr.w	r3, r3, r2
 10002a6:	d1f9      	bne.n	100029c <constant_time_is_zero_loop>
 10002a8:	f1a3 0301 	sub.w	r3, r3, #1
 10002ac:	ea4f 70d3 	mov.w	r0, r3, lsr #31
 10002b0:	4770      	bx	lr
 10002b2:	bf00      	nop

010002b4 <ocrypto_constant_time_xor>:
 10002b4:	b430      	push	{r4, r5}

010002b6 <constant_time_xor_loop>:
 10002b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 10002ba:	f812 5b01 	ldrb.w	r5, [r2], #1
 10002be:	406c      	eors	r4, r5
 10002c0:	f800 4b01 	strb.w	r4, [r0], #1
 10002c4:	3b01      	subs	r3, #1
 10002c6:	d1f6      	bne.n	10002b6 <constant_time_xor_loop>
 10002c8:	bc30      	pop	{r4, r5}
 10002ca:	4770      	bx	lr

010002cc <ocrypto_sha256_loop>:
 10002cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10002d0:	e890 0ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
 10002d4:	f100 0040 	add.w	r0, r0, #64	; 0x40
 10002d8:	f04f 0e04 	mov.w	lr, #4
 10002dc:	e059      	b.n	1000392 <sha256_loop_start>

010002de <sha256_loop>:
 10002de:	b4f0      	push	{r4, r5, r6, r7}
 10002e0:	6b82      	ldr	r2, [r0, #56]	; 0x38
 10002e2:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 10002e4:	6804      	ldr	r4, [r0, #0]
 10002e6:	2505      	movs	r5, #5
 10002e8:	2624      	movs	r6, #36	; 0x24

010002ea <sha256_loop2>:
 10002ea:	5987      	ldr	r7, [r0, r6]
 10002ec:	443c      	add	r4, r7
 10002ee:	ea4f 4772 	mov.w	r7, r2, ror #17
 10002f2:	ea87 47f2 	eor.w	r7, r7, r2, ror #19
 10002f6:	ea87 2792 	eor.w	r7, r7, r2, lsr #10
 10002fa:	443c      	add	r4, r7
 10002fc:	6842      	ldr	r2, [r0, #4]
 10002fe:	ea4f 17f2 	mov.w	r7, r2, ror #7
 1000302:	ea87 47b2 	eor.w	r7, r7, r2, ror #18
 1000306:	ea87 07d2 	eor.w	r7, r7, r2, lsr #3
 100030a:	443c      	add	r4, r7
 100030c:	f840 4b04 	str.w	r4, [r0], #4
 1000310:	2d03      	cmp	r5, #3
 1000312:	bf08      	it	eq
 1000314:	f06f 061b 	mvneq.w	r6, #27
 1000318:	5987      	ldr	r7, [r0, r6]
 100031a:	443a      	add	r2, r7
 100031c:	ea4f 4773 	mov.w	r7, r3, ror #17
 1000320:	ea87 47f3 	eor.w	r7, r7, r3, ror #19
 1000324:	ea87 2793 	eor.w	r7, r7, r3, lsr #10
 1000328:	443a      	add	r2, r7
 100032a:	6843      	ldr	r3, [r0, #4]
 100032c:	ea4f 17f3 	mov.w	r7, r3, ror #7
 1000330:	ea87 47b3 	eor.w	r7, r7, r3, ror #18
 1000334:	ea87 07d3 	eor.w	r7, r7, r3, lsr #3
 1000338:	443a      	add	r2, r7
 100033a:	f840 2b04 	str.w	r2, [r0], #4
 100033e:	5987      	ldr	r7, [r0, r6]
 1000340:	443b      	add	r3, r7
 1000342:	ea4f 4774 	mov.w	r7, r4, ror #17
 1000346:	ea87 47f4 	eor.w	r7, r7, r4, ror #19
 100034a:	ea87 2794 	eor.w	r7, r7, r4, lsr #10
 100034e:	443b      	add	r3, r7
 1000350:	6844      	ldr	r4, [r0, #4]
 1000352:	ea4f 17f4 	mov.w	r7, r4, ror #7
 1000356:	ea87 47b4 	eor.w	r7, r7, r4, ror #18
 100035a:	ea87 07d4 	eor.w	r7, r7, r4, lsr #3
 100035e:	443b      	add	r3, r7
 1000360:	f840 3b04 	str.w	r3, [r0], #4
 1000364:	3d01      	subs	r5, #1
 1000366:	d1c0      	bne.n	10002ea <sha256_loop2>
 1000368:	f1a0 003c 	sub.w	r0, r0, #60	; 0x3c
 100036c:	6a07      	ldr	r7, [r0, #32]
 100036e:	443c      	add	r4, r7
 1000370:	ea4f 4772 	mov.w	r7, r2, ror #17
 1000374:	ea87 47f2 	eor.w	r7, r7, r2, ror #19
 1000378:	ea87 2792 	eor.w	r7, r7, r2, lsr #10
 100037c:	443c      	add	r4, r7
 100037e:	6802      	ldr	r2, [r0, #0]
 1000380:	ea4f 17f2 	mov.w	r7, r2, ror #7
 1000384:	ea87 47b2 	eor.w	r7, r7, r2, ror #18
 1000388:	ea87 07d2 	eor.w	r7, r7, r2, lsr #3
 100038c:	443c      	add	r4, r7
 100038e:	63c4      	str	r4, [r0, #60]	; 0x3c
 1000390:	bcf0      	pop	{r4, r5, r6, r7}

01000392 <sha256_loop_start>:
 1000392:	f04f 0202 	mov.w	r2, #2

01000396 <sha256_loop1>:
 1000396:	ea88 1c78 	eor.w	ip, r8, r8, ror #5
 100039a:	ea8c 4cf8 	eor.w	ip, ip, r8, ror #19
 100039e:	eb0b 1cbc 	add.w	ip, fp, ip, ror #6
 10003a2:	ea8a 0309 	eor.w	r3, sl, r9
 10003a6:	ea03 0308 	and.w	r3, r3, r8
 10003aa:	ea83 030a 	eor.w	r3, r3, sl
 10003ae:	449c      	add	ip, r3
 10003b0:	f850 3b04 	ldr.w	r3, [r0], #4
 10003b4:	449c      	add	ip, r3
 10003b6:	f851 3b04 	ldr.w	r3, [r1], #4
 10003ba:	449c      	add	ip, r3
 10003bc:	4467      	add	r7, ip
 10003be:	ea44 0b05 	orr.w	fp, r4, r5
 10003c2:	ea0b 0b06 	and.w	fp, fp, r6
 10003c6:	ea04 0305 	and.w	r3, r4, r5
 10003ca:	ea4b 0b03 	orr.w	fp, fp, r3
 10003ce:	44e3      	add	fp, ip
 10003d0:	ea84 23f4 	eor.w	r3, r4, r4, ror #11
 10003d4:	ea83 5334 	eor.w	r3, r3, r4, ror #20
 10003d8:	eb0b 0bb3 	add.w	fp, fp, r3, ror #2
 10003dc:	ea87 1c77 	eor.w	ip, r7, r7, ror #5
 10003e0:	ea8c 4cf7 	eor.w	ip, ip, r7, ror #19
 10003e4:	eb0a 1cbc 	add.w	ip, sl, ip, ror #6
 10003e8:	ea89 0308 	eor.w	r3, r9, r8
 10003ec:	ea03 0307 	and.w	r3, r3, r7
 10003f0:	ea83 0309 	eor.w	r3, r3, r9
 10003f4:	449c      	add	ip, r3
 10003f6:	f850 3b04 	ldr.w	r3, [r0], #4
 10003fa:	449c      	add	ip, r3
 10003fc:	f851 3b04 	ldr.w	r3, [r1], #4
 1000400:	449c      	add	ip, r3
 1000402:	4466      	add	r6, ip
 1000404:	ea4b 0a04 	orr.w	sl, fp, r4
 1000408:	ea0a 0a05 	and.w	sl, sl, r5
 100040c:	ea0b 0304 	and.w	r3, fp, r4
 1000410:	ea4a 0a03 	orr.w	sl, sl, r3
 1000414:	44e2      	add	sl, ip
 1000416:	ea8b 23fb 	eor.w	r3, fp, fp, ror #11
 100041a:	ea83 533b 	eor.w	r3, r3, fp, ror #20
 100041e:	eb0a 0ab3 	add.w	sl, sl, r3, ror #2
 1000422:	ea86 1c76 	eor.w	ip, r6, r6, ror #5
 1000426:	ea8c 4cf6 	eor.w	ip, ip, r6, ror #19
 100042a:	eb09 1cbc 	add.w	ip, r9, ip, ror #6
 100042e:	ea88 0307 	eor.w	r3, r8, r7
 1000432:	ea03 0306 	and.w	r3, r3, r6
 1000436:	ea83 0308 	eor.w	r3, r3, r8
 100043a:	449c      	add	ip, r3
 100043c:	f850 3b04 	ldr.w	r3, [r0], #4
 1000440:	449c      	add	ip, r3
 1000442:	f851 3b04 	ldr.w	r3, [r1], #4
 1000446:	449c      	add	ip, r3
 1000448:	4465      	add	r5, ip
 100044a:	ea4a 090b 	orr.w	r9, sl, fp
 100044e:	ea09 0904 	and.w	r9, r9, r4
 1000452:	ea0a 030b 	and.w	r3, sl, fp
 1000456:	ea49 0903 	orr.w	r9, r9, r3
 100045a:	44e1      	add	r9, ip
 100045c:	ea8a 23fa 	eor.w	r3, sl, sl, ror #11
 1000460:	ea83 533a 	eor.w	r3, r3, sl, ror #20
 1000464:	eb09 09b3 	add.w	r9, r9, r3, ror #2
 1000468:	ea85 1c75 	eor.w	ip, r5, r5, ror #5
 100046c:	ea8c 4cf5 	eor.w	ip, ip, r5, ror #19
 1000470:	eb08 1cbc 	add.w	ip, r8, ip, ror #6
 1000474:	ea87 0306 	eor.w	r3, r7, r6
 1000478:	ea03 0305 	and.w	r3, r3, r5
 100047c:	ea83 0307 	eor.w	r3, r3, r7
 1000480:	449c      	add	ip, r3
 1000482:	f850 3b04 	ldr.w	r3, [r0], #4
 1000486:	449c      	add	ip, r3
 1000488:	f851 3b04 	ldr.w	r3, [r1], #4
 100048c:	449c      	add	ip, r3
 100048e:	4464      	add	r4, ip
 1000490:	ea49 080a 	orr.w	r8, r9, sl
 1000494:	ea08 080b 	and.w	r8, r8, fp
 1000498:	ea09 030a 	and.w	r3, r9, sl
 100049c:	ea48 0803 	orr.w	r8, r8, r3
 10004a0:	44e0      	add	r8, ip
 10004a2:	ea89 23f9 	eor.w	r3, r9, r9, ror #11
 10004a6:	ea83 5339 	eor.w	r3, r3, r9, ror #20
 10004aa:	eb08 08b3 	add.w	r8, r8, r3, ror #2
 10004ae:	ea84 1c74 	eor.w	ip, r4, r4, ror #5
 10004b2:	ea8c 4cf4 	eor.w	ip, ip, r4, ror #19
 10004b6:	eb07 1cbc 	add.w	ip, r7, ip, ror #6
 10004ba:	ea86 0305 	eor.w	r3, r6, r5
 10004be:	ea03 0304 	and.w	r3, r3, r4
 10004c2:	ea83 0306 	eor.w	r3, r3, r6
 10004c6:	449c      	add	ip, r3
 10004c8:	f850 3b04 	ldr.w	r3, [r0], #4
 10004cc:	449c      	add	ip, r3
 10004ce:	f851 3b04 	ldr.w	r3, [r1], #4
 10004d2:	449c      	add	ip, r3
 10004d4:	44e3      	add	fp, ip
 10004d6:	ea48 0709 	orr.w	r7, r8, r9
 10004da:	ea07 070a 	and.w	r7, r7, sl
 10004de:	ea08 0309 	and.w	r3, r8, r9
 10004e2:	ea47 0703 	orr.w	r7, r7, r3
 10004e6:	4467      	add	r7, ip
 10004e8:	ea88 23f8 	eor.w	r3, r8, r8, ror #11
 10004ec:	ea83 5338 	eor.w	r3, r3, r8, ror #20
 10004f0:	eb07 07b3 	add.w	r7, r7, r3, ror #2
 10004f4:	ea8b 1c7b 	eor.w	ip, fp, fp, ror #5
 10004f8:	ea8c 4cfb 	eor.w	ip, ip, fp, ror #19
 10004fc:	eb06 1cbc 	add.w	ip, r6, ip, ror #6
 1000500:	ea85 0304 	eor.w	r3, r5, r4
 1000504:	ea03 030b 	and.w	r3, r3, fp
 1000508:	ea83 0305 	eor.w	r3, r3, r5
 100050c:	449c      	add	ip, r3
 100050e:	f850 3b04 	ldr.w	r3, [r0], #4
 1000512:	449c      	add	ip, r3
 1000514:	f851 3b04 	ldr.w	r3, [r1], #4
 1000518:	449c      	add	ip, r3
 100051a:	44e2      	add	sl, ip
 100051c:	ea47 0608 	orr.w	r6, r7, r8
 1000520:	ea06 0609 	and.w	r6, r6, r9
 1000524:	ea07 0308 	and.w	r3, r7, r8
 1000528:	ea46 0603 	orr.w	r6, r6, r3
 100052c:	4466      	add	r6, ip
 100052e:	ea87 23f7 	eor.w	r3, r7, r7, ror #11
 1000532:	ea83 5337 	eor.w	r3, r3, r7, ror #20
 1000536:	eb06 06b3 	add.w	r6, r6, r3, ror #2
 100053a:	ea8a 1c7a 	eor.w	ip, sl, sl, ror #5
 100053e:	ea8c 4cfa 	eor.w	ip, ip, sl, ror #19
 1000542:	eb05 1cbc 	add.w	ip, r5, ip, ror #6
 1000546:	ea84 030b 	eor.w	r3, r4, fp
 100054a:	ea03 030a 	and.w	r3, r3, sl
 100054e:	ea83 0304 	eor.w	r3, r3, r4
 1000552:	449c      	add	ip, r3
 1000554:	f850 3b04 	ldr.w	r3, [r0], #4
 1000558:	449c      	add	ip, r3
 100055a:	f851 3b04 	ldr.w	r3, [r1], #4
 100055e:	449c      	add	ip, r3
 1000560:	44e1      	add	r9, ip
 1000562:	ea46 0507 	orr.w	r5, r6, r7
 1000566:	ea05 0508 	and.w	r5, r5, r8
 100056a:	ea06 0307 	and.w	r3, r6, r7
 100056e:	ea45 0503 	orr.w	r5, r5, r3
 1000572:	4465      	add	r5, ip
 1000574:	ea86 23f6 	eor.w	r3, r6, r6, ror #11
 1000578:	ea83 5336 	eor.w	r3, r3, r6, ror #20
 100057c:	eb05 05b3 	add.w	r5, r5, r3, ror #2
 1000580:	ea89 1c79 	eor.w	ip, r9, r9, ror #5
 1000584:	ea8c 4cf9 	eor.w	ip, ip, r9, ror #19
 1000588:	eb04 1cbc 	add.w	ip, r4, ip, ror #6
 100058c:	ea8b 030a 	eor.w	r3, fp, sl
 1000590:	ea03 0309 	and.w	r3, r3, r9
 1000594:	ea83 030b 	eor.w	r3, r3, fp
 1000598:	449c      	add	ip, r3
 100059a:	f850 3b04 	ldr.w	r3, [r0], #4
 100059e:	449c      	add	ip, r3
 10005a0:	f851 3b04 	ldr.w	r3, [r1], #4
 10005a4:	449c      	add	ip, r3
 10005a6:	44e0      	add	r8, ip
 10005a8:	ea45 0406 	orr.w	r4, r5, r6
 10005ac:	ea04 0407 	and.w	r4, r4, r7
 10005b0:	ea05 0306 	and.w	r3, r5, r6
 10005b4:	ea44 0403 	orr.w	r4, r4, r3
 10005b8:	4464      	add	r4, ip
 10005ba:	ea85 23f5 	eor.w	r3, r5, r5, ror #11
 10005be:	ea83 5335 	eor.w	r3, r3, r5, ror #20
 10005c2:	eb04 04b3 	add.w	r4, r4, r3, ror #2
 10005c6:	3a01      	subs	r2, #1
 10005c8:	f47f aee5 	bne.w	1000396 <sha256_loop1>
 10005cc:	f1a0 0040 	sub.w	r0, r0, #64	; 0x40
 10005d0:	f1be 0e01 	subs.w	lr, lr, #1
 10005d4:	f47f ae83 	bne.w	10002de <sha256_loop>
 10005d8:	f1a0 0c40 	sub.w	ip, r0, #64	; 0x40
 10005dc:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 10005e0:	1900      	adds	r0, r0, r4
 10005e2:	1949      	adds	r1, r1, r5
 10005e4:	1992      	adds	r2, r2, r6
 10005e6:	19db      	adds	r3, r3, r7
 10005e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 10005ec:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 10005f0:	4440      	add	r0, r8
 10005f2:	4449      	add	r1, r9
 10005f4:	4452      	add	r2, sl
 10005f6:	445b      	add	r3, fp
 10005f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 10005fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

01000600 <__udivmoddi4>:
 1000600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 1000604:	4686      	mov	lr, r0
 1000606:	468c      	mov	ip, r1
 1000608:	4608      	mov	r0, r1
 100060a:	9e08      	ldr	r6, [sp, #32]
 100060c:	4615      	mov	r5, r2
 100060e:	4674      	mov	r4, lr
 1000610:	4619      	mov	r1, r3
 1000612:	2b00      	cmp	r3, #0
 1000614:	f040 80c1 	bne.w	100079a <__udivmoddi4+0x19a>
 1000618:	4285      	cmp	r5, r0
 100061a:	fab2 f282 	clz	r2, r2
 100061e:	d945      	bls.n	10006ac <__udivmoddi4+0xac>
 1000620:	b14a      	cbz	r2, 1000636 <__udivmoddi4+0x36>
 1000622:	f1c2 0320 	rsb	r3, r2, #32
 1000626:	fa00 fc02 	lsl.w	ip, r0, r2
 100062a:	4095      	lsls	r5, r2
 100062c:	4094      	lsls	r4, r2
 100062e:	fa2e f303 	lsr.w	r3, lr, r3
 1000632:	ea43 0c0c 	orr.w	ip, r3, ip
 1000636:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 100063a:	b2a8      	uxth	r0, r5
 100063c:	0c23      	lsrs	r3, r4, #16
 100063e:	fbbc f8fe 	udiv	r8, ip, lr
 1000642:	fb0e cc18 	mls	ip, lr, r8, ip
 1000646:	fb08 f900 	mul.w	r9, r8, r0
 100064a:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 100064e:	4599      	cmp	r9, r3
 1000650:	d928      	bls.n	10006a4 <__udivmoddi4+0xa4>
 1000652:	18eb      	adds	r3, r5, r3
 1000654:	f108 37ff 	add.w	r7, r8, #4294967295
 1000658:	d204      	bcs.n	1000664 <__udivmoddi4+0x64>
 100065a:	4599      	cmp	r9, r3
 100065c:	d902      	bls.n	1000664 <__udivmoddi4+0x64>
 100065e:	f1a8 0702 	sub.w	r7, r8, #2
 1000662:	442b      	add	r3, r5
 1000664:	eba3 0309 	sub.w	r3, r3, r9
 1000668:	b2a4      	uxth	r4, r4
 100066a:	fbb3 fcfe 	udiv	ip, r3, lr
 100066e:	fb0e 331c 	mls	r3, lr, ip, r3
 1000672:	fb0c f000 	mul.w	r0, ip, r0
 1000676:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 100067a:	42a0      	cmp	r0, r4
 100067c:	d914      	bls.n	10006a8 <__udivmoddi4+0xa8>
 100067e:	192c      	adds	r4, r5, r4
 1000680:	f10c 33ff 	add.w	r3, ip, #4294967295
 1000684:	d204      	bcs.n	1000690 <__udivmoddi4+0x90>
 1000686:	42a0      	cmp	r0, r4
 1000688:	d902      	bls.n	1000690 <__udivmoddi4+0x90>
 100068a:	f1ac 0302 	sub.w	r3, ip, #2
 100068e:	442c      	add	r4, r5
 1000690:	1a24      	subs	r4, r4, r0
 1000692:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
 1000696:	b11e      	cbz	r6, 10006a0 <__udivmoddi4+0xa0>
 1000698:	40d4      	lsrs	r4, r2
 100069a:	2300      	movs	r3, #0
 100069c:	6034      	str	r4, [r6, #0]
 100069e:	6073      	str	r3, [r6, #4]
 10006a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 10006a4:	4647      	mov	r7, r8
 10006a6:	e7dd      	b.n	1000664 <__udivmoddi4+0x64>
 10006a8:	4663      	mov	r3, ip
 10006aa:	e7f1      	b.n	1000690 <__udivmoddi4+0x90>
 10006ac:	bb92      	cbnz	r2, 1000714 <__udivmoddi4+0x114>
 10006ae:	1b43      	subs	r3, r0, r5
 10006b0:	2101      	movs	r1, #1
 10006b2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 10006b6:	b2af      	uxth	r7, r5
 10006b8:	0c20      	lsrs	r0, r4, #16
 10006ba:	fbb3 fcfe 	udiv	ip, r3, lr
 10006be:	fb0e 331c 	mls	r3, lr, ip, r3
 10006c2:	fb0c f807 	mul.w	r8, ip, r7
 10006c6:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 10006ca:	4598      	cmp	r8, r3
 10006cc:	d961      	bls.n	1000792 <__udivmoddi4+0x192>
 10006ce:	18eb      	adds	r3, r5, r3
 10006d0:	f10c 30ff 	add.w	r0, ip, #4294967295
 10006d4:	d204      	bcs.n	10006e0 <__udivmoddi4+0xe0>
 10006d6:	4598      	cmp	r8, r3
 10006d8:	d902      	bls.n	10006e0 <__udivmoddi4+0xe0>
 10006da:	f1ac 0002 	sub.w	r0, ip, #2
 10006de:	442b      	add	r3, r5
 10006e0:	eba3 0308 	sub.w	r3, r3, r8
 10006e4:	b2a4      	uxth	r4, r4
 10006e6:	fbb3 fcfe 	udiv	ip, r3, lr
 10006ea:	fb0e 331c 	mls	r3, lr, ip, r3
 10006ee:	fb0c f707 	mul.w	r7, ip, r7
 10006f2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 10006f6:	42a7      	cmp	r7, r4
 10006f8:	d94d      	bls.n	1000796 <__udivmoddi4+0x196>
 10006fa:	192c      	adds	r4, r5, r4
 10006fc:	f10c 33ff 	add.w	r3, ip, #4294967295
 1000700:	d204      	bcs.n	100070c <__udivmoddi4+0x10c>
 1000702:	42a7      	cmp	r7, r4
 1000704:	d902      	bls.n	100070c <__udivmoddi4+0x10c>
 1000706:	f1ac 0302 	sub.w	r3, ip, #2
 100070a:	442c      	add	r4, r5
 100070c:	1be4      	subs	r4, r4, r7
 100070e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 1000712:	e7c0      	b.n	1000696 <__udivmoddi4+0x96>
 1000714:	f1c2 0320 	rsb	r3, r2, #32
 1000718:	4095      	lsls	r5, r2
 100071a:	4094      	lsls	r4, r2
 100071c:	fa20 f103 	lsr.w	r1, r0, r3
 1000720:	fa2e f303 	lsr.w	r3, lr, r3
 1000724:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 1000728:	4090      	lsls	r0, r2
 100072a:	b2af      	uxth	r7, r5
 100072c:	4303      	orrs	r3, r0
 100072e:	fbb1 fcfe 	udiv	ip, r1, lr
 1000732:	fb0e 101c 	mls	r0, lr, ip, r1
 1000736:	0c19      	lsrs	r1, r3, #16
 1000738:	fb0c f807 	mul.w	r8, ip, r7
 100073c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 1000740:	4588      	cmp	r8, r1
 1000742:	d922      	bls.n	100078a <__udivmoddi4+0x18a>
 1000744:	1869      	adds	r1, r5, r1
 1000746:	f10c 30ff 	add.w	r0, ip, #4294967295
 100074a:	d204      	bcs.n	1000756 <__udivmoddi4+0x156>
 100074c:	4588      	cmp	r8, r1
 100074e:	d902      	bls.n	1000756 <__udivmoddi4+0x156>
 1000750:	f1ac 0002 	sub.w	r0, ip, #2
 1000754:	4429      	add	r1, r5
 1000756:	eba1 0108 	sub.w	r1, r1, r8
 100075a:	b29b      	uxth	r3, r3
 100075c:	fbb1 fcfe 	udiv	ip, r1, lr
 1000760:	fb0e 111c 	mls	r1, lr, ip, r1
 1000764:	fb0c f707 	mul.w	r7, ip, r7
 1000768:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 100076c:	429f      	cmp	r7, r3
 100076e:	d90e      	bls.n	100078e <__udivmoddi4+0x18e>
 1000770:	18eb      	adds	r3, r5, r3
 1000772:	f10c 31ff 	add.w	r1, ip, #4294967295
 1000776:	d204      	bcs.n	1000782 <__udivmoddi4+0x182>
 1000778:	429f      	cmp	r7, r3
 100077a:	d902      	bls.n	1000782 <__udivmoddi4+0x182>
 100077c:	f1ac 0102 	sub.w	r1, ip, #2
 1000780:	442b      	add	r3, r5
 1000782:	1bdb      	subs	r3, r3, r7
 1000784:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 1000788:	e793      	b.n	10006b2 <__udivmoddi4+0xb2>
 100078a:	4660      	mov	r0, ip
 100078c:	e7e3      	b.n	1000756 <__udivmoddi4+0x156>
 100078e:	4661      	mov	r1, ip
 1000790:	e7f7      	b.n	1000782 <__udivmoddi4+0x182>
 1000792:	4660      	mov	r0, ip
 1000794:	e7a4      	b.n	10006e0 <__udivmoddi4+0xe0>
 1000796:	4663      	mov	r3, ip
 1000798:	e7b8      	b.n	100070c <__udivmoddi4+0x10c>
 100079a:	4283      	cmp	r3, r0
 100079c:	d906      	bls.n	10007ac <__udivmoddi4+0x1ac>
 100079e:	b916      	cbnz	r6, 10007a6 <__udivmoddi4+0x1a6>
 10007a0:	2100      	movs	r1, #0
 10007a2:	4608      	mov	r0, r1
 10007a4:	e77c      	b.n	10006a0 <__udivmoddi4+0xa0>
 10007a6:	e9c6 e000 	strd	lr, r0, [r6]
 10007aa:	e7f9      	b.n	10007a0 <__udivmoddi4+0x1a0>
 10007ac:	fab3 f783 	clz	r7, r3
 10007b0:	b98f      	cbnz	r7, 10007d6 <__udivmoddi4+0x1d6>
 10007b2:	4283      	cmp	r3, r0
 10007b4:	d301      	bcc.n	10007ba <__udivmoddi4+0x1ba>
 10007b6:	4572      	cmp	r2, lr
 10007b8:	d808      	bhi.n	10007cc <__udivmoddi4+0x1cc>
 10007ba:	ebbe 0402 	subs.w	r4, lr, r2
 10007be:	eb60 0303 	sbc.w	r3, r0, r3
 10007c2:	2001      	movs	r0, #1
 10007c4:	469c      	mov	ip, r3
 10007c6:	b91e      	cbnz	r6, 10007d0 <__udivmoddi4+0x1d0>
 10007c8:	2100      	movs	r1, #0
 10007ca:	e769      	b.n	10006a0 <__udivmoddi4+0xa0>
 10007cc:	4638      	mov	r0, r7
 10007ce:	e7fa      	b.n	10007c6 <__udivmoddi4+0x1c6>
 10007d0:	e9c6 4c00 	strd	r4, ip, [r6]
 10007d4:	e7f8      	b.n	10007c8 <__udivmoddi4+0x1c8>
 10007d6:	f1c7 0c20 	rsb	ip, r7, #32
 10007da:	40bb      	lsls	r3, r7
 10007dc:	fa0e f507 	lsl.w	r5, lr, r7
 10007e0:	fa22 f40c 	lsr.w	r4, r2, ip
 10007e4:	fa2e f10c 	lsr.w	r1, lr, ip
 10007e8:	40ba      	lsls	r2, r7
 10007ea:	431c      	orrs	r4, r3
 10007ec:	fa20 f30c 	lsr.w	r3, r0, ip
 10007f0:	40b8      	lsls	r0, r7
 10007f2:	ea4f 4914 	mov.w	r9, r4, lsr #16
 10007f6:	4301      	orrs	r1, r0
 10007f8:	fa1f fe84 	uxth.w	lr, r4
 10007fc:	fbb3 f8f9 	udiv	r8, r3, r9
 1000800:	fb09 3018 	mls	r0, r9, r8, r3
 1000804:	0c0b      	lsrs	r3, r1, #16
 1000806:	fb08 fa0e 	mul.w	sl, r8, lr
 100080a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 100080e:	459a      	cmp	sl, r3
 1000810:	d940      	bls.n	1000894 <__udivmoddi4+0x294>
 1000812:	18e3      	adds	r3, r4, r3
 1000814:	f108 30ff 	add.w	r0, r8, #4294967295
 1000818:	d204      	bcs.n	1000824 <__udivmoddi4+0x224>
 100081a:	459a      	cmp	sl, r3
 100081c:	d902      	bls.n	1000824 <__udivmoddi4+0x224>
 100081e:	f1a8 0002 	sub.w	r0, r8, #2
 1000822:	4423      	add	r3, r4
 1000824:	eba3 030a 	sub.w	r3, r3, sl
 1000828:	b289      	uxth	r1, r1
 100082a:	fbb3 f8f9 	udiv	r8, r3, r9
 100082e:	fb09 3318 	mls	r3, r9, r8, r3
 1000832:	fb08 fe0e 	mul.w	lr, r8, lr
 1000836:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 100083a:	458e      	cmp	lr, r1
 100083c:	d92c      	bls.n	1000898 <__udivmoddi4+0x298>
 100083e:	1861      	adds	r1, r4, r1
 1000840:	f108 33ff 	add.w	r3, r8, #4294967295
 1000844:	d204      	bcs.n	1000850 <__udivmoddi4+0x250>
 1000846:	458e      	cmp	lr, r1
 1000848:	d902      	bls.n	1000850 <__udivmoddi4+0x250>
 100084a:	f1a8 0302 	sub.w	r3, r8, #2
 100084e:	4421      	add	r1, r4
 1000850:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 1000854:	eba1 010e 	sub.w	r1, r1, lr
 1000858:	fba0 9802 	umull	r9, r8, r0, r2
 100085c:	4541      	cmp	r1, r8
 100085e:	46ce      	mov	lr, r9
 1000860:	4643      	mov	r3, r8
 1000862:	d302      	bcc.n	100086a <__udivmoddi4+0x26a>
 1000864:	d106      	bne.n	1000874 <__udivmoddi4+0x274>
 1000866:	454d      	cmp	r5, r9
 1000868:	d204      	bcs.n	1000874 <__udivmoddi4+0x274>
 100086a:	3801      	subs	r0, #1
 100086c:	ebb9 0e02 	subs.w	lr, r9, r2
 1000870:	eb68 0304 	sbc.w	r3, r8, r4
 1000874:	2e00      	cmp	r6, #0
 1000876:	d0a7      	beq.n	10007c8 <__udivmoddi4+0x1c8>
 1000878:	ebb5 020e 	subs.w	r2, r5, lr
 100087c:	eb61 0103 	sbc.w	r1, r1, r3
 1000880:	fa01 fc0c 	lsl.w	ip, r1, ip
 1000884:	fa22 f307 	lsr.w	r3, r2, r7
 1000888:	40f9      	lsrs	r1, r7
 100088a:	ea4c 0303 	orr.w	r3, ip, r3
 100088e:	e9c6 3100 	strd	r3, r1, [r6]
 1000892:	e799      	b.n	10007c8 <__udivmoddi4+0x1c8>
 1000894:	4640      	mov	r0, r8
 1000896:	e7c5      	b.n	1000824 <__udivmoddi4+0x224>
 1000898:	4643      	mov	r3, r8
 100089a:	e7d9      	b.n	1000850 <__udivmoddi4+0x250>

0100089c <main>:
#include <dfu/pcd.h>
#include <zephyr/device.h>
#include <zephyr/devicetree.h>

int main(void)
{
 100089c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 10008a0:	b085      	sub	sp, #20
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
 10008a2:	4830      	ldr	r0, [pc, #192]	; (1000964 <main+0xc8>)
 10008a4:	f003 ffbb 	bl	100481e <z_device_is_ready>
	int err;
	const struct device *fdev = DEVICE_DT_GET(DT_CHOSEN(zephyr_flash_controller));

	if (!device_is_ready(fdev)) {
 10008a8:	b930      	cbnz	r0, 10008b8 <main+0x1c>
		printk("Flash device not ready\n");
 10008aa:	482f      	ldr	r0, [pc, #188]	; (1000968 <main+0xcc>)
 10008ac:	f003 fbcc 	bl	1004048 <printk>
	return 0;

failure:
	pcd_fw_copy_invalidate();
	return 0;
}
 10008b0:	2000      	movs	r0, #0
 10008b2:	b005      	add	sp, #20
 10008b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	err = fprotect_area(PM_B0N_CONTAINER_ADDRESS, PM_B0N_CONTAINER_SIZE);
 10008b8:	f44f 4108 	mov.w	r1, #34816	; 0x8800
 10008bc:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 10008c0:	f003 ff06 	bl	10046d0 <fprotect_area>
	if (err) {
 10008c4:	b128      	cbz	r0, 10008d2 <main+0x36>
		printk("Failed to protect b0n flash, cancel startup\n\r");
 10008c6:	4829      	ldr	r0, [pc, #164]	; (100096c <main+0xd0>)
 10008c8:	f003 fbbe 	bl	1004048 <printk>
	pcd_fw_copy_invalidate();
 10008cc:	f002 fbc4 	bl	1003058 <pcd_fw_copy_invalidate>
	return 0;
 10008d0:	e7ee      	b.n	10008b0 <main+0x14>
	uint32_t s0_addr = s0_address_read();
 10008d2:	f002 fbbb 	bl	100304c <s0_address_read>
 10008d6:	4605      	mov	r5, r0
	if (pcd_fw_copy_status_get() == PCD_STATUS_COPY) {
 10008d8:	f002 fbc6 	bl	1003068 <pcd_fw_copy_status_get>
 10008dc:	b9e8      	cbnz	r0, 100091a <main+0x7e>
		uint32_t update_addr = (uint32_t)pcd_cmd_data_ptr_get();
 10008de:	f003 ff6f 	bl	10047c0 <pcd_cmd_data_ptr_get>
 10008e2:	4604      	mov	r4, r0
		valid = bl_validate_firmware(s0_addr, update_addr);
 10008e4:	4601      	mov	r1, r0
 10008e6:	4628      	mov	r0, r5
 10008e8:	f003 ff2e 	bl	1004748 <bl_validate_firmware>
		if (!valid) {
 10008ec:	b910      	cbnz	r0, 10008f4 <main+0x58>
			printk("Unable to find valid firmware inside %p\n\r",
 10008ee:	4621      	mov	r1, r4
			printk("Unable to find valid firmware inside %p\n\r",
 10008f0:	481f      	ldr	r0, [pc, #124]	; (1000970 <main+0xd4>)
 10008f2:	e005      	b.n	1000900 <main+0x64>
		err = pcd_fw_copy(fdev);
 10008f4:	481b      	ldr	r0, [pc, #108]	; (1000964 <main+0xc8>)
 10008f6:	f002 fbc9 	bl	100308c <pcd_fw_copy>
		if (err != 0) {
 10008fa:	4601      	mov	r1, r0
 10008fc:	b118      	cbz	r0, 1000906 <main+0x6a>
			printk("Failed to transfer image: %d\n\r", err);
 10008fe:	481d      	ldr	r0, [pc, #116]	; (1000974 <main+0xd8>)
		printk("Failed to protect app flash: %d\n\r", err);
 1000900:	f003 fba2 	bl	1004048 <printk>
		goto failure;
 1000904:	e7e2      	b.n	10008cc <main+0x30>
		valid = bl_validate_firmware(s0_addr, s0_addr);
 1000906:	4629      	mov	r1, r5
 1000908:	4628      	mov	r0, r5
 100090a:	f003 ff1d 	bl	1004748 <bl_validate_firmware>
		if (valid) {
 100090e:	b110      	cbz	r0, 1000916 <main+0x7a>
			pcd_fw_copy_done();
 1000910:	f002 fbf8 	bl	1003104 <pcd_fw_copy_done>
		while (1)
 1000914:	e7fe      	b.n	1000914 <main+0x78>
			printk("Unable to find valid firmware inside %p\n\r",
 1000916:	4629      	mov	r1, r5
 1000918:	e7ea      	b.n	10008f0 <main+0x54>
	err = fprotect_area(PM_APP_ADDRESS, PM_APP_SIZE);
 100091a:	f44f 315e 	mov.w	r1, #227328	; 0x37800
 100091e:	4816      	ldr	r0, [pc, #88]	; (1000978 <main+0xdc>)
 1000920:	f003 fed6 	bl	10046d0 <fprotect_area>
	if (err) {
 1000924:	4601      	mov	r1, r0
 1000926:	b108      	cbz	r0, 100092c <main+0x90>
		printk("Failed to protect app flash: %d\n\r", err);
 1000928:	4814      	ldr	r0, [pc, #80]	; (100097c <main+0xe0>)
 100092a:	e7e9      	b.n	1000900 <main+0x64>
 */
static inline const struct fw_info *fw_info_find(uint32_t firmware_address)
{
	const struct fw_info *finfo;

	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
 100092c:	4604      	mov	r4, r0
 100092e:	f8df 9050 	ldr.w	r9, [pc, #80]	; 1000980 <main+0xe4>
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
 1000932:	f8df 8050 	ldr.w	r8, [pc, #80]	; 1000984 <main+0xe8>
 1000936:	af01      	add	r7, sp, #4
		finfo = fw_info_check(firmware_address +
						fw_info_allowed_offsets[i]);
 1000938:	f859 6b04 	ldr.w	r6, [r9], #4
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
 100093c:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
	finfo = (const struct fw_info *)(fw_info_addr);
 1000940:	442e      	add	r6, r5
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
 1000942:	e887 0007 	stmia.w	r7, {r0, r1, r2}
	if (memcmp(finfo->magic, fw_info_magic, CONFIG_FW_INFO_MAGIC_LEN)
 1000946:	220c      	movs	r2, #12
 1000948:	4639      	mov	r1, r7
 100094a:	4630      	mov	r0, r6
 100094c:	f003 fce5 	bl	100431a <memcmp>
 1000950:	b900      	cbnz	r0, 1000954 <main+0xb8>
		if (finfo) {
 1000952:	b91e      	cbnz	r6, 100095c <main+0xc0>
	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
 1000954:	3401      	adds	r4, #1
 1000956:	2c05      	cmp	r4, #5
 1000958:	d1ee      	bne.n	1000938 <main+0x9c>
			return finfo;
		}
	}
	return NULL;
 100095a:	2600      	movs	r6, #0
	bl_boot(fw_info_find(s0_addr));
 100095c:	4630      	mov	r0, r6
 100095e:	f002 f9b1 	bl	1002cc4 <bl_boot>
	return 0;
 1000962:	e7a5      	b.n	10008b0 <main+0x14>
 1000964:	010048c4 	.word	0x010048c4
 1000968:	01004c94 	.word	0x01004c94
 100096c:	01004cac 	.word	0x01004cac
 1000970:	01004cda 	.word	0x01004cda
 1000974:	01004d04 	.word	0x01004d04
 1000978:	01008800 	.word	0x01008800
 100097c:	01004d23 	.word	0x01004d23
 1000980:	01004a88 	.word	0x01004a88
 1000984:	01004a40 	.word	0x01004a40

01000988 <char_out>:
}

static int char_out(int c, void *ctx_p)
{
	(void) ctx_p;
	return _char_out(c);
 1000988:	4b01      	ldr	r3, [pc, #4]	; (1000990 <char_out+0x8>)
 100098a:	681b      	ldr	r3, [r3, #0]
 100098c:	4718      	bx	r3
 100098e:	bf00      	nop
 1000990:	21000000 	.word	0x21000000

01000994 <__printk_hook_install>:
	_char_out = fn;
 1000994:	4b01      	ldr	r3, [pc, #4]	; (100099c <__printk_hook_install+0x8>)
 1000996:	6018      	str	r0, [r3, #0]
}
 1000998:	4770      	bx	lr
 100099a:	bf00      	nop
 100099c:	21000000 	.word	0x21000000

010009a0 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
 10009a0:	b507      	push	{r0, r1, r2, lr}
 10009a2:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
 10009a4:	2100      	movs	r1, #0
 10009a6:	4602      	mov	r2, r0
 10009a8:	9100      	str	r1, [sp, #0]
 10009aa:	4803      	ldr	r0, [pc, #12]	; (10009b8 <vprintk+0x18>)
 10009ac:	f000 fa08 	bl	1000dc0 <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
 10009b0:	b003      	add	sp, #12
 10009b2:	f85d fb04 	ldr.w	pc, [sp], #4
 10009b6:	bf00      	nop
 10009b8:	01000989 	.word	0x01000989

010009bc <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
 10009bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 10009c0:	4616      	mov	r6, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
 10009c2:	8b02      	ldrh	r2, [r0, #24]
{
 10009c4:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
 10009c6:	0710      	lsls	r0, r2, #28
 10009c8:	d412      	bmi.n	10009f0 <process_event+0x34>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
 10009ca:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
 10009cc:	f002 0207 	and.w	r2, r2, #7
		if (evt == EVT_RECHECK) {
 10009d0:	d15b      	bne.n	1000a8a <process_event+0xce>
			evt = process_recheck(mgr);
 10009d2:	4620      	mov	r0, r4
 10009d4:	f003 fb45 	bl	1004062 <process_recheck>
		}

		if (evt == EVT_NOP) {
 10009d8:	b188      	cbz	r0, 10009fe <process_event+0x42>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
 10009da:	3801      	subs	r0, #1
 10009dc:	2804      	cmp	r0, #4
 10009de:	f200 8110 	bhi.w	1000c02 <process_event+0x246>
 10009e2:	e8df f010 	tbh	[pc, r0, lsl #1]
 10009e6:	0052      	.short	0x0052
 10009e8:	0074010e 	.word	0x0074010e
 10009ec:	00e000b3 	.word	0x00e000b3
		if (evt == EVT_COMPLETE) {
 10009f0:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
 10009f2:	bf0c      	ite	eq
 10009f4:	f042 0210 	orreq.w	r2, r2, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
 10009f8:	f042 0220 	orrne.w	r2, r2, #32
 10009fc:	8322      	strh	r2, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
 10009fe:	f386 8811 	msr	BASEPRI, r6
 1000a02:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
 1000a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 1000a0a:	f003 0107 	and.w	r1, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
 1000a0e:	1f48      	subs	r0, r1, #5
	} else if ((state == ONOFF_STATE_TO_ON)
 1000a10:	2801      	cmp	r0, #1
 1000a12:	d81e      	bhi.n	1000a52 <process_event+0x96>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
 1000a14:	2000      	movs	r0, #0
		if (state == ONOFF_STATE_TO_ON) {
 1000a16:	2906      	cmp	r1, #6
		*clients = mgr->clients;
 1000a18:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
 1000a1a:	e9c4 0000 	strd	r0, r0, [r4]
		if (state == ONOFF_STATE_TO_ON) {
 1000a1e:	d114      	bne.n	1000a4a <process_event+0x8e>
		*clients = mgr->clients;
 1000a20:	4639      	mov	r1, r7
 1000a22:	e003      	b.n	1000a2c <process_event+0x70>
				mgr->refs += 1U;
 1000a24:	8b60      	ldrh	r0, [r4, #26]
 1000a26:	3001      	adds	r0, #1
 1000a28:	8360      	strh	r0, [r4, #26]

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
 1000a2a:	6809      	ldr	r1, [r1, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
 1000a2c:	2900      	cmp	r1, #0
 1000a2e:	d1f9      	bne.n	1000a24 <process_event+0x68>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
 1000a30:	f023 0307 	bic.w	r3, r3, #7
 1000a34:	f043 0102 	orr.w	r1, r3, #2
		if (process_recheck(mgr) != EVT_NOP) {
 1000a38:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
 1000a3a:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
 1000a3c:	f003 fb11 	bl	1004062 <process_recheck>
 1000a40:	b390      	cbz	r0, 1000aa8 <process_event+0xec>
			mgr->flags |= ONOFF_FLAG_RECHECK;
 1000a42:	f041 0120 	orr.w	r1, r1, #32
 1000a46:	8321      	strh	r1, [r4, #24]
 1000a48:	e02e      	b.n	1000aa8 <process_event+0xec>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
 1000a4a:	f023 0307 	bic.w	r3, r3, #7
 1000a4e:	b299      	uxth	r1, r3
}
 1000a50:	e7f2      	b.n	1000a38 <process_event+0x7c>
	} else if (state == ONOFF_STATE_TO_OFF) {
 1000a52:	2904      	cmp	r1, #4
 1000a54:	d130      	bne.n	1000ab8 <process_event+0xfc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
 1000a56:	f023 0307 	bic.w	r3, r3, #7
 1000a5a:	b299      	uxth	r1, r3
		if (process_recheck(mgr) != EVT_NOP) {
 1000a5c:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
 1000a5e:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
 1000a60:	f003 faff 	bl	1004062 <process_recheck>
 1000a64:	b110      	cbz	r0, 1000a6c <process_event+0xb0>
			mgr->flags |= ONOFF_FLAG_RECHECK;
 1000a66:	f041 0120 	orr.w	r1, r1, #32
 1000a6a:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
 1000a6c:	8b23      	ldrh	r3, [r4, #24]
 1000a6e:	f003 0907 	and.w	r9, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
 1000a72:	4591      	cmp	r9, r2
 1000a74:	f040 80ce 	bne.w	1000c14 <process_event+0x258>
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
 1000a78:	8b22      	ldrh	r2, [r4, #24]
 1000a7a:	06d1      	lsls	r1, r2, #27
 1000a7c:	f140 80f6 	bpl.w	1000c6c <process_event+0x2b0>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
 1000a80:	f022 0310 	bic.w	r3, r2, #16
 1000a84:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
 1000a86:	f002 0207 	and.w	r2, r2, #7
			res = mgr->last_res;
 1000a8a:	f8d4 8014 	ldr.w	r8, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
 1000a8e:	8b23      	ldrh	r3, [r4, #24]
	if (res < 0) {
 1000a90:	f1b8 0f00 	cmp.w	r8, #0
 1000a94:	dab9      	bge.n	1000a0a <process_event+0x4e>
	list->head = NULL;
 1000a96:	2100      	movs	r1, #0
		*clients = mgr->clients;
 1000a98:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
 1000a9a:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
 1000a9e:	e9c4 1100 	strd	r1, r1, [r4]
 1000aa2:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
 1000aa6:	8323      	strh	r3, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
 1000aa8:	8b23      	ldrh	r3, [r4, #24]
 1000aaa:	f003 0907 	and.w	r9, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
 1000aae:	4591      	cmp	r9, r2
 1000ab0:	f000 80e5 	beq.w	1000c7e <process_event+0x2c2>
 1000ab4:	2500      	movs	r5, #0
 1000ab6:	e036      	b.n	1000b26 <process_event+0x16a>
		__ASSERT_NO_MSG(false);
 1000ab8:	497c      	ldr	r1, [pc, #496]	; (1000cac <process_event+0x2f0>)
 1000aba:	f240 121b 	movw	r2, #283	; 0x11b
 1000abe:	487c      	ldr	r0, [pc, #496]	; (1000cb0 <process_event+0x2f4>)
 1000ac0:	f003 fba7 	bl	1004212 <assert_print>
 1000ac4:	f240 111b 	movw	r1, #283	; 0x11b
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
 1000ac8:	4878      	ldr	r0, [pc, #480]	; (1000cac <process_event+0x2f0>)
 1000aca:	f003 fb9b 	bl	1004204 <assert_post_action>
 1000ace:	b142      	cbz	r2, 1000ae2 <process_event+0x126>
 1000ad0:	4976      	ldr	r1, [pc, #472]	; (1000cac <process_event+0x2f0>)
 1000ad2:	f44f 72ab 	mov.w	r2, #342	; 0x156
 1000ad6:	4876      	ldr	r0, [pc, #472]	; (1000cb0 <process_event+0x2f4>)
 1000ad8:	f003 fb9b 	bl	1004212 <assert_print>
 1000adc:	f44f 71ab 	mov.w	r1, #342	; 0x156
 1000ae0:	e7f2      	b.n	1000ac8 <process_event+0x10c>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
 1000ae2:	6823      	ldr	r3, [r4, #0]
 1000ae4:	b943      	cbnz	r3, 1000af8 <process_event+0x13c>
 1000ae6:	4971      	ldr	r1, [pc, #452]	; (1000cac <process_event+0x2f0>)
 1000ae8:	f240 1257 	movw	r2, #343	; 0x157
 1000aec:	4870      	ldr	r0, [pc, #448]	; (1000cb0 <process_event+0x2f4>)
 1000aee:	f003 fb90 	bl	1004212 <assert_print>
 1000af2:	f240 1157 	movw	r1, #343	; 0x157
 1000af6:	e7e7      	b.n	1000ac8 <process_event+0x10c>
			transit = mgr->transitions->start;
 1000af8:	6923      	ldr	r3, [r4, #16]
 1000afa:	681d      	ldr	r5, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
 1000afc:	b945      	cbnz	r5, 1000b10 <process_event+0x154>
 1000afe:	496b      	ldr	r1, [pc, #428]	; (1000cac <process_event+0x2f0>)
 1000b00:	f44f 72ad 	mov.w	r2, #346	; 0x15a
 1000b04:	486a      	ldr	r0, [pc, #424]	; (1000cb0 <process_event+0x2f4>)
 1000b06:	f003 fb84 	bl	1004212 <assert_print>
 1000b0a:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 1000b0e:	e7db      	b.n	1000ac8 <process_event+0x10c>
	mgr->flags = (state & ONOFF_STATE_MASK)
 1000b10:	4617      	mov	r7, r2
		res = 0;
 1000b12:	4690      	mov	r8, r2
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
 1000b14:	f04f 0906 	mov.w	r9, #6
		     | (mgr->flags & ~ONOFF_STATE_MASK);
 1000b18:	8b23      	ldrh	r3, [r4, #24]
 1000b1a:	f023 0307 	bic.w	r3, r3, #7
 1000b1e:	f043 0306 	orr.w	r3, r3, #6
 1000b22:	b29b      	uxth	r3, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
 1000b24:	8323      	strh	r3, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
 1000b26:	68a2      	ldr	r2, [r4, #8]
 1000b28:	2a00      	cmp	r2, #0
 1000b2a:	d176      	bne.n	1000c1a <process_event+0x25e>
		    || !sys_slist_is_empty(&clients)
 1000b2c:	2f00      	cmp	r7, #0
 1000b2e:	f040 80aa 	bne.w	1000c86 <process_event+0x2ca>
		    || (transit != NULL)) {
 1000b32:	2d00      	cmp	r5, #0
 1000b34:	d0a0      	beq.n	1000a78 <process_event+0xbc>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
 1000b36:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
 1000b3a:	8323      	strh	r3, [r4, #24]
 1000b3c:	f386 8811 	msr	BASEPRI, r6
 1000b40:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
 1000b44:	4620      	mov	r0, r4
 1000b46:	495b      	ldr	r1, [pc, #364]	; (1000cb4 <process_event+0x2f8>)
 1000b48:	47a8      	blx	r5
 1000b4a:	e082      	b.n	1000c52 <process_event+0x296>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
 1000b4c:	2a02      	cmp	r2, #2
 1000b4e:	d008      	beq.n	1000b62 <process_event+0x1a6>
 1000b50:	4956      	ldr	r1, [pc, #344]	; (1000cac <process_event+0x2f0>)
 1000b52:	f240 125d 	movw	r2, #349	; 0x15d
 1000b56:	4856      	ldr	r0, [pc, #344]	; (1000cb0 <process_event+0x2f4>)
 1000b58:	f003 fb5b 	bl	1004212 <assert_print>
 1000b5c:	f240 115d 	movw	r1, #349	; 0x15d
 1000b60:	e7b2      	b.n	1000ac8 <process_event+0x10c>
			__ASSERT_NO_MSG(mgr->refs == 0);
 1000b62:	8b67      	ldrh	r7, [r4, #26]
 1000b64:	b147      	cbz	r7, 1000b78 <process_event+0x1bc>
 1000b66:	4951      	ldr	r1, [pc, #324]	; (1000cac <process_event+0x2f0>)
 1000b68:	f44f 72af 	mov.w	r2, #350	; 0x15e
 1000b6c:	4850      	ldr	r0, [pc, #320]	; (1000cb0 <process_event+0x2f4>)
 1000b6e:	f003 fb50 	bl	1004212 <assert_print>
 1000b72:	f44f 71af 	mov.w	r1, #350	; 0x15e
 1000b76:	e7a7      	b.n	1000ac8 <process_event+0x10c>
			transit = mgr->transitions->stop;
 1000b78:	6923      	ldr	r3, [r4, #16]
 1000b7a:	685d      	ldr	r5, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
 1000b7c:	b945      	cbnz	r5, 1000b90 <process_event+0x1d4>
 1000b7e:	494b      	ldr	r1, [pc, #300]	; (1000cac <process_event+0x2f0>)
 1000b80:	f240 1261 	movw	r2, #353	; 0x161
 1000b84:	484a      	ldr	r0, [pc, #296]	; (1000cb0 <process_event+0x2f4>)
 1000b86:	f003 fb44 	bl	1004212 <assert_print>
 1000b8a:	f240 1161 	movw	r1, #353	; 0x161
 1000b8e:	e79b      	b.n	1000ac8 <process_event+0x10c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
 1000b90:	8b23      	ldrh	r3, [r4, #24]
		res = 0;
 1000b92:	46b8      	mov	r8, r7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
 1000b94:	f023 0307 	bic.w	r3, r3, #7
 1000b98:	f043 0304 	orr.w	r3, r3, #4
 1000b9c:	b29b      	uxth	r3, r3
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
 1000b9e:	f04f 0904 	mov.w	r9, #4
	mgr->flags = (state & ONOFF_STATE_MASK)
 1000ba2:	8323      	strh	r3, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
 1000ba4:	e7bf      	b.n	1000b26 <process_event+0x16a>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
 1000ba6:	2a01      	cmp	r2, #1
 1000ba8:	d008      	beq.n	1000bbc <process_event+0x200>
 1000baa:	4940      	ldr	r1, [pc, #256]	; (1000cac <process_event+0x2f0>)
 1000bac:	f44f 72b2 	mov.w	r2, #356	; 0x164
 1000bb0:	483f      	ldr	r0, [pc, #252]	; (1000cb0 <process_event+0x2f4>)
 1000bb2:	f003 fb2e 	bl	1004212 <assert_print>
 1000bb6:	f44f 71b2 	mov.w	r1, #356	; 0x164
 1000bba:	e785      	b.n	1000ac8 <process_event+0x10c>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
 1000bbc:	6823      	ldr	r3, [r4, #0]
 1000bbe:	b943      	cbnz	r3, 1000bd2 <process_event+0x216>
 1000bc0:	493a      	ldr	r1, [pc, #232]	; (1000cac <process_event+0x2f0>)
 1000bc2:	f240 1265 	movw	r2, #357	; 0x165
 1000bc6:	483a      	ldr	r0, [pc, #232]	; (1000cb0 <process_event+0x2f4>)
 1000bc8:	f003 fb23 	bl	1004212 <assert_print>
 1000bcc:	f240 1165 	movw	r1, #357	; 0x165
 1000bd0:	e77a      	b.n	1000ac8 <process_event+0x10c>
			transit = mgr->transitions->reset;
 1000bd2:	6923      	ldr	r3, [r4, #16]
 1000bd4:	689d      	ldr	r5, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
 1000bd6:	b945      	cbnz	r5, 1000bea <process_event+0x22e>
 1000bd8:	4934      	ldr	r1, [pc, #208]	; (1000cac <process_event+0x2f0>)
 1000bda:	f44f 72b4 	mov.w	r2, #360	; 0x168
 1000bde:	4834      	ldr	r0, [pc, #208]	; (1000cb0 <process_event+0x2f4>)
 1000be0:	f003 fb17 	bl	1004212 <assert_print>
 1000be4:	f44f 71b4 	mov.w	r1, #360	; 0x168
 1000be8:	e76e      	b.n	1000ac8 <process_event+0x10c>
	mgr->flags = (state & ONOFF_STATE_MASK)
 1000bea:	2700      	movs	r7, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
 1000bec:	8b23      	ldrh	r3, [r4, #24]
		res = 0;
 1000bee:	46b8      	mov	r8, r7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
 1000bf0:	f023 0307 	bic.w	r3, r3, #7
 1000bf4:	f043 0305 	orr.w	r3, r3, #5
 1000bf8:	b29b      	uxth	r3, r3
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
 1000bfa:	f04f 0905 	mov.w	r9, #5
	mgr->flags = (state & ONOFF_STATE_MASK)
 1000bfe:	8323      	strh	r3, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
 1000c00:	e791      	b.n	1000b26 <process_event+0x16a>
			__ASSERT_NO_MSG(false);
 1000c02:	492a      	ldr	r1, [pc, #168]	; (1000cac <process_event+0x2f0>)
 1000c04:	f240 126b 	movw	r2, #363	; 0x16b
 1000c08:	4829      	ldr	r0, [pc, #164]	; (1000cb0 <process_event+0x2f4>)
 1000c0a:	f003 fb02 	bl	1004212 <assert_print>
 1000c0e:	f240 116b 	movw	r1, #363	; 0x16b
 1000c12:	e759      	b.n	1000ac8 <process_event+0x10c>
				   && !sys_slist_is_empty(&mgr->monitors);
 1000c14:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
 1000c16:	463d      	mov	r5, r7
 1000c18:	e785      	b.n	1000b26 <process_event+0x16a>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
 1000c1a:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
 1000c1e:	8323      	strh	r3, [r4, #24]
 1000c20:	f386 8811 	msr	BASEPRI, r6
 1000c24:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
 1000c28:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
 1000c2a:	2900      	cmp	r1, #0
 1000c2c:	d032      	beq.n	1000c94 <process_event+0x2d8>
	return node->next;
 1000c2e:	680e      	ldr	r6, [r1, #0]
 1000c30:	b381      	cbz	r1, 1000c94 <process_event+0x2d8>
		mon->callback(mgr, mon, state, res);
 1000c32:	4643      	mov	r3, r8
 1000c34:	464a      	mov	r2, r9
 1000c36:	4620      	mov	r0, r4
 1000c38:	f8d1 a004 	ldr.w	sl, [r1, #4]
 1000c3c:	47d0      	blx	sl
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
 1000c3e:	b11e      	cbz	r6, 1000c48 <process_event+0x28c>
 1000c40:	6833      	ldr	r3, [r6, #0]
 1000c42:	4631      	mov	r1, r6
 1000c44:	461e      	mov	r6, r3
 1000c46:	e7f3      	b.n	1000c30 <process_event+0x274>
 1000c48:	4633      	mov	r3, r6
 1000c4a:	e7fa      	b.n	1000c42 <process_event+0x286>
			if (transit != NULL) {
 1000c4c:	2d00      	cmp	r5, #0
 1000c4e:	f47f af79 	bne.w	1000b44 <process_event+0x188>
	__asm__ volatile(
 1000c52:	f04f 0320 	mov.w	r3, #32
 1000c56:	f3ef 8611 	mrs	r6, BASEPRI
 1000c5a:	f383 8812 	msr	BASEPRI_MAX, r3
 1000c5e:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
 1000c62:	8b23      	ldrh	r3, [r4, #24]
 1000c64:	f023 0308 	bic.w	r3, r3, #8
 1000c68:	8323      	strh	r3, [r4, #24]
 1000c6a:	e705      	b.n	1000a78 <process_event+0xbc>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
 1000c6c:	0693      	lsls	r3, r2, #26
 1000c6e:	f57f aec6 	bpl.w	10009fe <process_event+0x42>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
 1000c72:	f022 0320 	bic.w	r3, r2, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
 1000c76:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
 1000c78:	f002 0207 	and.w	r2, r2, #7
		if (evt == EVT_RECHECK) {
 1000c7c:	e6a9      	b.n	10009d2 <process_event+0x16>
		    || !sys_slist_is_empty(&clients)
 1000c7e:	2f00      	cmp	r7, #0
 1000c80:	f43f aefa 	beq.w	1000a78 <process_event+0xbc>
 1000c84:	2500      	movs	r5, #0
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
 1000c86:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
 1000c8a:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
 1000c8c:	f386 8811 	msr	BASEPRI, r6
 1000c90:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
 1000c94:	2f00      	cmp	r7, #0
 1000c96:	d0d9      	beq.n	1000c4c <process_event+0x290>
 1000c98:	683e      	ldr	r6, [r7, #0]
		notify_one(mgr, cli, state, res);
 1000c9a:	4639      	mov	r1, r7
 1000c9c:	4643      	mov	r3, r8
 1000c9e:	464a      	mov	r2, r9
 1000ca0:	4620      	mov	r0, r4
 1000ca2:	f003 fa0a 	bl	10040ba <notify_one>
	list->head = node;
 1000ca6:	4637      	mov	r7, r6
	while (!sys_slist_is_empty(list)) {
 1000ca8:	e7f4      	b.n	1000c94 <process_event+0x2d8>
 1000caa:	bf00      	nop
 1000cac:	01004d56 	.word	0x01004d56
 1000cb0:	01004d78 	.word	0x01004d78
 1000cb4:	010040e7 	.word	0x010040e7

01000cb8 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
 1000cb8:	b570      	push	{r4, r5, r6, lr}
 1000cba:	4605      	mov	r5, r0
 1000cbc:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
 1000cbe:	f003 f9ec 	bl	100409a <validate_args>

	if (rv < 0) {
 1000cc2:	1e04      	subs	r4, r0, #0
 1000cc4:	db15      	blt.n	1000cf2 <onoff_request+0x3a>
	__asm__ volatile(
 1000cc6:	f04f 0320 	mov.w	r3, #32
 1000cca:	f3ef 8211 	mrs	r2, BASEPRI
 1000cce:	f383 8812 	msr	BASEPRI_MAX, r3
 1000cd2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
 1000cd6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 1000cda:	8b6b      	ldrh	r3, [r5, #26]
 1000cdc:	8b2c      	ldrh	r4, [r5, #24]
 1000cde:	428b      	cmp	r3, r1
 1000ce0:	f004 0407 	and.w	r4, r4, #7
 1000ce4:	d107      	bne.n	1000cf6 <onoff_request+0x3e>
	__asm__ volatile(
 1000ce6:	f382 8811 	msr	BASEPRI, r2
 1000cea:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
 1000cee:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
 1000cf2:	4620      	mov	r0, r4
 1000cf4:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
 1000cf6:	2c02      	cmp	r4, #2
 1000cf8:	d10c      	bne.n	1000d14 <onoff_request+0x5c>
		mgr->refs += 1U;
 1000cfa:	3301      	adds	r3, #1
 1000cfc:	836b      	strh	r3, [r5, #26]
 1000cfe:	f382 8811 	msr	BASEPRI, r2
 1000d02:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
 1000d06:	2300      	movs	r3, #0
 1000d08:	4622      	mov	r2, r4
 1000d0a:	4631      	mov	r1, r6
 1000d0c:	4628      	mov	r0, r5
 1000d0e:	f003 f9d4 	bl	10040ba <notify_one>
 1000d12:	e7ee      	b.n	1000cf2 <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
 1000d14:	2c06      	cmp	r4, #6
 1000d16:	d811      	bhi.n	1000d3c <onoff_request+0x84>
 1000d18:	e8df f004 	tbb	[pc, r4]
 1000d1c:	10101e04 	.word	0x10101e04
 1000d20:	2504      	.short	0x2504
 1000d22:	04          	.byte	0x04
 1000d23:	00          	.byte	0x00
	parent->next = child;
 1000d24:	2300      	movs	r3, #0
 1000d26:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
 1000d28:	686b      	ldr	r3, [r5, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
 1000d2a:	b993      	cbnz	r3, 1000d52 <onoff_request+0x9a>
	list->head = node;
 1000d2c:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
 1000d30:	bb04      	cbnz	r4, 1000d74 <onoff_request+0xbc>
		process_event(mgr, EVT_RECHECK, key);
 1000d32:	2102      	movs	r1, #2
 1000d34:	4628      	mov	r0, r5
 1000d36:	f7ff fe41 	bl	10009bc <process_event>
 1000d3a:	e7da      	b.n	1000cf2 <onoff_request+0x3a>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
 1000d3c:	4910      	ldr	r1, [pc, #64]	; (1000d80 <onoff_request+0xc8>)
 1000d3e:	4811      	ldr	r0, [pc, #68]	; (1000d84 <onoff_request+0xcc>)
 1000d40:	f44f 72e4 	mov.w	r2, #456	; 0x1c8
 1000d44:	f003 fa65 	bl	1004212 <assert_print>
 1000d48:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
 1000d4c:	480c      	ldr	r0, [pc, #48]	; (1000d80 <onoff_request+0xc8>)
 1000d4e:	f003 fa59 	bl	1004204 <assert_post_action>
	parent->next = child;
 1000d52:	601e      	str	r6, [r3, #0]
	list->tail = node;
 1000d54:	606e      	str	r6, [r5, #4]
}
 1000d56:	e7eb      	b.n	1000d30 <onoff_request+0x78>
 1000d58:	f382 8811 	msr	BASEPRI, r2
 1000d5c:	f3bf 8f6f 	isb	sy
 1000d60:	f06f 0404 	mvn.w	r4, #4
 1000d64:	e7c5      	b.n	1000cf2 <onoff_request+0x3a>
 1000d66:	f382 8811 	msr	BASEPRI, r2
 1000d6a:	f3bf 8f6f 	isb	sy
 1000d6e:	f06f 0485 	mvn.w	r4, #133	; 0x85
 1000d72:	e7be      	b.n	1000cf2 <onoff_request+0x3a>
 1000d74:	f382 8811 	msr	BASEPRI, r2
 1000d78:	f3bf 8f6f 	isb	sy
		if (notify) {
 1000d7c:	e7b9      	b.n	1000cf2 <onoff_request+0x3a>
 1000d7e:	bf00      	nop
 1000d80:	01004d56 	.word	0x01004d56
 1000d84:	01004d78 	.word	0x01004d78

01000d88 <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
 1000d88:	b508      	push	{r3, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
 1000d8a:	6842      	ldr	r2, [r0, #4]
 1000d8c:	4603      	mov	r3, r0

	return method & SYS_NOTIFY_METHOD_MASK;
 1000d8e:	f002 0203 	and.w	r2, r2, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
 1000d92:	2a03      	cmp	r2, #3
	notify->result = res;
 1000d94:	6081      	str	r1, [r0, #8]
	switch (method) {
 1000d96:	d002      	beq.n	1000d9e <sys_notify_finalize+0x16>
 1000d98:	b12a      	cbz	r2, 1000da6 <sys_notify_finalize+0x1e>
 1000d9a:	2000      	movs	r0, #0
 1000d9c:	e000      	b.n	1000da0 <sys_notify_finalize+0x18>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
 1000d9e:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
 1000da0:	2200      	movs	r2, #0
 1000da2:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
 1000da4:	bd08      	pop	{r3, pc}
		__ASSERT_NO_MSG(false);
 1000da6:	4904      	ldr	r1, [pc, #16]	; (1000db8 <sys_notify_finalize+0x30>)
 1000da8:	4804      	ldr	r0, [pc, #16]	; (1000dbc <sys_notify_finalize+0x34>)
 1000daa:	2245      	movs	r2, #69	; 0x45
 1000dac:	f003 fa31 	bl	1004212 <assert_print>
 1000db0:	2145      	movs	r1, #69	; 0x45
 1000db2:	4801      	ldr	r0, [pc, #4]	; (1000db8 <sys_notify_finalize+0x30>)
 1000db4:	f003 fa26 	bl	1004204 <assert_post_action>
 1000db8:	01004d90 	.word	0x01004d90
 1000dbc:	01004d78 	.word	0x01004d78

01000dc0 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
 1000dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1000dc4:	4681      	mov	r9, r0
 1000dc6:	468b      	mov	fp, r1
 1000dc8:	4617      	mov	r7, r2
 1000dca:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
 1000dcc:	2500      	movs	r5, #0
{
 1000dce:	b095      	sub	sp, #84	; 0x54
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
 1000dd0:	7838      	ldrb	r0, [r7, #0]
 1000dd2:	b908      	cbnz	r0, 1000dd8 <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
 1000dd4:	4628      	mov	r0, r5
 1000dd6:	e357      	b.n	1001488 <z_cbvprintf_impl+0x6c8>
			OUTC(*fp++);
 1000dd8:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
 1000dda:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
 1000ddc:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
 1000dde:	d006      	beq.n	1000dee <z_cbvprintf_impl+0x2e>
			OUTC('%');
 1000de0:	4659      	mov	r1, fp
 1000de2:	47c8      	blx	r9
 1000de4:	2800      	cmp	r0, #0
 1000de6:	f2c0 834f 	blt.w	1001488 <z_cbvprintf_impl+0x6c8>
 1000dea:	3501      	adds	r5, #1
		if (bps == NULL) {
 1000dec:	e1fb      	b.n	10011e6 <z_cbvprintf_impl+0x426>
		} state = {
 1000dee:	2218      	movs	r2, #24
 1000df0:	2100      	movs	r1, #0
 1000df2:	a80e      	add	r0, sp, #56	; 0x38
 1000df4:	f003 faac 	bl	1004350 <memset>
	if (*sp == '%') {
 1000df8:	787b      	ldrb	r3, [r7, #1]
 1000dfa:	2b25      	cmp	r3, #37	; 0x25
 1000dfc:	d07d      	beq.n	1000efa <z_cbvprintf_impl+0x13a>
 1000dfe:	2300      	movs	r3, #0
 1000e00:	4698      	mov	r8, r3
 1000e02:	469e      	mov	lr, r3
 1000e04:	469c      	mov	ip, r3
 1000e06:	461e      	mov	r6, r3
 1000e08:	1c78      	adds	r0, r7, #1
 1000e0a:	4601      	mov	r1, r0
		switch (*sp) {
 1000e0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 1000e10:	2a2b      	cmp	r2, #43	; 0x2b
 1000e12:	f000 80a1 	beq.w	1000f58 <z_cbvprintf_impl+0x198>
 1000e16:	f200 8098 	bhi.w	1000f4a <z_cbvprintf_impl+0x18a>
 1000e1a:	2a20      	cmp	r2, #32
 1000e1c:	f000 809f 	beq.w	1000f5e <z_cbvprintf_impl+0x19e>
 1000e20:	2a23      	cmp	r2, #35	; 0x23
 1000e22:	f000 809f 	beq.w	1000f64 <z_cbvprintf_impl+0x1a4>
 1000e26:	b12b      	cbz	r3, 1000e34 <z_cbvprintf_impl+0x74>
 1000e28:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 1000e2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1000e30:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 1000e34:	f1b8 0f00 	cmp.w	r8, #0
 1000e38:	d005      	beq.n	1000e46 <z_cbvprintf_impl+0x86>
 1000e3a:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 1000e3e:	f043 0320 	orr.w	r3, r3, #32
 1000e42:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 1000e46:	f1be 0f00 	cmp.w	lr, #0
 1000e4a:	d005      	beq.n	1000e58 <z_cbvprintf_impl+0x98>
 1000e4c:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 1000e50:	f043 0310 	orr.w	r3, r3, #16
 1000e54:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 1000e58:	f1bc 0f00 	cmp.w	ip, #0
 1000e5c:	d005      	beq.n	1000e6a <z_cbvprintf_impl+0xaa>
 1000e5e:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 1000e62:	f043 0308 	orr.w	r3, r3, #8
 1000e66:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 1000e6a:	b12e      	cbz	r6, 1000e78 <z_cbvprintf_impl+0xb8>
 1000e6c:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 1000e70:	f043 0304 	orr.w	r3, r3, #4
 1000e74:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
 1000e78:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 1000e7c:	f003 0044 	and.w	r0, r3, #68	; 0x44
 1000e80:	2844      	cmp	r0, #68	; 0x44
 1000e82:	d103      	bne.n	1000e8c <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
 1000e84:	f36f 1386 	bfc	r3, #6, #1
 1000e88:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
 1000e8c:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
 1000e90:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
 1000e92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 1000e96:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
 1000e9a:	d17f      	bne.n	1000f9c <z_cbvprintf_impl+0x1dc>
		conv->width_star = true;
 1000e9c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
		return ++sp;
 1000ea0:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
 1000ea2:	f042 0201 	orr.w	r2, r2, #1
 1000ea6:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
 1000eaa:	781a      	ldrb	r2, [r3, #0]
 1000eac:	2a2e      	cmp	r2, #46	; 0x2e
 1000eae:	bf0c      	ite	eq
 1000eb0:	2101      	moveq	r1, #1
 1000eb2:	2100      	movne	r1, #0
 1000eb4:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 1000eb8:	f361 0241 	bfi	r2, r1, #1, #1
 1000ebc:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
 1000ec0:	d178      	bne.n	1000fb4 <z_cbvprintf_impl+0x1f4>
	if (*sp == '*') {
 1000ec2:	785a      	ldrb	r2, [r3, #1]
 1000ec4:	2a2a      	cmp	r2, #42	; 0x2a
 1000ec6:	d06e      	beq.n	1000fa6 <z_cbvprintf_impl+0x1e6>
	size_t val = 0;
 1000ec8:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
 1000eca:	f04f 0c0a 	mov.w	ip, #10
	++sp;
 1000ece:	3301      	adds	r3, #1
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
 1000ed0:	4619      	mov	r1, r3
 1000ed2:	f811 0b01 	ldrb.w	r0, [r1], #1
 1000ed6:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
 1000eda:	2e09      	cmp	r6, #9
 1000edc:	f240 8095 	bls.w	100100a <z_cbvprintf_impl+0x24a>
	conv->unsupported |= ((conv->prec_value < 0)
 1000ee0:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
 1000ee4:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
 1000ee6:	f3c1 0040 	ubfx	r0, r1, #1, #1
 1000eea:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
 1000eee:	460a      	mov	r2, r1
 1000ef0:	f360 0241 	bfi	r2, r0, #1, #1
 1000ef4:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
 1000ef8:	e05c      	b.n	1000fb4 <z_cbvprintf_impl+0x1f4>
		conv->specifier = *sp++;
 1000efa:	1cba      	adds	r2, r7, #2
 1000efc:	9203      	str	r2, [sp, #12]
 1000efe:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
 1000f02:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 1000f06:	07da      	lsls	r2, r3, #31
 1000f08:	f140 812e 	bpl.w	1001168 <z_cbvprintf_impl+0x3a8>
			width = va_arg(ap, int);
 1000f0c:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
 1000f10:	f1b8 0f00 	cmp.w	r8, #0
 1000f14:	da07      	bge.n	1000f26 <z_cbvprintf_impl+0x166>
				conv->flag_dash = true;
 1000f16:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				width = -width;
 1000f1a:	f1c8 0800 	rsb	r8, r8, #0
				conv->flag_dash = true;
 1000f1e:	f042 0204 	orr.w	r2, r2, #4
 1000f22:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
		if (conv->prec_star) {
 1000f26:	075e      	lsls	r6, r3, #29
 1000f28:	f140 8127 	bpl.w	100117a <z_cbvprintf_impl+0x3ba>
			int arg = va_arg(ap, int);
 1000f2c:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
 1000f30:	f1ba 0f00 	cmp.w	sl, #0
 1000f34:	f280 8126 	bge.w	1001184 <z_cbvprintf_impl+0x3c4>
				conv->prec_present = false;
 1000f38:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 1000f3c:	f36f 0341 	bfc	r3, #1, #1
 1000f40:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
 1000f44:	f04f 3aff 	mov.w	sl, #4294967295
 1000f48:	e11c      	b.n	1001184 <z_cbvprintf_impl+0x3c4>
		switch (*sp) {
 1000f4a:	2a2d      	cmp	r2, #45	; 0x2d
 1000f4c:	d00d      	beq.n	1000f6a <z_cbvprintf_impl+0x1aa>
 1000f4e:	2a30      	cmp	r2, #48	; 0x30
 1000f50:	f47f af69 	bne.w	1000e26 <z_cbvprintf_impl+0x66>
 1000f54:	2301      	movs	r3, #1
	} while (loop);
 1000f56:	e758      	b.n	1000e0a <z_cbvprintf_impl+0x4a>
		switch (*sp) {
 1000f58:	f04f 0c01 	mov.w	ip, #1
 1000f5c:	e755      	b.n	1000e0a <z_cbvprintf_impl+0x4a>
 1000f5e:	f04f 0e01 	mov.w	lr, #1
 1000f62:	e752      	b.n	1000e0a <z_cbvprintf_impl+0x4a>
 1000f64:	f04f 0801 	mov.w	r8, #1
 1000f68:	e74f      	b.n	1000e0a <z_cbvprintf_impl+0x4a>
 1000f6a:	2601      	movs	r6, #1
 1000f6c:	e74d      	b.n	1000e0a <z_cbvprintf_impl+0x4a>
		val = 10U * val + *sp++ - '0';
 1000f6e:	4603      	mov	r3, r0
 1000f70:	fb0e 6202 	mla	r2, lr, r2, r6
 1000f74:	3a30      	subs	r2, #48	; 0x30
 1000f76:	4618      	mov	r0, r3
 1000f78:	f810 6b01 	ldrb.w	r6, [r0], #1
 1000f7c:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
 1000f80:	f1bc 0f09 	cmp.w	ip, #9
 1000f84:	d9f3      	bls.n	1000f6e <z_cbvprintf_impl+0x1ae>
	if (sp != wp) {
 1000f86:	4299      	cmp	r1, r3
 1000f88:	d08f      	beq.n	1000eaa <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
 1000f8a:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
 1000f8e:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
 1000f90:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
 1000f92:	f362 0141 	bfi	r1, r2, #1, #1
 1000f96:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
 1000f9a:	e786      	b.n	1000eaa <z_cbvprintf_impl+0xea>
 1000f9c:	460b      	mov	r3, r1
	size_t val = 0;
 1000f9e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
 1000fa0:	f04f 0e0a 	mov.w	lr, #10
 1000fa4:	e7e7      	b.n	1000f76 <z_cbvprintf_impl+0x1b6>
		conv->prec_star = true;
 1000fa6:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
		return ++sp;
 1000faa:	3302      	adds	r3, #2
		conv->prec_star = true;
 1000fac:	f042 0204 	orr.w	r2, r2, #4
 1000fb0:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	switch (*sp) {
 1000fb4:	781a      	ldrb	r2, [r3, #0]
 1000fb6:	2a6c      	cmp	r2, #108	; 0x6c
 1000fb8:	d047      	beq.n	100104a <z_cbvprintf_impl+0x28a>
 1000fba:	d82b      	bhi.n	1001014 <z_cbvprintf_impl+0x254>
 1000fbc:	2a68      	cmp	r2, #104	; 0x68
 1000fbe:	d031      	beq.n	1001024 <z_cbvprintf_impl+0x264>
 1000fc0:	2a6a      	cmp	r2, #106	; 0x6a
 1000fc2:	d04b      	beq.n	100105c <z_cbvprintf_impl+0x29c>
 1000fc4:	2a4c      	cmp	r2, #76	; 0x4c
 1000fc6:	d051      	beq.n	100106c <z_cbvprintf_impl+0x2ac>
	conv->specifier = *sp++;
 1000fc8:	461a      	mov	r2, r3
 1000fca:	f812 3b01 	ldrb.w	r3, [r2], #1
	switch (conv->specifier) {
 1000fce:	2b78      	cmp	r3, #120	; 0x78
	conv->specifier = *sp++;
 1000fd0:	9203      	str	r2, [sp, #12]
 1000fd2:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->length_mod == LENGTH_UPPER_L) {
 1000fd6:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	switch (conv->specifier) {
 1000fda:	f200 80be 	bhi.w	100115a <z_cbvprintf_impl+0x39a>
 1000fde:	2b6d      	cmp	r3, #109	; 0x6d
 1000fe0:	d851      	bhi.n	1001086 <z_cbvprintf_impl+0x2c6>
 1000fe2:	2b69      	cmp	r3, #105	; 0x69
 1000fe4:	f200 80b9 	bhi.w	100115a <z_cbvprintf_impl+0x39a>
 1000fe8:	2b57      	cmp	r3, #87	; 0x57
 1000fea:	d867      	bhi.n	10010bc <z_cbvprintf_impl+0x2fc>
 1000fec:	2b41      	cmp	r3, #65	; 0x41
 1000fee:	d003      	beq.n	1000ff8 <z_cbvprintf_impl+0x238>
 1000ff0:	3b45      	subs	r3, #69	; 0x45
 1000ff2:	2b02      	cmp	r3, #2
 1000ff4:	f200 80b1 	bhi.w	100115a <z_cbvprintf_impl+0x39a>
		conv->specifier_cat = SPECIFIER_FP;
 1000ff8:	2204      	movs	r2, #4
 1000ffa:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 1000ffe:	f362 0302 	bfi	r3, r2, #0, #3
 1001002:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
 1001006:	2301      	movs	r3, #1
			break;
 1001008:	e073      	b.n	10010f2 <z_cbvprintf_impl+0x332>
		val = 10U * val + *sp++ - '0';
 100100a:	fb0c 0202 	mla	r2, ip, r2, r0
 100100e:	460b      	mov	r3, r1
 1001010:	3a30      	subs	r2, #48	; 0x30
 1001012:	e75d      	b.n	1000ed0 <z_cbvprintf_impl+0x110>
	switch (*sp) {
 1001014:	2a74      	cmp	r2, #116	; 0x74
 1001016:	d025      	beq.n	1001064 <z_cbvprintf_impl+0x2a4>
 1001018:	2a7a      	cmp	r2, #122	; 0x7a
 100101a:	d1d5      	bne.n	1000fc8 <z_cbvprintf_impl+0x208>
		conv->length_mod = LENGTH_Z;
 100101c:	2106      	movs	r1, #6
 100101e:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 1001022:	e00c      	b.n	100103e <z_cbvprintf_impl+0x27e>
		if (*++sp == 'h') {
 1001024:	785a      	ldrb	r2, [r3, #1]
 1001026:	2a68      	cmp	r2, #104	; 0x68
 1001028:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 100102c:	d106      	bne.n	100103c <z_cbvprintf_impl+0x27c>
			conv->length_mod = LENGTH_HH;
 100102e:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
 1001030:	f361 02c6 	bfi	r2, r1, #3, #4
 1001034:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
 1001038:	3302      	adds	r3, #2
 100103a:	e7c5      	b.n	1000fc8 <z_cbvprintf_impl+0x208>
			conv->length_mod = LENGTH_H;
 100103c:	2102      	movs	r1, #2
 100103e:	f361 02c6 	bfi	r2, r1, #3, #4
 1001042:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
 1001046:	3301      	adds	r3, #1
 1001048:	e7be      	b.n	1000fc8 <z_cbvprintf_impl+0x208>
		if (*++sp == 'l') {
 100104a:	785a      	ldrb	r2, [r3, #1]
 100104c:	2a6c      	cmp	r2, #108	; 0x6c
 100104e:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 1001052:	d101      	bne.n	1001058 <z_cbvprintf_impl+0x298>
			conv->length_mod = LENGTH_LL;
 1001054:	2104      	movs	r1, #4
 1001056:	e7eb      	b.n	1001030 <z_cbvprintf_impl+0x270>
			conv->length_mod = LENGTH_L;
 1001058:	2103      	movs	r1, #3
 100105a:	e7f0      	b.n	100103e <z_cbvprintf_impl+0x27e>
		conv->length_mod = LENGTH_J;
 100105c:	2105      	movs	r1, #5
 100105e:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 1001062:	e7ec      	b.n	100103e <z_cbvprintf_impl+0x27e>
		conv->length_mod = LENGTH_T;
 1001064:	2107      	movs	r1, #7
 1001066:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 100106a:	e7e8      	b.n	100103e <z_cbvprintf_impl+0x27e>
		conv->unsupported = true;
 100106c:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
 1001070:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
 1001074:	f022 0202 	bic.w	r2, r2, #2
 1001078:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 100107c:	f042 0202 	orr.w	r2, r2, #2
 1001080:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
 1001084:	e7df      	b.n	1001046 <z_cbvprintf_impl+0x286>
	switch (conv->specifier) {
 1001086:	3b6e      	subs	r3, #110	; 0x6e
 1001088:	b2d9      	uxtb	r1, r3
 100108a:	2301      	movs	r3, #1
 100108c:	408b      	lsls	r3, r1
 100108e:	f240 4182 	movw	r1, #1154	; 0x482
 1001092:	420b      	tst	r3, r1
 1001094:	d137      	bne.n	1001106 <z_cbvprintf_impl+0x346>
 1001096:	f013 0f24 	tst.w	r3, #36	; 0x24
 100109a:	d151      	bne.n	1001140 <z_cbvprintf_impl+0x380>
 100109c:	07d8      	lsls	r0, r3, #31
 100109e:	d55c      	bpl.n	100115a <z_cbvprintf_impl+0x39a>
		conv->specifier_cat = SPECIFIER_PTR;
 10010a0:	2103      	movs	r1, #3
 10010a2:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 10010a6:	f361 0302 	bfi	r3, r1, #0, #3
 10010aa:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
 10010ae:	f002 0378 	and.w	r3, r2, #120	; 0x78
 10010b2:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
 10010b6:	424b      	negs	r3, r1
 10010b8:	414b      	adcs	r3, r1
 10010ba:	e01a      	b.n	10010f2 <z_cbvprintf_impl+0x332>
 10010bc:	2001      	movs	r0, #1
	switch (conv->specifier) {
 10010be:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
 10010c2:	b2c9      	uxtb	r1, r1
 10010c4:	fa00 f101 	lsl.w	r1, r0, r1
 10010c8:	f411 4f62 	tst.w	r1, #57856	; 0xe200
 10010cc:	d194      	bne.n	1000ff8 <z_cbvprintf_impl+0x238>
 10010ce:	f640 0601 	movw	r6, #2049	; 0x801
 10010d2:	4231      	tst	r1, r6
 10010d4:	d11d      	bne.n	1001112 <z_cbvprintf_impl+0x352>
 10010d6:	f411 3f04 	tst.w	r1, #135168	; 0x21000
 10010da:	d03e      	beq.n	100115a <z_cbvprintf_impl+0x39a>
		conv->specifier_cat = SPECIFIER_SINT;
 10010dc:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 10010e0:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
 10010e4:	f002 0278 	and.w	r2, r2, #120	; 0x78
 10010e8:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
 10010ea:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
 10010ee:	d034      	beq.n	100115a <z_cbvprintf_impl+0x39a>
	bool unsupported = false;
 10010f0:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
 10010f2:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 10010f6:	f3c2 0140 	ubfx	r1, r2, #1, #1
 10010fa:	430b      	orrs	r3, r1
 10010fc:	f363 0241 	bfi	r2, r3, #1, #1
 1001100:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
 1001104:	e6fd      	b.n	1000f02 <z_cbvprintf_impl+0x142>
		conv->specifier_cat = SPECIFIER_UINT;
 1001106:	2102      	movs	r1, #2
 1001108:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 100110c:	f361 0302 	bfi	r3, r1, #0, #3
 1001110:	e7e8      	b.n	10010e4 <z_cbvprintf_impl+0x324>
 1001112:	2002      	movs	r0, #2
 1001114:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
 1001118:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
 100111c:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
 1001120:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
 1001122:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
 1001126:	bf02      	ittt	eq
 1001128:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
 100112c:	f041 0101 	orreq.w	r1, r1, #1
 1001130:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
 1001134:	2b63      	cmp	r3, #99	; 0x63
 1001136:	d1db      	bne.n	10010f0 <z_cbvprintf_impl+0x330>
			unsupported = (conv->length_mod != LENGTH_NONE);
 1001138:	1e13      	subs	r3, r2, #0
 100113a:	bf18      	it	ne
 100113c:	2301      	movne	r3, #1
 100113e:	e7d8      	b.n	10010f2 <z_cbvprintf_impl+0x332>
		conv->specifier_cat = SPECIFIER_PTR;
 1001140:	2103      	movs	r1, #3
 1001142:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
 1001146:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
 100114a:	f361 0302 	bfi	r3, r1, #0, #3
 100114e:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
 1001152:	bf14      	ite	ne
 1001154:	2301      	movne	r3, #1
 1001156:	2300      	moveq	r3, #0
 1001158:	e7cb      	b.n	10010f2 <z_cbvprintf_impl+0x332>
		conv->invalid = true;
 100115a:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 100115e:	f043 0301 	orr.w	r3, r3, #1
 1001162:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
 1001166:	e7c3      	b.n	10010f0 <z_cbvprintf_impl+0x330>
		} else if (conv->width_present) {
 1001168:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
 100116c:	2a00      	cmp	r2, #0
		int width = -1;
 100116e:	bfac      	ite	ge
 1001170:	f04f 38ff 	movge.w	r8, #4294967295
			width = conv->width_value;
 1001174:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
 1001178:	e6d5      	b.n	1000f26 <z_cbvprintf_impl+0x166>
		} else if (conv->prec_present) {
 100117a:	0798      	lsls	r0, r3, #30
 100117c:	f57f aee2 	bpl.w	1000f44 <z_cbvprintf_impl+0x184>
			precision = conv->prec_value;
 1001180:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
		conv->pad0_value = 0;
 1001184:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
 1001186:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
 100118a:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
			= (enum length_mod_enum)conv->length_mod;
 100118e:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		enum specifier_cat_enum specifier_cat
 1001192:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
 1001196:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
 1001198:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
 100119c:	d133      	bne.n	1001206 <z_cbvprintf_impl+0x446>
			switch (length_mod) {
 100119e:	1ecb      	subs	r3, r1, #3
 10011a0:	2b04      	cmp	r3, #4
 10011a2:	d804      	bhi.n	10011ae <z_cbvprintf_impl+0x3ee>
 10011a4:	e8df f003 	tbb	[pc, r3]
 10011a8:	21464621 	.word	0x21464621
 10011ac:	21          	.byte	0x21
 10011ad:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
 10011ae:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
 10011b0:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
 10011b2:	ea4f 72e3 	mov.w	r2, r3, asr #31
 10011b6:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
 10011ba:	d11c      	bne.n	10011f6 <z_cbvprintf_impl+0x436>
				value->sint = (signed char)value->sint;
 10011bc:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
 10011c0:	17da      	asrs	r2, r3, #31
 10011c2:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
				value->sint = va_arg(ap, int);
 10011c6:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
 10011c8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 10011cc:	f013 0603 	ands.w	r6, r3, #3
 10011d0:	d050      	beq.n	1001274 <z_cbvprintf_impl+0x4b4>
			OUTS(sp, fp);
 10011d2:	463a      	mov	r2, r7
 10011d4:	4659      	mov	r1, fp
 10011d6:	4648      	mov	r0, r9
 10011d8:	9b03      	ldr	r3, [sp, #12]
 10011da:	f002 fffc 	bl	10041d6 <outs>
 10011de:	2800      	cmp	r0, #0
 10011e0:	f2c0 8152 	blt.w	1001488 <z_cbvprintf_impl+0x6c8>
 10011e4:	4405      	add	r5, r0
			continue;
 10011e6:	9f03      	ldr	r7, [sp, #12]
 10011e8:	e5f2      	b.n	1000dd0 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
 10011ea:	f854 3b04 	ldr.w	r3, [r4], #4
 10011ee:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
 10011f0:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
 10011f4:	e7e8      	b.n	10011c8 <z_cbvprintf_impl+0x408>
			} else if (length_mod == LENGTH_H) {
 10011f6:	2902      	cmp	r1, #2
 10011f8:	d1e5      	bne.n	10011c6 <z_cbvprintf_impl+0x406>
				value->sint = (short)value->sint;
 10011fa:	b21a      	sxth	r2, r3
 10011fc:	f343 33c0 	sbfx	r3, r3, #15, #1
 1001200:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 1001204:	e7df      	b.n	10011c6 <z_cbvprintf_impl+0x406>
		} else if (specifier_cat == SPECIFIER_UINT) {
 1001206:	2b02      	cmp	r3, #2
 1001208:	d124      	bne.n	1001254 <z_cbvprintf_impl+0x494>
			switch (length_mod) {
 100120a:	1ecb      	subs	r3, r1, #3
 100120c:	2b04      	cmp	r3, #4
 100120e:	d804      	bhi.n	100121a <z_cbvprintf_impl+0x45a>
 1001210:	e8df f003 	tbb	[pc, r3]
 1001214:	18101018 	.word	0x18101018
 1001218:	18          	.byte	0x18
 1001219:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
 100121a:	2901      	cmp	r1, #1
 100121c:	f04f 0200 	mov.w	r2, #0
				value->uint = va_arg(ap, unsigned int);
 1001220:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
 1001224:	d014      	beq.n	1001250 <z_cbvprintf_impl+0x490>
			} else if (length_mod == LENGTH_H) {
 1001226:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
 1001228:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
 100122c:	d1cc      	bne.n	10011c8 <z_cbvprintf_impl+0x408>
				value->uint = (unsigned short)value->uint;
 100122e:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
 1001230:	930e      	str	r3, [sp, #56]	; 0x38
 1001232:	e7c9      	b.n	10011c8 <z_cbvprintf_impl+0x408>
					(uint_value_type)va_arg(ap,
 1001234:	3407      	adds	r4, #7
 1001236:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
 100123a:	e8f4 2302 	ldrd	r2, r3, [r4], #8
 100123e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
 1001242:	e7c1      	b.n	10011c8 <z_cbvprintf_impl+0x408>
					(uint_value_type)va_arg(ap, size_t);
 1001244:	f854 3b04 	ldr.w	r3, [r4], #4
 1001248:	930e      	str	r3, [sp, #56]	; 0x38
 100124a:	2300      	movs	r3, #0
 100124c:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
 100124e:	e7bb      	b.n	10011c8 <z_cbvprintf_impl+0x408>
				value->uint = (unsigned char)value->uint;
 1001250:	b2db      	uxtb	r3, r3
 1001252:	e7cd      	b.n	10011f0 <z_cbvprintf_impl+0x430>
		} else if (specifier_cat == SPECIFIER_FP) {
 1001254:	2b04      	cmp	r3, #4
 1001256:	d108      	bne.n	100126a <z_cbvprintf_impl+0x4aa>
					(sint_value_type)va_arg(ap, long long);
 1001258:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
 100125a:	f024 0407 	bic.w	r4, r4, #7
 100125e:	e9d4 2300 	ldrd	r2, r3, [r4]
 1001262:	3408      	adds	r4, #8
 1001264:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 1001268:	e7ae      	b.n	10011c8 <z_cbvprintf_impl+0x408>
		} else if (specifier_cat == SPECIFIER_PTR) {
 100126a:	2b03      	cmp	r3, #3
 100126c:	d1ac      	bne.n	10011c8 <z_cbvprintf_impl+0x408>
			value->ptr = va_arg(ap, void *);
 100126e:	f854 3b04 	ldr.w	r3, [r4], #4
 1001272:	e7dd      	b.n	1001230 <z_cbvprintf_impl+0x470>
		switch (conv->specifier) {
 1001274:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
 1001278:	2878      	cmp	r0, #120	; 0x78
 100127a:	d8b4      	bhi.n	10011e6 <z_cbvprintf_impl+0x426>
 100127c:	2862      	cmp	r0, #98	; 0x62
 100127e:	d81c      	bhi.n	10012ba <z_cbvprintf_impl+0x4fa>
 1001280:	2825      	cmp	r0, #37	; 0x25
 1001282:	f43f adad 	beq.w	1000de0 <z_cbvprintf_impl+0x20>
 1001286:	2858      	cmp	r0, #88	; 0x58
 1001288:	d1ad      	bne.n	10011e6 <z_cbvprintf_impl+0x426>
			bps = encode_uint(value->uint, conv, buf, bpe);
 100128a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 100128e:	f10d 0336 	add.w	r3, sp, #54	; 0x36
 1001292:	9300      	str	r3, [sp, #0]
 1001294:	aa10      	add	r2, sp, #64	; 0x40
 1001296:	ab08      	add	r3, sp, #32
 1001298:	f002 ff57 	bl	100414a <encode_uint>
			if (precision >= 0) {
 100129c:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
 10012a0:	4607      	mov	r7, r0
			if (precision >= 0) {
 10012a2:	f280 8099 	bge.w	10013d8 <z_cbvprintf_impl+0x618>
		if (bps == NULL) {
 10012a6:	2f00      	cmp	r7, #0
 10012a8:	d09d      	beq.n	10011e6 <z_cbvprintf_impl+0x426>
		size_t nj_len = (bpe - bps);
 10012aa:	f10d 0336 	add.w	r3, sp, #54	; 0x36
 10012ae:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
 10012b0:	2e00      	cmp	r6, #0
 10012b2:	f000 80c0 	beq.w	1001436 <z_cbvprintf_impl+0x676>
			nj_len += 1U;
 10012b6:	3001      	adds	r0, #1
 10012b8:	e0bd      	b.n	1001436 <z_cbvprintf_impl+0x676>
		switch (conv->specifier) {
 10012ba:	3863      	subs	r0, #99	; 0x63
 10012bc:	2815      	cmp	r0, #21
 10012be:	d892      	bhi.n	10011e6 <z_cbvprintf_impl+0x426>
 10012c0:	a201      	add	r2, pc, #4	; (adr r2, 10012c8 <z_cbvprintf_impl+0x508>)
 10012c2:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
 10012c6:	bf00      	nop
 10012c8:	0100139d 	.word	0x0100139d
 10012cc:	010013af 	.word	0x010013af
 10012d0:	010011e7 	.word	0x010011e7
 10012d4:	010011e7 	.word	0x010011e7
 10012d8:	010011e7 	.word	0x010011e7
 10012dc:	010011e7 	.word	0x010011e7
 10012e0:	010013af 	.word	0x010013af
 10012e4:	010011e7 	.word	0x010011e7
 10012e8:	010011e7 	.word	0x010011e7
 10012ec:	010011e7 	.word	0x010011e7
 10012f0:	010011e7 	.word	0x010011e7
 10012f4:	0100143b 	.word	0x0100143b
 10012f8:	010013d3 	.word	0x010013d3
 10012fc:	010013f9 	.word	0x010013f9
 1001300:	010011e7 	.word	0x010011e7
 1001304:	010011e7 	.word	0x010011e7
 1001308:	01001321 	.word	0x01001321
 100130c:	010011e7 	.word	0x010011e7
 1001310:	010013d3 	.word	0x010013d3
 1001314:	010011e7 	.word	0x010011e7
 1001318:	010011e7 	.word	0x010011e7
 100131c:	010013d3 	.word	0x010013d3
			if (precision >= 0) {
 1001320:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
 1001324:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
 1001326:	db35      	blt.n	1001394 <z_cbvprintf_impl+0x5d4>
				len = strnlen(bps, precision);
 1001328:	4651      	mov	r1, sl
 100132a:	4638      	mov	r0, r7
 100132c:	f002 ffec 	bl	1004308 <strnlen>
			bpe = bps + len;
 1001330:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
 1001334:	2f00      	cmp	r7, #0
 1001336:	f43f af56 	beq.w	10011e6 <z_cbvprintf_impl+0x426>
		char sign = 0;
 100133a:	2600      	movs	r6, #0
		if (conv->altform_0c) {
 100133c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 1001340:	f013 0210 	ands.w	r2, r3, #16
 1001344:	9205      	str	r2, [sp, #20]
 1001346:	f000 8092 	beq.w	100146e <z_cbvprintf_impl+0x6ae>
			nj_len += 2U;
 100134a:	3002      	adds	r0, #2
		if (conv->pad_fp) {
 100134c:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
 100134e:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
 1001350:	bf48      	it	mi
 1001352:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
 1001354:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
 1001356:	bf48      	it	mi
 1001358:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
 100135a:	f1b8 0f00 	cmp.w	r8, #0
		nj_len += conv->pad0_value;
 100135e:	9204      	str	r2, [sp, #16]
		if (width > 0) {
 1001360:	f340 809f 	ble.w	10014a2 <z_cbvprintf_impl+0x6e2>
			if (!conv->flag_dash) {
 1001364:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
 1001368:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
 100136c:	f3c2 0380 	ubfx	r3, r2, #2, #1
 1001370:	0750      	lsls	r0, r2, #29
 1001372:	9306      	str	r3, [sp, #24]
 1001374:	f100 8095 	bmi.w	10014a2 <z_cbvprintf_impl+0x6e2>
				if (conv->flag_zero) {
 1001378:	0651      	lsls	r1, r2, #25
 100137a:	f140 8088 	bpl.w	100148e <z_cbvprintf_impl+0x6ce>
					if (sign != 0) {
 100137e:	b13e      	cbz	r6, 1001390 <z_cbvprintf_impl+0x5d0>
						OUTC(sign);
 1001380:	4659      	mov	r1, fp
 1001382:	4630      	mov	r0, r6
 1001384:	47c8      	blx	r9
 1001386:	2800      	cmp	r0, #0
 1001388:	db7e      	blt.n	1001488 <z_cbvprintf_impl+0x6c8>
 100138a:	9b06      	ldr	r3, [sp, #24]
 100138c:	3501      	adds	r5, #1
 100138e:	461e      	mov	r6, r3
					pad = '0';
 1001390:	2230      	movs	r2, #48	; 0x30
 1001392:	e07d      	b.n	1001490 <z_cbvprintf_impl+0x6d0>
				len = strlen(bps);
 1001394:	4638      	mov	r0, r7
 1001396:	f002 ffb0 	bl	10042fa <strlen>
 100139a:	e7c9      	b.n	1001330 <z_cbvprintf_impl+0x570>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 100139c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		char sign = 0;
 100139e:	2600      	movs	r6, #0
		size_t nj_len = (bpe - bps);
 10013a0:	2001      	movs	r0, #1
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 10013a2:	f88d 3020 	strb.w	r3, [sp, #32]
			bps = buf;
 10013a6:	af08      	add	r7, sp, #32
			bpe = buf + 1;
 10013a8:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
 10013ac:	e7c6      	b.n	100133c <z_cbvprintf_impl+0x57c>
			if (conv->flag_plus) {
 10013ae:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
 10013b0:	bf5a      	itte	pl
 10013b2:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
 10013b6:	015e      	lslpl	r6, r3, #5
				sign = '+';
 10013b8:	262b      	movmi	r6, #43	; 0x2b
			sint = value->sint;
 10013ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
			if (sint < 0) {
 10013be:	2b00      	cmp	r3, #0
 10013c0:	f6bf af63 	bge.w	100128a <z_cbvprintf_impl+0x4ca>
				value->uint = (uint_value_type)-sint;
 10013c4:	4252      	negs	r2, r2
 10013c6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
				sign = '-';
 10013ca:	262d      	movs	r6, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
 10013cc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 10013d0:	e75b      	b.n	100128a <z_cbvprintf_impl+0x4ca>
		switch (conv->specifier) {
 10013d2:	2600      	movs	r6, #0
 10013d4:	e759      	b.n	100128a <z_cbvprintf_impl+0x4ca>
		char sign = 0;
 10013d6:	2600      	movs	r6, #0
				conv->flag_zero = false;
 10013d8:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
 10013dc:	f10d 0336 	add.w	r3, sp, #54	; 0x36
 10013e0:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
 10013e2:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
 10013e6:	459a      	cmp	sl, r3
				conv->flag_zero = false;
 10013e8:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
 10013ec:	f67f af5b 	bls.w	10012a6 <z_cbvprintf_impl+0x4e6>
					conv->pad0_value = precision - (int)len;
 10013f0:	ebaa 0303 	sub.w	r3, sl, r3
 10013f4:	9311      	str	r3, [sp, #68]	; 0x44
 10013f6:	e756      	b.n	10012a6 <z_cbvprintf_impl+0x4e6>
			if (value->ptr != NULL) {
 10013f8:	980e      	ldr	r0, [sp, #56]	; 0x38
 10013fa:	b390      	cbz	r0, 1001462 <z_cbvprintf_impl+0x6a2>
				bps = encode_uint((uintptr_t)value->ptr, conv,
 10013fc:	f10d 0336 	add.w	r3, sp, #54	; 0x36
 1001400:	9300      	str	r3, [sp, #0]
 1001402:	2100      	movs	r1, #0
 1001404:	ab08      	add	r3, sp, #32
 1001406:	aa10      	add	r2, sp, #64	; 0x40
 1001408:	f002 fe9f 	bl	100414a <encode_uint>
				conv->altform_0c = true;
 100140c:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
 1001410:	f1ba 0f00 	cmp.w	sl, #0
				conv->altform_0c = true;
 1001414:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 1001418:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
 100141c:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
 1001420:	4607      	mov	r7, r0
				conv->altform_0c = true;
 1001422:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
 1001426:	dad6      	bge.n	10013d6 <z_cbvprintf_impl+0x616>
		if (bps == NULL) {
 1001428:	2800      	cmp	r0, #0
 100142a:	f43f aedc 	beq.w	10011e6 <z_cbvprintf_impl+0x426>
		char sign = 0;
 100142e:	2600      	movs	r6, #0
		size_t nj_len = (bpe - bps);
 1001430:	f10d 0336 	add.w	r3, sp, #54	; 0x36
 1001434:	1a18      	subs	r0, r3, r0
		if (sign != 0) {
 1001436:	469a      	mov	sl, r3
 1001438:	e780      	b.n	100133c <z_cbvprintf_impl+0x57c>
				store_count(conv, value->ptr, count);
 100143a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
 100143c:	2907      	cmp	r1, #7
 100143e:	f63f aed2 	bhi.w	10011e6 <z_cbvprintf_impl+0x426>
 1001442:	e8df f001 	tbb	[pc, r1]
 1001446:	040c      	.short	0x040c
 1001448:	08080c06 	.word	0x08080c06
 100144c:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
 100144e:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
 1001450:	e6c9      	b.n	10011e6 <z_cbvprintf_impl+0x426>
		*(short *)dp = (short)count;
 1001452:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
 1001454:	e6c7      	b.n	10011e6 <z_cbvprintf_impl+0x426>
		*(intmax_t *)dp = (intmax_t)count;
 1001456:	17ea      	asrs	r2, r5, #31
 1001458:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
 100145c:	e6c3      	b.n	10011e6 <z_cbvprintf_impl+0x426>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
 100145e:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
 1001460:	e6c1      	b.n	10011e6 <z_cbvprintf_impl+0x426>
 1001462:	4f2f      	ldr	r7, [pc, #188]	; (1001520 <z_cbvprintf_impl+0x760>)
		char sign = 0;
 1001464:	4606      	mov	r6, r0
			bpe = bps + 5;
 1001466:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
 100146a:	2005      	movs	r0, #5
 100146c:	e766      	b.n	100133c <z_cbvprintf_impl+0x57c>
		} else if (conv->altform_0) {
 100146e:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
 1001470:	bf48      	it	mi
 1001472:	3001      	addmi	r0, #1
 1001474:	e76a      	b.n	100134c <z_cbvprintf_impl+0x58c>
					OUTC(pad);
 1001476:	4610      	mov	r0, r2
 1001478:	9307      	str	r3, [sp, #28]
 100147a:	9206      	str	r2, [sp, #24]
 100147c:	4659      	mov	r1, fp
 100147e:	47c8      	blx	r9
 1001480:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 1001484:	2800      	cmp	r0, #0
 1001486:	da04      	bge.n	1001492 <z_cbvprintf_impl+0x6d2>
#undef OUTS
#undef OUTC
}
 1001488:	b015      	add	sp, #84	; 0x54
 100148a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
 100148e:	2220      	movs	r2, #32
					pad = '0';
 1001490:	4643      	mov	r3, r8
				while (width-- > 0) {
 1001492:	4619      	mov	r1, r3
 1001494:	2900      	cmp	r1, #0
 1001496:	f103 33ff 	add.w	r3, r3, #4294967295
 100149a:	dcec      	bgt.n	1001476 <z_cbvprintf_impl+0x6b6>
 100149c:	4445      	add	r5, r8
 100149e:	4698      	mov	r8, r3
 10014a0:	1a6d      	subs	r5, r5, r1
		if (sign != 0) {
 10014a2:	b12e      	cbz	r6, 10014b0 <z_cbvprintf_impl+0x6f0>
			OUTC(sign);
 10014a4:	4659      	mov	r1, fp
 10014a6:	4630      	mov	r0, r6
 10014a8:	47c8      	blx	r9
 10014aa:	2800      	cmp	r0, #0
 10014ac:	dbec      	blt.n	1001488 <z_cbvprintf_impl+0x6c8>
 10014ae:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
 10014b0:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 10014b4:	06da      	lsls	r2, r3, #27
 10014b6:	d401      	bmi.n	10014bc <z_cbvprintf_impl+0x6fc>
 10014b8:	071b      	lsls	r3, r3, #28
 10014ba:	d505      	bpl.n	10014c8 <z_cbvprintf_impl+0x708>
				OUTC('0');
 10014bc:	4659      	mov	r1, fp
 10014be:	2030      	movs	r0, #48	; 0x30
 10014c0:	47c8      	blx	r9
 10014c2:	2800      	cmp	r0, #0
 10014c4:	dbe0      	blt.n	1001488 <z_cbvprintf_impl+0x6c8>
 10014c6:	3501      	adds	r5, #1
			if (conv->altform_0c) {
 10014c8:	9b05      	ldr	r3, [sp, #20]
 10014ca:	b133      	cbz	r3, 10014da <z_cbvprintf_impl+0x71a>
				OUTC(conv->specifier);
 10014cc:	4659      	mov	r1, fp
 10014ce:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
 10014d2:	47c8      	blx	r9
 10014d4:	2800      	cmp	r0, #0
 10014d6:	dbd7      	blt.n	1001488 <z_cbvprintf_impl+0x6c8>
 10014d8:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
 10014da:	9e04      	ldr	r6, [sp, #16]
 10014dc:	442e      	add	r6, r5
 10014de:	e005      	b.n	10014ec <z_cbvprintf_impl+0x72c>
				OUTC('0');
 10014e0:	4659      	mov	r1, fp
 10014e2:	2030      	movs	r0, #48	; 0x30
 10014e4:	47c8      	blx	r9
 10014e6:	2800      	cmp	r0, #0
 10014e8:	dbce      	blt.n	1001488 <z_cbvprintf_impl+0x6c8>
 10014ea:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
 10014ec:	1b73      	subs	r3, r6, r5
 10014ee:	2b00      	cmp	r3, #0
 10014f0:	dcf6      	bgt.n	10014e0 <z_cbvprintf_impl+0x720>
			OUTS(bps, bpe);
 10014f2:	4653      	mov	r3, sl
 10014f4:	463a      	mov	r2, r7
 10014f6:	4659      	mov	r1, fp
 10014f8:	4648      	mov	r0, r9
 10014fa:	f002 fe6c 	bl	10041d6 <outs>
 10014fe:	2800      	cmp	r0, #0
 1001500:	dbc2      	blt.n	1001488 <z_cbvprintf_impl+0x6c8>
 1001502:	4405      	add	r5, r0
		while (width > 0) {
 1001504:	44a8      	add	r8, r5
 1001506:	eba8 0305 	sub.w	r3, r8, r5
 100150a:	2b00      	cmp	r3, #0
 100150c:	f77f ae6b 	ble.w	10011e6 <z_cbvprintf_impl+0x426>
			OUTC(' ');
 1001510:	4659      	mov	r1, fp
 1001512:	2020      	movs	r0, #32
 1001514:	47c8      	blx	r9
 1001516:	2800      	cmp	r0, #0
 1001518:	dbb6      	blt.n	1001488 <z_cbvprintf_impl+0x6c8>
 100151a:	3501      	adds	r5, #1
			--width;
 100151c:	e7f3      	b.n	1001506 <z_cbvprintf_impl+0x746>
 100151e:	bf00      	nop
 1001520:	01004db3 	.word	0x01004db3

01001524 <nordicsemi_nrf53_init>:
	__asm__ volatile(
 1001524:	f04f 0220 	mov.w	r2, #32
 1001528:	f3ef 8311 	mrs	r3, BASEPRI
 100152c:	f382 8812 	msr	BASEPRI_MAX, r2
 1001530:	f3bf 8f6f 	isb	sy
        NRFX_CRITICAL_SECTION_EXIT();
    }
    else
#endif
    {
        p_reg->ICACHECNF = (uint32_t)config;
 1001534:	2101      	movs	r1, #1
 1001536:	4a04      	ldr	r2, [pc, #16]	; (1001548 <nordicsemi_nrf53_init+0x24>)
 1001538:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
 100153c:	f383 8811 	msr	BASEPRI, r3
 1001540:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
 1001544:	2000      	movs	r0, #0
 1001546:	4770      	bx	lr
 1001548:	41080000 	.word	0x41080000

0100154c <z_arm_on_enter_cpu_idle>:
	uint8_t oldest = (current + 1) % ARRAY_SIZE(timestamps);
 100154c:	2305      	movs	r3, #5
{
 100154e:	b570      	push	{r4, r5, r6, lr}
	uint8_t oldest = (current + 1) % ARRAY_SIZE(timestamps);
 1001550:	4d14      	ldr	r5, [pc, #80]	; (10015a4 <z_arm_on_enter_cpu_idle+0x58>)
 1001552:	4e15      	ldr	r6, [pc, #84]	; (10015a8 <z_arm_on_enter_cpu_idle+0x5c>)
 1001554:	782c      	ldrb	r4, [r5, #0]
 1001556:	3401      	adds	r4, #1
 1001558:	fbb4 f3f3 	udiv	r3, r4, r3
 100155c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 1001560:	1ae4      	subs	r4, r4, r3
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
 1001562:	f003 f8b1 	bl	10046c8 <sys_clock_cycle_get_32>
	if (timestamps_filled &&
 1001566:	4a11      	ldr	r2, [pc, #68]	; (10015ac <z_arm_on_enter_cpu_idle+0x60>)
 1001568:	7813      	ldrb	r3, [r2, #0]
 100156a:	b123      	cbz	r3, 1001576 <z_arm_on_enter_cpu_idle+0x2a>
	    (now - timestamps[oldest]) < (window_cycles + 1)) {
 100156c:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 1001570:	1ac0      	subs	r0, r0, r3
	if (timestamps_filled &&
 1001572:	2807      	cmp	r0, #7
 1001574:	d913      	bls.n	100159e <z_arm_on_enter_cpu_idle+0x52>
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE bool nrf_power_event_check(NRF_POWER_Type const * p_reg, nrf_power_event_t event)
{
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
 1001576:	4b0e      	ldr	r3, [pc, #56]	; (10015b0 <z_arm_on_enter_cpu_idle+0x64>)
 1001578:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
	if (nrf_power_event_check(NRF_POWER, NRF_POWER_EVENT_SLEEPENTER)) {
 100157c:	b141      	cbz	r1, 1001590 <z_arm_on_enter_cpu_idle+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 100157e:	2100      	movs	r1, #0
 1001580:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
 1001584:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
	uint8_t oldest = (current + 1) % ARRAY_SIZE(timestamps);
 1001588:	702c      	strb	r4, [r5, #0]
		if (current == 0) {
 100158a:	b90c      	cbnz	r4, 1001590 <z_arm_on_enter_cpu_idle+0x44>
			timestamps_filled = true;
 100158c:	2301      	movs	r3, #1
 100158e:	7013      	strb	r3, [r2, #0]
	timestamps[current] = k_cycle_get_32();
 1001590:	782c      	ldrb	r4, [r5, #0]
 1001592:	f003 f899 	bl	10046c8 <sys_clock_cycle_get_32>
 1001596:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
	return true;
 100159a:	2001      	movs	r0, #1
}
 100159c:	bd70      	pop	{r4, r5, r6, pc}
		return false;
 100159e:	2000      	movs	r0, #0
 10015a0:	e7fc      	b.n	100159c <z_arm_on_enter_cpu_idle+0x50>
 10015a2:	bf00      	nop
 10015a4:	21000179 	.word	0x21000179
 10015a8:	210000d8 	.word	0x210000d8
 10015ac:	21000178 	.word	0x21000178
 10015b0:	41005000 	.word	0x41005000

010015b4 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
 10015b4:	b120      	cbz	r0, 10015c0 <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
 10015b6:	4b03      	ldr	r3, [pc, #12]	; (10015c4 <arch_busy_wait+0x10>)
 10015b8:	0180      	lsls	r0, r0, #6
 10015ba:	f043 0301 	orr.w	r3, r3, #1
 10015be:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
 10015c0:	4770      	bx	lr
 10015c2:	bf00      	nop
 10015c4:	01004a80 	.word	0x01004a80

010015c8 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
 10015c8:	f001 be66 	b.w	1003298 <SystemInit>

010015cc <find_flash_total_size>:
	size_t total_size;
};

static bool find_flash_total_size(const struct flash_pages_info *info,
				  void *data)
{
 10015cc:	b510      	push	{r4, lr}
	struct _inspect_flash *ctx = (struct _inspect_flash *) data;

	if (ctx->buf_len > info->size) {
 10015ce:	6843      	ldr	r3, [r0, #4]
 10015d0:	680a      	ldr	r2, [r1, #0]
{
 10015d2:	460c      	mov	r4, r1
	if (ctx->buf_len > info->size) {
 10015d4:	429a      	cmp	r2, r3
 10015d6:	d907      	bls.n	10015e8 <find_flash_total_size+0x1c>
		LOG_ERR("Buffer size is bigger than page");
 10015d8:	4805      	ldr	r0, [pc, #20]	; (10015f0 <find_flash_total_size+0x24>)
 10015da:	2145      	movs	r1, #69	; 0x45
 10015dc:	f002 fe27 	bl	100422e <z_log_minimal_printk>
 10015e0:	2300      	movs	r3, #0
 10015e2:	4618      	mov	r0, r3
		ctx->total_size = 0;
 10015e4:	6063      	str	r3, [r4, #4]
	}

	ctx->total_size += info->size;

	return true;
}
 10015e6:	bd10      	pop	{r4, pc}
	ctx->total_size += info->size;
 10015e8:	684a      	ldr	r2, [r1, #4]
	return true;
 10015ea:	2001      	movs	r0, #1
	ctx->total_size += info->size;
 10015ec:	4413      	add	r3, r2
	return true;
 10015ee:	e7f9      	b.n	10015e4 <find_flash_total_size+0x18>
 10015f0:	01004dbd 	.word	0x01004dbd

010015f4 <stream_flash_erase_page>:
{
 10015f4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 10015f6:	4605      	mov	r5, r0
	rc = flash_get_page_info_by_offs(ctx->fdev, off, &page);
 10015f8:	68c0      	ldr	r0, [r0, #12]
		union { uintptr_t x; struct flash_pages_info * val; } parm2 = { .val = info };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_FLASH_GET_PAGE_INFO_BY_OFFS);
	}
#endif
	compiler_barrier();
	return z_impl_flash_get_page_info_by_offs(dev, offset, info);
 10015fa:	aa01      	add	r2, sp, #4
 10015fc:	f002 ff53 	bl	10044a6 <z_impl_flash_get_page_info_by_offs>
	if (rc != 0) {
 1001600:	4604      	mov	r4, r0
 1001602:	b138      	cbz	r0, 1001614 <stream_flash_erase_page+0x20>
		LOG_ERR("Error %d while getting page info", rc);
 1001604:	4602      	mov	r2, r0
 1001606:	2145      	movs	r1, #69	; 0x45
 1001608:	480d      	ldr	r0, [pc, #52]	; (1001640 <stream_flash_erase_page+0x4c>)
 100160a:	f002 fe10 	bl	100422e <z_log_minimal_printk>
}
 100160e:	4620      	mov	r0, r4
 1001610:	b004      	add	sp, #16
 1001612:	bd70      	pop	{r4, r5, r6, pc}
	if (ctx->last_erased_page_start_offset == page.start_offset) {
 1001614:	9901      	ldr	r1, [sp, #4]
 1001616:	6a2b      	ldr	r3, [r5, #32]
 1001618:	428b      	cmp	r3, r1
 100161a:	d0f8      	beq.n	100160e <stream_flash_erase_page+0x1a>
	rc = flash_erase(ctx->fdev, page.start_offset, page.size);
 100161c:	68e8      	ldr	r0, [r5, #12]
 100161e:	9a02      	ldr	r2, [sp, #8]
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;
	int rc;

	rc = api->erase(dev, offset, size);
 1001620:	6883      	ldr	r3, [r0, #8]
 1001622:	689b      	ldr	r3, [r3, #8]
 1001624:	4798      	blx	r3
	if (rc != 0) {
 1001626:	4606      	mov	r6, r0
 1001628:	b130      	cbz	r0, 1001638 <stream_flash_erase_page+0x44>
		LOG_ERR("Error %d while erasing page", rc);
 100162a:	4602      	mov	r2, r0
 100162c:	2145      	movs	r1, #69	; 0x45
 100162e:	4805      	ldr	r0, [pc, #20]	; (1001644 <stream_flash_erase_page+0x50>)
 1001630:	f002 fdfd 	bl	100422e <z_log_minimal_printk>
 1001634:	4634      	mov	r4, r6
 1001636:	e7ea      	b.n	100160e <stream_flash_erase_page+0x1a>
		ctx->last_erased_page_start_offset = page.start_offset;
 1001638:	9b01      	ldr	r3, [sp, #4]
 100163a:	622b      	str	r3, [r5, #32]
 100163c:	e7e7      	b.n	100160e <stream_flash_erase_page+0x1a>
 100163e:	bf00      	nop
 1001640:	01004de2 	.word	0x01004de2
 1001644:	01004e08 	.word	0x01004e08

01001648 <flash_sync>:
{
 1001648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (ctx->buf_bytes == 0) {
 100164a:	6881      	ldr	r1, [r0, #8]
{
 100164c:	4605      	mov	r5, r0
	if (ctx->buf_bytes == 0) {
 100164e:	2900      	cmp	r1, #0
 1001650:	d03c      	beq.n	10016cc <flash_sync+0x84>
	size_t write_addr = ctx->offset + ctx->bytes_written;
 1001652:	e9d0 3604 	ldrd	r3, r6, [r0, #16]
					     write_addr + ctx->buf_bytes - 1);
 1001656:	3901      	subs	r1, #1
	size_t write_addr = ctx->offset + ctx->bytes_written;
 1001658:	441e      	add	r6, r3
		rc = stream_flash_erase_page(ctx,
 100165a:	4431      	add	r1, r6
 100165c:	f7ff ffca 	bl	10015f4 <stream_flash_erase_page>
		if (rc < 0) {
 1001660:	1e04      	subs	r4, r0, #0
 1001662:	da07      	bge.n	1001674 <flash_sync+0x2c>
			LOG_ERR("stream_flash_erase_page err %d offset=0x%08zx",
 1001664:	4633      	mov	r3, r6
 1001666:	4622      	mov	r2, r4
 1001668:	2145      	movs	r1, #69	; 0x45
 100166a:	482a      	ldr	r0, [pc, #168]	; (1001714 <flash_sync+0xcc>)
		LOG_ERR("flash_write error %d offset=0x%08zx", rc,
 100166c:	f002 fddf 	bl	100422e <z_log_minimal_printk>
}
 1001670:	4620      	mov	r0, r4
 1001672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fill_length = flash_get_write_block_size(ctx->fdev);
 1001674:	68e8      	ldr	r0, [r5, #12]
 1001676:	f002 fde7 	bl	1004248 <flash_get_write_block_size>
	if (ctx->buf_bytes % fill_length) {
 100167a:	68ac      	ldr	r4, [r5, #8]
 100167c:	fbb4 f3f0 	udiv	r3, r4, r0
 1001680:	fb00 4413 	mls	r4, r0, r3, r4
 1001684:	b15c      	cbz	r4, 100169e <flash_sync+0x56>
		fill_length -= ctx->buf_bytes % fill_length;
 1001686:	1b04      	subs	r4, r0, r4
		filler = flash_get_parameters(ctx->fdev)->erase_value;
 1001688:	68e8      	ldr	r0, [r5, #12]
static inline const struct flash_parameters *z_impl_flash_get_parameters(const struct device *dev)
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;

	return api->get_parameters(dev);
 100168a:	6883      	ldr	r3, [r0, #8]
 100168c:	68db      	ldr	r3, [r3, #12]
 100168e:	4798      	blx	r3
		memset(ctx->buf + ctx->buf_bytes, filler, fill_length);
 1001690:	682f      	ldr	r7, [r5, #0]
 1001692:	68ab      	ldr	r3, [r5, #8]
 1001694:	7901      	ldrb	r1, [r0, #4]
 1001696:	4622      	mov	r2, r4
 1001698:	18f8      	adds	r0, r7, r3
 100169a:	f002 fe59 	bl	1004350 <memset>
	buf_bytes_aligned = ctx->buf_bytes + fill_length;
 100169e:	68ab      	ldr	r3, [r5, #8]
	rc = flash_write(ctx->fdev, write_addr, ctx->buf, buf_bytes_aligned);
 10016a0:	68e8      	ldr	r0, [r5, #12]
 10016a2:	682a      	ldr	r2, [r5, #0]
	buf_bytes_aligned = ctx->buf_bytes + fill_length;
 10016a4:	4423      	add	r3, r4
	rc = api->write(dev, offset, data, len);
 10016a6:	6881      	ldr	r1, [r0, #8]
 10016a8:	684c      	ldr	r4, [r1, #4]
 10016aa:	4631      	mov	r1, r6
 10016ac:	47a0      	blx	r4
	if (rc != 0) {
 10016ae:	4604      	mov	r4, r0
 10016b0:	b120      	cbz	r0, 10016bc <flash_sync+0x74>
		LOG_ERR("flash_write error %d offset=0x%08zx", rc,
 10016b2:	4602      	mov	r2, r0
 10016b4:	4633      	mov	r3, r6
 10016b6:	2145      	movs	r1, #69	; 0x45
 10016b8:	4817      	ldr	r0, [pc, #92]	; (1001718 <flash_sync+0xd0>)
 10016ba:	e7d7      	b.n	100166c <flash_sync+0x24>
	if (ctx->callback) {
 10016bc:	69eb      	ldr	r3, [r5, #28]
 10016be:	b95b      	cbnz	r3, 10016d8 <flash_sync+0x90>
	ctx->bytes_written += ctx->buf_bytes;
 10016c0:	692b      	ldr	r3, [r5, #16]
 10016c2:	68aa      	ldr	r2, [r5, #8]
 10016c4:	4413      	add	r3, r2
 10016c6:	612b      	str	r3, [r5, #16]
	ctx->buf_bytes = 0U;
 10016c8:	2300      	movs	r3, #0
 10016ca:	60ab      	str	r3, [r5, #8]
		return 0;
 10016cc:	2400      	movs	r4, #0
 10016ce:	e7cf      	b.n	1001670 <flash_sync+0x28>
			ctx->buf[i] = ~ctx->buf[i];
 10016d0:	5d13      	ldrb	r3, [r2, r4]
 10016d2:	43db      	mvns	r3, r3
 10016d4:	5513      	strb	r3, [r2, r4]
		for (int i = 0; i < ctx->buf_bytes; i++) {
 10016d6:	3401      	adds	r4, #1
 10016d8:	68ab      	ldr	r3, [r5, #8]
			ctx->buf[i] = ~ctx->buf[i];
 10016da:	682a      	ldr	r2, [r5, #0]
		for (int i = 0; i < ctx->buf_bytes; i++) {
 10016dc:	429c      	cmp	r4, r3
 10016de:	d3f7      	bcc.n	10016d0 <flash_sync+0x88>
		rc = flash_read(ctx->fdev, write_addr, ctx->buf,
 10016e0:	68e8      	ldr	r0, [r5, #12]
	return api->read(dev, offset, data, len);
 10016e2:	6881      	ldr	r1, [r0, #8]
 10016e4:	680c      	ldr	r4, [r1, #0]
 10016e6:	4631      	mov	r1, r6
 10016e8:	47a0      	blx	r4
		if (rc != 0) {
 10016ea:	4604      	mov	r4, r0
 10016ec:	b128      	cbz	r0, 10016fa <flash_sync+0xb2>
			LOG_ERR("flash read failed: %d", rc);
 10016ee:	2145      	movs	r1, #69	; 0x45
 10016f0:	4602      	mov	r2, r0
 10016f2:	480a      	ldr	r0, [pc, #40]	; (100171c <flash_sync+0xd4>)
			LOG_ERR("callback failed: %d", rc);
 10016f4:	f002 fd9b 	bl	100422e <z_log_minimal_printk>
			return rc;
 10016f8:	e7ba      	b.n	1001670 <flash_sync+0x28>
		rc = ctx->callback(ctx->buf, ctx->buf_bytes, write_addr);
 10016fa:	4632      	mov	r2, r6
 10016fc:	69eb      	ldr	r3, [r5, #28]
 10016fe:	68a9      	ldr	r1, [r5, #8]
 1001700:	6828      	ldr	r0, [r5, #0]
 1001702:	4798      	blx	r3
		if (rc != 0) {
 1001704:	4604      	mov	r4, r0
 1001706:	2800      	cmp	r0, #0
 1001708:	d0da      	beq.n	10016c0 <flash_sync+0x78>
			LOG_ERR("callback failed: %d", rc);
 100170a:	4602      	mov	r2, r0
 100170c:	2145      	movs	r1, #69	; 0x45
 100170e:	4804      	ldr	r0, [pc, #16]	; (1001720 <flash_sync+0xd8>)
 1001710:	e7f0      	b.n	10016f4 <flash_sync+0xac>
 1001712:	bf00      	nop
 1001714:	01004e29 	.word	0x01004e29
 1001718:	01004e5c 	.word	0x01004e5c
 100171c:	01004e85 	.word	0x01004e85
 1001720:	01004ea0 	.word	0x01004ea0

01001724 <stream_flash_init>:

int stream_flash_init(struct stream_flash_ctx *ctx, const struct device *fdev,
		      uint8_t *buf, size_t buf_len, size_t offset, size_t size,
		      stream_flash_callback_t cb)
{
 1001724:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 1001728:	460d      	mov	r5, r1
 100172a:	e9dd 860a 	ldrd	r8, r6, [sp, #40]	; 0x28
 100172e:	4691      	mov	r9, r2
 1001730:	461f      	mov	r7, r3
	if (!ctx || !fdev || !buf) {
 1001732:	4604      	mov	r4, r0
 1001734:	b180      	cbz	r0, 1001758 <stream_flash_init+0x34>
 1001736:	b179      	cbz	r1, 1001758 <stream_flash_init+0x34>
 1001738:	b172      	cbz	r2, 1001758 <stream_flash_init+0x34>
		LOG_ERR("Error %d initializing settings subsystem", rc);
		return rc;
	}
#endif

	struct _inspect_flash inspect_flash_ctx = {
 100173a:	9300      	str	r3, [sp, #0]
 100173c:	2300      	movs	r3, #0
		.buf_len = buf_len,
		.total_size = 0
	};

	if (buf_len % flash_get_write_block_size(fdev)) {
 100173e:	4608      	mov	r0, r1
	struct _inspect_flash inspect_flash_ctx = {
 1001740:	9301      	str	r3, [sp, #4]
	if (buf_len % flash_get_write_block_size(fdev)) {
 1001742:	f002 fd81 	bl	1004248 <flash_get_write_block_size>
 1001746:	fbb7 f3f0 	udiv	r3, r7, r0
 100174a:	fb03 7010 	mls	r0, r3, r0, r7
 100174e:	b140      	cbz	r0, 1001762 <stream_flash_init+0x3e>
		LOG_ERR("Buffer size is not aligned to minimal write-block-size");
 1001750:	2145      	movs	r1, #69	; 0x45
 1001752:	4819      	ldr	r0, [pc, #100]	; (10017b8 <stream_flash_init+0x94>)
 1001754:	f002 fd6b 	bl	100422e <z_log_minimal_printk>
		return -EFAULT;
 1001758:	f06f 000d 	mvn.w	r0, #13
#ifdef CONFIG_STREAM_FLASH_ERASE
	ctx->last_erased_page_start_offset = -1;
#endif

	return 0;
}
 100175c:	b003      	add	sp, #12
 100175e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	flash_page_foreach(fdev, find_flash_total_size, &inspect_flash_ctx);
 1001762:	466a      	mov	r2, sp
 1001764:	4628      	mov	r0, r5
 1001766:	4915      	ldr	r1, [pc, #84]	; (10017bc <stream_flash_init+0x98>)
 1001768:	f002 fea1 	bl	10044ae <flash_page_foreach>
	if (inspect_flash_ctx.total_size == 0) {
 100176c:	9b01      	ldr	r3, [sp, #4]
 100176e:	2b00      	cmp	r3, #0
 1001770:	d0f2      	beq.n	1001758 <stream_flash_init+0x34>
	if ((offset + size) > inspect_flash_ctx.total_size ||
 1001772:	eb08 0206 	add.w	r2, r8, r6
 1001776:	4293      	cmp	r3, r2
 1001778:	d202      	bcs.n	1001780 <stream_flash_init+0x5c>
		LOG_ERR("Incorrect parameter");
 100177a:	2145      	movs	r1, #69	; 0x45
 100177c:	4810      	ldr	r0, [pc, #64]	; (10017c0 <stream_flash_init+0x9c>)
 100177e:	e7e9      	b.n	1001754 <stream_flash_init+0x30>
	    offset % flash_get_write_block_size(fdev)) {
 1001780:	4628      	mov	r0, r5
 1001782:	f002 fd61 	bl	1004248 <flash_get_write_block_size>
 1001786:	fbb8 f3f0 	udiv	r3, r8, r0
 100178a:	fb03 8010 	mls	r0, r3, r0, r8
	if ((offset + size) > inspect_flash_ctx.total_size ||
 100178e:	2800      	cmp	r0, #0
 1001790:	d1f3      	bne.n	100177a <stream_flash_init+0x56>
	ctx->buf_len = buf_len;
 1001792:	e9c4 9700 	strd	r9, r7, [r4]
	ctx->fdev = fdev;
 1001796:	60e5      	str	r5, [r4, #12]
	ctx->bytes_written = 0;
 1001798:	6120      	str	r0, [r4, #16]
	ctx->buf_bytes = 0U;
 100179a:	60a0      	str	r0, [r4, #8]
	ctx->offset = offset;
 100179c:	f8c4 8014 	str.w	r8, [r4, #20]
	ctx->available = (size == 0 ? inspect_flash_ctx.total_size - offset :
 10017a0:	b916      	cbnz	r6, 10017a8 <stream_flash_init+0x84>
 10017a2:	9e01      	ldr	r6, [sp, #4]
 10017a4:	eba6 0608 	sub.w	r6, r6, r8
	ctx->callback = cb;
 10017a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	return 0;
 10017aa:	2000      	movs	r0, #0
	ctx->callback = cb;
 10017ac:	61e3      	str	r3, [r4, #28]
	ctx->last_erased_page_start_offset = -1;
 10017ae:	f04f 33ff 	mov.w	r3, #4294967295
	ctx->available = (size == 0 ? inspect_flash_ctx.total_size - offset :
 10017b2:	61a6      	str	r6, [r4, #24]
	ctx->last_erased_page_start_offset = -1;
 10017b4:	6223      	str	r3, [r4, #32]
	return 0;
 10017b6:	e7d1      	b.n	100175c <stream_flash_init+0x38>
 10017b8:	01004eb9 	.word	0x01004eb9
 10017bc:	010015cd 	.word	0x010015cd
 10017c0:	01004ef5 	.word	0x01004ef5

010017c4 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
 10017c4:	4901      	ldr	r1, [pc, #4]	; (10017cc <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
 10017c6:	2210      	movs	r2, #16
	str	r2, [r1]
 10017c8:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
 10017ca:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
 10017cc:	e000ed10 	.word	0xe000ed10

010017d0 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
 10017d0:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
 10017d2:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
 10017d4:	f381 8811 	msr	BASEPRI, r1

	_sleep_if_allowed wfe
 10017d8:	b501      	push	{r0, lr}
 10017da:	f7ff feb7 	bl	100154c <z_arm_on_enter_cpu_idle>
 10017de:	2800      	cmp	r0, #0
 10017e0:	d006      	beq.n	10017f0 <_skip_1>
 10017e2:	f3bf 8f4f 	dsb	sy
 10017e6:	bf20      	wfe
 10017e8:	bf00      	nop
 10017ea:	bf00      	nop
 10017ec:	bf00      	nop
 10017ee:	bf00      	nop

010017f0 <_skip_1>:
 10017f0:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

	msr	BASEPRI, r0
 10017f4:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
 10017f8:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
 10017fa:	4770      	bx	lr

010017fc <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 10017fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 10017fe:	4605      	mov	r5, r0

	if (esf != NULL) {
 1001800:	460c      	mov	r4, r1
 1001802:	b1c9      	cbz	r1, 1001838 <z_arm_fatal_error+0x3c>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
 1001804:	688b      	ldr	r3, [r1, #8]
 1001806:	4810      	ldr	r0, [pc, #64]	; (1001848 <z_arm_fatal_error+0x4c>)
 1001808:	9300      	str	r3, [sp, #0]
 100180a:	e9d1 2300 	ldrd	r2, r3, [r1]
 100180e:	2145      	movs	r1, #69	; 0x45
 1001810:	f002 fd0d 	bl	100422e <z_log_minimal_printk>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
 1001814:	6963      	ldr	r3, [r4, #20]
 1001816:	2145      	movs	r1, #69	; 0x45
 1001818:	9300      	str	r3, [sp, #0]
 100181a:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
 100181e:	480b      	ldr	r0, [pc, #44]	; (100184c <z_arm_fatal_error+0x50>)
 1001820:	f002 fd05 	bl	100422e <z_log_minimal_printk>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
 1001824:	2145      	movs	r1, #69	; 0x45
 1001826:	69e2      	ldr	r2, [r4, #28]
 1001828:	4809      	ldr	r0, [pc, #36]	; (1001850 <z_arm_fatal_error+0x54>)
 100182a:	f002 fd00 	bl	100422e <z_log_minimal_printk>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
 100182e:	2145      	movs	r1, #69	; 0x45
 1001830:	69a2      	ldr	r2, [r4, #24]
 1001832:	4808      	ldr	r0, [pc, #32]	; (1001854 <z_arm_fatal_error+0x58>)
 1001834:	f002 fcfb 	bl	100422e <z_log_minimal_printk>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
 1001838:	4621      	mov	r1, r4
 100183a:	4628      	mov	r0, r5
}
 100183c:	b003      	add	sp, #12
 100183e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	z_fatal_error(reason, esf);
 1001842:	f001 bf99 	b.w	1003778 <z_fatal_error>
 1001846:	bf00      	nop
 1001848:	01004f1b 	.word	0x01004f1b
 100184c:	01004f4f 	.word	0x01004f4f
 1001850:	01004f83 	.word	0x01004f83
 1001854:	01004f97 	.word	0x01004f97

01001858 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
 1001858:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 100185a:	2800      	cmp	r0, #0
 100185c:	db07      	blt.n	100186e <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 100185e:	2301      	movs	r3, #1
 1001860:	0941      	lsrs	r1, r0, #5
 1001862:	4a03      	ldr	r2, [pc, #12]	; (1001870 <arch_irq_enable+0x18>)
 1001864:	f000 001f 	and.w	r0, r0, #31
 1001868:	4083      	lsls	r3, r0
 100186a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 100186e:	4770      	bx	lr
 1001870:	e000e100 	.word	0xe000e100

01001874 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
 1001874:	4b05      	ldr	r3, [pc, #20]	; (100188c <arch_irq_is_enabled+0x18>)
 1001876:	0942      	lsrs	r2, r0, #5
 1001878:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 100187c:	2301      	movs	r3, #1
 100187e:	f000 001f 	and.w	r0, r0, #31
 1001882:	fa03 f000 	lsl.w	r0, r3, r0
}
 1001886:	4010      	ands	r0, r2
 1001888:	4770      	bx	lr
 100188a:	bf00      	nop
 100188c:	e000e100 	.word	0xe000e100

01001890 <z_arm_irq_priority_set>:
			prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
		} else {
			/* Use caller supplied prio level as-is */
		}
	} else {
		prio += _IRQ_PRIO_OFFSET;
 1001890:	3101      	adds	r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
 1001892:	2907      	cmp	r1, #7
{
 1001894:	b508      	push	{r3, lr}
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
 1001896:	d908      	bls.n	10018aa <z_arm_irq_priority_set+0x1a>
 1001898:	490d      	ldr	r1, [pc, #52]	; (10018d0 <z_arm_irq_priority_set+0x40>)
 100189a:	480e      	ldr	r0, [pc, #56]	; (10018d4 <z_arm_irq_priority_set+0x44>)
 100189c:	225b      	movs	r2, #91	; 0x5b
 100189e:	f002 fcb8 	bl	1004212 <assert_print>
 10018a2:	215b      	movs	r1, #91	; 0x5b
 10018a4:	480a      	ldr	r0, [pc, #40]	; (10018d0 <z_arm_irq_priority_set+0x40>)
 10018a6:	f002 fcad 	bl	1004204 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
 10018aa:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 10018ac:	2800      	cmp	r0, #0
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 10018ae:	bfac      	ite	ge
 10018b0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 10018b4:	4b08      	ldrlt	r3, [pc, #32]	; (10018d8 <z_arm_irq_priority_set+0x48>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 10018b6:	ea4f 1141 	mov.w	r1, r1, lsl #5
 10018ba:	b2c9      	uxtb	r1, r1
 10018bc:	bfab      	itete	ge
 10018be:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 10018c2:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 10018c6:	f880 1300 	strbge.w	r1, [r0, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 10018ca:	5419      	strblt	r1, [r3, r0]
}
 10018cc:	bd08      	pop	{r3, pc}
 10018ce:	bf00      	nop
 10018d0:	01004fca 	.word	0x01004fca
 10018d4:	01004d78 	.word	0x01004d78
 10018d8:	e000ed14 	.word	0xe000ed14

010018dc <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
 10018dc:	bf30      	wfi
    b z_SysNmiOnReset
 10018de:	f7ff bffd 	b.w	10018dc <z_SysNmiOnReset>
 10018e2:	bf00      	nop

010018e4 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
 10018e4:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 10018e6:	4b08      	ldr	r3, [pc, #32]	; (1001908 <z_arm_prep_c+0x24>)
 10018e8:	4a08      	ldr	r2, [pc, #32]	; (100190c <z_arm_prep_c+0x28>)
 10018ea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 10018ee:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 10018f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 10018f4:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
 10018f8:	f001 ffc6 	bl	1003888 <z_bss_zero>
	z_data_copy();
 10018fc:	f002 f808 	bl	1003910 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
 1001900:	f000 fa6c 	bl	1001ddc <z_arm_interrupt_init>
	z_cstart();
 1001904:	f001 ffcc 	bl	10038a0 <z_cstart>
 1001908:	01000000 	.word	0x01000000
 100190c:	e000ed00 	.word	0xe000ed00

01001910 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
 1001910:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
 1001914:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
 1001916:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
 100191a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
 100191e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
 1001920:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
 1001924:	2902      	cmp	r1, #2
    beq _oops
 1001926:	d0ff      	beq.n	1001928 <_oops>

01001928 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
 1001928:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
 100192a:	f002 fcd7 	bl	10042dc <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
 100192e:	bd01      	pop	{r0, pc}

01001930 <z_arm_switch_to_main_no_multithreading>:

#if !defined(CONFIG_MULTITHREADING) && defined(CONFIG_CPU_CORTEX_M)

FUNC_NORETURN void z_arm_switch_to_main_no_multithreading(
	k_thread_entry_t main_entry, void *p1, void *p2, void *p3)
{
 1001930:	4604      	mov	r4, r0
 1001932:	4608      	mov	r0, r1
 1001934:	4611      	mov	r1, r2
 1001936:	461a      	mov	r2, r3
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 1001938:	2300      	movs	r3, #0
 100193a:	f383 880b 	msr	PSPLIM, r3
	 */
	register void *p1_inreg __asm__("r0") = p1;
	register void *p2_inreg __asm__("r1") = p2;
	register void *p3_inreg __asm__("r2") = p3;

	__asm__ volatile (
 100193e:	4b0a      	ldr	r3, [pc, #40]	; (1001968 <loop+0x2>)
 1001940:	2520      	movs	r5, #32
 1001942:	f5a3 6680 	sub.w	r6, r3, #1024	; 0x400
 1001946:	f386 880b 	msr	PSPLIM, r6
 100194a:	f383 8809 	msr	PSP, r3
 100194e:	b663      	cpsie	if
 1001950:	f04f 0300 	mov.w	r3, #0
 1001954:	f383 8811 	msr	BASEPRI, r3
 1001958:	f3bf 8f6f 	isb	sy
 100195c:	47a0      	blx	r4
 100195e:	f385 8811 	msr	BASEPRI, r5
 1001962:	f3bf 8f6f 	isb	sy

01001966 <loop>:
 1001966:	e7fe      	b.n	1001966 <loop>
	, [_psplim]"r" (psplim)
#endif
	:
	);

	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
 1001968:	21000d80 	.word	0x21000d80

0100196c <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
 100196c:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
 100196e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
 1001972:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
 1001976:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
 100197a:	4904      	ldr	r1, [pc, #16]	; (100198c <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
 100197c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
 100197e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
 1001980:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
 1001982:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
 1001986:	4902      	ldr	r1, [pc, #8]	; (1001990 <_isr_wrapper+0x24>)
	bx r1
 1001988:	4708      	bx	r1
 100198a:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
 100198c:	010048dc 	.word	0x010048dc
	ldr r1, =z_arm_int_exit
 1001990:	01001995 	.word	0x01001995

01001994 <z_arm_exc_exit>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
 1001994:	4770      	bx	lr
 1001996:	bf00      	nop

01001998 <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
 1001998:	b510      	push	{r4, lr}
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 100199a:	4c24      	ldr	r4, [pc, #144]	; (1001a2c <usage_fault.constprop.0+0x94>)
	PR_FAULT_INFO("***** USAGE FAULT *****");
 100199c:	2145      	movs	r1, #69	; 0x45
 100199e:	4824      	ldr	r0, [pc, #144]	; (1001a30 <usage_fault.constprop.0+0x98>)
 10019a0:	f002 fc45 	bl	100422e <z_log_minimal_printk>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 10019a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 10019a6:	0199      	lsls	r1, r3, #6
 10019a8:	d53e      	bpl.n	1001a28 <usage_fault.constprop.0+0x90>
		reason = K_ERR_ARM_USAGE_DIV_0;
		PR_FAULT_INFO("  Division by zero");
 10019aa:	4822      	ldr	r0, [pc, #136]	; (1001a34 <usage_fault.constprop.0+0x9c>)
 10019ac:	2145      	movs	r1, #69	; 0x45
 10019ae:	f002 fc3e 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_USAGE_DIV_0;
 10019b2:	201e      	movs	r0, #30
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 10019b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 10019b6:	01da      	lsls	r2, r3, #7
 10019b8:	d504      	bpl.n	10019c4 <usage_fault.constprop.0+0x2c>
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
		PR_FAULT_INFO("  Unaligned memory access");
 10019ba:	481f      	ldr	r0, [pc, #124]	; (1001a38 <usage_fault.constprop.0+0xa0>)
 10019bc:	2145      	movs	r1, #69	; 0x45
 10019be:	f002 fc36 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
 10019c2:	201f      	movs	r0, #31
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
 10019c4:	4c19      	ldr	r4, [pc, #100]	; (1001a2c <usage_fault.constprop.0+0x94>)
 10019c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 10019c8:	02db      	lsls	r3, r3, #11
 10019ca:	d504      	bpl.n	10019d6 <usage_fault.constprop.0+0x3e>
		reason = K_ERR_ARM_USAGE_STACK_OVERFLOW;
		PR_FAULT_INFO("  Stack overflow (context area not valid)");
 10019cc:	481b      	ldr	r0, [pc, #108]	; (1001a3c <usage_fault.constprop.0+0xa4>)
 10019ce:	2145      	movs	r1, #69	; 0x45
 10019d0:	f002 fc2d 	bl	100422e <z_log_minimal_printk>
		 * prevents the context area to be loaded on the stack upon
		 * UsageFault exception entry. As a result, we cannot rely
		 * on the reported faulty instruction address, to determine
		 * the instruction that triggered the stack overflow.
		 */
		reason = K_ERR_STACK_CHK_FAIL;
 10019d4:	2002      	movs	r0, #2
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 10019d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 10019d8:	031c      	lsls	r4, r3, #12
 10019da:	d504      	bpl.n	10019e6 <usage_fault.constprop.0+0x4e>
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
		PR_FAULT_INFO("  No coprocessor instructions");
 10019dc:	4818      	ldr	r0, [pc, #96]	; (1001a40 <usage_fault.constprop.0+0xa8>)
 10019de:	2145      	movs	r1, #69	; 0x45
 10019e0:	f002 fc25 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
 10019e4:	2021      	movs	r0, #33	; 0x21
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 10019e6:	4c11      	ldr	r4, [pc, #68]	; (1001a2c <usage_fault.constprop.0+0x94>)
 10019e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 10019ea:	0359      	lsls	r1, r3, #13
 10019ec:	d504      	bpl.n	10019f8 <usage_fault.constprop.0+0x60>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
 10019ee:	4815      	ldr	r0, [pc, #84]	; (1001a44 <usage_fault.constprop.0+0xac>)
 10019f0:	2145      	movs	r1, #69	; 0x45
 10019f2:	f002 fc1c 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
 10019f6:	2022      	movs	r0, #34	; 0x22
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 10019f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 10019fa:	039a      	lsls	r2, r3, #14
 10019fc:	d504      	bpl.n	1001a08 <usage_fault.constprop.0+0x70>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
		PR_FAULT_INFO("  Illegal use of the EPSR");
 10019fe:	4812      	ldr	r0, [pc, #72]	; (1001a48 <usage_fault.constprop.0+0xb0>)
 1001a00:	2145      	movs	r1, #69	; 0x45
 1001a02:	f002 fc14 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
 1001a06:	2023      	movs	r0, #35	; 0x23
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 1001a08:	4c08      	ldr	r4, [pc, #32]	; (1001a2c <usage_fault.constprop.0+0x94>)
 1001a0a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001a0c:	03db      	lsls	r3, r3, #15
 1001a0e:	d504      	bpl.n	1001a1a <usage_fault.constprop.0+0x82>
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
 1001a10:	480e      	ldr	r0, [pc, #56]	; (1001a4c <usage_fault.constprop.0+0xb4>)
 1001a12:	2145      	movs	r1, #69	; 0x45
 1001a14:	f002 fc0b 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
 1001a18:	2024      	movs	r0, #36	; 0x24
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 1001a1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001a1c:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 1001a20:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 1001a24:	62a3      	str	r3, [r4, #40]	; 0x28

	return reason;
}
 1001a26:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
 1001a28:	201d      	movs	r0, #29
 1001a2a:	e7c3      	b.n	10019b4 <usage_fault.constprop.0+0x1c>
 1001a2c:	e000ed00 	.word	0xe000ed00
 1001a30:	01005000 	.word	0x01005000
 1001a34:	0100501d 	.word	0x0100501d
 1001a38:	01005035 	.word	0x01005035
 1001a3c:	01005054 	.word	0x01005054
 1001a40:	01005083 	.word	0x01005083
 1001a44:	010050a6 	.word	0x010050a6
 1001a48:	010050d0 	.word	0x010050d0
 1001a4c:	010050ef 	.word	0x010050ef

01001a50 <bus_fault.constprop.0>:
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
 1001a50:	b570      	push	{r4, r5, r6, lr}
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 1001a52:	4c24      	ldr	r4, [pc, #144]	; (1001ae4 <bus_fault.constprop.0+0x94>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
 1001a54:	4606      	mov	r6, r0
 1001a56:	460d      	mov	r5, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
 1001a58:	4823      	ldr	r0, [pc, #140]	; (1001ae8 <bus_fault.constprop.0+0x98>)
 1001a5a:	2145      	movs	r1, #69	; 0x45
 1001a5c:	f002 fbe7 	bl	100422e <z_log_minimal_printk>
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 1001a60:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001a62:	04d9      	lsls	r1, r3, #19
 1001a64:	d53b      	bpl.n	1001ade <bus_fault.constprop.0+0x8e>
		PR_FAULT_INFO("  Stacking error");
 1001a66:	4821      	ldr	r0, [pc, #132]	; (1001aec <bus_fault.constprop.0+0x9c>)
 1001a68:	2145      	movs	r1, #69	; 0x45
 1001a6a:	f002 fbe0 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_BUS_STACKING;
 1001a6e:	2017      	movs	r0, #23
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
 1001a70:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001a72:	051a      	lsls	r2, r3, #20
 1001a74:	d504      	bpl.n	1001a80 <bus_fault.constprop.0+0x30>
		PR_FAULT_INFO("  Unstacking error");
 1001a76:	481e      	ldr	r0, [pc, #120]	; (1001af0 <bus_fault.constprop.0+0xa0>)
 1001a78:	2145      	movs	r1, #69	; 0x45
 1001a7a:	f002 fbd8 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_BUS_UNSTACKING;
 1001a7e:	2018      	movs	r0, #24
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
 1001a80:	4c18      	ldr	r4, [pc, #96]	; (1001ae4 <bus_fault.constprop.0+0x94>)
 1001a82:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001a84:	059b      	lsls	r3, r3, #22
 1001a86:	d511      	bpl.n	1001aac <bus_fault.constprop.0+0x5c>
		PR_FAULT_INFO("  Precise data bus error");
 1001a88:	2145      	movs	r1, #69	; 0x45
 1001a8a:	481a      	ldr	r0, [pc, #104]	; (1001af4 <bus_fault.constprop.0+0xa4>)
 1001a8c:	f002 fbcf 	bl	100422e <z_log_minimal_printk>
		STORE_xFAR(bfar, SCB->BFAR);
 1001a90:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
 1001a92:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001a94:	0419      	lsls	r1, r3, #16
 1001a96:	d508      	bpl.n	1001aaa <bus_fault.constprop.0+0x5a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
 1001a98:	2145      	movs	r1, #69	; 0x45
 1001a9a:	4817      	ldr	r0, [pc, #92]	; (1001af8 <bus_fault.constprop.0+0xa8>)
 1001a9c:	f002 fbc7 	bl	100422e <z_log_minimal_printk>
			if (from_hard_fault != 0) {
 1001aa0:	b11e      	cbz	r6, 1001aaa <bus_fault.constprop.0+0x5a>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
 1001aa2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001aa4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 1001aa8:	62a3      	str	r3, [r4, #40]	; 0x28
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
 1001aaa:	2019      	movs	r0, #25
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
 1001aac:	4c0d      	ldr	r4, [pc, #52]	; (1001ae4 <bus_fault.constprop.0+0x94>)
 1001aae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001ab0:	055a      	lsls	r2, r3, #21
 1001ab2:	d504      	bpl.n	1001abe <bus_fault.constprop.0+0x6e>
		PR_FAULT_INFO("  Imprecise data bus error");
 1001ab4:	4811      	ldr	r0, [pc, #68]	; (1001afc <bus_fault.constprop.0+0xac>)
 1001ab6:	2145      	movs	r1, #69	; 0x45
 1001ab8:	f002 fbb9 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
 1001abc:	201a      	movs	r0, #26
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
 1001abe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001ac0:	05db      	lsls	r3, r3, #23
 1001ac2:	d504      	bpl.n	1001ace <bus_fault.constprop.0+0x7e>
		PR_FAULT_INFO("  Instruction bus error");
 1001ac4:	480e      	ldr	r0, [pc, #56]	; (1001b00 <bus_fault.constprop.0+0xb0>)
 1001ac6:	2145      	movs	r1, #69	; 0x45
 1001ac8:	f002 fbb1 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
 1001acc:	201b      	movs	r0, #27
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 1001ace:	4a05      	ldr	r2, [pc, #20]	; (1001ae4 <bus_fault.constprop.0+0x94>)
 1001ad0:	6a93      	ldr	r3, [r2, #40]	; 0x28
 1001ad2:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 1001ad6:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 1001ad8:	2300      	movs	r3, #0
 1001ada:	702b      	strb	r3, [r5, #0]
}
 1001adc:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;
 1001ade:	2016      	movs	r0, #22
 1001ae0:	e7c6      	b.n	1001a70 <bus_fault.constprop.0+0x20>
 1001ae2:	bf00      	nop
 1001ae4:	e000ed00 	.word	0xe000ed00
 1001ae8:	0100511f 	.word	0x0100511f
 1001aec:	0100513a 	.word	0x0100513a
 1001af0:	01005150 	.word	0x01005150
 1001af4:	01005168 	.word	0x01005168
 1001af8:	01005186 	.word	0x01005186
 1001afc:	010051a0 	.word	0x010051a0
 1001b00:	010051c0 	.word	0x010051c0

01001b04 <mem_manage_fault.constprop.0>:
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
 1001b04:	b570      	push	{r4, r5, r6, lr}
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 1001b06:	4c2a      	ldr	r4, [pc, #168]	; (1001bb0 <mem_manage_fault.constprop.0+0xac>)
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
 1001b08:	4606      	mov	r6, r0
 1001b0a:	460d      	mov	r5, r1
	PR_FAULT_INFO("***** MPU FAULT *****");
 1001b0c:	4829      	ldr	r0, [pc, #164]	; (1001bb4 <mem_manage_fault.constprop.0+0xb0>)
 1001b0e:	2145      	movs	r1, #69	; 0x45
 1001b10:	f002 fb8d 	bl	100422e <z_log_minimal_printk>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 1001b14:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001b16:	06d8      	lsls	r0, r3, #27
 1001b18:	d540      	bpl.n	1001b9c <mem_manage_fault.constprop.0+0x98>
		PR_FAULT_INFO("  Stacking error (context area might be"
 1001b1a:	4827      	ldr	r0, [pc, #156]	; (1001bb8 <mem_manage_fault.constprop.0+0xb4>)
 1001b1c:	2145      	movs	r1, #69	; 0x45
 1001b1e:	f002 fb86 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_MEM_STACKING;
 1001b22:	2011      	movs	r0, #17
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
 1001b24:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001b26:	0719      	lsls	r1, r3, #28
 1001b28:	d504      	bpl.n	1001b34 <mem_manage_fault.constprop.0+0x30>
		PR_FAULT_INFO("  Unstacking error");
 1001b2a:	4824      	ldr	r0, [pc, #144]	; (1001bbc <mem_manage_fault.constprop.0+0xb8>)
 1001b2c:	2145      	movs	r1, #69	; 0x45
 1001b2e:	f002 fb7e 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_MEM_UNSTACKING;
 1001b32:	2012      	movs	r0, #18
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 1001b34:	4c1e      	ldr	r4, [pc, #120]	; (1001bb0 <mem_manage_fault.constprop.0+0xac>)
 1001b36:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001b38:	079a      	lsls	r2, r3, #30
 1001b3a:	d511      	bpl.n	1001b60 <mem_manage_fault.constprop.0+0x5c>
		PR_FAULT_INFO("  Data Access Violation");
 1001b3c:	2145      	movs	r1, #69	; 0x45
 1001b3e:	4820      	ldr	r0, [pc, #128]	; (1001bc0 <mem_manage_fault.constprop.0+0xbc>)
 1001b40:	f002 fb75 	bl	100422e <z_log_minimal_printk>
		uint32_t temp = SCB->MMFAR;
 1001b44:	6b62      	ldr	r2, [r4, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
 1001b46:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001b48:	061b      	lsls	r3, r3, #24
 1001b4a:	d508      	bpl.n	1001b5e <mem_manage_fault.constprop.0+0x5a>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
 1001b4c:	2145      	movs	r1, #69	; 0x45
 1001b4e:	481d      	ldr	r0, [pc, #116]	; (1001bc4 <mem_manage_fault.constprop.0+0xc0>)
 1001b50:	f002 fb6d 	bl	100422e <z_log_minimal_printk>
			if (from_hard_fault != 0) {
 1001b54:	b11e      	cbz	r6, 1001b5e <mem_manage_fault.constprop.0+0x5a>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
 1001b56:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001b58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 1001b5c:	62a3      	str	r3, [r4, #40]	; 0x28
		reason = K_ERR_ARM_MEM_DATA_ACCESS;
 1001b5e:	2013      	movs	r0, #19
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
 1001b60:	4c13      	ldr	r4, [pc, #76]	; (1001bb0 <mem_manage_fault.constprop.0+0xac>)
 1001b62:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001b64:	07de      	lsls	r6, r3, #31
 1001b66:	d504      	bpl.n	1001b72 <mem_manage_fault.constprop.0+0x6e>
		PR_FAULT_INFO("  Instruction Access Violation");
 1001b68:	4817      	ldr	r0, [pc, #92]	; (1001bc8 <mem_manage_fault.constprop.0+0xc4>)
 1001b6a:	2145      	movs	r1, #69	; 0x45
 1001b6c:	f002 fb5f 	bl	100422e <z_log_minimal_printk>
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
 1001b70:	2014      	movs	r0, #20
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 1001b72:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001b74:	06d9      	lsls	r1, r3, #27
 1001b76:	d402      	bmi.n	1001b7e <mem_manage_fault.constprop.0+0x7a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
 1001b78:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 1001b7a:	079a      	lsls	r2, r3, #30
 1001b7c:	d510      	bpl.n	1001ba0 <mem_manage_fault.constprop.0+0x9c>
	__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
 1001b7e:	4b0c      	ldr	r3, [pc, #48]	; (1001bb0 <mem_manage_fault.constprop.0+0xac>)
 1001b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 1001b82:	06db      	lsls	r3, r3, #27
 1001b84:	d50c      	bpl.n	1001ba0 <mem_manage_fault.constprop.0+0x9c>
 1001b86:	4911      	ldr	r1, [pc, #68]	; (1001bcc <mem_manage_fault.constprop.0+0xc8>)
 1001b88:	4811      	ldr	r0, [pc, #68]	; (1001bd0 <mem_manage_fault.constprop.0+0xcc>)
 1001b8a:	f240 1261 	movw	r2, #353	; 0x161
 1001b8e:	f002 fb40 	bl	1004212 <assert_print>
 1001b92:	f240 1161 	movw	r1, #353	; 0x161
 1001b96:	480d      	ldr	r0, [pc, #52]	; (1001bcc <mem_manage_fault.constprop.0+0xc8>)
 1001b98:	f002 fb34 	bl	1004204 <assert_post_action>
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
 1001b9c:	2010      	movs	r0, #16
 1001b9e:	e7c1      	b.n	1001b24 <mem_manage_fault.constprop.0+0x20>
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 1001ba0:	4a03      	ldr	r2, [pc, #12]	; (1001bb0 <mem_manage_fault.constprop.0+0xac>)
 1001ba2:	6a93      	ldr	r3, [r2, #40]	; 0x28
 1001ba4:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 1001ba8:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 1001baa:	2300      	movs	r3, #0
 1001bac:	702b      	strb	r3, [r5, #0]
}
 1001bae:	bd70      	pop	{r4, r5, r6, pc}
 1001bb0:	e000ed00 	.word	0xe000ed00
 1001bb4:	010051dd 	.word	0x010051dd
 1001bb8:	010051f8 	.word	0x010051f8
 1001bbc:	01005150 	.word	0x01005150
 1001bc0:	01005230 	.word	0x01005230
 1001bc4:	0100524d 	.word	0x0100524d
 1001bc8:	01005268 	.word	0x01005268
 1001bcc:	0100528c 	.word	0x0100528c
 1001bd0:	01004d78 	.word	0x01004d78

01001bd4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
 1001bd4:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 1001bd6:	4b69      	ldr	r3, [pc, #420]	; (1001d7c <z_arm_fault+0x1a8>)
{
 1001bd8:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 1001bda:	6858      	ldr	r0, [r3, #4]
 1001bdc:	2600      	movs	r6, #0
{
 1001bde:	b08a      	sub	sp, #40	; 0x28
 1001be0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 1001be4:	f386 8811 	msr	BASEPRI, r6
 1001be8:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
 1001bec:	f002 447f 	and.w	r4, r2, #4278190080	; 0xff000000
 1001bf0:	f1b4 4f7f 	cmp.w	r4, #4278190080	; 0xff000000
 1001bf4:	d107      	bne.n	1001c06 <z_arm_fault+0x32>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
 1001bf6:	f002 040c 	and.w	r4, r2, #12
 1001bfa:	2c08      	cmp	r4, #8
 1001bfc:	d10e      	bne.n	1001c1c <z_arm_fault+0x48>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
 1001bfe:	2145      	movs	r1, #69	; 0x45
 1001c00:	485f      	ldr	r0, [pc, #380]	; (1001d80 <z_arm_fault+0x1ac>)
 1001c02:	f002 fb14 	bl	100422e <z_log_minimal_printk>

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
 1001c06:	495f      	ldr	r1, [pc, #380]	; (1001d84 <z_arm_fault+0x1b0>)
 1001c08:	f240 423e 	movw	r2, #1086	; 0x43e
 1001c0c:	485e      	ldr	r0, [pc, #376]	; (1001d88 <z_arm_fault+0x1b4>)
 1001c0e:	f002 fb00 	bl	1004212 <assert_print>
 1001c12:	f240 413e 	movw	r1, #1086	; 0x43e
			__ASSERT(0,
 1001c16:	485b      	ldr	r0, [pc, #364]	; (1001d84 <z_arm_fault+0x1b0>)
 1001c18:	f002 faf4 	bl	1004204 <assert_post_action>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
 1001c1c:	0714      	lsls	r4, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
 1001c1e:	bf4c      	ite	mi
 1001c20:	460d      	movmi	r5, r1
			*nested_exc = true;
 1001c22:	2601      	movpl	r6, #1
	__ASSERT(esf != NULL,
 1001c24:	2d00      	cmp	r5, #0
 1001c26:	d0ee      	beq.n	1001c06 <z_arm_fault+0x32>
	*recoverable = false;
 1001c28:	2400      	movs	r4, #0
	switch (fault) {
 1001c2a:	1eda      	subs	r2, r3, #3
	*recoverable = false;
 1001c2c:	f88d 4007 	strb.w	r4, [sp, #7]
	switch (fault) {
 1001c30:	2a09      	cmp	r2, #9
 1001c32:	f200 8092 	bhi.w	1001d5a <z_arm_fault+0x186>
 1001c36:	e8df f002 	tbb	[pc, r2]
 1001c3a:	8505      	.short	0x8505
 1001c3c:	90907089 	.word	0x90907089
 1001c40:	8d909090 	.word	0x8d909090
	PR_FAULT_INFO("***** HARD FAULT *****");
 1001c44:	2145      	movs	r1, #69	; 0x45
 1001c46:	4851      	ldr	r0, [pc, #324]	; (1001d8c <z_arm_fault+0x1b8>)
 1001c48:	f002 faf1 	bl	100422e <z_log_minimal_printk>
	*recoverable = false;
 1001c4c:	f88d 4007 	strb.w	r4, [sp, #7]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
 1001c50:	4c4a      	ldr	r4, [pc, #296]	; (1001d7c <z_arm_fault+0x1a8>)
 1001c52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 1001c54:	079a      	lsls	r2, r3, #30
 1001c56:	d505      	bpl.n	1001c64 <z_arm_fault+0x90>
		PR_EXC("  Bus fault on vector table read");
 1001c58:	2145      	movs	r1, #69	; 0x45
 1001c5a:	484d      	ldr	r0, [pc, #308]	; (1001d90 <z_arm_fault+0x1bc>)
	PR_FAULT_INFO(
 1001c5c:	f002 fae7 	bl	100422e <z_log_minimal_printk>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 1001c60:	2400      	movs	r4, #0
 1001c62:	e029      	b.n	1001cb8 <z_arm_fault+0xe4>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
 1001c64:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 1001c66:	2b00      	cmp	r3, #0
 1001c68:	da02      	bge.n	1001c70 <z_arm_fault+0x9c>
		PR_EXC("  Debug event");
 1001c6a:	2145      	movs	r1, #69	; 0x45
 1001c6c:	4849      	ldr	r0, [pc, #292]	; (1001d94 <z_arm_fault+0x1c0>)
 1001c6e:	e7f5      	b.n	1001c5c <z_arm_fault+0x88>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
 1001c70:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 1001c72:	005b      	lsls	r3, r3, #1
 1001c74:	d55d      	bpl.n	1001d32 <z_arm_fault+0x15e>
		PR_EXC("  Fault escalation (see below)");
 1001c76:	2145      	movs	r1, #69	; 0x45
 1001c78:	4847      	ldr	r0, [pc, #284]	; (1001d98 <z_arm_fault+0x1c4>)
 1001c7a:	f002 fad8 	bl	100422e <z_log_minimal_printk>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
 1001c7e:	6963      	ldr	r3, [r4, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
 1001c80:	69aa      	ldr	r2, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
 1001c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 1001c86:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 1001c88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 1001c8c:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
 1001c90:	6963      	ldr	r3, [r4, #20]
	uint16_t fault_insn = *(ret_addr - 1);
 1001c92:	f832 2c02 	ldrh.w	r2, [r2, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
 1001c96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 1001c9a:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 1001c9c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 1001ca0:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
 1001ca4:	f64d 7302 	movw	r3, #57090	; 0xdf02
 1001ca8:	429a      	cmp	r2, r3
 1001caa:	d11e      	bne.n	1001cea <z_arm_fault+0x116>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
 1001cac:	2145      	movs	r1, #69	; 0x45
 1001cae:	682a      	ldr	r2, [r5, #0]
 1001cb0:	483a      	ldr	r0, [pc, #232]	; (1001d9c <z_arm_fault+0x1c8>)
 1001cb2:	f002 fabc 	bl	100422e <z_log_minimal_printk>
			reason = esf->basic.r0;
 1001cb6:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
 1001cb8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 1001cbc:	b99b      	cbnz	r3, 1001ce6 <z_arm_fault+0x112>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
 1001cbe:	2220      	movs	r2, #32
 1001cc0:	4629      	mov	r1, r5
 1001cc2:	a802      	add	r0, sp, #8
 1001cc4:	f002 fb39 	bl	100433a <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
 1001cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1001cca:	2e00      	cmp	r6, #0
 1001ccc:	d051      	beq.n	1001d72 <z_arm_fault+0x19e>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
 1001cce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 1001cd2:	b922      	cbnz	r2, 1001cde <z_arm_fault+0x10a>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
 1001cd4:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 1001cd8:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 1001cdc:	9309      	str	r3, [sp, #36]	; 0x24

	if (IS_ENABLED(CONFIG_SIMPLIFIED_EXCEPTION_CODES) && (reason >= K_ERR_ARCH_START)) {
		reason = K_ERR_CPU_EXCEPTION;
	}

	z_arm_fatal_error(reason, &esf_copy);
 1001cde:	4620      	mov	r0, r4
 1001ce0:	a902      	add	r1, sp, #8
 1001ce2:	f7ff fd8b 	bl	10017fc <z_arm_fatal_error>
}
 1001ce6:	b00a      	add	sp, #40	; 0x28
 1001ce8:	bd70      	pop	{r4, r5, r6, pc}
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
 1001cea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001cec:	b2db      	uxtb	r3, r3
 1001cee:	b133      	cbz	r3, 1001cfe <z_arm_fault+0x12a>
			reason = mem_manage_fault(esf, 1, recoverable);
 1001cf0:	2001      	movs	r0, #1
 1001cf2:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
 1001cf6:	f7ff ff05 	bl	1001b04 <mem_manage_fault.constprop.0>
 1001cfa:	4604      	mov	r4, r0
		break;
 1001cfc:	e7dc      	b.n	1001cb8 <z_arm_fault+0xe4>
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
 1001cfe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001d00:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
 1001d04:	d005      	beq.n	1001d12 <z_arm_fault+0x13e>
			reason = bus_fault(esf, 1, recoverable);
 1001d06:	2001      	movs	r0, #1
 1001d08:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
 1001d0c:	f7ff fea0 	bl	1001a50 <bus_fault.constprop.0>
 1001d10:	e7f3      	b.n	1001cfa <z_arm_fault+0x126>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
 1001d12:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 1001d14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 1001d18:	d302      	bcc.n	1001d20 <z_arm_fault+0x14c>
		reason = usage_fault(esf);
 1001d1a:	f7ff fe3d 	bl	1001998 <usage_fault.constprop.0>
 1001d1e:	e7ec      	b.n	1001cfa <z_arm_fault+0x126>
			__ASSERT(0,
 1001d20:	4918      	ldr	r1, [pc, #96]	; (1001d84 <z_arm_fault+0x1b0>)
 1001d22:	f44f 7244 	mov.w	r2, #784	; 0x310
 1001d26:	4818      	ldr	r0, [pc, #96]	; (1001d88 <z_arm_fault+0x1b4>)
 1001d28:	f002 fa73 	bl	1004212 <assert_print>
 1001d2c:	f44f 7144 	mov.w	r1, #784	; 0x310
 1001d30:	e771      	b.n	1001c16 <z_arm_fault+0x42>
		__ASSERT(0,
 1001d32:	4914      	ldr	r1, [pc, #80]	; (1001d84 <z_arm_fault+0x1b0>)
 1001d34:	f44f 7245 	mov.w	r2, #788	; 0x314
 1001d38:	4813      	ldr	r0, [pc, #76]	; (1001d88 <z_arm_fault+0x1b4>)
 1001d3a:	f002 fa6a 	bl	1004212 <assert_print>
 1001d3e:	f44f 7145 	mov.w	r1, #788	; 0x314
 1001d42:	e768      	b.n	1001c16 <z_arm_fault+0x42>
		reason = mem_manage_fault(esf, 0, recoverable);
 1001d44:	2000      	movs	r0, #0
 1001d46:	f10d 0107 	add.w	r1, sp, #7
 1001d4a:	e7d4      	b.n	1001cf6 <z_arm_fault+0x122>
		reason = bus_fault(esf, 0, recoverable);
 1001d4c:	2000      	movs	r0, #0
 1001d4e:	f10d 0107 	add.w	r1, sp, #7
 1001d52:	e7db      	b.n	1001d0c <z_arm_fault+0x138>
	PR_FAULT_INFO(
 1001d54:	2145      	movs	r1, #69	; 0x45
 1001d56:	4812      	ldr	r0, [pc, #72]	; (1001da0 <z_arm_fault+0x1cc>)
 1001d58:	e780      	b.n	1001c5c <z_arm_fault+0x88>
	PR_FAULT_INFO("***** %s %d) *****",
 1001d5a:	4912      	ldr	r1, [pc, #72]	; (1001da4 <z_arm_fault+0x1d0>)
 1001d5c:	f410 7ff8 	tst.w	r0, #496	; 0x1f0
 1001d60:	4a11      	ldr	r2, [pc, #68]	; (1001da8 <z_arm_fault+0x1d4>)
 1001d62:	4812      	ldr	r0, [pc, #72]	; (1001dac <z_arm_fault+0x1d8>)
 1001d64:	bf08      	it	eq
 1001d66:	460a      	moveq	r2, r1
 1001d68:	3b10      	subs	r3, #16
 1001d6a:	2145      	movs	r1, #69	; 0x45
 1001d6c:	f002 fa5f 	bl	100422e <z_log_minimal_printk>
}
 1001d70:	e776      	b.n	1001c60 <z_arm_fault+0x8c>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 1001d72:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 1001d76:	f023 0301 	bic.w	r3, r3, #1
 1001d7a:	e7af      	b.n	1001cdc <z_arm_fault+0x108>
 1001d7c:	e000ed00 	.word	0xe000ed00
 1001d80:	010052f4 	.word	0x010052f4
 1001d84:	0100528c 	.word	0x0100528c
 1001d88:	01004d78 	.word	0x01004d78
 1001d8c:	01005324 	.word	0x01005324
 1001d90:	01005340 	.word	0x01005340
 1001d94:	01005366 	.word	0x01005366
 1001d98:	01005379 	.word	0x01005379
 1001d9c:	0100539d 	.word	0x0100539d
 1001da0:	010053be 	.word	0x010053be
 1001da4:	010052c6 	.word	0x010052c6
 1001da8:	010052db 	.word	0x010052db
 1001dac:	010053e7 	.word	0x010053e7

01001db0 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
 1001db0:	4b04      	ldr	r3, [pc, #16]	; (1001dc4 <z_arm_fault_init+0x14>)
 1001db2:	695a      	ldr	r2, [r3, #20]
 1001db4:	f042 0210 	orr.w	r2, r2, #16
 1001db8:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
 1001dba:	695a      	ldr	r2, [r3, #20]
 1001dbc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 1001dc0:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
 1001dc2:	4770      	bx	lr
 1001dc4:	e000ed00 	.word	0xe000ed00

01001dc8 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
 1001dc8:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
 1001dcc:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
 1001dd0:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
 1001dd2:	4672      	mov	r2, lr
	bl z_arm_fault
 1001dd4:	f7ff fefe 	bl	1001bd4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
 1001dd8:	bd01      	pop	{r0, pc}
 1001dda:	bf00      	nop

01001ddc <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
 1001ddc:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 1001dde:	2120      	movs	r1, #32
 1001de0:	4803      	ldr	r0, [pc, #12]	; (1001df0 <z_arm_interrupt_init+0x14>)
 1001de2:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
 1001de4:	3301      	adds	r3, #1
 1001de6:	2b1e      	cmp	r3, #30
 1001de8:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
 1001dec:	d1f9      	bne.n	1001de2 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
 1001dee:	4770      	bx	lr
 1001df0:	e000e100 	.word	0xe000e100

01001df4 <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
 1001df4:	2000      	movs	r0, #0
    msr CONTROL, r0
 1001df6:	f380 8814 	msr	CONTROL, r0
    isb
 1001dfa:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
 1001dfe:	2000      	movs	r0, #0
    msr MSPLIM, r0
 1001e00:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
 1001e04:	f380 880b 	msr	PSPLIM, r0
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
 1001e08:	f7ff fbde 	bl	10015c8 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
 1001e0c:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
 1001e0e:	490e      	ldr	r1, [pc, #56]	; (1001e48 <__start+0x54>)
    str r0, [r1]
 1001e10:	6008      	str	r0, [r1, #0]
    dsb
 1001e12:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
 1001e16:	480d      	ldr	r0, [pc, #52]	; (1001e4c <__start+0x58>)
    msr msp, r0
 1001e18:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
 1001e1c:	f000 f83e 	bl	1001e9c <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 1001e20:	2020      	movs	r0, #32
    msr BASEPRI, r0
 1001e22:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
 1001e26:	480a      	ldr	r0, [pc, #40]	; (1001e50 <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
 1001e28:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
 1001e2c:	1840      	adds	r0, r0, r1
    msr PSP, r0
 1001e2e:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
 1001e32:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
 1001e36:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
 1001e38:	4308      	orrs	r0, r1
    msr CONTROL, r0
 1001e3a:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
 1001e3e:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
 1001e42:	f7ff fd4f 	bl	10018e4 <z_arm_prep_c>
 1001e46:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
 1001e48:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
 1001e4c:	21000d80 	.word	0x21000d80
    ldr r0, =z_interrupt_stacks
 1001e50:	21000180 	.word	0x21000180

01001e54 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
 1001e54:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1001e58:	4905      	ldr	r1, [pc, #20]	; (1001e70 <sys_arch_reboot+0x1c>)
 1001e5a:	4b06      	ldr	r3, [pc, #24]	; (1001e74 <sys_arch_reboot+0x20>)
 1001e5c:	68ca      	ldr	r2, [r1, #12]
 1001e5e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 1001e62:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 1001e64:	60cb      	str	r3, [r1, #12]
 1001e66:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 1001e6a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 1001e6c:	e7fd      	b.n	1001e6a <sys_arch_reboot+0x16>
 1001e6e:	bf00      	nop
 1001e70:	e000ed00 	.word	0xe000ed00
 1001e74:	05fa0004 	.word	0x05fa0004

01001e78 <z_arm_clear_arm_mpu_config>:
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);

	for (i = 0; i < num_regions; i++) {
 1001e78:	2300      	movs	r3, #0
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
  mpu->RLAR = 0U;
 1001e7a:	4618      	mov	r0, r3
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
 1001e7c:	4906      	ldr	r1, [pc, #24]	; (1001e98 <z_arm_clear_arm_mpu_config+0x20>)
 1001e7e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
	int num_regions =
 1001e82:	f3c2 2207 	ubfx	r2, r2, #8, #8
	for (i = 0; i < num_regions; i++) {
 1001e86:	4293      	cmp	r3, r2
 1001e88:	db00      	blt.n	1001e8c <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
 1001e8a:	4770      	bx	lr
  mpu->RNR = rnr;
 1001e8c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  mpu->RLAR = 0U;
 1001e90:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
 1001e94:	3301      	adds	r3, #1
 1001e96:	e7f6      	b.n	1001e86 <z_arm_clear_arm_mpu_config+0xe>
 1001e98:	e000ed00 	.word	0xe000ed00

01001e9c <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
 1001e9c:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 1001e9e:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 1001ea0:	2400      	movs	r4, #0
 1001ea2:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
 1001ea6:	f7ff ffe7 	bl	1001e78 <z_arm_clear_arm_mpu_config>
 1001eaa:	4623      	mov	r3, r4
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
 1001eac:	f04f 30ff 	mov.w	r0, #4294967295
 1001eb0:	4a0c      	ldr	r2, [pc, #48]	; (1001ee4 <z_arm_init_arch_hw_at_boot+0x48>)
 1001eb2:	f103 0120 	add.w	r1, r3, #32
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
 1001eb6:	3301      	adds	r3, #1
 1001eb8:	2b10      	cmp	r3, #16
		NVIC->ICER[i] = 0xFFFFFFFF;
 1001eba:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
 1001ebe:	d1f8      	bne.n	1001eb2 <z_arm_init_arch_hw_at_boot+0x16>
 1001ec0:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
 1001ec2:	f04f 30ff 	mov.w	r0, #4294967295
 1001ec6:	4a07      	ldr	r2, [pc, #28]	; (1001ee4 <z_arm_init_arch_hw_at_boot+0x48>)
 1001ec8:	f103 0160 	add.w	r1, r3, #96	; 0x60
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
 1001ecc:	3301      	adds	r3, #1
 1001ece:	2b10      	cmp	r3, #16
		NVIC->ICPR[i] = 0xFFFFFFFF;
 1001ed0:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
 1001ed4:	d1f8      	bne.n	1001ec8 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
 1001ed6:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
 1001ed8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 1001edc:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
 1001ee0:	bd10      	pop	{r4, pc}
 1001ee2:	bf00      	nop
 1001ee4:	e000e100 	.word	0xe000e100

01001ee8 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
 1001ee8:	4b01      	ldr	r3, [pc, #4]	; (1001ef0 <__stdout_hook_install+0x8>)
 1001eea:	6018      	str	r0, [r3, #0]
}
 1001eec:	4770      	bx	lr
 1001eee:	bf00      	nop
 1001ef0:	21000004 	.word	0x21000004

01001ef4 <onoff_start>:
static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
 1001ef4:	2340      	movs	r3, #64	; 0x40
{
 1001ef6:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
 1001ef8:	4c0b      	ldr	r4, [pc, #44]	; (1001f28 <onoff_start+0x34>)
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
 1001efa:	9300      	str	r3, [sp, #0]
	size_t offset = (size_t)(mgr - data->mgr);
 1001efc:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
 1001efe:	460b      	mov	r3, r1
{
 1001f00:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
 1001f02:	490a      	ldr	r1, [pc, #40]	; (1001f2c <onoff_start+0x38>)
	size_t offset = (size_t)(mgr - data->mgr);
 1001f04:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
 1001f06:	4361      	muls	r1, r4
{
 1001f08:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
 1001f0a:	4a09      	ldr	r2, [pc, #36]	; (1001f30 <onoff_start+0x3c>)
 1001f0c:	4809      	ldr	r0, [pc, #36]	; (1001f34 <onoff_start+0x40>)
 1001f0e:	f002 fa3e 	bl	100438e <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
 1001f12:	1e01      	subs	r1, r0, #0
 1001f14:	da05      	bge.n	1001f22 <onoff_start+0x2e>
		notify(mgr, err);
 1001f16:	4630      	mov	r0, r6
 1001f18:	462b      	mov	r3, r5
	}
}
 1001f1a:	b002      	add	sp, #8
 1001f1c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
 1001f20:	4718      	bx	r3
}
 1001f22:	b002      	add	sp, #8
 1001f24:	bd70      	pop	{r4, r5, r6, pc}
 1001f26:	bf00      	nop
 1001f28:	21000100 	.word	0x21000100
 1001f2c:	b6db6db7 	.word	0xb6db6db7
 1001f30:	010043ff 	.word	0x010043ff
 1001f34:	01004894 	.word	0x01004894

01001f38 <get_status>:
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
 1001f38:	b2c9      	uxtb	r1, r1
 1001f3a:	2901      	cmp	r1, #1
{
 1001f3c:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
 1001f3e:	d908      	bls.n	1001f52 <get_status+0x1a>
 1001f40:	4908      	ldr	r1, [pc, #32]	; (1001f64 <get_status+0x2c>)
 1001f42:	4809      	ldr	r0, [pc, #36]	; (1001f68 <get_status+0x30>)
 1001f44:	227a      	movs	r2, #122	; 0x7a
 1001f46:	f002 f964 	bl	1004212 <assert_print>
 1001f4a:	217a      	movs	r1, #122	; 0x7a
 1001f4c:	4805      	ldr	r0, [pc, #20]	; (1001f64 <get_status+0x2c>)
 1001f4e:	f002 f959 	bl	1004204 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
 1001f52:	220c      	movs	r2, #12
 1001f54:	6903      	ldr	r3, [r0, #16]
 1001f56:	fb01 3302 	mla	r3, r1, r2, r3
 1001f5a:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 1001f5c:	f000 0007 	and.w	r0, r0, #7
 1001f60:	bd08      	pop	{r3, pc}
 1001f62:	bf00      	nop
 1001f64:	010053ff 	.word	0x010053ff
 1001f68:	01004d78 	.word	0x01004d78

01001f6c <stop>:
{
 1001f6c:	b570      	push	{r4, r5, r6, lr}
 1001f6e:	b2c9      	uxtb	r1, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
 1001f70:	2901      	cmp	r1, #1
	struct nrf_clock_control_data *data = dev->data;
 1001f72:	6903      	ldr	r3, [r0, #16]
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
 1001f74:	d90a      	bls.n	1001f8c <stop+0x20>
 1001f76:	4918      	ldr	r1, [pc, #96]	; (1001fd8 <stop+0x6c>)
 1001f78:	4818      	ldr	r0, [pc, #96]	; (1001fdc <stop+0x70>)
 1001f7a:	f240 125d 	movw	r2, #349	; 0x15d
 1001f7e:	f002 f948 	bl	1004212 <assert_print>
 1001f82:	f240 115d 	movw	r1, #349	; 0x15d
 1001f86:	4814      	ldr	r0, [pc, #80]	; (1001fd8 <stop+0x6c>)
 1001f88:	f002 f93c 	bl	1004204 <assert_post_action>
	__asm__ volatile(
 1001f8c:	f04f 0420 	mov.w	r4, #32
 1001f90:	f3ef 8511 	mrs	r5, BASEPRI
 1001f94:	f384 8812 	msr	BASEPRI_MAX, r4
 1001f98:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
 1001f9c:	260c      	movs	r6, #12
 1001f9e:	fb06 3401 	mla	r4, r6, r1, r3
 1001fa2:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
 1001fa4:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
 1001fa8:	d008      	beq.n	1001fbc <stop+0x50>
 1001faa:	42a2      	cmp	r2, r4
 1001fac:	d006      	beq.n	1001fbc <stop+0x50>
	__asm__ volatile(
 1001fae:	f385 8811 	msr	BASEPRI, r5
 1001fb2:	f3bf 8f6f 	isb	sy
		err = -EPERM;
 1001fb6:	f04f 30ff 	mov.w	r0, #4294967295
}
 1001fba:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
 1001fbc:	2201      	movs	r2, #1
 1001fbe:	4371      	muls	r1, r6
 1001fc0:	440b      	add	r3, r1
 1001fc2:	641a      	str	r2, [r3, #64]	; 0x40
 1001fc4:	f385 8811 	msr	BASEPRI, r5
 1001fc8:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
 1001fcc:	6843      	ldr	r3, [r0, #4]
 1001fce:	440b      	add	r3, r1
 1001fd0:	685b      	ldr	r3, [r3, #4]
 1001fd2:	4798      	blx	r3
	return 0;
 1001fd4:	2000      	movs	r0, #0
 1001fd6:	e7f0      	b.n	1001fba <stop+0x4e>
 1001fd8:	010053ff 	.word	0x010053ff
 1001fdc:	01004d78 	.word	0x01004d78

01001fe0 <onoff_stop>:
	size_t offset = (size_t)(mgr - data->mgr);
 1001fe0:	4b08      	ldr	r3, [pc, #32]	; (1002004 <onoff_stop+0x24>)
{
 1001fe2:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
 1001fe4:	1ac3      	subs	r3, r0, r3
{
 1001fe6:	460d      	mov	r5, r1
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
 1001fe8:	4907      	ldr	r1, [pc, #28]	; (1002008 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
 1001fea:	109b      	asrs	r3, r3, #2
{
 1001fec:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
 1001fee:	4359      	muls	r1, r3
 1001ff0:	2240      	movs	r2, #64	; 0x40
 1001ff2:	4806      	ldr	r0, [pc, #24]	; (100200c <onoff_stop+0x2c>)
 1001ff4:	f7ff ffba 	bl	1001f6c <stop>
	notify(mgr, res);
 1001ff8:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
 1001ffa:	4601      	mov	r1, r0
	notify(mgr, res);
 1001ffc:	4620      	mov	r0, r4
}
 1001ffe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
 1002002:	4718      	bx	r3
 1002004:	21000100 	.word	0x21000100
 1002008:	b6db6db7 	.word	0xb6db6db7
 100200c:	01004894 	.word	0x01004894

01002010 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
 1002010:	b570      	push	{r4, r5, r6, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
 1002012:	2200      	movs	r2, #0
 1002014:	2101      	movs	r1, #1
{
 1002016:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
 1002018:	2005      	movs	r0, #5
 100201a:	f7ff fc39 	bl	1001890 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
 100201e:	480f      	ldr	r0, [pc, #60]	; (100205c <clk_init+0x4c>)
 1002020:	f001 fa2e 	bl	1003480 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
 1002024:	4b0e      	ldr	r3, [pc, #56]	; (1002060 <clk_init+0x50>)
 1002026:	4298      	cmp	r0, r3
 1002028:	d115      	bne.n	1002056 <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
 100202a:	f001 fa4b 	bl	10034c4 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
 100202e:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
 1002030:	490c      	ldr	r1, [pc, #48]	; (1002064 <clk_init+0x54>)
 1002032:	4630      	mov	r0, r6
 1002034:	f002 f865 	bl	1004102 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
 1002038:	2800      	cmp	r0, #0
 100203a:	db0b      	blt.n	1002054 <clk_init+0x44>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
 100203c:	2501      	movs	r5, #1
 100203e:	6435      	str	r5, [r6, #64]	; 0x40
	struct nrf_clock_control_data *data = dev->data;
 1002040:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
 1002042:	4908      	ldr	r1, [pc, #32]	; (1002064 <clk_init+0x54>)
 1002044:	f104 001c 	add.w	r0, r4, #28
 1002048:	f002 f85b 	bl	1004102 <onoff_manager_init>
		if (err < 0) {
 100204c:	2800      	cmp	r0, #0
 100204e:	db01      	blt.n	1002054 <clk_init+0x44>
	}

	return 0;
 1002050:	2000      	movs	r0, #0
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
 1002052:	64e5      	str	r5, [r4, #76]	; 0x4c
}
 1002054:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
 1002056:	f06f 0004 	mvn.w	r0, #4
 100205a:	e7fb      	b.n	1002054 <clk_init+0x44>
 100205c:	0100209d 	.word	0x0100209d
 1002060:	0bad0000 	.word	0x0bad0000
 1002064:	01004a9c 	.word	0x01004a9c

01002068 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
 1002068:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
 100206a:	230c      	movs	r3, #12
	sub_data->cb = NULL;
 100206c:	2200      	movs	r2, #0
	clock_control_cb_t callback = sub_data->cb;
 100206e:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
 1002070:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
 1002072:	4808      	ldr	r0, [pc, #32]	; (1002094 <clkstarted_handle.constprop.0+0x2c>)
 1002074:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
 1002076:	3340      	adds	r3, #64	; 0x40
 1002078:	4418      	add	r0, r3
	void *user_data = sub_data->user_data;
 100207a:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
 100207e:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
 1002080:	f002 f972 	bl	1004368 <set_on_state>
	if (callback) {
 1002084:	b12d      	cbz	r5, 1002092 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
 1002086:	4632      	mov	r2, r6
 1002088:	462b      	mov	r3, r5
}
 100208a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
 100208e:	4802      	ldr	r0, [pc, #8]	; (1002098 <clkstarted_handle.constprop.0+0x30>)
 1002090:	4718      	bx	r3
}
 1002092:	bd70      	pop	{r4, r5, r6, pc}
 1002094:	21000100 	.word	0x21000100
 1002098:	01004894 	.word	0x01004894

0100209c <clock_event_handler>:
	switch (event) {
 100209c:	2801      	cmp	r0, #1
{
 100209e:	b508      	push	{r3, lr}
	switch (event) {
 10020a0:	d006      	beq.n	10020b0 <clock_event_handler+0x14>
 10020a2:	2803      	cmp	r0, #3
 10020a4:	d008      	beq.n	10020b8 <clock_event_handler+0x1c>
 10020a6:	b990      	cbnz	r0, 10020ce <clock_event_handler+0x32>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
 10020a8:	4b0e      	ldr	r3, [pc, #56]	; (10020e4 <clock_event_handler+0x48>)
 10020aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 10020ac:	075b      	lsls	r3, r3, #29
 10020ae:	d117      	bne.n	10020e0 <clock_event_handler+0x44>
}
 10020b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
 10020b4:	f7ff bfd8 	b.w	1002068 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
 10020b8:	490b      	ldr	r1, [pc, #44]	; (10020e8 <clock_event_handler+0x4c>)
 10020ba:	f240 226e 	movw	r2, #622	; 0x26e
 10020be:	480b      	ldr	r0, [pc, #44]	; (10020ec <clock_event_handler+0x50>)
 10020c0:	f002 f8a7 	bl	1004212 <assert_print>
 10020c4:	f240 216e 	movw	r1, #622	; 0x26e
		__ASSERT_NO_MSG(0);
 10020c8:	4807      	ldr	r0, [pc, #28]	; (10020e8 <clock_event_handler+0x4c>)
 10020ca:	f002 f89b 	bl	1004204 <assert_post_action>
 10020ce:	4906      	ldr	r1, [pc, #24]	; (10020e8 <clock_event_handler+0x4c>)
 10020d0:	f240 2272 	movw	r2, #626	; 0x272
 10020d4:	4805      	ldr	r0, [pc, #20]	; (10020ec <clock_event_handler+0x50>)
 10020d6:	f002 f89c 	bl	1004212 <assert_print>
 10020da:	f240 2172 	movw	r1, #626	; 0x272
 10020de:	e7f3      	b.n	10020c8 <clock_event_handler+0x2c>
}
 10020e0:	bd08      	pop	{r3, pc}
 10020e2:	bf00      	nop
 10020e4:	21000100 	.word	0x21000100
 10020e8:	010053ff 	.word	0x010053ff
 10020ec:	01004d78 	.word	0x01004d78

010020f0 <generic_hfclk_start>:
{
 10020f0:	b508      	push	{r3, lr}
	__asm__ volatile(
 10020f2:	f04f 0320 	mov.w	r3, #32
 10020f6:	f3ef 8111 	mrs	r1, BASEPRI
 10020fa:	f383 8812 	msr	BASEPRI_MAX, r3
 10020fe:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
 1002102:	4a11      	ldr	r2, [pc, #68]	; (1002148 <generic_hfclk_start+0x58>)
 1002104:	6813      	ldr	r3, [r2, #0]
 1002106:	f043 0002 	orr.w	r0, r3, #2
 100210a:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
 100210c:	07da      	lsls	r2, r3, #31
 100210e:	d408      	bmi.n	1002122 <generic_hfclk_start+0x32>
	__asm__ volatile(
 1002110:	f381 8811 	msr	BASEPRI, r1
 1002114:	f3bf 8f6f 	isb	sy
}
 1002118:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
 100211c:	2001      	movs	r0, #1
 100211e:	f001 b9f7 	b.w	1003510 <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
 1002122:	4b0a      	ldr	r3, [pc, #40]	; (100214c <generic_hfclk_start+0x5c>)
 1002124:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
 1002128:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
 100212c:	07d3      	lsls	r3, r2, #31
 100212e:	d5ef      	bpl.n	1002110 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
 1002130:	4807      	ldr	r0, [pc, #28]	; (1002150 <generic_hfclk_start+0x60>)
 1002132:	f002 f919 	bl	1004368 <set_on_state>
 1002136:	f381 8811 	msr	BASEPRI, r1
 100213a:	f3bf 8f6f 	isb	sy
}
 100213e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
 1002142:	2000      	movs	r0, #0
 1002144:	f7ff bf90 	b.w	1002068 <clkstarted_handle.constprop.0>
 1002148:	21000150 	.word	0x21000150
 100214c:	41005000 	.word	0x41005000
 1002150:	21000140 	.word	0x21000140

01002154 <generic_hfclk_stop>:
{
 1002154:	b510      	push	{r4, lr}
	__asm__ volatile(
 1002156:	f04f 0320 	mov.w	r3, #32
 100215a:	f3ef 8411 	mrs	r4, BASEPRI
 100215e:	f383 8812 	msr	BASEPRI_MAX, r3
 1002162:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
 1002166:	4a07      	ldr	r2, [pc, #28]	; (1002184 <generic_hfclk_stop+0x30>)
 1002168:	6813      	ldr	r3, [r2, #0]
 100216a:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
 100216e:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
 1002170:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
 1002172:	d402      	bmi.n	100217a <generic_hfclk_stop+0x26>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
 1002174:	2001      	movs	r0, #1
 1002176:	f001 fa27 	bl	10035c8 <nrfx_clock_stop>
	__asm__ volatile(
 100217a:	f384 8811 	msr	BASEPRI, r4
 100217e:	f3bf 8f6f 	isb	sy
}
 1002182:	bd10      	pop	{r4, pc}
 1002184:	21000150 	.word	0x21000150

01002188 <z_nrf_clock_control_lf_on>:
{
 1002188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 100218c:	2201      	movs	r2, #1
 100218e:	4606      	mov	r6, r0
 1002190:	493e      	ldr	r1, [pc, #248]	; (100228c <z_nrf_clock_control_lf_on+0x104>)
 1002192:	e8d1 3fef 	ldaex	r3, [r1]
 1002196:	e8c1 2fe0 	stlex	r0, r2, [r1]
 100219a:	2800      	cmp	r0, #0
 100219c:	d1f9      	bne.n	1002192 <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
 100219e:	b99b      	cbnz	r3, 10021c8 <z_nrf_clock_control_lf_on+0x40>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
 10021a0:	493b      	ldr	r1, [pc, #236]	; (1002290 <z_nrf_clock_control_lf_on+0x108>)
		err = onoff_request(mgr, &cli);
 10021a2:	483c      	ldr	r0, [pc, #240]	; (1002294 <z_nrf_clock_control_lf_on+0x10c>)
 10021a4:	604b      	str	r3, [r1, #4]
 10021a6:	60cb      	str	r3, [r1, #12]
 10021a8:	608a      	str	r2, [r1, #8]
 10021aa:	f7fe fd85 	bl	1000cb8 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
 10021ae:	2800      	cmp	r0, #0
 10021b0:	da0a      	bge.n	10021c8 <z_nrf_clock_control_lf_on+0x40>
 10021b2:	4939      	ldr	r1, [pc, #228]	; (1002298 <z_nrf_clock_control_lf_on+0x110>)
 10021b4:	f44f 720c 	mov.w	r2, #560	; 0x230
 10021b8:	4838      	ldr	r0, [pc, #224]	; (100229c <z_nrf_clock_control_lf_on+0x114>)
 10021ba:	f002 f82a 	bl	1004212 <assert_print>
 10021be:	f44f 710c 	mov.w	r1, #560	; 0x230
		__ASSERT_NO_MSG(false);
 10021c2:	4835      	ldr	r0, [pc, #212]	; (1002298 <z_nrf_clock_control_lf_on+0x110>)
 10021c4:	f002 f81e 	bl	1004204 <assert_post_action>
	switch (start_mode) {
 10021c8:	b36e      	cbz	r6, 1002226 <z_nrf_clock_control_lf_on+0x9e>
 10021ca:	1e73      	subs	r3, r6, #1
 10021cc:	2b01      	cmp	r3, #1
 10021ce:	d853      	bhi.n	1002278 <z_nrf_clock_control_lf_on+0xf0>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
 10021d0:	2e01      	cmp	r6, #1
 10021d2:	d106      	bne.n	10021e2 <z_nrf_clock_control_lf_on+0x5a>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
 10021d4:	4b32      	ldr	r3, [pc, #200]	; (10022a0 <z_nrf_clock_control_lf_on+0x118>)
 10021d6:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
 10021da:	f003 0303 	and.w	r3, r3, #3
 10021de:	2b02      	cmp	r3, #2
 10021e0:	d021      	beq.n	1002226 <z_nrf_clock_control_lf_on+0x9e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
 10021e2:	f002 fb2b 	bl	100483c <k_is_in_isr>
 10021e6:	4605      	mov	r5, r0
 10021e8:	b9f8      	cbnz	r0, 100222a <z_nrf_clock_control_lf_on+0xa2>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
 10021ea:	4b2e      	ldr	r3, [pc, #184]	; (10022a4 <z_nrf_clock_control_lf_on+0x11c>)
 10021ec:	781b      	ldrb	r3, [r3, #0]
 10021ee:	b1e3      	cbz	r3, 100222a <z_nrf_clock_control_lf_on+0xa2>
    p_reg->INTENCLR = mask;
 10021f0:	2202      	movs	r2, #2
	int key = isr_mode ? irq_lock() : 0;
 10021f2:	4607      	mov	r7, r0
 10021f4:	4b2a      	ldr	r3, [pc, #168]	; (10022a0 <z_nrf_clock_control_lf_on+0x118>)
 10021f6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 10021fa:	f04f 0800 	mov.w	r8, #0
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
 10021fe:	4c28      	ldr	r4, [pc, #160]	; (10022a0 <z_nrf_clock_control_lf_on+0x118>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1002200:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 10022a8 <z_nrf_clock_control_lf_on+0x120>
 1002204:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
 1002208:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
 100220c:	03d2      	lsls	r2, r2, #15
 100220e:	d516      	bpl.n	100223e <z_nrf_clock_control_lf_on+0xb6>
	while (!(nrfx_clock_is_running(d, (void *)&type)
 1002210:	f003 0303 	and.w	r3, r3, #3
 1002214:	2b02      	cmp	r3, #2
 1002216:	d001      	beq.n	100221c <z_nrf_clock_control_lf_on+0x94>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
 1002218:	2e01      	cmp	r6, #1
 100221a:	d110      	bne.n	100223e <z_nrf_clock_control_lf_on+0xb6>
	if (isr_mode) {
 100221c:	b33d      	cbz	r5, 100226e <z_nrf_clock_control_lf_on+0xe6>
 100221e:	f387 8811 	msr	BASEPRI, r7
 1002222:	f3bf 8f6f 	isb	sy
}
 1002226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm__ volatile(
 100222a:	f04f 0320 	mov.w	r3, #32
 100222e:	f3ef 8711 	mrs	r7, BASEPRI
 1002232:	f383 8812 	msr	BASEPRI_MAX, r3
 1002236:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
 100223a:	2501      	movs	r5, #1
 100223c:	e7dd      	b.n	10021fa <z_nrf_clock_control_lf_on+0x72>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
 100223e:	4638      	mov	r0, r7
 1002240:	f7ff fac6 	bl	10017d0 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
 1002244:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
 1002248:	b2db      	uxtb	r3, r3
 100224a:	2b01      	cmp	r3, #1
 100224c:	d1da      	bne.n	1002204 <z_nrf_clock_control_lf_on+0x7c>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
 100224e:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
 1002252:	2a00      	cmp	r2, #0
 1002254:	d0d6      	beq.n	1002204 <z_nrf_clock_control_lf_on+0x7c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 1002256:	f8c4 8104 	str.w	r8, [r4, #260]	; 0x104
 100225a:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
 100225e:	2202      	movs	r2, #2
 1002260:	f8c4 2518 	str.w	r2, [r4, #1304]	; 0x518
 1002264:	2220      	movs	r2, #32
 1002266:	f8c9 2180 	str.w	r2, [r9, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 100226a:	60a3      	str	r3, [r4, #8]
}
 100226c:	e7ca      	b.n	1002204 <z_nrf_clock_control_lf_on+0x7c>
    p_reg->INTENSET = mask;
 100226e:	2202      	movs	r2, #2
 1002270:	4b0b      	ldr	r3, [pc, #44]	; (10022a0 <z_nrf_clock_control_lf_on+0x118>)
 1002272:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
 1002276:	e7d6      	b.n	1002226 <z_nrf_clock_control_lf_on+0x9e>
		__ASSERT_NO_MSG(false);
 1002278:	4907      	ldr	r1, [pc, #28]	; (1002298 <z_nrf_clock_control_lf_on+0x110>)
 100227a:	f240 2242 	movw	r2, #578	; 0x242
 100227e:	4807      	ldr	r0, [pc, #28]	; (100229c <z_nrf_clock_control_lf_on+0x114>)
 1002280:	f001 ffc7 	bl	1004212 <assert_print>
 1002284:	f240 2142 	movw	r1, #578	; 0x242
 1002288:	e79b      	b.n	10021c2 <z_nrf_clock_control_lf_on+0x3a>
 100228a:	bf00      	nop
 100228c:	210000fc 	.word	0x210000fc
 1002290:	210000ec 	.word	0x210000ec
 1002294:	2100011c 	.word	0x2100011c
 1002298:	010053ff 	.word	0x010053ff
 100229c:	01004d78 	.word	0x01004d78
 10022a0:	41005000 	.word	0x41005000
 10022a4:	2100017c 	.word	0x2100017c
 10022a8:	e000e100 	.word	0xe000e100

010022ac <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(void)
{
 10022ac:	b508      	push	{r3, lr}
 10022ae:	4807      	ldr	r0, [pc, #28]	; (10022cc <uart_console_init+0x20>)
 10022b0:	f002 fab5 	bl	100481e <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
 10022b4:	b138      	cbz	r0, 10022c6 <uart_console_init+0x1a>
	__stdout_hook_install(console_out);
 10022b6:	4806      	ldr	r0, [pc, #24]	; (10022d0 <uart_console_init+0x24>)
 10022b8:	f7ff fe16 	bl	1001ee8 <__stdout_hook_install>
	__printk_hook_install(console_out);
 10022bc:	4804      	ldr	r0, [pc, #16]	; (10022d0 <uart_console_init+0x24>)
 10022be:	f7fe fb69 	bl	1000994 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
 10022c2:	2000      	movs	r0, #0
}
 10022c4:	bd08      	pop	{r3, pc}
		return -ENODEV;
 10022c6:	f06f 0012 	mvn.w	r0, #18
 10022ca:	e7fb      	b.n	10022c4 <uart_console_init+0x18>
 10022cc:	010048ac 	.word	0x010048ac
 10022d0:	010022d5 	.word	0x010022d5

010022d4 <console_out>:
	if ('\n' == c) {
 10022d4:	280a      	cmp	r0, #10
{
 10022d6:	b538      	push	{r3, r4, r5, lr}
 10022d8:	4604      	mov	r4, r0
 10022da:	4d07      	ldr	r5, [pc, #28]	; (10022f8 <console_out+0x24>)
	if ('\n' == c) {
 10022dc:	d104      	bne.n	10022e8 <console_out+0x14>
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
 10022de:	68ab      	ldr	r3, [r5, #8]
 10022e0:	210d      	movs	r1, #13
 10022e2:	4628      	mov	r0, r5
 10022e4:	685b      	ldr	r3, [r3, #4]
 10022e6:	4798      	blx	r3
 10022e8:	68ab      	ldr	r3, [r5, #8]
 10022ea:	4803      	ldr	r0, [pc, #12]	; (10022f8 <console_out+0x24>)
 10022ec:	685b      	ldr	r3, [r3, #4]
 10022ee:	b2e1      	uxtb	r1, r4
 10022f0:	4798      	blx	r3
}
 10022f2:	4620      	mov	r0, r4
 10022f4:	bd38      	pop	{r3, r4, r5, pc}
 10022f6:	bf00      	nop
 10022f8:	010048ac 	.word	0x010048ac

010022fc <flash_nrf_pages_layout>:

static void flash_nrf_pages_layout(const struct device *dev,
				     const struct flash_pages_layout **layout,
				     size_t *layout_size)
{
	*layout = &dev_layout;
 10022fc:	4b02      	ldr	r3, [pc, #8]	; (1002308 <flash_nrf_pages_layout+0xc>)
 10022fe:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
 1002300:	2301      	movs	r3, #1
 1002302:	6013      	str	r3, [r2, #0]
}
 1002304:	4770      	bx	lr
 1002306:	bf00      	nop
 1002308:	21000154 	.word	0x21000154

0100230c <flash_nrf_get_parameters>:
flash_nrf_get_parameters(const struct device *dev)
{
	ARG_UNUSED(dev);

	return &flash_nrf_parameters;
}
 100230c:	4800      	ldr	r0, [pc, #0]	; (1002310 <flash_nrf_get_parameters+0x4>)
 100230e:	4770      	bx	lr
 1002310:	01004af0 	.word	0x01004af0

01002314 <nrf_flash_init>:
	.page_layout = flash_nrf_pages_layout,
#endif
};

static int nrf_flash_init(const struct device *dev)
{
 1002314:	b510      	push	{r4, lr}
#ifndef CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE
	nrf_flash_sync_init();
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

#if defined(CONFIG_FLASH_PAGE_LAYOUT)
	dev_layout.pages_count = nrfx_nvmc_flash_page_count_get();
 1002316:	f002 fa7f 	bl	1004818 <nrfx_nvmc_flash_page_count_get>
 100231a:	4c03      	ldr	r4, [pc, #12]	; (1002328 <nrf_flash_init+0x14>)
 100231c:	6020      	str	r0, [r4, #0]
	dev_layout.pages_size = nrfx_nvmc_flash_page_size_get();
 100231e:	f002 fa78 	bl	1004812 <nrfx_nvmc_flash_page_size_get>
 1002322:	6060      	str	r0, [r4, #4]
#endif

	return 0;
}
 1002324:	2000      	movs	r0, #0
 1002326:	bd10      	pop	{r4, pc}
 1002328:	21000154 	.word	0x21000154

0100232c <flash_nrf_erase>:
{
 100232c:	b570      	push	{r4, r5, r6, lr}
 100232e:	460c      	mov	r4, r1
 1002330:	4615      	mov	r5, r2
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
 1002332:	f002 fa6e 	bl	1004812 <nrfx_nvmc_flash_page_size_get>
	if (is_regular_addr_valid(addr, size)) {
 1002336:	4629      	mov	r1, r5
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
 1002338:	4606      	mov	r6, r0
	if (is_regular_addr_valid(addr, size)) {
 100233a:	4620      	mov	r0, r4
 100233c:	f002 f871 	bl	1004422 <is_regular_addr_valid>
 1002340:	b310      	cbz	r0, 1002388 <flash_nrf_erase+0x5c>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
 1002342:	fbb4 f3f6 	udiv	r3, r4, r6
 1002346:	fb06 4313 	mls	r3, r6, r3, r4
 100234a:	b923      	cbnz	r3, 1002356 <flash_nrf_erase+0x2a>
 100234c:	fbb5 f3f6 	udiv	r3, r5, r6
 1002350:	fb06 5313 	mls	r3, r6, r3, r5
 1002354:	b143      	cbz	r3, 1002368 <flash_nrf_erase+0x3c>
			LOG_ERR("unaligned address: 0x%08lx:%zu",
 1002356:	462b      	mov	r3, r5
 1002358:	4622      	mov	r2, r4
 100235a:	2145      	movs	r1, #69	; 0x45
 100235c:	480d      	ldr	r0, [pc, #52]	; (1002394 <flash_nrf_erase+0x68>)
		LOG_ERR("invalid address: 0x%08lx:%zu",
 100235e:	f001 ff66 	bl	100422e <z_log_minimal_printk>
			return -EINVAL;
 1002362:	f06f 0015 	mvn.w	r0, #21
 1002366:	e002      	b.n	100236e <flash_nrf_erase+0x42>
		if (!n_pages) {
 1002368:	42ae      	cmp	r6, r5
 100236a:	d901      	bls.n	1002370 <flash_nrf_erase+0x44>
			return 0;
 100236c:	2000      	movs	r0, #0
}
 100236e:	bd70      	pop	{r4, r5, r6, pc}

#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

static int erase_op(void *context)
{
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
 1002370:	f002 fa4f 	bl	1004812 <nrfx_nvmc_flash_page_size_get>
 1002374:	4606      	mov	r6, r0
		addr += DT_REG_ADDR(SOC_NV_FLASH_NODE);
 1002376:	f104 7480 	add.w	r4, r4, #16777216	; 0x1000000
		if (nrfx_nvmc_page_partial_erase_continue()) {
			e_ctx->len -= pg_size;
			e_ctx->flash_addr += pg_size;
		}
#else
		(void)nrfx_nvmc_page_erase(e_ctx->flash_addr);
 100237a:	4620      	mov	r0, r4
 100237c:	f001 f984 	bl	1003688 <nrfx_nvmc_page_erase>
			}

		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

	} while (e_ctx->len > 0);
 1002380:	1bad      	subs	r5, r5, r6
 1002382:	4434      	add	r4, r6
 1002384:	d1f9      	bne.n	100237a <flash_nrf_erase+0x4e>
 1002386:	e7f1      	b.n	100236c <flash_nrf_erase+0x40>
		LOG_ERR("invalid address: 0x%08lx:%zu",
 1002388:	462b      	mov	r3, r5
 100238a:	4622      	mov	r2, r4
 100238c:	2145      	movs	r1, #69	; 0x45
 100238e:	4802      	ldr	r0, [pc, #8]	; (1002398 <flash_nrf_erase+0x6c>)
 1002390:	e7e5      	b.n	100235e <flash_nrf_erase+0x32>
 1002392:	bf00      	nop
 1002394:	01005465 	.word	0x01005465
 1002398:	01005489 	.word	0x01005489

0100239c <flash_nrf_write>:
{
 100239c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100239e:	460c      	mov	r4, r1
	if (is_regular_addr_valid(addr, len)) {
 10023a0:	4619      	mov	r1, r3
 10023a2:	4620      	mov	r0, r4
{
 10023a4:	4616      	mov	r6, r2
 10023a6:	461d      	mov	r5, r3
	if (is_regular_addr_valid(addr, len)) {
 10023a8:	f002 f83b 	bl	1004422 <is_regular_addr_valid>
 10023ac:	b150      	cbz	r0, 10023c4 <flash_nrf_write+0x28>
		addr += DT_REG_ADDR(SOC_NV_FLASH_NODE);
 10023ae:	f104 7780 	add.w	r7, r4, #16777216	; 0x1000000
	if (!is_aligned_32(addr) || (len % sizeof(uint32_t))) {
 10023b2:	432c      	orrs	r4, r5
 10023b4:	f014 0403 	ands.w	r4, r4, #3
 10023b8:	d00d      	beq.n	10023d6 <flash_nrf_write+0x3a>
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
 10023ba:	462b      	mov	r3, r5
 10023bc:	463a      	mov	r2, r7
 10023be:	2145      	movs	r1, #69	; 0x45
 10023c0:	480e      	ldr	r0, [pc, #56]	; (10023fc <flash_nrf_write+0x60>)
 10023c2:	e003      	b.n	10023cc <flash_nrf_write+0x30>
		LOG_ERR("invalid address: 0x%08lx:%zu",
 10023c4:	462b      	mov	r3, r5
 10023c6:	4622      	mov	r2, r4
 10023c8:	2145      	movs	r1, #69	; 0x45
 10023ca:	480d      	ldr	r0, [pc, #52]	; (1002400 <flash_nrf_write+0x64>)
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
 10023cc:	f001 ff2f 	bl	100422e <z_log_minimal_printk>
		return -EINVAL;
 10023d0:	f06f 0015 	mvn.w	r0, #21
}
 10023d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!len) {
 10023d6:	b14d      	cbz	r5, 10023ec <flash_nrf_write+0x50>
		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */
	}
#endif /* CONFIG_SOC_FLASH_NRF_EMULATE_ONE_BYTE_WRITE_ACCESS */
	/* Write all the 4-byte aligned data */
	while (w_ctx->len >= sizeof(uint32_t)) {
 10023d8:	192b      	adds	r3, r5, r4
 10023da:	2b03      	cmp	r3, #3
 10023dc:	eba7 0004 	sub.w	r0, r7, r4
 10023e0:	d806      	bhi.n	10023f0 <flash_nrf_write+0x54>
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
 10023e2:	4a08      	ldr	r2, [pc, #32]	; (1002404 <flash_nrf_write+0x68>)
 10023e4:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
	while (!nrfx_nvmc_write_done_check()) {
 10023e8:	07db      	lsls	r3, r3, #31
 10023ea:	d5fb      	bpl.n	10023e4 <flash_nrf_write+0x48>
	return ret;
 10023ec:	2000      	movs	r0, #0
 10023ee:	e7f1      	b.n	10023d4 <flash_nrf_write+0x38>
		if (SUSPEND_POFWARN()) {
			return -ECANCELED;
		}

		nrfx_nvmc_word_write(w_ctx->flash_addr,
				     UNALIGNED_GET((uint32_t *)w_ctx->data_addr));
 10023f0:	1b33      	subs	r3, r6, r4
		nrfx_nvmc_word_write(w_ctx->flash_addr,
 10023f2:	6819      	ldr	r1, [r3, #0]
 10023f4:	f001 f978 	bl	10036e8 <nrfx_nvmc_word_write>
	w_ctx->len -= shift;
 10023f8:	3c04      	subs	r4, #4
}
 10023fa:	e7ed      	b.n	10023d8 <flash_nrf_write+0x3c>
 10023fc:	010054ab 	.word	0x010054ab
 1002400:	01005489 	.word	0x01005489
 1002404:	41080000 	.word	0x41080000

01002408 <flash_nrf_read>:
{
 1002408:	b570      	push	{r4, r5, r6, lr}
 100240a:	460d      	mov	r5, r1
	if (is_regular_addr_valid(addr, len)) {
 100240c:	4619      	mov	r1, r3
 100240e:	4628      	mov	r0, r5
{
 1002410:	4616      	mov	r6, r2
 1002412:	461c      	mov	r4, r3
	if (is_regular_addr_valid(addr, len)) {
 1002414:	f002 f805 	bl	1004422 <is_regular_addr_valid>
 1002418:	b140      	cbz	r0, 100242c <flash_nrf_read+0x24>
	if (!len) {
 100241a:	b12c      	cbz	r4, 1002428 <flash_nrf_read+0x20>
	memcpy(data, (void *)addr, len);
 100241c:	4622      	mov	r2, r4
 100241e:	4630      	mov	r0, r6
 1002420:	f105 7180 	add.w	r1, r5, #16777216	; 0x1000000
 1002424:	f001 ff89 	bl	100433a <memcpy>
		return 0;
 1002428:	2000      	movs	r0, #0
 100242a:	e007      	b.n	100243c <flash_nrf_read+0x34>
		LOG_ERR("invalid address: 0x%08lx:%zu",
 100242c:	4804      	ldr	r0, [pc, #16]	; (1002440 <flash_nrf_read+0x38>)
 100242e:	4623      	mov	r3, r4
 1002430:	462a      	mov	r2, r5
 1002432:	2145      	movs	r1, #69	; 0x45
 1002434:	f001 fefb 	bl	100422e <z_log_minimal_printk>
 1002438:	f06f 0015 	mvn.w	r0, #21
}
 100243c:	bd70      	pop	{r4, r5, r6, pc}
 100243e:	bf00      	nop
 1002440:	01005489 	.word	0x01005489

01002444 <nrf_gpio_pin_port_decode>:
 *                      that is relative to the port.
 *
 * @return Pointer to port register set.
 */
NRF_STATIC_INLINE NRF_GPIO_Type * nrf_gpio_pin_port_decode(uint32_t * p_pin)
{
 1002444:	b508      	push	{r3, lr}
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
 1002446:	6803      	ldr	r3, [r0, #0]
NRF_STATIC_INLINE bool nrf_gpio_pin_present_check(uint32_t pin_number)
{
    uint32_t port = pin_number >> 5;
    uint32_t mask = 0;

    switch (port)
 1002448:	095a      	lsrs	r2, r3, #5
 100244a:	d00c      	beq.n	1002466 <nrf_gpio_pin_port_decode+0x22>
 100244c:	2a01      	cmp	r2, #1
 100244e:	d012      	beq.n	1002476 <nrf_gpio_pin_port_decode+0x32>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
 1002450:	490e      	ldr	r1, [pc, #56]	; (100248c <nrf_gpio_pin_port_decode+0x48>)
 1002452:	480f      	ldr	r0, [pc, #60]	; (1002490 <nrf_gpio_pin_port_decode+0x4c>)
 1002454:	f240 2247 	movw	r2, #583	; 0x247
 1002458:	f001 fedb 	bl	1004212 <assert_print>
 100245c:	f240 2147 	movw	r1, #583	; 0x247
 1002460:	480a      	ldr	r0, [pc, #40]	; (100248c <nrf_gpio_pin_port_decode+0x48>)
 1002462:	f001 fecf 	bl	1004204 <assert_post_action>
#endif
    }

    pin_number &= 0x1F;

    return (mask & (1UL << pin_number)) ? true : false;
 1002466:	f04f 32ff 	mov.w	r2, #4294967295
 100246a:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
 100246e:	07d9      	lsls	r1, r3, #31
 1002470:	d5ee      	bpl.n	1002450 <nrf_gpio_pin_port_decode+0xc>
        case 0: return NRF_P0;
 1002472:	4808      	ldr	r0, [pc, #32]	; (1002494 <nrf_gpio_pin_port_decode+0x50>)
 1002474:	e008      	b.n	1002488 <nrf_gpio_pin_port_decode+0x44>
    return (mask & (1UL << pin_number)) ? true : false;
 1002476:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
 100247a:	f003 031f 	and.w	r3, r3, #31
    return (mask & (1UL << pin_number)) ? true : false;
 100247e:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
 1002480:	07d2      	lsls	r2, r2, #31
 1002482:	d5e5      	bpl.n	1002450 <nrf_gpio_pin_port_decode+0xc>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
 1002484:	6003      	str	r3, [r0, #0]
        case 1: return NRF_P1;
 1002486:	4804      	ldr	r0, [pc, #16]	; (1002498 <nrf_gpio_pin_port_decode+0x54>)
}
 1002488:	bd08      	pop	{r3, pc}
 100248a:	bf00      	nop
 100248c:	010054f2 	.word	0x010054f2
 1002490:	01004d78 	.word	0x01004d78
 1002494:	418c0500 	.word	0x418c0500
 1002498:	418c0800 	.word	0x418c0800

0100249c <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
 100249c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100249e:	4604      	mov	r4, r0
 10024a0:	460d      	mov	r5, r1
	struct uarte_nrfx_data *data = dev->data;
 10024a2:	6907      	ldr	r7, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
 10024a4:	f002 f9ca 	bl	100483c <k_is_in_isr>
 10024a8:	b990      	cbnz	r0, 10024d0 <uarte_nrfx_poll_out+0x34>
	return !z_sys_post_kernel;
 10024aa:	4b2c      	ldr	r3, [pc, #176]	; (100255c <uarte_nrfx_poll_out+0xc0>)
 10024ac:	781b      	ldrb	r3, [r3, #0]
 10024ae:	b17b      	cbz	r3, 10024d0 <uarte_nrfx_poll_out+0x34>
{
 10024b0:	2664      	movs	r6, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
 10024b2:	6860      	ldr	r0, [r4, #4]
 10024b4:	f002 f8bc 	bl	1004630 <is_tx_ready.isra.0>
 10024b8:	b9e0      	cbnz	r0, 10024f4 <uarte_nrfx_poll_out+0x58>
 10024ba:	2001      	movs	r0, #1
 10024bc:	f002 f990 	bl	10047e0 <nrfx_busy_wait>
 10024c0:	3e01      	subs	r6, #1
 10024c2:	d1f6      	bne.n	10024b2 <uarte_nrfx_poll_out+0x16>
 10024c4:	e7f4      	b.n	10024b0 <uarte_nrfx_poll_out+0x14>
	__asm__ volatile(
 10024c6:	f386 8811 	msr	BASEPRI, r6
 10024ca:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
 10024ce:	e7ef      	b.n	10024b0 <uarte_nrfx_poll_out+0x14>
	__asm__ volatile(
 10024d0:	f04f 0320 	mov.w	r3, #32
 10024d4:	f3ef 8611 	mrs	r6, BASEPRI
 10024d8:	f383 8812 	msr	BASEPRI_MAX, r3
 10024dc:	f3bf 8f6f 	isb	sy
	unsigned int key;

	if (isr_mode) {
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
 10024e0:	6860      	ldr	r0, [r4, #4]
 10024e2:	4631      	mov	r1, r6
 10024e4:	f002 f8a4 	bl	1004630 <is_tx_ready.isra.0>
 10024e8:	b990      	cbnz	r0, 1002510 <uarte_nrfx_poll_out+0x74>
	__asm__ volatile(
 10024ea:	f386 8811 	msr	BASEPRI, r6
 10024ee:	f3bf 8f6f 	isb	sy
}
 10024f2:	e7ed      	b.n	10024d0 <uarte_nrfx_poll_out+0x34>
	__asm__ volatile(
 10024f4:	f04f 0320 	mov.w	r3, #32
 10024f8:	f3ef 8611 	mrs	r6, BASEPRI
 10024fc:	f383 8812 	msr	BASEPRI_MAX, r3
 1002500:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
 1002504:	6860      	ldr	r0, [r4, #4]
 1002506:	4631      	mov	r1, r6
 1002508:	f002 f892 	bl	1004630 <is_tx_ready.isra.0>
 100250c:	2800      	cmp	r0, #0
 100250e:	d0da      	beq.n	10024c6 <uarte_nrfx_poll_out+0x2a>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	*data->char_out = c;
 1002510:	693b      	ldr	r3, [r7, #16]
 1002512:	701d      	strb	r5, [r3, #0]
	const struct uarte_nrfx_config *config = dev->config;
 1002514:	6862      	ldr	r2, [r4, #4]

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
 1002516:	6938      	ldr	r0, [r7, #16]
	return config->uarte_regs;
 1002518:	6813      	ldr	r3, [r2, #0]
 100251a:	f8c3 0544 	str.w	r0, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
 100251e:	2001      	movs	r0, #1
 1002520:	f8c3 0548 	str.w	r0, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 1002524:	2000      	movs	r0, #0
 1002526:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
 100252a:	f8d3 5120 	ldr.w	r5, [r3, #288]	; 0x120
 100252e:	f8c3 0158 	str.w	r0, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
 1002532:	6852      	ldr	r2, [r2, #4]
 1002534:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 1002538:	06d2      	lsls	r2, r2, #27
 100253a:	d508      	bpl.n	100254e <uarte_nrfx_poll_out+0xb2>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
 100253c:	2008      	movs	r0, #8
	return config->uarte_regs;
 100253e:	6862      	ldr	r2, [r4, #4]
 1002540:	6812      	ldr	r2, [r2, #0]
 1002542:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    p_reg->INTENSET = mask;
 1002546:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 100254a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 100254e:	2201      	movs	r2, #1
 1002550:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
 1002552:	f381 8811 	msr	BASEPRI, r1
 1002556:	f3bf 8f6f 	isb	sy
	tx_start(dev, data->char_out, 1);

	irq_unlock(key);
}
 100255a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100255c:	2100017c 	.word	0x2100017c

01002560 <uarte_nrfx_configure>:
{
 1002560:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch (cfg->stop_bits) {
 1002562:	794b      	ldrb	r3, [r1, #5]
 1002564:	2b01      	cmp	r3, #1
 1002566:	d029      	beq.n	10025bc <uarte_nrfx_configure+0x5c>
 1002568:	2b03      	cmp	r3, #3
 100256a:	d124      	bne.n	10025b6 <uarte_nrfx_configure+0x56>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
 100256c:	2710      	movs	r7, #16
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
 100256e:	798b      	ldrb	r3, [r1, #6]
 1002570:	2b03      	cmp	r3, #3
 1002572:	d120      	bne.n	10025b6 <uarte_nrfx_configure+0x56>
	switch (cfg->flow_ctrl) {
 1002574:	79ce      	ldrb	r6, [r1, #7]
 1002576:	b10e      	cbz	r6, 100257c <uarte_nrfx_configure+0x1c>
 1002578:	2e01      	cmp	r6, #1
 100257a:	d11c      	bne.n	10025b6 <uarte_nrfx_configure+0x56>
	switch (cfg->parity) {
 100257c:	790a      	ldrb	r2, [r1, #4]
 100257e:	2a01      	cmp	r2, #1
 1002580:	d01e      	beq.n	10025c0 <uarte_nrfx_configure+0x60>
 1002582:	2a02      	cmp	r2, #2
 1002584:	d020      	beq.n	10025c8 <uarte_nrfx_configure+0x68>
 1002586:	b9b2      	cbnz	r2, 10025b6 <uarte_nrfx_configure+0x56>
 1002588:	4614      	mov	r4, r2
	if (baudrate_set(dev, cfg->baudrate) != 0) {
 100258a:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
 100258c:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
 100258e:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
 1002592:	f8d5 c000 	ldr.w	ip, [r5]
	switch (baudrate) {
 1002596:	d06e      	beq.n	1002676 <uarte_nrfx_configure+0x116>
 1002598:	d833      	bhi.n	1002602 <uarte_nrfx_configure+0xa2>
 100259a:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
 100259e:	d06d      	beq.n	100267c <uarte_nrfx_configure+0x11c>
 10025a0:	d81c      	bhi.n	10025dc <uarte_nrfx_configure+0x7c>
 10025a2:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 10025a6:	d06b      	beq.n	1002680 <uarte_nrfx_configure+0x120>
 10025a8:	d810      	bhi.n	10025cc <uarte_nrfx_configure+0x6c>
 10025aa:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 10025ae:	d06a      	beq.n	1002686 <uarte_nrfx_configure+0x126>
 10025b0:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 10025b4:	d06a      	beq.n	100268c <uarte_nrfx_configure+0x12c>
		return -ENOTSUP;
 10025b6:	f06f 0085 	mvn.w	r0, #133	; 0x85
 10025ba:	e05b      	b.n	1002674 <uarte_nrfx_configure+0x114>
	switch (cfg->stop_bits) {
 10025bc:	2700      	movs	r7, #0
 10025be:	e7d6      	b.n	100256e <uarte_nrfx_configure+0xe>
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
 10025c0:	f44f 7480 	mov.w	r4, #256	; 0x100
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
 10025c4:	220e      	movs	r2, #14
 10025c6:	e7e0      	b.n	100258a <uarte_nrfx_configure+0x2a>
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
 10025c8:	2400      	movs	r4, #0
 10025ca:	e7fb      	b.n	10025c4 <uarte_nrfx_configure+0x64>
	switch (baudrate) {
 10025cc:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
 10025d0:	d05f      	beq.n	1002692 <uarte_nrfx_configure+0x132>
 10025d2:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
 10025d6:	d1ee      	bne.n	10025b6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
 10025d8:	4b38      	ldr	r3, [pc, #224]	; (10026bc <uarte_nrfx_configure+0x15c>)
 10025da:	e03c      	b.n	1002656 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
 10025dc:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
 10025e0:	d05a      	beq.n	1002698 <uarte_nrfx_configure+0x138>
 10025e2:	d807      	bhi.n	10025f4 <uarte_nrfx_configure+0x94>
 10025e4:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
 10025e8:	d058      	beq.n	100269c <uarte_nrfx_configure+0x13c>
 10025ea:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
 10025ee:	d1e2      	bne.n	10025b6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
 10025f0:	4b33      	ldr	r3, [pc, #204]	; (10026c0 <uarte_nrfx_configure+0x160>)
 10025f2:	e030      	b.n	1002656 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
 10025f4:	f647 2512 	movw	r5, #31250	; 0x7a12
 10025f8:	42ab      	cmp	r3, r5
 10025fa:	d1dc      	bne.n	10025b6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
 10025fc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 1002600:	e029      	b.n	1002656 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
 1002602:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
 1002606:	d04b      	beq.n	10026a0 <uarte_nrfx_configure+0x140>
 1002608:	d813      	bhi.n	1002632 <uarte_nrfx_configure+0xd2>
 100260a:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 100260e:	d04a      	beq.n	10026a6 <uarte_nrfx_configure+0x146>
 1002610:	d809      	bhi.n	1002626 <uarte_nrfx_configure+0xc6>
 1002612:	f64d 25c0 	movw	r5, #56000	; 0xdac0
 1002616:	42ab      	cmp	r3, r5
 1002618:	d047      	beq.n	10026aa <uarte_nrfx_configure+0x14a>
 100261a:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
 100261e:	d1ca      	bne.n	10025b6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
 1002620:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
 1002624:	e017      	b.n	1002656 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
 1002626:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
 100262a:	d1c4      	bne.n	10025b6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
 100262c:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
 1002630:	e011      	b.n	1002656 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
 1002632:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
 1002636:	d03b      	beq.n	10026b0 <uarte_nrfx_configure+0x150>
 1002638:	d808      	bhi.n	100264c <uarte_nrfx_configure+0xec>
 100263a:	4d22      	ldr	r5, [pc, #136]	; (10026c4 <uarte_nrfx_configure+0x164>)
 100263c:	42ab      	cmp	r3, r5
 100263e:	d03a      	beq.n	10026b6 <uarte_nrfx_configure+0x156>
 1002640:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
 1002644:	d1b7      	bne.n	10025b6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
 1002646:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
 100264a:	e004      	b.n	1002656 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
 100264c:	4d1e      	ldr	r5, [pc, #120]	; (10026c8 <uarte_nrfx_configure+0x168>)
 100264e:	42ab      	cmp	r3, r5
 1002650:	d1b1      	bne.n	10025b6 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
 1002652:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
 1002656:	6905      	ldr	r5, [r0, #16]
    p_reg->BAUDRATE = baudrate;
 1002658:	f8cc 3524 	str.w	r3, [ip, #1316]	; 0x524
	return config->uarte_regs;
 100265c:	6843      	ldr	r3, [r0, #4]
                    | (uint32_t)p_cfg->stop
 100265e:	433a      	orrs	r2, r7
 1002660:	681b      	ldr	r3, [r3, #0]
                    | (uint32_t)p_cfg->hwfc;
 1002662:	4334      	orrs	r4, r6
 1002664:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
 1002666:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
	data->uart_config = *cfg;
 100266a:	1d2b      	adds	r3, r5, #4
 100266c:	c903      	ldmia	r1, {r0, r1}
 100266e:	e883 0003 	stmia.w	r3, {r0, r1}
	return 0;
 1002672:	2000      	movs	r0, #0
}
 1002674:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
 1002676:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
 100267a:	e7ec      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
 100267c:	4b13      	ldr	r3, [pc, #76]	; (10026cc <uarte_nrfx_configure+0x16c>)
 100267e:	e7ea      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
 1002680:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
 1002684:	e7e7      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = 0x00014000;
 1002686:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
 100268a:	e7e4      	b.n	1002656 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
 100268c:	f44f 331c 	mov.w	r3, #159744	; 0x27000
 1002690:	e7e1      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
 1002692:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
 1002696:	e7de      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
 1002698:	4b0d      	ldr	r3, [pc, #52]	; (10026d0 <uarte_nrfx_configure+0x170>)
 100269a:	e7dc      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
 100269c:	4b0d      	ldr	r3, [pc, #52]	; (10026d4 <uarte_nrfx_configure+0x174>)
 100269e:	e7da      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
 10026a0:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
 10026a4:	e7d7      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
 10026a6:	4b0c      	ldr	r3, [pc, #48]	; (10026d8 <uarte_nrfx_configure+0x178>)
 10026a8:	e7d5      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
 10026aa:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
 10026ae:	e7d2      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
 10026b0:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 10026b4:	e7cf      	b.n	1002656 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
 10026b6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 10026ba:	e7cc      	b.n	1002656 <uarte_nrfx_configure+0xf6>
 10026bc:	0013b000 	.word	0x0013b000
 10026c0:	004ea000 	.word	0x004ea000
 10026c4:	0003d090 	.word	0x0003d090
 10026c8:	000f4240 	.word	0x000f4240
 10026cc:	00275000 	.word	0x00275000
 10026d0:	0075c000 	.word	0x0075c000
 10026d4:	003af000 	.word	0x003af000
 10026d8:	013a9000 	.word	0x013a9000

010026dc <uarte_0_init>:
		(__attribute__((__section__(LINKER_DT_NODE_REGION_NAME(	       \
			DT_PHANDLE(UARTE(idx), memory_regions)))))),	       \
		())

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
 10026dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 10026e0:	4680      	mov	r8, r0
 10026e2:	2200      	movs	r2, #0
 10026e4:	2101      	movs	r1, #1
 10026e6:	2013      	movs	r0, #19
 10026e8:	f7ff f8d2 	bl	1001890 <z_arm_irq_priority_set>
 10026ec:	2013      	movs	r0, #19
 10026ee:	f7ff f8b3 	bl	1001858 <arch_irq_enable>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
 10026f2:	2100      	movs	r1, #0
	const struct uarte_nrfx_config *config = dev->config;
 10026f4:	f8d8 7004 	ldr.w	r7, [r8, #4]
	struct uarte_nrfx_data *data = dev->data;
 10026f8:	f8d8 6010 	ldr.w	r6, [r8, #16]
	return config->uarte_regs;
 10026fc:	683c      	ldr	r4, [r7, #0]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
 10026fe:	aa01      	add	r2, sp, #4
 1002700:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
	data->dev = dev;
 1002704:	f8c6 8000 	str.w	r8, [r6]
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
 1002708:	f8d7 900c 	ldr.w	r9, [r7, #12]
 100270c:	4648      	mov	r0, r9
 100270e:	f001 fefa 	bl	1004506 <pinctrl_lookup_state>
	if (ret < 0) {
 1002712:	1e05      	subs	r5, r0, #0
 1002714:	db1e      	blt.n	1002754 <uarte_0_init+0x78>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
 1002716:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 1002718:	f8d9 2000 	ldr.w	r2, [r9]
 100271c:	7919      	ldrb	r1, [r3, #4]
 100271e:	6818      	ldr	r0, [r3, #0]
 1002720:	f001 ff04 	bl	100452c <pinctrl_configure_pins>
	if (err < 0) {
 1002724:	1e05      	subs	r5, r0, #0
 1002726:	db15      	blt.n	1002754 <uarte_0_init+0x78>
	err = uarte_nrfx_configure(dev, &data->uart_config);
 1002728:	4640      	mov	r0, r8
 100272a:	1d31      	adds	r1, r6, #4
 100272c:	f7ff ff18 	bl	1002560 <uarte_nrfx_configure>
	if (err) {
 1002730:	4605      	mov	r5, r0
 1002732:	b978      	cbnz	r0, 1002754 <uarte_0_init+0x78>
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
 1002734:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
 1002736:	0799      	lsls	r1, r3, #30
 1002738:	d52b      	bpl.n	1002792 <uarte_0_init+0xb6>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
 100273a:	f106 0018 	add.w	r0, r6, #24
 100273e:	f000 ff91 	bl	1003664 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
 1002742:	4b28      	ldr	r3, [pc, #160]	; (10027e4 <uarte_0_init+0x108>)
 1002744:	4298      	cmp	r0, r3
 1002746:	d009      	beq.n	100275c <uarte_0_init+0x80>
		LOG_ERR("Failed to allocate PPI Channel");
 1002748:	2145      	movs	r1, #69	; 0x45
 100274a:	4827      	ldr	r0, [pc, #156]	; (10027e8 <uarte_0_init+0x10c>)
 100274c:	f001 fd6f 	bl	100422e <z_log_minimal_printk>
		return -EIO;
 1002750:	f06f 0504 	mvn.w	r5, #4
UART_NRF_UARTE_DEVICE(0);
 1002754:	4628      	mov	r0, r5
 1002756:	b003      	add	sp, #12
 1002758:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
}

__STATIC_INLINE void nrfx_gppi_event_endpoint_setup(uint8_t channel, uint32_t eep)
{
    NRFX_ASSERT(eep);
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
 100275c:	7e33      	ldrb	r3, [r6, #24]
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
 100275e:	f114 0f0c 	cmn.w	r4, #12
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
 1002762:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 1002766:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
    NRFX_ASSERT(tep);
 100276a:	d10a      	bne.n	1002782 <uarte_0_init+0xa6>
 100276c:	491f      	ldr	r1, [pc, #124]	; (10027ec <uarte_0_init+0x110>)
 100276e:	4820      	ldr	r0, [pc, #128]	; (10027f0 <uarte_0_init+0x114>)
 1002770:	f240 224e 	movw	r2, #590	; 0x24e
 1002774:	f001 fd4d 	bl	1004212 <assert_print>
 1002778:	f240 214e 	movw	r1, #590	; 0x24e
 100277c:	481b      	ldr	r0, [pc, #108]	; (10027ec <uarte_0_init+0x110>)
 100277e:	f001 fd41 	bl	1004204 <assert_post_action>
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
 1002782:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
 1002786:	2301      	movs	r3, #1
 1002788:	7e32      	ldrb	r2, [r6, #24]
 100278a:	4093      	lsls	r3, r2
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
 100278c:	4a19      	ldr	r2, [pc, #100]	; (10027f4 <uarte_0_init+0x118>)
 100278e:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
 1002792:	2308      	movs	r3, #8
 1002794:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
		if (!cfg->disable_rx) {
 1002798:	7a3b      	ldrb	r3, [r7, #8]
 100279a:	b953      	cbnz	r3, 10027b2 <uarte_0_init+0xd6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 100279c:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 10027a0:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
 10027a4:	6973      	ldr	r3, [r6, #20]
 10027a6:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
 10027aa:	2301      	movs	r3, #1
 10027ac:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 10027b0:	6023      	str	r3, [r4, #0]
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
 10027b2:	687b      	ldr	r3, [r7, #4]
 10027b4:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
 10027b6:	bf5c      	itt	pl
 10027b8:	f44f 7380 	movpl.w	r3, #256	; 0x100
 10027bc:	f8c4 3304 	strpl.w	r3, [r4, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
 10027c0:	687b      	ldr	r3, [r7, #4]
 10027c2:	06db      	lsls	r3, r3, #27
 10027c4:	bf44      	itt	mi
 10027c6:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
 10027ca:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
 10027ce:	6933      	ldr	r3, [r6, #16]
 10027d0:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
 10027d4:	2300      	movs	r3, #0
 10027d6:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 10027da:	2301      	movs	r3, #1
 10027dc:	60a3      	str	r3, [r4, #8]
 10027de:	60e3      	str	r3, [r4, #12]
UART_NRF_UARTE_DEVICE(0);
 10027e0:	e7b8      	b.n	1002754 <uarte_0_init+0x78>
 10027e2:	bf00      	nop
 10027e4:	0bad0000 	.word	0x0bad0000
 10027e8:	01005525 	.word	0x01005525
 10027ec:	01005549 	.word	0x01005549
 10027f0:	01004d78 	.word	0x01004d78
 10027f4:	4100f000 	.word	0x4100f000

010027f8 <z_nrf_rtc_timer_read>:
	compare_int_unlock(chan, key);
}

uint64_t z_nrf_rtc_timer_read(void)
{
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
 10027f8:	4b0d      	ldr	r3, [pc, #52]	; (1002830 <z_nrf_rtc_timer_read+0x38>)
 10027fa:	6818      	ldr	r0, [r3, #0]
 10027fc:	0a01      	lsrs	r1, r0, #8
 10027fe:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
 1002800:	f3bf 8f5f 	dmb	sy
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
 1002804:	4b0b      	ldr	r3, [pc, #44]	; (1002834 <z_nrf_rtc_timer_read+0x3c>)
 1002806:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504

	__DMB();

	uint32_t cntr = counter();

	val += cntr;
 100280a:	1818      	adds	r0, r3, r0
 100280c:	f141 0100 	adc.w	r1, r1, #0

	if (cntr < OVERFLOW_RISK_RANGE_END) {
 1002810:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 1002814:	d20a      	bcs.n	100282c <z_nrf_rtc_timer_read+0x34>
		 * due to possibility that this code preempted overflow interrupt before final write
		 * of `overflow_cnt`. Update of `anchor` occurs far in time from this moment, so
		 * `anchor` is considered valid and stable. Because of this timing there is no risk
		 * of incorrect `anchor` value caused by non-atomic read of 64-bit `anchor`.
		 */
		if (val < anchor) {
 1002816:	4b08      	ldr	r3, [pc, #32]	; (1002838 <z_nrf_rtc_timer_read+0x40>)
 1002818:	e9d3 2300 	ldrd	r2, r3, [r3]
 100281c:	4290      	cmp	r0, r2
 100281e:	eb71 0303 	sbcs.w	r3, r1, r3
 1002822:	d203      	bcs.n	100282c <z_nrf_rtc_timer_read+0x34>
			/* Unhandled overflow, detected, let's add correction */
			val += COUNTER_SPAN;
 1002824:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
 1002828:	f141 0100 	adc.w	r1, r1, #0
		 * check validity using `anchor`
		 */
	}

	return val;
}
 100282c:	4770      	bx	lr
 100282e:	bf00      	nop
 1002830:	21000164 	.word	0x21000164
 1002834:	41016000 	.word	0x41016000
 1002838:	21000050 	.word	0x21000050

0100283c <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
 100283c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
 1002840:	4b2e      	ldr	r3, [pc, #184]	; (10028fc <rtc_nrf_isr+0xc0>)
 1002842:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	ARG_UNUSED(arg);

	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
 1002846:	0790      	lsls	r0, r2, #30
 1002848:	d50b      	bpl.n	1002862 <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
 100284a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 100284e:	b142      	cbz	r2, 1002862 <rtc_nrf_isr+0x26>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
 1002850:	2200      	movs	r2, #0
 1002852:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	    nrf_rtc_event_check(RTC, NRF_RTC_EVENT_OVERFLOW)) {
		nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_OVERFLOW);
		overflow_cnt++;
 1002856:	4a2a      	ldr	r2, [pc, #168]	; (1002900 <rtc_nrf_isr+0xc4>)
 1002858:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 100285c:	6813      	ldr	r3, [r2, #0]
 100285e:	3301      	adds	r3, #1
 1002860:	6013      	str	r3, [r2, #0]
    return p_reg->INTENSET & mask;
 1002862:	4a26      	ldr	r2, [pc, #152]	; (10028fc <rtc_nrf_isr+0xc0>)
 1002864:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
 1002868:	03d9      	lsls	r1, r3, #15
 100286a:	d527      	bpl.n	10028bc <rtc_nrf_isr+0x80>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
 100286c:	4b25      	ldr	r3, [pc, #148]	; (1002904 <rtc_nrf_isr+0xc8>)
 100286e:	e8d3 1fef 	ldaex	r1, [r3]
 1002872:	f021 0001 	bic.w	r0, r1, #1
 1002876:	e8c3 0fe4 	stlex	r4, r0, [r3]
 100287a:	2c00      	cmp	r4, #0
 100287c:	d1f7      	bne.n	100286e <rtc_nrf_isr+0x32>
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
 100287e:	07cb      	lsls	r3, r1, #31
 1002880:	d402      	bmi.n	1002888 <rtc_nrf_isr+0x4c>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
 1002882:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
 1002886:	b1cb      	cbz	r3, 10028bc <rtc_nrf_isr+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
 1002888:	2500      	movs	r5, #0
 100288a:	4c1c      	ldr	r4, [pc, #112]	; (10028fc <rtc_nrf_isr+0xc0>)
 100288c:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
 1002890:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		curr_time = z_nrf_rtc_timer_read();
 1002894:	f7ff ffb0 	bl	10027f8 <z_nrf_rtc_timer_read>
	__asm__ volatile(
 1002898:	f04f 0320 	mov.w	r3, #32
 100289c:	f3ef 8211 	mrs	r2, BASEPRI
 10028a0:	f383 8812 	msr	BASEPRI_MAX, r3
 10028a4:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
 10028a8:	4b17      	ldr	r3, [pc, #92]	; (1002908 <rtc_nrf_isr+0xcc>)
 10028aa:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
 10028ae:	42b0      	cmp	r0, r6
 10028b0:	41b9      	sbcs	r1, r7
 10028b2:	d206      	bcs.n	10028c2 <rtc_nrf_isr+0x86>
	__asm__ volatile(
 10028b4:	f382 8811 	msr	BASEPRI, r2
 10028b8:	f3bf 8f6f 	isb	sy
	}

	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		process_channel(chan);
	}
}
 10028bc:	b003      	add	sp, #12
 10028be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
 10028c2:	f04f 38ff 	mov.w	r8, #4294967295
			user_context = cc_data[chan].user_context;
 10028c6:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
 10028ca:	f04f 39ff 	mov.w	r9, #4294967295
			cc_data[chan].callback = NULL;
 10028ce:	601d      	str	r5, [r3, #0]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
 10028d0:	e9c3 8902 	strd	r8, r9, [r3, #8]
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
 10028d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 10028d8:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
 10028dc:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
 10028e0:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
 10028e4:	f382 8811 	msr	BASEPRI, r2
 10028e8:	f3bf 8f6f 	isb	sy
		if (handler) {
 10028ec:	2900      	cmp	r1, #0
 10028ee:	d0e5      	beq.n	10028bc <rtc_nrf_isr+0x80>
			handler(chan, expire_time, user_context);
 10028f0:	9000      	str	r0, [sp, #0]
 10028f2:	4632      	mov	r2, r6
 10028f4:	463b      	mov	r3, r7
 10028f6:	4628      	mov	r0, r5
 10028f8:	4788      	blx	r1
 10028fa:	e7df      	b.n	10028bc <rtc_nrf_isr+0x80>
 10028fc:	41016000 	.word	0x41016000
 1002900:	21000164 	.word	0x21000164
 1002904:	2100015c 	.word	0x2100015c
 1002908:	21000038 	.word	0x21000038

0100290c <compare_set.constprop.0.isra.0>:
static int compare_set(int32_t chan, uint64_t target_time,
 100290c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
 1002910:	f04f 0801 	mov.w	r8, #1
 1002914:	fa08 f800 	lsl.w	r8, r8, r0
static int compare_set(int32_t chan, uint64_t target_time,
 1002918:	4614      	mov	r4, r2
 100291a:	4606      	mov	r6, r0
 100291c:	461d      	mov	r5, r3
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
 100291e:	ea6f 0208 	mvn.w	r2, r8
 1002922:	f8df a130 	ldr.w	sl, [pc, #304]	; 1002a54 <compare_set.constprop.0.isra.0+0x148>
 1002926:	e8da 3fef 	ldaex	r3, [sl]
 100292a:	ea03 0102 	and.w	r1, r3, r2
 100292e:	e8ca 1fe0 	stlex	r0, r1, [sl]
 1002932:	2800      	cmp	r0, #0
 1002934:	d1f7      	bne.n	1002926 <compare_set.constprop.0.isra.0+0x1a>
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
 1002936:	f44f 3780 	mov.w	r7, #65536	; 0x10000
    p_reg->INTENCLR = mask;
 100293a:	f8df 911c 	ldr.w	r9, [pc, #284]	; 1002a58 <compare_set.constprop.0.isra.0+0x14c>
 100293e:	40b7      	lsls	r7, r6
 1002940:	f8c9 7308 	str.w	r7, [r9, #776]	; 0x308
 1002944:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
 1002948:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
 100294c:	ea08 0303 	and.w	r3, r8, r3
 1002950:	9300      	str	r3, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
 1002952:	f7ff ff51 	bl	10027f8 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
 1002956:	42a0      	cmp	r0, r4
 1002958:	eb71 0305 	sbcs.w	r3, r1, r5
 100295c:	d24b      	bcs.n	10029f6 <compare_set.constprop.0.isra.0+0xea>
		if (target_time - curr_time > COUNTER_HALF_SPAN) {
 100295e:	4b3f      	ldr	r3, [pc, #252]	; (1002a5c <compare_set.constprop.0.isra.0+0x150>)
 1002960:	1a20      	subs	r0, r4, r0
 1002962:	eb65 0101 	sbc.w	r1, r5, r1
 1002966:	4298      	cmp	r0, r3
 1002968:	f171 0100 	sbcs.w	r1, r1, #0
 100296c:	d256      	bcs.n	1002a1c <compare_set.constprop.0.isra.0+0x110>
		if (target_time != cc_data[chan].target_time) {
 100296e:	4b3c      	ldr	r3, [pc, #240]	; (1002a60 <compare_set.constprop.0.isra.0+0x154>)
 1002970:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 1002974:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 1002978:	429d      	cmp	r5, r3
 100297a:	bf08      	it	eq
 100297c:	4294      	cmpeq	r4, r2
 100297e:	d043      	beq.n	1002a08 <compare_set.constprop.0.isra.0+0xfc>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
 1002980:	f04f 0b00 	mov.w	fp, #0
	return absolute_time & COUNTER_MAX;
 1002984:	f024 4e7f 	bic.w	lr, r4, #4278190080	; 0xff000000
	uint32_t cc_val = req_cc;
 1002988:	46f4      	mov	ip, lr
	uint32_t cc_inc = MIN_CYCLES_FROM_NOW;
 100298a:	2003      	movs	r0, #3
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
 100298c:	f106 0350 	add.w	r3, r6, #80	; 0x50
 1002990:	009b      	lsls	r3, r3, #2
 1002992:	b29b      	uxth	r3, r3
 1002994:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
 1002998:	f503 33b0 	add.w	r3, r3, #90112	; 0x16000
    p_reg->EVTENCLR = mask;
 100299c:	f8c9 7348 	str.w	r7, [r9, #840]	; 0x348
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
 10029a0:	f8c3 b000 	str.w	fp, [r3]
 10029a4:	681a      	ldr	r2, [r3, #0]
    p_reg->CC[ch] = cc_val;
 10029a6:	f506 72a8 	add.w	r2, r6, #336	; 0x150
 10029aa:	9201      	str	r2, [sp, #4]
 10029ac:	9901      	ldr	r1, [sp, #4]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
 10029ae:	f02c 427f 	bic.w	r2, ip, #4278190080	; 0xff000000
 10029b2:	f849 2021 	str.w	r2, [r9, r1, lsl #2]
	return (a - b) & COUNTER_MAX;
 10029b6:	f06f 0202 	mvn.w	r2, #2
    p_reg->EVTENSET = mask;
 10029ba:	f8c9 7344 	str.w	r7, [r9, #836]	; 0x344
     return p_reg->COUNTER;
 10029be:	f8d9 1504 	ldr.w	r1, [r9, #1284]	; 0x504
 10029c2:	1a52      	subs	r2, r2, r1
 10029c4:	4462      	add	r2, ip
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
 10029c6:	f8df c09c 	ldr.w	ip, [pc, #156]	; 1002a64 <compare_set.constprop.0.isra.0+0x158>
	return (a - b) & COUNTER_MAX;
 10029ca:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
 10029ce:	4562      	cmp	r2, ip
 10029d0:	d91a      	bls.n	1002a08 <compare_set.constprop.0.isra.0+0xfc>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
 10029d2:	681a      	ldr	r2, [r3, #0]
			if (event_check(chan)) {
 10029d4:	b15a      	cbz	r2, 10029ee <compare_set.constprop.0.isra.0+0xe2>
     return p_reg->COUNTER;
 10029d6:	f8d9 1504 	ldr.w	r1, [r9, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
 10029da:	eba1 020e 	sub.w	r2, r1, lr
 10029de:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
				if (counter_sub(now, req_cc) > COUNTER_HALF_SPAN) {
 10029e2:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 10029e6:	d90f      	bls.n	1002a08 <compare_set.constprop.0.isra.0+0xfc>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
 10029e8:	f8c3 b000 	str.w	fp, [r3]
 10029ec:	681a      	ldr	r2, [r3, #0]
			cc_val = now + cc_inc;
 10029ee:	eb00 0c01 	add.w	ip, r0, r1
			cc_inc++;
 10029f2:	3001      	adds	r0, #1
	for (;;) {
 10029f4:	e7da      	b.n	10029ac <compare_set.constprop.0.isra.0+0xa0>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
 10029f6:	4b1c      	ldr	r3, [pc, #112]	; (1002a68 <compare_set.constprop.0.isra.0+0x15c>)
 10029f8:	e8d3 1fef 	ldaex	r1, [r3]
 10029fc:	ea41 0108 	orr.w	r1, r1, r8
 1002a00:	e8c3 1fe2 	stlex	r2, r1, [r3]
 1002a04:	2a00      	cmp	r2, #0
 1002a06:	d1f7      	bne.n	10029f8 <compare_set.constprop.0.isra.0+0xec>
	cc_data[chan].target_time = target_time;
 1002a08:	4915      	ldr	r1, [pc, #84]	; (1002a60 <compare_set.constprop.0.isra.0+0x154>)
	cc_data[chan].callback = handler;
 1002a0a:	4818      	ldr	r0, [pc, #96]	; (1002a6c <compare_set.constprop.0.isra.0+0x160>)
	cc_data[chan].target_time = target_time;
 1002a0c:	0133      	lsls	r3, r6, #4
	cc_data[chan].callback = handler;
 1002a0e:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
 1002a10:	2300      	movs	r3, #0
	cc_data[chan].target_time = target_time;
 1002a12:	eb01 1206 	add.w	r2, r1, r6, lsl #4
 1002a16:	e9c2 4502 	strd	r4, r5, [r2, #8]
	cc_data[chan].user_context = user_data;
 1002a1a:	6053      	str	r3, [r2, #4]
	if (key) {
 1002a1c:	9b00      	ldr	r3, [sp, #0]
 1002a1e:	b1ab      	cbz	r3, 1002a4c <compare_set.constprop.0.isra.0+0x140>
 1002a20:	e8da 3fef 	ldaex	r3, [sl]
 1002a24:	ea43 0308 	orr.w	r3, r3, r8
 1002a28:	e8ca 3fe2 	stlex	r2, r3, [sl]
 1002a2c:	2a00      	cmp	r2, #0
 1002a2e:	d1f7      	bne.n	1002a20 <compare_set.constprop.0.isra.0+0x114>
    p_reg->INTENSET = mask;
 1002a30:	4b09      	ldr	r3, [pc, #36]	; (1002a58 <compare_set.constprop.0.isra.0+0x14c>)
 1002a32:	f8c3 7304 	str.w	r7, [r3, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
 1002a36:	4b0c      	ldr	r3, [pc, #48]	; (1002a68 <compare_set.constprop.0.isra.0+0x15c>)
 1002a38:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
 1002a3c:	40f3      	lsrs	r3, r6
 1002a3e:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1002a40:	bf42      	ittt	mi
 1002a42:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
 1002a46:	4b0a      	ldrmi	r3, [pc, #40]	; (1002a70 <compare_set.constprop.0.isra.0+0x164>)
 1002a48:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
 1002a4c:	b003      	add	sp, #12
 1002a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1002a52:	bf00      	nop
 1002a54:	21000160 	.word	0x21000160
 1002a58:	41016000 	.word	0x41016000
 1002a5c:	00800001 	.word	0x00800001
 1002a60:	21000038 	.word	0x21000038
 1002a64:	007ffffd 	.word	0x007ffffd
 1002a68:	2100015c 	.word	0x2100015c
 1002a6c:	01002af5 	.word	0x01002af5
 1002a70:	e000e100 	.word	0xe000e100

01002a74 <sys_clock_driver_init>:
	int_event_disable_rtc();
	NVIC_ClearPendingIRQ(RTC_IRQn);
}

static int sys_clock_driver_init(void)
{
 1002a74:	b570      	push	{r4, r5, r6, lr}
	int_event_disable_rtc();

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
 1002a76:	f04f 30ff 	mov.w	r0, #4294967295
    p_reg->PRESCALER = val;
 1002a7a:	2500      	movs	r5, #0
 1002a7c:	f04f 31ff 	mov.w	r1, #4294967295
    p_reg->INTENCLR = mask;
 1002a80:	4c17      	ldr	r4, [pc, #92]	; (1002ae0 <sys_clock_driver_init+0x6c>)
 1002a82:	4b18      	ldr	r3, [pc, #96]	; (1002ae4 <sys_clock_driver_init+0x70>)
    p_reg->INTENSET = mask;
 1002a84:	2602      	movs	r6, #2
    p_reg->INTENCLR = mask;
 1002a86:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    p_reg->EVTENCLR = mask;
 1002a8a:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
 1002a8e:	4b16      	ldr	r3, [pc, #88]	; (1002ae8 <sys_clock_driver_init+0x74>)
    p_reg->PRESCALER = val;
 1002a90:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
 1002a94:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
 1002a98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1002a9c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 1002aa0:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
 1002aa4:	4b11      	ldr	r3, [pc, #68]	; (1002aec <sys_clock_driver_init+0x78>)

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
 1002aa6:	2101      	movs	r1, #1
 1002aa8:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
 1002aac:	2016      	movs	r0, #22
 1002aae:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 1002ab2:	462a      	mov	r2, r5
 1002ab4:	f7fe feec 	bl	1001890 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
 1002ab8:	2016      	movs	r0, #22
 1002aba:	f7fe fecd 	bl	1001858 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
 1002abe:	2301      	movs	r3, #1

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
 1002ac0:	4a0b      	ldr	r2, [pc, #44]	; (1002af0 <sys_clock_driver_init+0x7c>)
 1002ac2:	60a3      	str	r3, [r4, #8]
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_CYCLES : CYC_PER_TICK;

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
 1002ac4:	4628      	mov	r0, r5
 1002ac6:	6023      	str	r3, [r4, #0]
	int_mask = BIT_MASK(CHAN_COUNT);
 1002ac8:	6013      	str	r3, [r2, #0]
	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
 1002aca:	f44f 7280 	mov.w	r2, #256	; 0x100
 1002ace:	2300      	movs	r3, #0
 1002ad0:	f7ff ff1c 	bl	100290c <compare_set.constprop.0.isra.0>

	z_nrf_clock_control_lf_on(mode);
 1002ad4:	4630      	mov	r0, r6
 1002ad6:	f7ff fb57 	bl	1002188 <z_nrf_clock_control_lf_on>

	return 0;
}
 1002ada:	4628      	mov	r0, r5
 1002adc:	bd70      	pop	{r4, r5, r6, pc}
 1002ade:	bf00      	nop
 1002ae0:	41016000 	.word	0x41016000
 1002ae4:	000f0003 	.word	0x000f0003
 1002ae8:	21000038 	.word	0x21000038
 1002aec:	e000e100 	.word	0xe000e100
 1002af0:	21000160 	.word	0x21000160

01002af4 <sys_clock_timeout_handler>:
{
 1002af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
 1002af6:	4914      	ldr	r1, [pc, #80]	; (1002b48 <sys_clock_timeout_handler+0x54>)
	return absolute_time & COUNTER_MAX;
 1002af8:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
 1002afc:	e9d1 6300 	ldrd	r6, r3, [r1]
 1002b00:	1b92      	subs	r2, r2, r6
 1002b02:	0a14      	lsrs	r4, r2, #8
	last_count += dticks * CYC_PER_TICK;
 1002b04:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 1002b08:	1992      	adds	r2, r2, r6
 1002b0a:	f143 0300 	adc.w	r3, r3, #0
 1002b0e:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
 1002b12:	f5a5 1100 	sub.w	r1, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
 1002b16:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 1002b1a:	d20a      	bcs.n	1002b32 <sys_clock_timeout_handler+0x3e>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
 1002b1c:	490b      	ldr	r1, [pc, #44]	; (1002b4c <sys_clock_timeout_handler+0x58>)
 1002b1e:	6809      	ldr	r1, [r1, #0]
 1002b20:	ea4f 2c11 	mov.w	ip, r1, lsr #8
 1002b24:	0609      	lsls	r1, r1, #24
 1002b26:	194e      	adds	r6, r1, r5
 1002b28:	4909      	ldr	r1, [pc, #36]	; (1002b50 <sys_clock_timeout_handler+0x5c>)
 1002b2a:	f14c 0700 	adc.w	r7, ip, #0
 1002b2e:	e9c1 6700 	strd	r6, r7, [r1]
		compare_set(chan, last_count + CYC_PER_TICK,
 1002b32:	f512 7280 	adds.w	r2, r2, #256	; 0x100
 1002b36:	f143 0300 	adc.w	r3, r3, #0
 1002b3a:	f7ff fee7 	bl	100290c <compare_set.constprop.0.isra.0>
	sys_clock_announce(dticks);
 1002b3e:	4620      	mov	r0, r4
}
 1002b40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	sys_clock_announce(dticks);
 1002b44:	f000 bf44 	b.w	10039d0 <sys_clock_announce>
 1002b48:	21000048 	.word	0x21000048
 1002b4c:	21000164 	.word	0x21000164
 1002b50:	21000050 	.word	0x21000050

01002b54 <find_free_region>:
#include <zephyr/sys/__assert.h>
#include <zephyr/kernel.h>

/* Find the first unused ACL region. */
static int find_free_region(uint32_t *region_idx)
{
 1002b54:	b530      	push	{r4, r5, lr}
 1002b56:	4602      	mov	r2, r0
	static uint32_t idx;

	while (nrf_acl_region_perm_get(NRF_ACL, idx) != 0) {
 1002b58:	2400      	movs	r4, #0
 1002b5a:	490b      	ldr	r1, [pc, #44]	; (1002b88 <find_free_region+0x34>)
}

NRF_STATIC_INLINE nrf_acl_perm_t nrf_acl_region_perm_get(NRF_ACL_Type const * p_reg,
                                                         uint32_t             region_id)
{
    return (nrf_acl_perm_t)p_reg->ACL[region_id].PERM;
 1002b5c:	4d0b      	ldr	r5, [pc, #44]	; (1002b8c <find_free_region+0x38>)
 1002b5e:	680b      	ldr	r3, [r1, #0]
 1002b60:	eb05 1003 	add.w	r0, r5, r3, lsl #4
 1002b64:	f8d0 0808 	ldr.w	r0, [r0, #2056]	; 0x808
 1002b68:	b2c0      	uxtb	r0, r0
 1002b6a:	b918      	cbnz	r0, 1002b74 <find_free_region+0x20>
 1002b6c:	b104      	cbz	r4, 1002b70 <find_free_region+0x1c>
 1002b6e:	600b      	str	r3, [r1, #0]
			*region_idx = idx;
			return -ENOSPC;
		}
	}
	*region_idx = idx;
	return 0;
 1002b70:	2000      	movs	r0, #0
 1002b72:	e007      	b.n	1002b84 <find_free_region+0x30>
		idx++;
 1002b74:	3301      	adds	r3, #1
		if (idx >= ACL_REGIONS_COUNT) {
 1002b76:	2b07      	cmp	r3, #7
 1002b78:	f04f 0401 	mov.w	r4, #1
 1002b7c:	d9f0      	bls.n	1002b60 <find_free_region+0xc>
			return -ENOSPC;
 1002b7e:	f06f 001b 	mvn.w	r0, #27
 1002b82:	600b      	str	r3, [r1, #0]
			*region_idx = idx;
 1002b84:	6013      	str	r3, [r2, #0]
}
 1002b86:	bd30      	pop	{r4, r5, pc}
 1002b88:	21000168 	.word	0x21000168
 1002b8c:	41080000 	.word	0x41080000

01002b90 <fprotect_set_permission>:

static int fprotect_set_permission(uint32_t start, size_t length,
				   size_t permission)
{
 1002b90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE uint32_t nrf_ficr_codepagesize_get(NRF_FICR_Type const * p_reg)
{
#if defined(FICR_INFO_CODEPAGESIZE_CODEPAGESIZE_Msk)
    return p_reg->INFO.CODEPAGESIZE;
 1002b92:	4d43      	ldr	r5, [pc, #268]	; (1002ca0 <fprotect_set_permission+0x110>)
 1002b94:	4606      	mov	r6, r0
 1002b96:	f8d5 3220 	ldr.w	r3, [r5, #544]	; 0x220
 1002b9a:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(nrf_ficr_codepagesize_get(NRF_FICR) ==
 1002b9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
{
 1002ba0:	4617      	mov	r7, r2
	__ASSERT_NO_MSG(nrf_ficr_codepagesize_get(NRF_FICR) ==
 1002ba2:	d008      	beq.n	1002bb6 <fprotect_set_permission+0x26>
 1002ba4:	493f      	ldr	r1, [pc, #252]	; (1002ca4 <fprotect_set_permission+0x114>)
 1002ba6:	4840      	ldr	r0, [pc, #256]	; (1002ca8 <fprotect_set_permission+0x118>)
 1002ba8:	2221      	movs	r2, #33	; 0x21
 1002baa:	f001 fb32 	bl	1004212 <assert_print>
 1002bae:	2121      	movs	r1, #33	; 0x21
 1002bb0:	483c      	ldr	r0, [pc, #240]	; (1002ca4 <fprotect_set_permission+0x114>)
    NRFX_ASSERT(region_id < ACL_REGIONS_COUNT);
 1002bb2:	f001 fb27 	bl	1004204 <assert_post_action>
			CONFIG_FPROTECT_BLOCK_SIZE);

	uint32_t region_idx;
	int result = find_free_region(&region_idx);
 1002bb6:	a801      	add	r0, sp, #4
 1002bb8:	f7ff ffcc 	bl	1002b54 <find_free_region>

	if (result != 0) {
 1002bbc:	2800      	cmp	r0, #0
 1002bbe:	d167      	bne.n	1002c90 <fprotect_set_permission+0x100>
 1002bc0:	f8d5 2220 	ldr.w	r2, [r5, #544]	; 0x220
		return result;
	}

	if (start % nrf_ficr_codepagesize_get(NRF_FICR) != 0 ||
 1002bc4:	fbb6 f3f2 	udiv	r3, r6, r2
 1002bc8:	fb02 6313 	mls	r3, r2, r3, r6
 1002bcc:	2b00      	cmp	r3, #0
 1002bce:	d161      	bne.n	1002c94 <fprotect_set_permission+0x104>
 1002bd0:	f8d5 2220 	ldr.w	r2, [r5, #544]	; 0x220
	    length % nrf_ficr_codepagesize_get(NRF_FICR) != 0 ||
 1002bd4:	fbb4 f3f2 	udiv	r3, r4, r2
 1002bd8:	fb02 4313 	mls	r3, r2, r3, r4
	if (start % nrf_ficr_codepagesize_get(NRF_FICR) != 0 ||
 1002bdc:	2b00      	cmp	r3, #0
 1002bde:	d159      	bne.n	1002c94 <fprotect_set_permission+0x104>
 1002be0:	f8d5 2220 	ldr.w	r2, [r5, #544]	; 0x220
}

NRF_STATIC_INLINE uint32_t nrf_ficr_codesize_get(NRF_FICR_Type const * p_reg)
{
#if defined(FICR_INFO_CODESIZE_CODESIZE_Msk)
    return p_reg->INFO.CODESIZE;
 1002be4:	f8d5 3224 	ldr.w	r3, [r5, #548]	; 0x224
	    length > NRF_ACL_REGION_SIZE_MAX || length == 0) {
 1002be8:	4353      	muls	r3, r2
	    length % nrf_ficr_codepagesize_get(NRF_FICR) != 0 ||
 1002bea:	42a3      	cmp	r3, r4
 1002bec:	d352      	bcc.n	1002c94 <fprotect_set_permission+0x104>
	    length > NRF_ACL_REGION_SIZE_MAX || length == 0) {
 1002bee:	2c00      	cmp	r4, #0
 1002bf0:	d050      	beq.n	1002c94 <fprotect_set_permission+0x104>
		return -EINVAL;
	}

	nrf_acl_region_set(NRF_ACL, region_idx, start, length, permission);
 1002bf2:	9b01      	ldr	r3, [sp, #4]
 1002bf4:	2b07      	cmp	r3, #7
 1002bf6:	d907      	bls.n	1002c08 <fprotect_set_permission+0x78>
 1002bf8:	492c      	ldr	r1, [pc, #176]	; (1002cac <fprotect_set_permission+0x11c>)
 1002bfa:	2277      	movs	r2, #119	; 0x77
 1002bfc:	482a      	ldr	r0, [pc, #168]	; (1002ca8 <fprotect_set_permission+0x118>)
 1002bfe:	f001 fb08 	bl	1004212 <assert_print>
 1002c02:	2177      	movs	r1, #119	; 0x77
 1002c04:	4829      	ldr	r0, [pc, #164]	; (1002cac <fprotect_set_permission+0x11c>)
 1002c06:	e7d4      	b.n	1002bb2 <fprotect_set_permission+0x22>
    return p_reg->INFO.CODEPAGESIZE;
 1002c08:	f8d5 1220 	ldr.w	r1, [r5, #544]	; 0x220
    NRFX_ASSERT(address % nrf_ficr_codepagesize_get(NRF_FICR) == 0);
 1002c0c:	fbb6 f2f1 	udiv	r2, r6, r1
 1002c10:	fb01 6212 	mls	r2, r1, r2, r6
 1002c14:	b132      	cbz	r2, 1002c24 <fprotect_set_permission+0x94>
 1002c16:	4925      	ldr	r1, [pc, #148]	; (1002cac <fprotect_set_permission+0x11c>)
 1002c18:	2278      	movs	r2, #120	; 0x78
 1002c1a:	4823      	ldr	r0, [pc, #140]	; (1002ca8 <fprotect_set_permission+0x118>)
 1002c1c:	f001 faf9 	bl	1004212 <assert_print>
 1002c20:	2178      	movs	r1, #120	; 0x78
 1002c22:	e7ef      	b.n	1002c04 <fprotect_set_permission+0x74>
 1002c24:	f8d5 2220 	ldr.w	r2, [r5, #544]	; 0x220
    return p_reg->INFO.CODESIZE;
 1002c28:	f8d5 1224 	ldr.w	r1, [r5, #548]	; 0x224
    NRFX_ASSERT(size <= NRF_ACL_REGION_SIZE_MAX);
 1002c2c:	434a      	muls	r2, r1
 1002c2e:	4294      	cmp	r4, r2
 1002c30:	d906      	bls.n	1002c40 <fprotect_set_permission+0xb0>
 1002c32:	491e      	ldr	r1, [pc, #120]	; (1002cac <fprotect_set_permission+0x11c>)
 1002c34:	2279      	movs	r2, #121	; 0x79
 1002c36:	481c      	ldr	r0, [pc, #112]	; (1002ca8 <fprotect_set_permission+0x118>)
 1002c38:	f001 faeb 	bl	1004212 <assert_print>
 1002c3c:	2179      	movs	r1, #121	; 0x79
 1002c3e:	e7e1      	b.n	1002c04 <fprotect_set_permission+0x74>
    return p_reg->INFO.CODEPAGESIZE;
 1002c40:	f8d5 1220 	ldr.w	r1, [r5, #544]	; 0x220
    NRFX_ASSERT(size % nrf_ficr_codepagesize_get(NRF_FICR) == 0);
 1002c44:	fbb4 f2f1 	udiv	r2, r4, r1
 1002c48:	fb01 4212 	mls	r2, r1, r2, r4
 1002c4c:	b132      	cbz	r2, 1002c5c <fprotect_set_permission+0xcc>
 1002c4e:	4917      	ldr	r1, [pc, #92]	; (1002cac <fprotect_set_permission+0x11c>)
 1002c50:	227b      	movs	r2, #123	; 0x7b
 1002c52:	4815      	ldr	r0, [pc, #84]	; (1002ca8 <fprotect_set_permission+0x118>)
 1002c54:	f001 fadd 	bl	1004212 <assert_print>
 1002c58:	217b      	movs	r1, #123	; 0x7b
 1002c5a:	e7d3      	b.n	1002c04 <fprotect_set_permission+0x74>
    p_reg->ACL[region_id].ADDR = address;
 1002c5c:	011b      	lsls	r3, r3, #4
 1002c5e:	f103 4182 	add.w	r1, r3, #1090519040	; 0x41000000
 1002c62:	f501 2100 	add.w	r1, r1, #524288	; 0x80000
 1002c66:	f8c1 6800 	str.w	r6, [r1, #2048]	; 0x800
    p_reg->ACL[region_id].SIZE = size;
 1002c6a:	f8c1 4804 	str.w	r4, [r1, #2052]	; 0x804
    p_reg->ACL[region_id].PERM = perm;
 1002c6e:	f8c1 7808 	str.w	r7, [r1, #2056]	; 0x808
    return (uint32_t)p_reg->ACL[region_id].ADDR;
 1002c72:	f8d1 2800 	ldr.w	r2, [r1, #2048]	; 0x800

	if ((nrf_acl_region_address_get(NRF_ACL, region_idx) != start)
 1002c76:	4296      	cmp	r6, r2
 1002c78:	d10f      	bne.n	1002c9a <fprotect_set_permission+0x10a>
    return (size_t)p_reg->ACL[region_id].SIZE;
 1002c7a:	f8d1 2804 	ldr.w	r2, [r1, #2052]	; 0x804
		|| (nrf_acl_region_size_get(NRF_ACL, region_idx) != length)
 1002c7e:	4294      	cmp	r4, r2
 1002c80:	d10b      	bne.n	1002c9a <fprotect_set_permission+0x10a>
    return (nrf_acl_perm_t)p_reg->ACL[region_id].PERM;
 1002c82:	f8d1 3808 	ldr.w	r3, [r1, #2056]	; 0x808
		|| (nrf_acl_region_perm_get(NRF_ACL, region_idx) != permission)) {
 1002c86:	b2db      	uxtb	r3, r3
		return -EFAULT;
 1002c88:	429f      	cmp	r7, r3
 1002c8a:	bf18      	it	ne
 1002c8c:	f06f 000d 	mvnne.w	r0, #13
	}

	return 0;
}
 1002c90:	b003      	add	sp, #12
 1002c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -EINVAL;
 1002c94:	f06f 0015 	mvn.w	r0, #21
 1002c98:	e7fa      	b.n	1002c90 <fprotect_set_permission+0x100>
		return -EFAULT;
 1002c9a:	f06f 000d 	mvn.w	r0, #13
 1002c9e:	e7f7      	b.n	1002c90 <fprotect_set_permission+0x100>
 1002ca0:	01ff0000 	.word	0x01ff0000
 1002ca4:	0100559f 	.word	0x0100559f
 1002ca8:	01004d78 	.word	0x01004d78
 1002cac:	010055cb 	.word	0x010055cb

01002cb0 <k_sys_fatal_error_handler>:
	ARG_UNUSED(reason);

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
 1002cb0:	4803      	ldr	r0, [pc, #12]	; (1002cc0 <k_sys_fatal_error_handler+0x10>)
 1002cb2:	2145      	movs	r1, #69	; 0x45
{
 1002cb4:	b508      	push	{r3, lr}
		LOG_ERR("Resetting system");
 1002cb6:	f001 faba 	bl	100422e <z_log_minimal_printk>
		sys_arch_reboot(0);
 1002cba:	2000      	movs	r0, #0
 1002cbc:	f7ff f8ca 	bl	1001e54 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
 1002cc0:	010055fd 	.word	0x010055fd

01002cc4 <bl_boot>:
#else
#define VTOR SCB->VTOR
#endif

void bl_boot(const struct fw_info *fw_info)
{
 1002cc4:	b538      	push	{r3, r4, r5, lr}
 1002cc6:	4604      	mov	r4, r0
#if CONFIG_ARCH_HAS_USERSPACE
	__ASSERT(!(CONTROL_nPRIV_Msk & __get_CONTROL()),
			"Not in Privileged mode");
#endif

	printk("Booting (0x%x).\r\n", fw_info->address);
 1002cc8:	6981      	ldr	r1, [r0, #24]
 1002cca:	482b      	ldr	r0, [pc, #172]	; (1002d78 <bl_boot+0xb4>)
 1002ccc:	f001 f9bc 	bl	1004048 <printk>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
 1002cd0:	2300      	movs	r3, #0
 1002cd2:	4a2a      	ldr	r2, [pc, #168]	; (1002d7c <bl_boot+0xb8>)
    p_reg->INTENCLR = mask;
 1002cd4:	492a      	ldr	r1, [pc, #168]	; (1002d80 <bl_boot+0xbc>)
 1002cd6:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
 1002cda:	f04f 32ff 	mov.w	r2, #4294967295
 1002cde:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
 1002ce2:	f3bf 8f6f 	isb	sy
  __ASM volatile ("cpsid i" : : : "memory");
 1002ce6:	b672      	cpsid	i
	__ISB();
	__disable_irq();
	NVIC_Type *nvic = NVIC;
	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(nvic->ICER); i++) {
		nvic->ICER[i] = 0xFFFFFFFF;
 1002ce8:	4926      	ldr	r1, [pc, #152]	; (1002d84 <bl_boot+0xc0>)
 1002cea:	f103 0020 	add.w	r0, r3, #32
	for (uint8_t i = 0; i < ARRAY_SIZE(nvic->ICER); i++) {
 1002cee:	3301      	adds	r3, #1
 1002cf0:	2b10      	cmp	r3, #16
		nvic->ICER[i] = 0xFFFFFFFF;
 1002cf2:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(nvic->ICER); i++) {
 1002cf6:	d1f8      	bne.n	1002cea <bl_boot+0x26>
 1002cf8:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(nvic->ICPR); i++) {
		nvic->ICPR[i] = 0xFFFFFFFF;
 1002cfa:	f04f 30ff 	mov.w	r0, #4294967295
 1002cfe:	4a21      	ldr	r2, [pc, #132]	; (1002d84 <bl_boot+0xc0>)
 1002d00:	f103 0160 	add.w	r1, r3, #96	; 0x60
	for (uint8_t i = 0; i < ARRAY_SIZE(nvic->ICPR); i++) {
 1002d04:	3301      	adds	r3, #1
 1002d06:	2b10      	cmp	r3, #16
		nvic->ICPR[i] = 0xFFFFFFFF;
 1002d08:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(nvic->ICPR); i++) {
 1002d0c:	d1f8      	bne.n	1002d00 <bl_boot+0x3c>
	}


	SysTick->CTRL = 0;
 1002d0e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 1002d12:	2200      	movs	r2, #0
 1002d14:	611a      	str	r2, [r3, #16]

	/* Disable fault handlers used by the bootloader */
	SCB->ICSR |= SCB_ICSR_PENDSTCLR_Msk;
 1002d16:	f8d3 2d04 	ldr.w	r2, [r3, #3332]	; 0xd04
 1002d1a:	f503 6350 	add.w	r3, r3, #3328	; 0xd00
 1002d1e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 1002d22:	605a      	str	r2, [r3, #4]

#ifndef CONFIG_CPU_CORTEX_M0
	SCB->SHCSR &= ~(SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk |
 1002d24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 1002d26:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 1002d2a:	625a      	str	r2, [r3, #36]	; 0x24
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 1002d2c:	f3ef 8214 	mrs	r2, CONTROL
			SCB_SHCSR_MEMFAULTENA_Msk);
#endif

	/* Activate the MSP if the core is currently running with the PSP */
	if (CONTROL_SPSEL_Msk & __get_CONTROL()) {
 1002d30:	0792      	lsls	r2, r2, #30
 1002d32:	d507      	bpl.n	1002d44 <bl_boot+0x80>
 1002d34:	f3ef 8214 	mrs	r2, CONTROL
		__set_CONTROL(__get_CONTROL() & ~CONTROL_SPSEL_Msk);
 1002d38:	f022 0202 	bic.w	r2, r2, #2
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 1002d3c:	f382 8814 	msr	CONTROL, r2
  __ASM volatile ("isb 0xF":::"memory");
 1002d40:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 1002d44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 1002d48:	f3bf 8f6f 	isb	sy
	}

	__DSB(); /* Force Memory Write before continuing */
	__ISB(); /* Flush and refill pipeline with updated permissions */

	VTOR = fw_info->address;
 1002d4c:	69a2      	ldr	r2, [r4, #24]
	uint32_t *vector_table = (uint32_t *)fw_info->address;

	if (!fw_info_ext_api_provide(fw_info, true)) {
 1002d4e:	2101      	movs	r1, #1
	VTOR = fw_info->address;
 1002d50:	609a      	str	r2, [r3, #8]
	if (!fw_info_ext_api_provide(fw_info, true)) {
 1002d52:	4620      	mov	r0, r4
	uint32_t *vector_table = (uint32_t *)fw_info->address;
 1002d54:	69a5      	ldr	r5, [r4, #24]
	if (!fw_info_ext_api_provide(fw_info, true)) {
 1002d56:	f000 fa2d 	bl	10031b4 <fw_info_ext_api_provide>
 1002d5a:	b158      	cbz	r0, 1002d74 <bl_boot+0xb0>
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 1002d5c:	2300      	movs	r3, #0
 1002d5e:	f383 880b 	msr	PSPLIM, r3
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 1002d62:	f383 880a 	msr	MSPLIM, r3
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 1002d66:	682a      	ldr	r2, [r5, #0]
 1002d68:	f382 8808 	msr	MSP, r2
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 1002d6c:	f383 8809 	msr	PSP, r3
	/* Set MSP to the new address and clear any information from PSP */
	__set_MSP(vector_table[0]);
	__set_PSP(0);

	/* Call reset handler. */
	((void (*)(void))vector_table[1])();
 1002d70:	686b      	ldr	r3, [r5, #4]
 1002d72:	4798      	blx	r3
	CODE_UNREACHABLE;
}
 1002d74:	bd38      	pop	{r3, r4, r5, pc}
 1002d76:	bf00      	nop
 1002d78:	0100561f 	.word	0x0100561f
 1002d7c:	41013000 	.word	0x41013000
 1002d80:	41005000 	.word	0x41005000
 1002d84:	e000e100 	.word	0xe000e100

01002d88 <fw_info_check>:
/* Check and provide a pointer to a firmware_info structure.
 *
 * @return pointer if valid, NULL if not.
 */
static inline const struct fw_info *fw_info_check(uint32_t fw_info_addr)
{
 1002d88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 1002d8a:	4604      	mov	r4, r0
	const struct fw_info *finfo;
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
 1002d8c:	4a07      	ldr	r2, [pc, #28]	; (1002dac <fw_info_check+0x24>)
 1002d8e:	ab01      	add	r3, sp, #4
 1002d90:	ca07      	ldmia	r2, {r0, r1, r2}
 1002d92:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	finfo = (const struct fw_info *)(fw_info_addr);
	if (memcmp(finfo->magic, fw_info_magic, CONFIG_FW_INFO_MAGIC_LEN)
 1002d96:	220c      	movs	r2, #12
 1002d98:	4619      	mov	r1, r3
 1002d9a:	4620      	mov	r0, r4
 1002d9c:	f001 fabd 	bl	100431a <memcmp>
		== 0) {
		return finfo;
	}
	return NULL;
 1002da0:	2800      	cmp	r0, #0
}
 1002da2:	bf0c      	ite	eq
 1002da4:	4620      	moveq	r0, r4
 1002da6:	2000      	movne	r0, #0
 1002da8:	b004      	add	sp, #16
 1002daa:	bd10      	pop	{r4, pc}
 1002dac:	01004a4c 	.word	0x01004a4c

01002db0 <fw_info_find>:
 *                              at the allowed offsets from firmware_address.
 *
 * @return  A pointer to the fw_info struct if found. Otherwise NULL.
 */
static inline const struct fw_info *fw_info_find(uint32_t firmware_address)
{
 1002db0:	b570      	push	{r4, r5, r6, lr}
 1002db2:	4605      	mov	r5, r0
	const struct fw_info *finfo;

	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
 1002db4:	2400      	movs	r4, #0
 1002db6:	4e05      	ldr	r6, [pc, #20]	; (1002dcc <fw_info_find+0x1c>)
		finfo = fw_info_check(firmware_address +
						fw_info_allowed_offsets[i]);
 1002db8:	f856 0b04 	ldr.w	r0, [r6], #4
		finfo = fw_info_check(firmware_address +
 1002dbc:	4428      	add	r0, r5
 1002dbe:	f7ff ffe3 	bl	1002d88 <fw_info_check>
		if (finfo) {
 1002dc2:	b910      	cbnz	r0, 1002dca <fw_info_find+0x1a>
	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
 1002dc4:	3401      	adds	r4, #1
 1002dc6:	2c05      	cmp	r4, #5
 1002dc8:	d1f6      	bne.n	1002db8 <fw_info_find+0x8>
			return finfo;
		}
	}
	return NULL;
}
 1002dca:	bd70      	pop	{r4, r5, r6, pc}
 1002dcc:	01004b40 	.word	0x01004b40

01002dd0 <validate_firmware>:
#endif


static bool validate_firmware(uint32_t fw_dst_address, uint32_t fw_src_address,
			      const struct fw_info *fwinfo, bool external)
{
 1002dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1002dd4:	4681      	mov	r9, r0
 1002dd6:	b087      	sub	sp, #28
	if (!fwinfo) {
		PRINT("NULL parameter.\n\r");
		return false;
	}

	if (!fw_info_check((uint32_t)fwinfo)) {
 1002dd8:	4610      	mov	r0, r2
{
 1002dda:	460e      	mov	r6, r1
 1002ddc:	4614      	mov	r4, r2
 1002dde:	461d      	mov	r5, r3
	const uint32_t fwinfo_end = (fwinfo_address + fwinfo->total_size);
 1002de0:	68d7      	ldr	r7, [r2, #12]
	const uint32_t fw_dst_end = (fw_dst_address + fwinfo->size);
 1002de2:	f8d2 8010 	ldr.w	r8, [r2, #16]
	if (!fw_info_check((uint32_t)fwinfo)) {
 1002de6:	f7ff ffcf 	bl	1002d88 <fw_info_check>
 1002dea:	b938      	cbnz	r0, 1002dfc <validate_firmware+0x2c>
		PRINT("Invalid firmware info format.\n\r");
 1002dec:	b915      	cbnz	r5, 1002df4 <validate_firmware+0x24>
 1002dee:	486d      	ldr	r0, [pc, #436]	; (1002fa4 <validate_firmware+0x1d4>)
		return false;
	}

	if (fw_dst_address != fwinfo->address) {
		PRINT("The firmware doesn't belong at destination addr.\n\r");
 1002df0:	f001 f92a 	bl	1004048 <printk>
		return false;
 1002df4:	2000      	movs	r0, #0
	return validate_hash(fw_src_address, fwinfo->size, fw_val_info,
				external);
#else
	#error "Validation not specified."
#endif
}
 1002df6:	b007      	add	sp, #28
 1002df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (fw_dst_address != fwinfo->address) {
 1002dfc:	69a0      	ldr	r0, [r4, #24]
 1002dfe:	4548      	cmp	r0, r9
 1002e00:	d003      	beq.n	1002e0a <validate_firmware+0x3a>
		PRINT("The firmware doesn't belong at destination addr.\n\r");
 1002e02:	2d00      	cmp	r5, #0
 1002e04:	d1f6      	bne.n	1002df4 <validate_firmware+0x24>
 1002e06:	4868      	ldr	r0, [pc, #416]	; (1002fa8 <validate_firmware+0x1d8>)
 1002e08:	e7f2      	b.n	1002df0 <validate_firmware+0x20>
	if (!external && (fw_src_address != fw_dst_address)) {
 1002e0a:	b91d      	cbnz	r5, 1002e14 <validate_firmware+0x44>
 1002e0c:	42b0      	cmp	r0, r6
 1002e0e:	d03d      	beq.n	1002e8c <validate_firmware+0xbc>
		PRINT("src and dst must be equal for local calls.\n\r");
 1002e10:	4866      	ldr	r0, [pc, #408]	; (1002fac <validate_firmware+0x1dc>)
 1002e12:	e7ed      	b.n	1002df0 <validate_firmware+0x20>
	if (fw_info_find(fw_src_address) != fwinfo) {
 1002e14:	4630      	mov	r0, r6
 1002e16:	f7ff ffcb 	bl	1002db0 <fw_info_find>
 1002e1a:	4284      	cmp	r4, r0
 1002e1c:	d1ea      	bne.n	1002df4 <validate_firmware+0x24>
	if (fwinfo->valid != CONFIG_FW_INFO_VALID_VAL) {
 1002e1e:	6a22      	ldr	r2, [r4, #32]
 1002e20:	4b63      	ldr	r3, [pc, #396]	; (1002fb0 <validate_firmware+0x1e0>)
 1002e22:	429a      	cmp	r2, r3
 1002e24:	d1e6      	bne.n	1002df4 <validate_firmware+0x24>
 1002e26:	19e3      	adds	r3, r4, r7
 1002e28:	bf2c      	ite	cs
 1002e2a:	2701      	movcs	r7, #1
 1002e2c:	2700      	movcc	r7, #0
	int err = get_monotonic_version(&stored_version);
 1002e2e:	f10d 000a 	add.w	r0, sp, #10
 1002e32:	eb18 0a06 	adds.w	sl, r8, r6
 1002e36:	bf2c      	ite	cs
 1002e38:	f04f 0b01 	movcs.w	fp, #1
 1002e3c:	f04f 0b00 	movcc.w	fp, #0
 1002e40:	9301      	str	r3, [sp, #4]
 1002e42:	f001 fc6f 	bl	1004724 <get_monotonic_version>
	if (err) {
 1002e46:	4601      	mov	r1, r0
 1002e48:	2800      	cmp	r0, #0
 1002e4a:	d040      	beq.n	1002ece <validate_firmware+0xfe>
		PRINT("Cannot read the firmware version. %d\n\r", err);
 1002e4c:	bb65      	cbnz	r5, 1002ea8 <validate_firmware+0xd8>
 1002e4e:	4859      	ldr	r0, [pc, #356]	; (1002fb4 <validate_firmware+0x1e4>)
 1002e50:	f001 f8fa 	bl	1004048 <printk>
		PRINT("We assume this is due to the firmware version not being enabled.\n\r");
 1002e54:	4858      	ldr	r0, [pc, #352]	; (1002fb8 <validate_firmware+0x1e8>)
 1002e56:	f001 f8f7 	bl	1004048 <printk>
		stored_version = 0;
 1002e5a:	f8ad 500a 	strh.w	r5, [sp, #10]
}

static bool region_within(uint32_t inner_start, uint32_t inner_end,
			uint32_t start, uint32_t end)
{
	if (inner_start > inner_end) {
 1002e5e:	2f00      	cmp	r7, #0
 1002e60:	d14b      	bne.n	1002efa <validate_firmware+0x12a>
	if (start > end) {
 1002e62:	f1bb 0f00 	cmp.w	fp, #0
 1002e66:	d148      	bne.n	1002efa <validate_firmware+0x12a>
	if (addr < start) {
 1002e68:	42b4      	cmp	r4, r6
 1002e6a:	d346      	bcc.n	1002efa <validate_firmware+0x12a>
	if (addr >= end) {
 1002e6c:	4554      	cmp	r4, sl
 1002e6e:	d244      	bcs.n	1002efa <validate_firmware+0x12a>
		return false;
	}
	if (!within(inner_start, start, end)) {
		return false;
	}
	if (!within(inner_end - 1, start, end)) {
 1002e70:	9b01      	ldr	r3, [sp, #4]
 1002e72:	1e5f      	subs	r7, r3, #1
	if (addr < start) {
 1002e74:	42be      	cmp	r6, r7
 1002e76:	d83d      	bhi.n	1002ef4 <validate_firmware+0x124>
	if (addr >= end) {
 1002e78:	45ba      	cmp	sl, r7
 1002e7a:	d93b      	bls.n	1002ef4 <validate_firmware+0x124>
	if (start > end) {
 1002e7c:	eb18 0809 	adds.w	r8, r8, r9
	if (!within(fwinfo->boot_address, fw_dst_address, fw_dst_end)) {
 1002e80:	69e3      	ldr	r3, [r4, #28]
 1002e82:	d33c      	bcc.n	1002efe <validate_firmware+0x12e>
		PRINT("Boot address is not within signed region.\n\r");
 1002e84:	2d00      	cmp	r5, #0
 1002e86:	d1b5      	bne.n	1002df4 <validate_firmware+0x24>
 1002e88:	484c      	ldr	r0, [pc, #304]	; (1002fbc <validate_firmware+0x1ec>)
 1002e8a:	e7b1      	b.n	1002df0 <validate_firmware+0x20>
	if (fw_info_find(fw_src_address) != fwinfo) {
 1002e8c:	f7ff ff90 	bl	1002db0 <fw_info_find>
 1002e90:	4284      	cmp	r4, r0
 1002e92:	d001      	beq.n	1002e98 <validate_firmware+0xc8>
		PRINT("Firmware info doesn't point to itself.\n\r");
 1002e94:	484a      	ldr	r0, [pc, #296]	; (1002fc0 <validate_firmware+0x1f0>)
 1002e96:	e7ab      	b.n	1002df0 <validate_firmware+0x20>
	if (fwinfo->valid != CONFIG_FW_INFO_VALID_VAL) {
 1002e98:	6a21      	ldr	r1, [r4, #32]
 1002e9a:	4b45      	ldr	r3, [pc, #276]	; (1002fb0 <validate_firmware+0x1e0>)
 1002e9c:	4299      	cmp	r1, r3
 1002e9e:	d0c2      	beq.n	1002e26 <validate_firmware+0x56>
		PRINT("Firwmare has been invalidated: 0x%x.\n\r",
 1002ea0:	4848      	ldr	r0, [pc, #288]	; (1002fc4 <validate_firmware+0x1f4>)
		PRINT("Firmware validation failed with error %d.\n\r",
 1002ea2:	f001 f8d1 	bl	1004048 <printk>
 1002ea6:	e7a5      	b.n	1002df4 <validate_firmware+0x24>
		stored_version = 0;
 1002ea8:	2200      	movs	r2, #0
 1002eaa:	f8ad 200a 	strh.w	r2, [sp, #10]
	if (inner_start > inner_end) {
 1002eae:	2f00      	cmp	r7, #0
 1002eb0:	d1a0      	bne.n	1002df4 <validate_firmware+0x24>
	if (start > end) {
 1002eb2:	f1bb 0f00 	cmp.w	fp, #0
 1002eb6:	d19d      	bne.n	1002df4 <validate_firmware+0x24>
	if (addr < start) {
 1002eb8:	42b4      	cmp	r4, r6
 1002eba:	d39b      	bcc.n	1002df4 <validate_firmware+0x24>
	if (addr >= end) {
 1002ebc:	4554      	cmp	r4, sl
 1002ebe:	d299      	bcs.n	1002df4 <validate_firmware+0x24>
	if (!within(inner_end - 1, start, end)) {
 1002ec0:	9b01      	ldr	r3, [sp, #4]
 1002ec2:	1e5f      	subs	r7, r3, #1
	if (addr < start) {
 1002ec4:	42be      	cmp	r6, r7
 1002ec6:	d895      	bhi.n	1002df4 <validate_firmware+0x24>
	if (addr >= end) {
 1002ec8:	45ba      	cmp	sl, r7
 1002eca:	d8d7      	bhi.n	1002e7c <validate_firmware+0xac>
 1002ecc:	e792      	b.n	1002df4 <validate_firmware+0x24>
	if (fwinfo->version < stored_version) {
 1002ece:	6961      	ldr	r1, [r4, #20]
 1002ed0:	f8bd 200a 	ldrh.w	r2, [sp, #10]
 1002ed4:	4291      	cmp	r1, r2
 1002ed6:	d205      	bcs.n	1002ee4 <validate_firmware+0x114>
		PRINT("Firmware version (%u) is smaller than monotonic counter (%u).\n\r",
 1002ed8:	2d00      	cmp	r5, #0
 1002eda:	d18b      	bne.n	1002df4 <validate_firmware+0x24>
 1002edc:	483a      	ldr	r0, [pc, #232]	; (1002fc8 <validate_firmware+0x1f8>)
 1002ede:	f001 f8b3 	bl	1004048 <printk>
 1002ee2:	e787      	b.n	1002df4 <validate_firmware+0x24>
	if (inner_start > inner_end) {
 1002ee4:	b937      	cbnz	r7, 1002ef4 <validate_firmware+0x124>
	if (start > end) {
 1002ee6:	f1bb 0f00 	cmp.w	fp, #0
 1002eea:	d103      	bne.n	1002ef4 <validate_firmware+0x124>
	if (addr < start) {
 1002eec:	42b4      	cmp	r4, r6
 1002eee:	d301      	bcc.n	1002ef4 <validate_firmware+0x124>
	if (addr >= end) {
 1002ef0:	4554      	cmp	r4, sl
 1002ef2:	d3bd      	bcc.n	1002e70 <validate_firmware+0xa0>
		PRINT("Firmware info is not within signed region.\n\r");
 1002ef4:	2d00      	cmp	r5, #0
 1002ef6:	f47f af7d 	bne.w	1002df4 <validate_firmware+0x24>
 1002efa:	4834      	ldr	r0, [pc, #208]	; (1002fcc <validate_firmware+0x1fc>)
 1002efc:	e778      	b.n	1002df0 <validate_firmware+0x20>
	if (addr < start) {
 1002efe:	454b      	cmp	r3, r9
 1002f00:	d3c0      	bcc.n	1002e84 <validate_firmware+0xb4>
	if (addr >= end) {
 1002f02:	4543      	cmp	r3, r8
 1002f04:	d2be      	bcs.n	1002e84 <validate_firmware+0xb4>
	const uint32_t reset_vector = ((const uint32_t *)(fw_src_address + stack_ptr_offset))[1];
 1002f06:	1d32      	adds	r2, r6, #4
 1002f08:	eba2 0209 	sub.w	r2, r2, r9
 1002f0c:	58d3      	ldr	r3, [r2, r3]
	if (addr < start) {
 1002f0e:	4599      	cmp	r9, r3
 1002f10:	d904      	bls.n	1002f1c <validate_firmware+0x14c>
		PRINT("Reset handler is not within signed region.\n\r");
 1002f12:	2d00      	cmp	r5, #0
 1002f14:	f47f af6e 	bne.w	1002df4 <validate_firmware+0x24>
 1002f18:	482d      	ldr	r0, [pc, #180]	; (1002fd0 <validate_firmware+0x200>)
 1002f1a:	e769      	b.n	1002df0 <validate_firmware+0x20>
	if (addr >= end) {
 1002f1c:	4598      	cmp	r8, r3
 1002f1e:	d9f8      	bls.n	1002f12 <validate_firmware+0x142>
	fw_val_info = validation_info_find(fw_src_address + fwinfo->size, 4);
 1002f20:	6927      	ldr	r7, [r4, #16]
	const uint32_t validation_info_magic[] = {VALIDATION_INFO_MAGIC};
 1002f22:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 1002fd4 <validate_firmware+0x204>
	fw_val_info = validation_info_find(fw_src_address + fwinfo->size, 4);
 1002f26:	4437      	add	r7, r6
	for (int i = 0; i <= search_distance; i++) {
 1002f28:	f107 0a05 	add.w	sl, r7, #5
	const uint32_t validation_info_magic[] = {VALIDATION_INFO_MAGIC};
 1002f2c:	f10d 080c 	add.w	r8, sp, #12
 1002f30:	e899 0007 	ldmia.w	r9, {r0, r1, r2}
 1002f34:	e888 0007 	stmia.w	r8, {r0, r1, r2}
	if (memcmp(vinfo->magic, validation_info_magic,
 1002f38:	220c      	movs	r2, #12
 1002f3a:	4641      	mov	r1, r8
 1002f3c:	4638      	mov	r0, r7
 1002f3e:	f001 f9ec 	bl	100431a <memcmp>
 1002f42:	b900      	cbnz	r0, 1002f46 <validate_firmware+0x176>
		if (validation_info_check(vinfo)) {
 1002f44:	b93f      	cbnz	r7, 1002f56 <validate_firmware+0x186>
	for (int i = 0; i <= search_distance; i++) {
 1002f46:	3701      	adds	r7, #1
 1002f48:	45ba      	cmp	sl, r7
 1002f4a:	d1f1      	bne.n	1002f30 <validate_firmware+0x160>
		PRINT("Could not find valid firmware validation info.\n\r");
 1002f4c:	2d00      	cmp	r5, #0
 1002f4e:	f47f af51 	bne.w	1002df4 <validate_firmware+0x24>
 1002f52:	4821      	ldr	r0, [pc, #132]	; (1002fd8 <validate_firmware+0x208>)
 1002f54:	e74c      	b.n	1002df0 <validate_firmware+0x20>
	if (fw_val_info->address != fwinfo->address) {
 1002f56:	68fa      	ldr	r2, [r7, #12]
 1002f58:	69a3      	ldr	r3, [r4, #24]
 1002f5a:	429a      	cmp	r2, r3
 1002f5c:	d109      	bne.n	1002f72 <validate_firmware+0x1a2>
	return validate_hash(fw_src_address, fwinfo->size, fw_val_info,
 1002f5e:	6924      	ldr	r4, [r4, #16]
	int retval = bl_crypto_init();
 1002f60:	f001 fbbd 	bl	10046de <bl_crypto_init>
	if (retval) {
 1002f64:	4601      	mov	r1, r0
 1002f66:	b148      	cbz	r0, 1002f7c <validate_firmware+0x1ac>
		PRINT("bl_crypto_init() returned %d.\n\r", retval);
 1002f68:	2d00      	cmp	r5, #0
 1002f6a:	f47f af43 	bne.w	1002df4 <validate_firmware+0x24>
 1002f6e:	481b      	ldr	r0, [pc, #108]	; (1002fdc <validate_firmware+0x20c>)
 1002f70:	e797      	b.n	1002ea2 <validate_firmware+0xd2>
		PRINT("Validation info doesn't belong to this firmware.\n\r");
 1002f72:	2d00      	cmp	r5, #0
 1002f74:	f47f af3e 	bne.w	1002df4 <validate_firmware+0x24>
 1002f78:	4819      	ldr	r0, [pc, #100]	; (1002fe0 <validate_firmware+0x210>)
 1002f7a:	e739      	b.n	1002df0 <validate_firmware+0x20>
	retval = bl_sha256_verify((const uint8_t *)fw_src_address, fw_size,
 1002f7c:	4621      	mov	r1, r4
 1002f7e:	4630      	mov	r0, r6
 1002f80:	f107 0210 	add.w	r2, r7, #16
 1002f84:	f001 fbb2 	bl	10046ec <bl_sha256_verify>
	if (retval != 0) {
 1002f88:	4601      	mov	r1, r0
 1002f8a:	b120      	cbz	r0, 1002f96 <validate_firmware+0x1c6>
		PRINT("Firmware validation failed with error %d.\n\r",
 1002f8c:	2d00      	cmp	r5, #0
 1002f8e:	f47f af31 	bne.w	1002df4 <validate_firmware+0x24>
 1002f92:	4814      	ldr	r0, [pc, #80]	; (1002fe4 <validate_firmware+0x214>)
 1002f94:	e785      	b.n	1002ea2 <validate_firmware+0xd2>
	PRINT("Firmware hash verified.\n\r");
 1002f96:	b915      	cbnz	r5, 1002f9e <validate_firmware+0x1ce>
 1002f98:	4813      	ldr	r0, [pc, #76]	; (1002fe8 <validate_firmware+0x218>)
 1002f9a:	f001 f855 	bl	1004048 <printk>
	return true;
 1002f9e:	2001      	movs	r0, #1
 1002fa0:	e729      	b.n	1002df6 <validate_firmware+0x26>
 1002fa2:	bf00      	nop
 1002fa4:	01005631 	.word	0x01005631
 1002fa8:	01005651 	.word	0x01005651
 1002fac:	01005684 	.word	0x01005684
 1002fb0:	9102ffff 	.word	0x9102ffff
 1002fb4:	01005701 	.word	0x01005701
 1002fb8:	01005728 	.word	0x01005728
 1002fbc:	010057d8 	.word	0x010057d8
 1002fc0:	010056b1 	.word	0x010056b1
 1002fc4:	010056da 	.word	0x010056da
 1002fc8:	0100576b 	.word	0x0100576b
 1002fcc:	010057ab 	.word	0x010057ab
 1002fd0:	01005804 	.word	0x01005804
 1002fd4:	01004a58 	.word	0x01004a58
 1002fd8:	01005831 	.word	0x01005831
 1002fdc:	01005895 	.word	0x01005895
 1002fe0:	01005862 	.word	0x01005862
 1002fe4:	010058b5 	.word	0x010058b5
 1002fe8:	010058e1 	.word	0x010058e1

01002fec <get_counter_struct>:
}

/** Get the counter_collection data structure in the provision data. */
static const struct counter_collection *get_counter_collection(void)
{
	const struct counter_collection *collection = (struct counter_collection *)
 1002fec:	2214      	movs	r2, #20
/** Get one of the (possibly multiple) counters in the provision data.
 *
 *  param[in]  description  Which counter to get. See COUNTER_DESC_*.
 */
static const struct monotonic_counter *get_counter_struct(uint16_t description)
{
 1002fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return nrf_nvmc_ready_check(NRF_NVMC);
}

NRFX_STATIC_INLINE uint32_t nrfx_nvmc_uicr_word_read(uint32_t const volatile *address)
{
    uint32_t value = *address;
 1002ff2:	4b14      	ldr	r3, [pc, #80]	; (1003044 <get_counter_struct+0x58>)
	const struct counter_collection *collection = (struct counter_collection *)
 1002ff4:	4d14      	ldr	r5, [pc, #80]	; (1003048 <get_counter_struct+0x5c>)
 1002ff6:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	; 0x5b0
{
 1002ffa:	4607      	mov	r7, r0
	const struct counter_collection *collection = (struct counter_collection *)
 1002ffc:	fb02 5503 	mla	r5, r2, r3, r5
	return nrfx_nvmc_otp_halfword_read((uint32_t)&collection->type) == TYPE_COUNTERS
 1003000:	4628      	mov	r0, r5
 1003002:	f000 fb9f 	bl	1003744 <nrfx_nvmc_otp_halfword_read>
		? collection : NULL;
 1003006:	2801      	cmp	r0, #1
 1003008:	d003      	beq.n	1003012 <get_counter_struct+0x26>
	const struct counter_collection *counters = get_counter_collection();

	if (counters == NULL) {
		return NULL;
 100300a:	2400      	movs	r4, #0

		current = (const struct monotonic_counter *)
					&current->counter_slots[num_slots];
	}
	return NULL;
}
 100300c:	4620      	mov	r0, r4
 100300e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (size_t i = 0; i < nrfx_nvmc_otp_halfword_read(
 1003012:	f04f 0800 	mov.w	r8, #0
	const struct monotonic_counter *current = counters->counters;
 1003016:	1d2c      	adds	r4, r5, #4
		(uint32_t)&counters->num_counters); i++) {
 1003018:	1cae      	adds	r6, r5, #2
	for (size_t i = 0; i < nrfx_nvmc_otp_halfword_read(
 100301a:	4630      	mov	r0, r6
 100301c:	f000 fb92 	bl	1003744 <nrfx_nvmc_otp_halfword_read>
 1003020:	4540      	cmp	r0, r8
 1003022:	d9f2      	bls.n	100300a <get_counter_struct+0x1e>
		uint16_t num_slots = nrfx_nvmc_otp_halfword_read(
 1003024:	1ca0      	adds	r0, r4, #2
 1003026:	f000 fb8d 	bl	1003744 <nrfx_nvmc_otp_halfword_read>
 100302a:	4605      	mov	r5, r0
		if (nrfx_nvmc_otp_halfword_read((uint32_t)&current->description) == description) {
 100302c:	4620      	mov	r0, r4
 100302e:	f000 fb89 	bl	1003744 <nrfx_nvmc_otp_halfword_read>
 1003032:	42b8      	cmp	r0, r7
 1003034:	d0ea      	beq.n	100300c <get_counter_struct+0x20>
		current = (const struct monotonic_counter *)
 1003036:	3502      	adds	r5, #2
 1003038:	eb04 0445 	add.w	r4, r4, r5, lsl #1
		(uint32_t)&counters->num_counters); i++) {
 100303c:	f108 0801 	add.w	r8, r8, #1
 1003040:	e7eb      	b.n	100301a <get_counter_struct+0x2e>
 1003042:	bf00      	nop
 1003044:	01008000 	.word	0x01008000
 1003048:	010085b4 	.word	0x010085b4

0100304c <s0_address_read>:
 100304c:	4b01      	ldr	r3, [pc, #4]	; (1003054 <s0_address_read+0x8>)
 100304e:	f8d3 05a8 	ldr.w	r0, [r3, #1448]	; 0x5a8
}
 1003052:	4770      	bx	lr
 1003054:	01008000 	.word	0x01008000

01003058 <pcd_fw_copy_invalidate>:

static struct pcd_cmd *cmd = (struct pcd_cmd *)PCD_CMD_ADDRESS;

void pcd_fw_copy_invalidate(void)
{
	cmd->magic = PCD_CMD_MAGIC_FAIL;
 1003058:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 100305c:	4a01      	ldr	r2, [pc, #4]	; (1003064 <pcd_fw_copy_invalidate+0xc>)
 100305e:	601a      	str	r2, [r3, #0]
}
 1003060:	4770      	bx	lr
 1003062:	bf00      	nop
 1003064:	25bafc15 	.word	0x25bafc15

01003068 <pcd_fw_copy_status_get>:

enum pcd_status pcd_fw_copy_status_get(void)
{
	if (cmd->magic == PCD_CMD_MAGIC_COPY) {
 1003068:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 100306c:	6818      	ldr	r0, [r3, #0]
 100306e:	4b05      	ldr	r3, [pc, #20]	; (1003084 <pcd_fw_copy_status_get+0x1c>)
 1003070:	4298      	cmp	r0, r3
 1003072:	d005      	beq.n	1003080 <pcd_fw_copy_status_get+0x18>
		return PCD_STATUS_COPY;
	} else if (cmd->magic == PCD_CMD_MAGIC_DONE) {
		return PCD_STATUS_COPY_DONE;
	}

	return PCD_STATUS_COPY_FAILED;
 1003074:	4b04      	ldr	r3, [pc, #16]	; (1003088 <pcd_fw_copy_status_get+0x20>)
 1003076:	4298      	cmp	r0, r3
 1003078:	bf0c      	ite	eq
 100307a:	2001      	moveq	r0, #1
 100307c:	2002      	movne	r0, #2
 100307e:	4770      	bx	lr
		return PCD_STATUS_COPY;
 1003080:	2000      	movs	r0, #0
}
 1003082:	4770      	bx	lr
 1003084:	b5b4b3b6 	.word	0xb5b4b3b6
 1003088:	f103ce5d 	.word	0xf103ce5d

0100308c <pcd_fw_copy>:
}

#ifdef CONFIG_PCD_NET

int pcd_fw_copy(const struct device *fdev)
{
 100308c:	b530      	push	{r4, r5, lr}
	struct stream_flash_ctx stream;
	uint8_t buf[CONFIG_PCD_BUF_SIZE];
	int rc;

	if (cmd->magic != PCD_CMD_MAGIC_COPY) {
 100308e:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
 1003092:	4b18      	ldr	r3, [pc, #96]	; (10030f4 <pcd_fw_copy+0x68>)
 1003094:	682a      	ldr	r2, [r5, #0]
{
 1003096:	4601      	mov	r1, r0
	if (cmd->magic != PCD_CMD_MAGIC_COPY) {
 1003098:	429a      	cmp	r2, r3
{
 100309a:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
	if (cmd->magic != PCD_CMD_MAGIC_COPY) {
 100309e:	d126      	bne.n	10030ee <pcd_fw_copy+0x62>
		return -EFAULT;
	}

	rc = stream_flash_init(&stream, fdev, buf, sizeof(buf),
 10030a0:	2300      	movs	r3, #0
 10030a2:	e9cd 3301 	strd	r3, r3, [sp, #4]
 10030a6:	68eb      	ldr	r3, [r5, #12]
 10030a8:	aa0e      	add	r2, sp, #56	; 0x38
 10030aa:	9300      	str	r3, [sp, #0]
 10030ac:	a805      	add	r0, sp, #20
 10030ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 10030b2:	f7fe fb37 	bl	1001724 <stream_flash_init>
			       cmd->offset, 0, NULL);
	if (rc != 0) {
 10030b6:	4604      	mov	r4, r0
 10030b8:	b140      	cbz	r0, 10030cc <pcd_fw_copy+0x40>
		LOG_ERR("stream_flash_init failed: %d", rc);
 10030ba:	2145      	movs	r1, #69	; 0x45
 10030bc:	4602      	mov	r2, r0
 10030be:	480e      	ldr	r0, [pc, #56]	; (10030f8 <pcd_fw_copy+0x6c>)
	}

	rc = stream_flash_buffered_write(&stream, (uint8_t *)cmd->data,
					 cmd->len, true);
	if (rc != 0) {
		LOG_ERR("stream_flash_buffered_write fail: %d", rc);
 10030c0:	f001 f8b5 	bl	100422e <z_log_minimal_printk>
	}

	LOG_INF("Transfer done");

	return 0;
}
 10030c4:	4620      	mov	r0, r4
 10030c6:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 10030ca:	bd30      	pop	{r4, r5, pc}
	rc = stream_flash_buffered_write(&stream, (uint8_t *)cmd->data,
 10030cc:	2301      	movs	r3, #1
 10030ce:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 10030d2:	a805      	add	r0, sp, #20
 10030d4:	f001 f8be 	bl	1004254 <stream_flash_buffered_write>
	if (rc != 0) {
 10030d8:	4604      	mov	r4, r0
 10030da:	b118      	cbz	r0, 10030e4 <pcd_fw_copy+0x58>
		LOG_ERR("stream_flash_buffered_write fail: %d", rc);
 10030dc:	4602      	mov	r2, r0
 10030de:	2145      	movs	r1, #69	; 0x45
 10030e0:	4806      	ldr	r0, [pc, #24]	; (10030fc <pcd_fw_copy+0x70>)
 10030e2:	e7ed      	b.n	10030c0 <pcd_fw_copy+0x34>
	LOG_INF("Transfer done");
 10030e4:	2149      	movs	r1, #73	; 0x49
 10030e6:	4806      	ldr	r0, [pc, #24]	; (1003100 <pcd_fw_copy+0x74>)
 10030e8:	f001 f8a1 	bl	100422e <z_log_minimal_printk>
	return 0;
 10030ec:	e7ea      	b.n	10030c4 <pcd_fw_copy+0x38>
		return -EFAULT;
 10030ee:	f06f 040d 	mvn.w	r4, #13
 10030f2:	e7e7      	b.n	10030c4 <pcd_fw_copy+0x38>
 10030f4:	b5b4b3b6 	.word	0xb5b4b3b6
 10030f8:	010058fb 	.word	0x010058fb
 10030fc:	0100591d 	.word	0x0100591d
 1003100:	01005947 	.word	0x01005947

01003104 <pcd_fw_copy_done>:

void pcd_fw_copy_done(void)
{
	/* Signal complete by setting magic to DONE */
	cmd->magic = PCD_CMD_MAGIC_DONE;
 1003104:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 1003108:	4a01      	ldr	r2, [pc, #4]	; (1003110 <pcd_fw_copy_done+0xc>)
 100310a:	601a      	str	r2, [r3, #0]
}
 100310c:	4770      	bx	lr
 100310e:	bf00      	nop
 1003110:	f103ce5d 	.word	0xf103ce5d

01003114 <check_ext_api_requests>:
	}
};
#endif

static int check_ext_api_requests(void)
{
 1003114:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct fw_info_ext_api_request *ext_api_req =
			skip_ext_apis(&m_firmware_info);
 1003118:	4822      	ldr	r0, [pc, #136]	; (10031a4 <check_ext_api_requests+0x90>)
{
 100311a:	b085      	sub	sp, #20
			skip_ext_apis(&m_firmware_info);
 100311c:	f001 fb54 	bl	10047c8 <skip_ext_apis>

	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
 1003120:	2500      	movs	r5, #0
			skip_ext_apis(&m_firmware_info);
 1003122:	4604      	mov	r4, r0
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
 1003124:	4b1f      	ldr	r3, [pc, #124]	; (10031a4 <check_ext_api_requests+0x90>)
	const uint32_t ext_api_magic[] = {EXT_API_MAGIC};
 1003126:	4e20      	ldr	r6, [pc, #128]	; (10031a8 <check_ext_api_requests+0x94>)
 1003128:	f8d3 8038 	ldr.w	r8, [r3, #56]	; 0x38
			/* EXT_API hard requirement not met. */
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
			k_panic();
		} else {
			/* EXT_API soft requirement not met. */
			printk("WARNING: Optional EXT_API request not "
 100312c:	f8df 907c 	ldr.w	r9, [pc, #124]	; 10031ac <check_ext_api_requests+0x98>
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
 1003130:	45a8      	cmp	r8, r5
 1003132:	d803      	bhi.n	100313c <check_ext_api_requests+0x28>
		}
		ADVANCE_EXT_API_REQ(ext_api_req);
	}

	return 0;
}
 1003134:	2000      	movs	r0, #0
 1003136:	b005      	add	sp, #20
 1003138:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (fw_info_ext_api_check((uint32_t)*(ext_api_req->ext_api))
 100313c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 100313e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 1003142:	681f      	ldr	r7, [r3, #0]
 1003144:	ab01      	add	r3, sp, #4
 1003146:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (memcmp(ext_api->magic, ext_api_magic, CONFIG_FW_INFO_MAGIC_LEN)
 100314a:	220c      	movs	r2, #12
 100314c:	4619      	mov	r1, r3
 100314e:	4638      	mov	r0, r7
 1003150:	f001 f8e3 	bl	100431a <memcmp>
 1003154:	b988      	cbnz	r0, 100317a <check_ext_api_requests+0x66>
 1003156:	b187      	cbz	r7, 100317a <check_ext_api_requests+0x66>
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
 1003158:	6a63      	ldr	r3, [r4, #36]	; 0x24
	const uint32_t req_id = ext_api_req->request.ext_api_id;
 100315a:	6921      	ldr	r1, [r4, #16]
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
 100315c:	681b      	ldr	r3, [r3, #0]
	return ((ext_api->ext_api_id == req_id)
 100315e:	691a      	ldr	r2, [r3, #16]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
 1003160:	4291      	cmp	r1, r2
 1003162:	d10a      	bne.n	100317a <check_ext_api_requests+0x66>
		&&  (ext_api->ext_api_version >= req_min_version)
 1003164:	699a      	ldr	r2, [r3, #24]
	const uint32_t req_min_version = ext_api_req->request.ext_api_version;
 1003166:	69a1      	ldr	r1, [r4, #24]
		&&  (ext_api->ext_api_version >= req_min_version)
 1003168:	4291      	cmp	r1, r2
 100316a:	d806      	bhi.n	100317a <check_ext_api_requests+0x66>
	const uint32_t req_max_version = ext_api_req->ext_api_max_version;
 100316c:	69e1      	ldr	r1, [r4, #28]
		&&  (ext_api->ext_api_version <  req_max_version)
 100316e:	4291      	cmp	r1, r2
 1003170:	d903      	bls.n	100317a <check_ext_api_requests+0x66>
	const uint32_t req_flags = ext_api_req->request.ext_api_flags;
 1003172:	6962      	ldr	r2, [r4, #20]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
 1003174:	695b      	ldr	r3, [r3, #20]
 1003176:	439a      	bics	r2, r3
 1003178:	d00a      	beq.n	1003190 <check_ext_api_requests+0x7c>
		} else if (ext_api_req->required) {
 100317a:	6a27      	ldr	r7, [r4, #32]
 100317c:	b167      	cbz	r7, 1003198 <check_ext_api_requests+0x84>
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
 100317e:	480c      	ldr	r0, [pc, #48]	; (10031b0 <check_ext_api_requests+0x9c>)
 1003180:	f000 ff62 	bl	1004048 <printk>
			k_panic();
 1003184:	4040      	eors	r0, r0
 1003186:	f380 8811 	msr	BASEPRI, r0
 100318a:	f04f 0004 	mov.w	r0, #4
 100318e:	df02      	svc	2
		ADVANCE_EXT_API_REQ(ext_api_req);
 1003190:	68e3      	ldr	r3, [r4, #12]
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
 1003192:	3501      	adds	r5, #1
		ADVANCE_EXT_API_REQ(ext_api_req);
 1003194:	441c      	add	r4, r3
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
 1003196:	e7cb      	b.n	1003130 <check_ext_api_requests+0x1c>
			printk("WARNING: Optional EXT_API request not "
 1003198:	4648      	mov	r0, r9
 100319a:	f000 ff55 	bl	1004048 <printk>
			*ext_api_req->ext_api = NULL;
 100319e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 10031a0:	601f      	str	r7, [r3, #0]
 10031a2:	e7f5      	b.n	1003190 <check_ext_api_requests+0x7c>
 10031a4:	01000200 	.word	0x01000200
 10031a8:	01004a64 	.word	0x01004a64
 10031ac:	01005987 	.word	0x01005987
 10031b0:	0100595e 	.word	0x0100595e

010031b4 <fw_info_ext_api_provide>:
{
 10031b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10031b8:	460f      	mov	r7, r1
	if (fw_info == NULL) {
 10031ba:	4606      	mov	r6, r0
{
 10031bc:	b087      	sub	sp, #28
	if (fw_info == NULL) {
 10031be:	b3a0      	cbz	r0, 100322a <fw_info_ext_api_provide+0x76>
				skip_ext_apis(fw_info);
 10031c0:	f001 fb02 	bl	10047c8 <skip_ext_apis>
	for (uint32_t i = 0; i < fw_info->ext_api_request_num; i++) {
 10031c4:	f04f 0800 	mov.w	r8, #0
				skip_ext_apis(fw_info);
 10031c8:	4604      	mov	r4, r0
	for (uint32_t i = 0; i < fw_info->ext_api_request_num; i++) {
 10031ca:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 10031cc:	4543      	cmp	r3, r8
 10031ce:	d94e      	bls.n	100326e <fw_info_ext_api_provide+0xba>
	for (uint32_t i = 0; i < (uint32_t)_fw_info_images_size; i++) {
 10031d0:	f04f 0900 	mov.w	r9, #0
 10031d4:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 1003284 <fw_info_ext_api_provide+0xd0>
	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
 10031d8:	f04f 0a00 	mov.w	sl, #0
				fw_info_find(_fw_info_images_start[i]);
 10031dc:	f85b 3b04 	ldr.w	r3, [fp], #4
 10031e0:	9300      	str	r3, [sp, #0]
 10031e2:	4b29      	ldr	r3, [pc, #164]	; (1003288 <fw_info_ext_api_provide+0xd4>)
						fw_info_allowed_offsets[i]);
 10031e4:	f853 5b04 	ldr.w	r5, [r3], #4
 10031e8:	9301      	str	r3, [sp, #4]
		finfo = fw_info_check(firmware_address +
 10031ea:	9b00      	ldr	r3, [sp, #0]
 10031ec:	441d      	add	r5, r3
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
 10031ee:	4b27      	ldr	r3, [pc, #156]	; (100328c <fw_info_ext_api_provide+0xd8>)
 10031f0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 10031f4:	ab03      	add	r3, sp, #12
 10031f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (memcmp(finfo->magic, fw_info_magic, CONFIG_FW_INFO_MAGIC_LEN)
 10031fa:	4619      	mov	r1, r3
 10031fc:	220c      	movs	r2, #12
 10031fe:	4628      	mov	r0, r5
 1003200:	f001 f88b 	bl	100431a <memcmp>
 1003204:	9b01      	ldr	r3, [sp, #4]
 1003206:	b900      	cbnz	r0, 100320a <fw_info_ext_api_provide+0x56>
		if (finfo) {
 1003208:	b99d      	cbnz	r5, 1003232 <fw_info_ext_api_provide+0x7e>
	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
 100320a:	f10a 0a01 	add.w	sl, sl, #1
 100320e:	f1ba 0f05 	cmp.w	sl, #5
 1003212:	d1e7      	bne.n	10031e4 <fw_info_ext_api_provide+0x30>
	for (uint32_t i = 0; i < (uint32_t)_fw_info_images_size; i++) {
 1003214:	4b1e      	ldr	r3, [pc, #120]	; (1003290 <fw_info_ext_api_provide+0xdc>)
 1003216:	f109 0901 	add.w	r9, r9, #1
 100321a:	4599      	cmp	r9, r3
 100321c:	d3dc      	bcc.n	10031d8 <fw_info_ext_api_provide+0x24>
		if (provide) {
 100321e:	b117      	cbz	r7, 1003226 <fw_info_ext_api_provide+0x72>
			*ext_api_req->ext_api = new_ext_api;
 1003220:	2200      	movs	r2, #0
 1003222:	6a63      	ldr	r3, [r4, #36]	; 0x24
 1003224:	601a      	str	r2, [r3, #0]
		if (!new_ext_api && ext_api_req->required) {
 1003226:	6a23      	ldr	r3, [r4, #32]
 1003228:	b333      	cbz	r3, 1003278 <fw_info_ext_api_provide+0xc4>
		return false;
 100322a:	2000      	movs	r0, #0
}
 100322c:	b007      	add	sp, #28
 100322e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!fw_info || (fw_info->valid != CONFIG_FW_INFO_VALID_VAL)
 1003232:	6a2b      	ldr	r3, [r5, #32]
 1003234:	4a17      	ldr	r2, [pc, #92]	; (1003294 <fw_info_ext_api_provide+0xe0>)
 1003236:	4293      	cmp	r3, r2
 1003238:	d1ec      	bne.n	1003214 <fw_info_ext_api_provide+0x60>
		    || (fw_info == skip_fw_info)) {
 100323a:	42ae      	cmp	r6, r5
 100323c:	d0ea      	beq.n	1003214 <fw_info_ext_api_provide+0x60>
		for (uint32_t j = 0; j < fw_info->ext_api_num; j++) {
 100323e:	6b69      	ldr	r1, [r5, #52]	; 0x34
		const struct fw_info_ext_api *ext_api = &fw_info->ext_apis[0];
 1003240:	f105 033c 	add.w	r3, r5, #60	; 0x3c
		for (uint32_t j = 0; j < fw_info->ext_api_num; j++) {
 1003244:	4288      	cmp	r0, r1
 1003246:	d0e5      	beq.n	1003214 <fw_info_ext_api_provide+0x60>
	const uint32_t req_id = ext_api_req->request.ext_api_id;
 1003248:	6925      	ldr	r5, [r4, #16]
	return ((ext_api->ext_api_id == req_id)
 100324a:	691a      	ldr	r2, [r3, #16]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
 100324c:	4295      	cmp	r5, r2
 100324e:	d10a      	bne.n	1003266 <fw_info_ext_api_provide+0xb2>
		&&  (ext_api->ext_api_version >= req_min_version)
 1003250:	699a      	ldr	r2, [r3, #24]
	const uint32_t req_min_version = ext_api_req->request.ext_api_version;
 1003252:	69a5      	ldr	r5, [r4, #24]
		&&  (ext_api->ext_api_version >= req_min_version)
 1003254:	4295      	cmp	r5, r2
 1003256:	d806      	bhi.n	1003266 <fw_info_ext_api_provide+0xb2>
	const uint32_t req_max_version = ext_api_req->ext_api_max_version;
 1003258:	69e5      	ldr	r5, [r4, #28]
		&&  (ext_api->ext_api_version <  req_max_version)
 100325a:	4295      	cmp	r5, r2
 100325c:	d903      	bls.n	1003266 <fw_info_ext_api_provide+0xb2>
	const uint32_t req_flags = ext_api_req->request.ext_api_flags;
 100325e:	6962      	ldr	r2, [r4, #20]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
 1003260:	695d      	ldr	r5, [r3, #20]
 1003262:	43aa      	bics	r2, r5
 1003264:	d005      	beq.n	1003272 <fw_info_ext_api_provide+0xbe>
			ADVANCE_EXT_API(ext_api);
 1003266:	68da      	ldr	r2, [r3, #12]
		for (uint32_t j = 0; j < fw_info->ext_api_num; j++) {
 1003268:	3001      	adds	r0, #1
			ADVANCE_EXT_API(ext_api);
 100326a:	4413      	add	r3, r2
		for (uint32_t j = 0; j < fw_info->ext_api_num; j++) {
 100326c:	e7ea      	b.n	1003244 <fw_info_ext_api_provide+0x90>
	return true;
 100326e:	2001      	movs	r0, #1
 1003270:	e7dc      	b.n	100322c <fw_info_ext_api_provide+0x78>
		if (provide) {
 1003272:	b10f      	cbz	r7, 1003278 <fw_info_ext_api_provide+0xc4>
			*ext_api_req->ext_api = new_ext_api;
 1003274:	6a62      	ldr	r2, [r4, #36]	; 0x24
 1003276:	6013      	str	r3, [r2, #0]
		ADVANCE_EXT_API_REQ(ext_api_req);
 1003278:	68e3      	ldr	r3, [r4, #12]
	for (uint32_t i = 0; i < fw_info->ext_api_request_num; i++) {
 100327a:	f108 0801 	add.w	r8, r8, #1
		ADVANCE_EXT_API_REQ(ext_api_req);
 100327e:	441c      	add	r4, r3
	for (uint32_t i = 0; i < fw_info->ext_api_request_num; i++) {
 1003280:	e7a3      	b.n	10031ca <fw_info_ext_api_provide+0x16>
 1003282:	bf00      	nop
 1003284:	01005bac 	.word	0x01005bac
 1003288:	01004b54 	.word	0x01004b54
 100328c:	01004a70 	.word	0x01004a70
 1003290:	00000001 	.word	0x00000001
 1003294:	9102ffff 	.word	0x9102ffff

01003298 <SystemInit>:
void SystemInit(void)
{
    /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
     until one ADDR is not initialized. */
    uint32_t index = 0;
    for (index = 0; index < 32ul && NRF_FICR_NS->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
 1003298:	2200      	movs	r2, #0
 100329a:	00d3      	lsls	r3, r2, #3
 100329c:	f103 73ff 	add.w	r3, r3, #33423360	; 0x1fe0000
 10032a0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 10032a4:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
 10032a8:	3101      	adds	r1, #1
 10032aa:	d007      	beq.n	10032bc <SystemInit+0x24>
        #if defined ( __ICCARM__ )
            /* IAR will complain about the order of volatile pointer accesses. */
            #pragma diag_suppress=Pa082
        #endif
        *((volatile uint32_t *)NRF_FICR_NS->TRIMCNF[index].ADDR) = NRF_FICR_NS->TRIMCNF[index].DATA;
 10032ac:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    for (index = 0; index < 32ul && NRF_FICR_NS->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
 10032b0:	3201      	adds	r2, #1
        *((volatile uint32_t *)NRF_FICR_NS->TRIMCNF[index].ADDR) = NRF_FICR_NS->TRIMCNF[index].DATA;
 10032b2:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
    for (index = 0; index < 32ul && NRF_FICR_NS->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
 10032b6:	2a20      	cmp	r2, #32
        *((volatile uint32_t *)NRF_FICR_NS->TRIMCNF[index].ADDR) = NRF_FICR_NS->TRIMCNF[index].DATA;
 10032b8:	600b      	str	r3, [r1, #0]
    for (index = 0; index < 32ul && NRF_FICR_NS->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
 10032ba:	d1ee      	bne.n	100329a <SystemInit+0x2>
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
                #endif
            #elif defined(NRF_NETWORK)
                uint32_t var1 = *(uint32_t *)0x01FF0130ul;
                uint32_t var2 = *(uint32_t *)0x01FF0134ul;
 10032bc:	4b22      	ldr	r3, [pc, #136]	; (1003348 <SystemInit+0xb0>)
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
 10032be:	e9d3 324c 	ldrd	r3, r2, [r3, #304]	; 0x130
 10032c2:	2b07      	cmp	r3, #7
 10032c4:	d126      	bne.n	1003314 <SystemInit+0x7c>
                {
                    switch(var2)
 10032c6:	3a02      	subs	r2, #2
 10032c8:	2a03      	cmp	r2, #3
 10032ca:	4b20      	ldr	r3, [pc, #128]	; (100334c <SystemInit+0xb4>)
 10032cc:	d928      	bls.n	1003320 <SystemInit+0x88>

    /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp  */
    if (nrf53_errata_55())
    {
        if (NRF_RESET_NS->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
 10032ce:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 10032d2:	07d1      	lsls	r1, r2, #31
 10032d4:	d432      	bmi.n	100333c <SystemInit+0xa4>
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
                #endif
            #elif defined(NRF_NETWORK)
                uint32_t var1 = *(uint32_t *)0x01FF0130ul;
 10032d6:	4b1c      	ldr	r3, [pc, #112]	; (1003348 <SystemInit+0xb0>)
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
 10032d8:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 10032dc:	2a07      	cmp	r2, #7
 10032de:	d119      	bne.n	1003314 <SystemInit+0x7c>
                {
                    switch(var2)
 10032e0:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 10032e4:	3b02      	subs	r3, #2
 10032e6:	2b03      	cmp	r3, #3
 10032e8:	d802      	bhi.n	10032f0 <SystemInit+0x58>
            NRF_RESET_NS->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
        }
    }

    if (nrf53_errata_160())
 10032ea:	4a19      	ldr	r2, [pc, #100]	; (1003350 <SystemInit+0xb8>)
 10032ec:	5cd3      	ldrb	r3, [r2, r3]
 10032ee:	b18b      	cbz	r3, 1003314 <SystemInit+0x7c>
    {
        *((volatile uint32_t *)0x41002118) = 0x7Ful;
 10032f0:	237f      	movs	r3, #127	; 0x7f
 10032f2:	4a18      	ldr	r2, [pc, #96]	; (1003354 <SystemInit+0xbc>)
        *((volatile uint32_t *)0x41080E04) = 0x0ul;
 10032f4:	4918      	ldr	r1, [pc, #96]	; (1003358 <SystemInit+0xc0>)
        *((volatile uint32_t *)0x41002118) = 0x7Ful;
 10032f6:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
        *((volatile uint32_t *)0x41080E04) = 0x0ul;
 10032fa:	2300      	movs	r3, #0
 10032fc:	f8c1 3e04 	str.w	r3, [r1, #3588]	; 0xe04
        *((volatile uint32_t *)0x41080E08) = 0x0ul;
 1003300:	f8c1 3e08 	str.w	r3, [r1, #3592]	; 0xe08
        *((volatile uint32_t *)0x41002124) = 0x0ul;
 1003304:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
        *((volatile uint32_t *)0x4100212C) = 0x0ul;
 1003308:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
        *((volatile uint32_t *)0x41101110) = 0x0ul;
 100330c:	f502 227f 	add.w	r2, r2, #1044480	; 0xff000
 1003310:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_NS->APPROTECT.DISABLE = NRF_UICR_NS->APPROTECT;
 1003314:	4b11      	ldr	r3, [pc, #68]	; (100335c <SystemInit+0xc4>)
 1003316:	681a      	ldr	r2, [r3, #0]
 1003318:	4b11      	ldr	r3, [pc, #68]	; (1003360 <SystemInit+0xc8>)
 100331a:	f8c3 2544 	str.w	r2, [r3, #1348]	; 0x544
    }

    /* Handle fw-branch APPROTECT setup. */
    nrf53_handle_approtect();
}
 100331e:	4770      	bx	lr
    if (nrf53_errata_49())
 1003320:	4910      	ldr	r1, [pc, #64]	; (1003364 <SystemInit+0xcc>)
 1003322:	5c8a      	ldrb	r2, [r1, r2]
 1003324:	2a00      	cmp	r2, #0
 1003326:	d0d2      	beq.n	10032ce <SystemInit+0x36>
        if (NRF_RESET_NS->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
 1003328:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 100332c:	07d2      	lsls	r2, r2, #31
 100332e:	d5ce      	bpl.n	10032ce <SystemInit+0x36>
            NRF_POWER_NS->EVENTS_SLEEPENTER = 0;
 1003330:	2200      	movs	r2, #0
 1003332:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
            NRF_POWER_NS->EVENTS_SLEEPEXIT = 0;
 1003336:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
                if (var1 == 0x07)
 100333a:	e7c8      	b.n	10032ce <SystemInit+0x36>
            NRF_RESET_NS->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
 100333c:	f06f 0201 	mvn.w	r2, #1
 1003340:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
 1003344:	e7c7      	b.n	10032d6 <SystemInit+0x3e>
 1003346:	bf00      	nop
 1003348:	01ff0000 	.word	0x01ff0000
 100334c:	41005000 	.word	0x41005000
 1003350:	010059ba 	.word	0x010059ba
 1003354:	41002000 	.word	0x41002000
 1003358:	41080000 	.word	0x41080000
 100335c:	01ff8000 	.word	0x01ff8000
 1003360:	41006000 	.word	0x41006000
 1003364:	010059be 	.word	0x010059be

01003368 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
 1003368:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
 100336a:	2501      	movs	r5, #1
        prev_mask = *p_mask;
 100336c:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
 100336e:	fab2 f382 	clz	r3, r2
 1003372:	f1c3 031f 	rsb	r3, r3, #31
 1003376:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
 1003378:	fa05 f403 	lsl.w	r4, r5, r3
 100337c:	ea22 0404 	bic.w	r4, r2, r4
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 1003380:	e8d0 6fef 	ldaex	r6, [r0]
 1003384:	4296      	cmp	r6, r2
 1003386:	d104      	bne.n	1003392 <nrfx_flag32_alloc+0x2a>
 1003388:	e8c0 4fec 	stlex	ip, r4, [r0]
 100338c:	f1bc 0f00 	cmp.w	ip, #0
 1003390:	d1f6      	bne.n	1003380 <nrfx_flag32_alloc+0x18>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
 1003392:	d1eb      	bne.n	100336c <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
 1003394:	4801      	ldr	r0, [pc, #4]	; (100339c <nrfx_flag32_alloc+0x34>)
    *p_flag = idx;
 1003396:	700b      	strb	r3, [r1, #0]
}
 1003398:	bd70      	pop	{r4, r5, r6, pc}
 100339a:	bf00      	nop
 100339c:	0bad0000 	.word	0x0bad0000

010033a0 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
 10033a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 10033a2:	4b33      	ldr	r3, [pc, #204]	; (1003470 <clock_stop+0xd0>)
    switch (domain)
 10033a4:	4604      	mov	r4, r0
 10033a6:	b150      	cbz	r0, 10033be <clock_stop+0x1e>
 10033a8:	2801      	cmp	r0, #1
 10033aa:	d025      	beq.n	10033f8 <clock_stop+0x58>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
 10033ac:	4931      	ldr	r1, [pc, #196]	; (1003474 <clock_stop+0xd4>)
 10033ae:	4832      	ldr	r0, [pc, #200]	; (1003478 <clock_stop+0xd8>)
 10033b0:	22d8      	movs	r2, #216	; 0xd8
 10033b2:	f000 ff2e 	bl	1004212 <assert_print>
 10033b6:	21d8      	movs	r1, #216	; 0xd8
 10033b8:	482e      	ldr	r0, [pc, #184]	; (1003474 <clock_stop+0xd4>)
            NRFX_ASSERT(0);
 10033ba:	f000 ff23 	bl	1004204 <assert_post_action>
    p_reg->INTENCLR = mask;
 10033be:	2202      	movs	r2, #2
 10033c0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 10033c4:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
 10033c8:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 10033cc:	2201      	movs	r2, #1
            return;
    }

    bool stopped;
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
 10033ce:	4607      	mov	r7, r0
 10033d0:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
 10033d2:	2301      	movs	r3, #1
 10033d4:	f242 7510 	movw	r5, #10000	; 0x2710
 10033d8:	4e25      	ldr	r6, [pc, #148]	; (1003470 <clock_stop+0xd0>)
 10033da:	f88d 3007 	strb.w	r3, [sp, #7]
    switch (domain)
 10033de:	b1b4      	cbz	r4, 100340e <clock_stop+0x6e>
 10033e0:	2c01      	cmp	r4, #1
 10033e2:	d032      	beq.n	100344a <clock_stop+0xaa>
            NRFX_ASSERT(0);
 10033e4:	4925      	ldr	r1, [pc, #148]	; (100347c <clock_stop+0xdc>)
 10033e6:	4824      	ldr	r0, [pc, #144]	; (1003478 <clock_stop+0xd8>)
 10033e8:	f240 3247 	movw	r2, #839	; 0x347
 10033ec:	f000 ff11 	bl	1004212 <assert_print>
 10033f0:	f240 3147 	movw	r1, #839	; 0x347
 10033f4:	4821      	ldr	r0, [pc, #132]	; (100347c <clock_stop+0xdc>)
 10033f6:	e7e0      	b.n	10033ba <clock_stop+0x1a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 10033f8:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
 10033fa:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 10033fe:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 1003402:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
 1003406:	f10d 0707 	add.w	r7, sp, #7
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 100340a:	6058      	str	r0, [r3, #4]
 100340c:	e7e1      	b.n	10033d2 <clock_stop+0x32>
            if (p_clk_src != NULL)
 100340e:	b18f      	cbz	r7, 1003434 <clock_stop+0x94>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
 1003410:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
 1003414:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
 1003418:	703b      	strb	r3, [r7, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
 100341a:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
 100341e:	03da      	lsls	r2, r3, #15
 1003420:	d511      	bpl.n	1003446 <clock_stop+0xa6>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
 1003422:	f89d 0007 	ldrb.w	r0, [sp, #7]
 1003426:	2801      	cmp	r0, #1
 1003428:	d10d      	bne.n	1003446 <clock_stop+0xa6>
 100342a:	f001 f9d9 	bl	10047e0 <nrfx_busy_wait>
 100342e:	3d01      	subs	r5, #1
 1003430:	d1d5      	bne.n	10033de <clock_stop+0x3e>
 1003432:	e008      	b.n	1003446 <clock_stop+0xa6>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
 1003434:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
 1003438:	03d9      	lsls	r1, r3, #15
 100343a:	d504      	bpl.n	1003446 <clock_stop+0xa6>
 100343c:	2001      	movs	r0, #1
 100343e:	f001 f9cf 	bl	10047e0 <nrfx_busy_wait>
 1003442:	3d01      	subs	r5, #1
 1003444:	d1f6      	bne.n	1003434 <clock_stop+0x94>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
 1003446:	b003      	add	sp, #12
 1003448:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if (p_clk_src != NULL)
 100344a:	b13f      	cbz	r7, 100345c <clock_stop+0xbc>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
 100344c:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
 1003450:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
 1003454:	703b      	strb	r3, [r7, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
 1003456:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
 100345a:	e7e0      	b.n	100341e <clock_stop+0x7e>
 100345c:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
 1003460:	03db      	lsls	r3, r3, #15
 1003462:	d5f0      	bpl.n	1003446 <clock_stop+0xa6>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
 1003464:	2001      	movs	r0, #1
 1003466:	f001 f9bb 	bl	10047e0 <nrfx_busy_wait>
 100346a:	3d01      	subs	r5, #1
 100346c:	d1f6      	bne.n	100345c <clock_stop+0xbc>
 100346e:	e7ea      	b.n	1003446 <clock_stop+0xa6>
 1003470:	41005000 	.word	0x41005000
 1003474:	010059c2 	.word	0x010059c2
 1003478:	01004d78 	.word	0x01004d78
 100347c:	010059ff 	.word	0x010059ff

01003480 <nrfx_clock_init>:
    }
    return is_correct_clk;
}

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
 1003480:	b508      	push	{r3, lr}
    NRFX_ASSERT(event_handler);
 1003482:	b950      	cbnz	r0, 100349a <nrfx_clock_init+0x1a>
 1003484:	490a      	ldr	r1, [pc, #40]	; (10034b0 <nrfx_clock_init+0x30>)
 1003486:	480b      	ldr	r0, [pc, #44]	; (10034b4 <nrfx_clock_init+0x34>)
 1003488:	f240 1215 	movw	r2, #277	; 0x115
 100348c:	f000 fec1 	bl	1004212 <assert_print>
 1003490:	f240 1115 	movw	r1, #277	; 0x115
 1003494:	4806      	ldr	r0, [pc, #24]	; (10034b0 <nrfx_clock_init+0x30>)
 1003496:	f000 feb5 	bl	1004204 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
 100349a:	4b07      	ldr	r3, [pc, #28]	; (10034b8 <nrfx_clock_init+0x38>)
 100349c:	791a      	ldrb	r2, [r3, #4]
 100349e:	b922      	cbnz	r2, 10034aa <nrfx_clock_init+0x2a>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
 10034a0:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
 10034a2:	6018      	str	r0, [r3, #0]
    nrfx_err_t err_code = NRFX_SUCCESS;
 10034a4:	4805      	ldr	r0, [pc, #20]	; (10034bc <nrfx_clock_init+0x3c>)
        m_clock_cb.module_initialized = true;
 10034a6:	711a      	strb	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
 10034a8:	bd08      	pop	{r3, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
 10034aa:	4805      	ldr	r0, [pc, #20]	; (10034c0 <nrfx_clock_init+0x40>)
    return err_code;
 10034ac:	e7fc      	b.n	10034a8 <nrfx_clock_init+0x28>
 10034ae:	bf00      	nop
 10034b0:	010059c2 	.word	0x010059c2
 10034b4:	01004d78 	.word	0x01004d78
 10034b8:	2100016c 	.word	0x2100016c
 10034bc:	0bad0000 	.word	0x0bad0000
 10034c0:	0bad000c 	.word	0x0bad000c

010034c4 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
 10034c4:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
 10034c6:	4b0e      	ldr	r3, [pc, #56]	; (1003500 <nrfx_clock_enable+0x3c>)
 10034c8:	791b      	ldrb	r3, [r3, #4]
 10034ca:	b953      	cbnz	r3, 10034e2 <nrfx_clock_enable+0x1e>
 10034cc:	490d      	ldr	r1, [pc, #52]	; (1003504 <nrfx_clock_enable+0x40>)
 10034ce:	480e      	ldr	r0, [pc, #56]	; (1003508 <nrfx_clock_enable+0x44>)
 10034d0:	f44f 7297 	mov.w	r2, #302	; 0x12e
 10034d4:	f000 fe9d 	bl	1004212 <assert_print>
 10034d8:	f44f 7197 	mov.w	r1, #302	; 0x12e
 10034dc:	4809      	ldr	r0, [pc, #36]	; (1003504 <nrfx_clock_enable+0x40>)
 10034de:	f000 fe91 	bl	1004204 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
 10034e2:	2005      	movs	r0, #5
 10034e4:	f7fe f9c6 	bl	1001874 <arch_irq_is_enabled>
 10034e8:	b910      	cbnz	r0, 10034f0 <nrfx_clock_enable+0x2c>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
 10034ea:	2005      	movs	r0, #5
 10034ec:	f7fe f9b4 	bl	1001858 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
 10034f0:	2201      	movs	r2, #1
 10034f2:	4b06      	ldr	r3, [pc, #24]	; (100350c <nrfx_clock_enable+0x48>)
 10034f4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}

#if NRF_CLOCK_HAS_HFCLKSRC
NRF_STATIC_INLINE void nrf_clock_hf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLKSRC = (uint32_t)(source);
 10034f8:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
 10034fc:	bd08      	pop	{r3, pc}
 10034fe:	bf00      	nop
 1003500:	2100016c 	.word	0x2100016c
 1003504:	010059c2 	.word	0x010059c2
 1003508:	01004d78 	.word	0x01004d78
 100350c:	41005000 	.word	0x41005000

01003510 <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
 1003510:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
 1003512:	4b29      	ldr	r3, [pc, #164]	; (10035b8 <nrfx_clock_start+0xa8>)
 1003514:	791b      	ldrb	r3, [r3, #4]
 1003516:	b953      	cbnz	r3, 100352e <nrfx_clock_start+0x1e>
 1003518:	4928      	ldr	r1, [pc, #160]	; (10035bc <nrfx_clock_start+0xac>)
 100351a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 100351e:	4828      	ldr	r0, [pc, #160]	; (10035c0 <nrfx_clock_start+0xb0>)
 1003520:	f000 fe77 	bl	1004212 <assert_print>
 1003524:	f44f 71b4 	mov.w	r1, #360	; 0x168
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
 1003528:	4824      	ldr	r0, [pc, #144]	; (10035bc <nrfx_clock_start+0xac>)
 100352a:	f000 fe6b 	bl	1004204 <assert_post_action>
    switch (domain)
 100352e:	4b25      	ldr	r3, [pc, #148]	; (10035c4 <nrfx_clock_start+0xb4>)
 1003530:	b150      	cbz	r0, 1003548 <nrfx_clock_start+0x38>
 1003532:	2801      	cmp	r0, #1
 1003534:	d036      	beq.n	10035a4 <nrfx_clock_start+0x94>
            NRFX_ASSERT(0);
 1003536:	4921      	ldr	r1, [pc, #132]	; (10035bc <nrfx_clock_start+0xac>)
 1003538:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 100353c:	4820      	ldr	r0, [pc, #128]	; (10035c0 <nrfx_clock_start+0xb0>)
 100353e:	f000 fe68 	bl	1004212 <assert_print>
 1003542:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 1003546:	e7ef      	b.n	1003528 <nrfx_clock_start+0x18>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
 1003548:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
 100354c:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 1003550:	03c9      	lsls	r1, r1, #15
 1003552:	d511      	bpl.n	1003578 <nrfx_clock_start+0x68>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
 1003554:	f002 0303 	and.w	r3, r2, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
 1003558:	2b02      	cmp	r3, #2
 100355a:	d11c      	bne.n	1003596 <nrfx_clock_start+0x86>
    p_reg->LFCLKSRC = (uint32_t)(source);
 100355c:	4a19      	ldr	r2, [pc, #100]	; (10035c4 <nrfx_clock_start+0xb4>)
 100355e:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 1003562:	2300      	movs	r3, #0
 1003564:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 1003568:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
 100356c:	2302      	movs	r3, #2
 100356e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 1003572:	2301      	movs	r3, #1
 1003574:	6093      	str	r3, [r2, #8]
}
 1003576:	e00d      	b.n	1003594 <nrfx_clock_start+0x84>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
 1003578:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
 100357c:	07d2      	lsls	r2, r2, #31
 100357e:	d50f      	bpl.n	10035a0 <nrfx_clock_start+0x90>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
 1003580:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 1003584:	f002 0203 	and.w	r2, r2, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
 1003588:	3a01      	subs	r2, #1
 100358a:	2a01      	cmp	r2, #1
 100358c:	d805      	bhi.n	100359a <nrfx_clock_start+0x8a>
    p_reg->INTENSET = mask;
 100358e:	2202      	movs	r2, #2
 1003590:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
            break;
    }
}
 1003594:	bd08      	pop	{r3, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
 1003596:	2b01      	cmp	r3, #1
 1003598:	d002      	beq.n	10035a0 <nrfx_clock_start+0x90>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
 100359a:	2000      	movs	r0, #0
 100359c:	f7ff ff00 	bl	10033a0 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
 10035a0:	2301      	movs	r3, #1
 10035a2:	e7db      	b.n	100355c <nrfx_clock_start+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 10035a4:	2200      	movs	r2, #0
 10035a6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 10035aa:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
 10035ae:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 10035b2:	6018      	str	r0, [r3, #0]
}
 10035b4:	e7ee      	b.n	1003594 <nrfx_clock_start+0x84>
 10035b6:	bf00      	nop
 10035b8:	2100016c 	.word	0x2100016c
 10035bc:	010059c2 	.word	0x010059c2
 10035c0:	01004d78 	.word	0x01004d78
 10035c4:	41005000 	.word	0x41005000

010035c8 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
 10035c8:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
 10035ca:	4b09      	ldr	r3, [pc, #36]	; (10035f0 <nrfx_clock_stop+0x28>)
 10035cc:	791b      	ldrb	r3, [r3, #4]
 10035ce:	b953      	cbnz	r3, 10035e6 <nrfx_clock_stop+0x1e>
 10035d0:	4908      	ldr	r1, [pc, #32]	; (10035f4 <nrfx_clock_stop+0x2c>)
 10035d2:	4809      	ldr	r0, [pc, #36]	; (10035f8 <nrfx_clock_stop+0x30>)
 10035d4:	f240 12ad 	movw	r2, #429	; 0x1ad
 10035d8:	f000 fe1b 	bl	1004212 <assert_print>
 10035dc:	f240 11ad 	movw	r1, #429	; 0x1ad
 10035e0:	4804      	ldr	r0, [pc, #16]	; (10035f4 <nrfx_clock_stop+0x2c>)
 10035e2:	f000 fe0f 	bl	1004204 <assert_post_action>
    clock_stop(domain);
}
 10035e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    clock_stop(domain);
 10035ea:	f7ff bed9 	b.w	10033a0 <clock_stop>
 10035ee:	bf00      	nop
 10035f0:	2100016c 	.word	0x2100016c
 10035f4:	010059c2 	.word	0x010059c2
 10035f8:	01004d78 	.word	0x01004d78

010035fc <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
 10035fc:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
 10035fe:	4b17      	ldr	r3, [pc, #92]	; (100365c <nrfx_power_clock_irq_handler+0x60>)
 1003600:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
 1003604:	b152      	cbz	r2, 100361c <nrfx_power_clock_irq_handler+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 1003606:	2000      	movs	r0, #0
 1003608:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
 100360c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
 1003610:	2201      	movs	r2, #1
 1003612:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
 1003616:	4b12      	ldr	r3, [pc, #72]	; (1003660 <nrfx_power_clock_irq_handler+0x64>)
 1003618:	681b      	ldr	r3, [r3, #0]
 100361a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
 100361c:	4b0f      	ldr	r3, [pc, #60]	; (100365c <nrfx_power_clock_irq_handler+0x60>)
 100361e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
 1003622:	b18a      	cbz	r2, 1003648 <nrfx_power_clock_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 1003624:	2200      	movs	r2, #0
 1003626:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 100362a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
 100362e:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
 1003632:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
 1003636:	f002 0203 	and.w	r2, r2, #3
 100363a:	2a01      	cmp	r2, #1
 100363c:	f04f 0102 	mov.w	r1, #2
 1003640:	d103      	bne.n	100364a <nrfx_power_clock_irq_handler+0x4e>
    p_reg->LFCLKSRC = (uint32_t)(source);
 1003642:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 1003646:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
 1003648:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
 100364a:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
 100364e:	4b04      	ldr	r3, [pc, #16]	; (1003660 <nrfx_power_clock_irq_handler+0x64>)
 1003650:	2001      	movs	r0, #1
}
 1003652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
 1003656:	681b      	ldr	r3, [r3, #0]
 1003658:	4718      	bx	r3
 100365a:	bf00      	nop
 100365c:	41005000 	.word	0x41005000
 1003660:	2100016c 	.word	0x2100016c

01003664 <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = DPPI_AVAILABLE_GROUPS_MASK;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
 1003664:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_allocated_channels, p_channel);
 1003666:	4801      	ldr	r0, [pc, #4]	; (100366c <nrfx_dppi_channel_alloc+0x8>)
 1003668:	f7ff be7e 	b.w	1003368 <nrfx_flag32_alloc>
 100366c:	21000024 	.word	0x21000024

01003670 <nvmc_word_write>:
 1003670:	4a04      	ldr	r2, [pc, #16]	; (1003684 <nvmc_word_write+0x14>)
 1003672:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
{
#if defined(NRF91_SERIES)
    while (!nrf_nvmc_write_ready_check(NRF_NVMC))
    {}
#else
    while (!nrf_nvmc_ready_check(NRF_NVMC))
 1003676:	07db      	lsls	r3, r3, #31
 1003678:	d5fb      	bpl.n	1003672 <nvmc_word_write+0x2>
    {}
#endif

    *(volatile uint32_t *)addr = value;
 100367a:	6001      	str	r1, [r0, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 100367c:	f3bf 8f5f 	dmb	sy
    __DMB();
}
 1003680:	4770      	bx	lr
 1003682:	bf00      	nop
 1003684:	41080000 	.word	0x41080000

01003688 <nrfx_nvmc_page_erase>:
        nvmc_word_write(addr + (NVMC_BYTES_IN_WORD * i), ((uint32_t const *)src)[i]);
    }
}

nrfx_err_t nrfx_nvmc_page_erase(uint32_t addr)
{
 1003688:	b508      	push	{r3, lr}
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
 100368a:	f100 437f 	add.w	r3, r0, #4278190080	; 0xff000000
 100368e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 1003692:	d204      	bcs.n	100369e <nrfx_nvmc_page_erase+0x16>
    return !(addr % flash_page_size_get());
 1003694:	f3c0 030a 	ubfx	r3, r0, #0, #11
    NRFX_ASSERT(is_valid_address(addr, false));

    if (!is_page_aligned_check(addr))
 1003698:	b163      	cbz	r3, 10036b4 <nrfx_nvmc_page_erase+0x2c>
    {
        return NRFX_ERROR_INVALID_ADDR;
 100369a:	480e      	ldr	r0, [pc, #56]	; (10036d4 <nrfx_nvmc_page_erase+0x4c>)
 100369c:	e019      	b.n	10036d2 <nrfx_nvmc_page_erase+0x4a>
    NRFX_ASSERT(is_valid_address(addr, false));
 100369e:	490e      	ldr	r1, [pc, #56]	; (10036d8 <nrfx_nvmc_page_erase+0x50>)
 10036a0:	480e      	ldr	r0, [pc, #56]	; (10036dc <nrfx_nvmc_page_erase+0x54>)
 10036a2:	f240 1207 	movw	r2, #263	; 0x107
 10036a6:	f000 fdb4 	bl	1004212 <assert_print>
 10036aa:	f240 1107 	movw	r1, #263	; 0x107
 10036ae:	480a      	ldr	r0, [pc, #40]	; (10036d8 <nrfx_nvmc_page_erase+0x50>)
 10036b0:	f000 fda8 	bl	1004204 <assert_post_action>
    p_reg->CONFIG = (uint32_t)mode;
 10036b4:	2202      	movs	r2, #2
 10036b6:	4b0a      	ldr	r3, [pc, #40]	; (10036e0 <nrfx_nvmc_page_erase+0x58>)
 10036b8:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    *(volatile uint32_t *)page_addr = 0xFFFFFFFF;
 10036bc:	f04f 32ff 	mov.w	r2, #4294967295
 10036c0:	6002      	str	r2, [r0, #0]
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
 10036c2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    }

    nvmc_erase_mode_set();
    nrf_nvmc_page_erase_start(NRF_NVMC, addr);
    while (!nrf_nvmc_ready_check(NRF_NVMC))
 10036c6:	07d2      	lsls	r2, r2, #31
 10036c8:	d5fb      	bpl.n	10036c2 <nrfx_nvmc_page_erase+0x3a>
    p_reg->CONFIG = (uint32_t)mode;
 10036ca:	2200      	movs	r2, #0
    {}
    nvmc_readonly_mode_set();

    return NRFX_SUCCESS;
 10036cc:	4805      	ldr	r0, [pc, #20]	; (10036e4 <nrfx_nvmc_page_erase+0x5c>)
 10036ce:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
 10036d2:	bd08      	pop	{r3, pc}
 10036d4:	0bad000a 	.word	0x0bad000a
 10036d8:	01005a48 	.word	0x01005a48
 10036dc:	01004d78 	.word	0x01004d78
 10036e0:	41080000 	.word	0x41080000
 10036e4:	0bad0000 	.word	0x0bad0000

010036e8 <nrfx_nvmc_word_write>:

    nrfx_nvmc_word_write(aligned_addr, partial_word_create(addr, (const uint8_t *)&value, 2));
}

void nrfx_nvmc_word_write(uint32_t addr, uint32_t value)
{
 10036e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 10036ea:	460d      	mov	r5, r1
    NRFX_ASSERT(is_valid_address(addr, true));
 10036ec:	2101      	movs	r1, #1
{
 10036ee:	4604      	mov	r4, r0
    NRFX_ASSERT(is_valid_address(addr, true));
 10036f0:	f001 f878 	bl	10047e4 <is_valid_address>
 10036f4:	b950      	cbnz	r0, 100370c <nrfx_nvmc_word_write+0x24>
 10036f6:	4910      	ldr	r1, [pc, #64]	; (1003738 <nrfx_nvmc_word_write+0x50>)
 10036f8:	f240 1295 	movw	r2, #405	; 0x195
 10036fc:	480f      	ldr	r0, [pc, #60]	; (100373c <nrfx_nvmc_word_write+0x54>)
 10036fe:	f000 fd88 	bl	1004212 <assert_print>
 1003702:	f240 1195 	movw	r1, #405	; 0x195
    NRFX_ASSERT(nrfx_is_word_aligned((void const *)addr));
 1003706:	480c      	ldr	r0, [pc, #48]	; (1003738 <nrfx_nvmc_word_write+0x50>)
 1003708:	f000 fd7c 	bl	1004204 <assert_post_action>
 100370c:	f014 0703 	ands.w	r7, r4, #3
 1003710:	d008      	beq.n	1003724 <nrfx_nvmc_word_write+0x3c>
 1003712:	4909      	ldr	r1, [pc, #36]	; (1003738 <nrfx_nvmc_word_write+0x50>)
 1003714:	f44f 72cb 	mov.w	r2, #406	; 0x196
 1003718:	4808      	ldr	r0, [pc, #32]	; (100373c <nrfx_nvmc_word_write+0x54>)
 100371a:	f000 fd7a 	bl	1004212 <assert_print>
 100371e:	f44f 71cb 	mov.w	r1, #406	; 0x196
 1003722:	e7f0      	b.n	1003706 <nrfx_nvmc_word_write+0x1e>
 1003724:	4e06      	ldr	r6, [pc, #24]	; (1003740 <nrfx_nvmc_word_write+0x58>)

    nvmc_write_mode_set();

    nvmc_word_write(addr, value);
 1003726:	4620      	mov	r0, r4
 1003728:	f8c6 1504 	str.w	r1, [r6, #1284]	; 0x504
 100372c:	4629      	mov	r1, r5
 100372e:	f7ff ff9f 	bl	1003670 <nvmc_word_write>
 1003732:	f8c6 7504 	str.w	r7, [r6, #1284]	; 0x504

    nvmc_readonly_mode_set();
}
 1003736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 1003738:	01005a48 	.word	0x01005a48
 100373c:	01004d78 	.word	0x01004d78
 1003740:	41080000 	.word	0x41080000

01003744 <nrfx_nvmc_otp_halfword_read>:
    nvmc_readonly_mode_set();
}

uint16_t nrfx_nvmc_otp_halfword_read(uint32_t addr)
{
    NRFX_ASSERT(is_halfword_aligned(addr));
 1003744:	07c1      	lsls	r1, r0, #31
{
 1003746:	b508      	push	{r3, lr}
    NRFX_ASSERT(is_halfword_aligned(addr));
 1003748:	d50a      	bpl.n	1003760 <nrfx_nvmc_otp_halfword_read+0x1c>
 100374a:	4909      	ldr	r1, [pc, #36]	; (1003770 <nrfx_nvmc_otp_halfword_read+0x2c>)
 100374c:	4809      	ldr	r0, [pc, #36]	; (1003774 <nrfx_nvmc_otp_halfword_read+0x30>)
 100374e:	f44f 72f6 	mov.w	r2, #492	; 0x1ec
 1003752:	f000 fd5e 	bl	1004212 <assert_print>
 1003756:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 100375a:	4805      	ldr	r0, [pc, #20]	; (1003770 <nrfx_nvmc_otp_halfword_read+0x2c>)
 100375c:	f000 fd52 	bl	1004204 <assert_post_action>

    uint32_t aligned_addr = addr & ~(0x03UL);
 1003760:	f020 0303 	bic.w	r3, r0, #3
    uint32_t val32 = *(const uint32_t *)aligned_addr;
 1003764:	681b      	ldr	r3, [r3, #0]

    return (nrfx_is_word_aligned((void const *)addr) ? (uint16_t)(val32)
                                                     : (uint16_t)(val32 >> 16));
 1003766:	0782      	lsls	r2, r0, #30
 1003768:	bf0c      	ite	eq
 100376a:	b298      	uxtheq	r0, r3
 100376c:	0c18      	lsrne	r0, r3, #16
}
 100376e:	bd08      	pop	{r3, pc}
 1003770:	01005a48 	.word	0x01005a48
 1003774:	01004d78 	.word	0x01004d78

01003778 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 1003778:	b573      	push	{r0, r1, r4, r5, r6, lr}
 100377a:	4604      	mov	r4, r0
 100377c:	460d      	mov	r5, r1
	__asm__ volatile(
 100377e:	f04f 0320 	mov.w	r3, #32
 1003782:	f3ef 8611 	mrs	r6, BASEPRI
 1003786:	f383 8812 	msr	BASEPRI_MAX, r3
 100378a:	f3bf 8f6f 	isb	sy
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
 100378e:	2200      	movs	r2, #0
 1003790:	2804      	cmp	r0, #4
 1003792:	bf96      	itet	ls
 1003794:	4b16      	ldrls	r3, [pc, #88]	; (10037f0 <z_fatal_error+0x78>)
 1003796:	4b17      	ldrhi	r3, [pc, #92]	; (10037f4 <z_fatal_error+0x7c>)
 1003798:	f853 3020 	ldrls.w	r3, [r3, r0, lsl #2]
 100379c:	9200      	str	r2, [sp, #0]
 100379e:	2145      	movs	r1, #69	; 0x45
 10037a0:	4602      	mov	r2, r0
 10037a2:	4815      	ldr	r0, [pc, #84]	; (10037f8 <z_fatal_error+0x80>)
 10037a4:	f000 fd43 	bl	100422e <z_log_minimal_printk>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
 10037a8:	b13d      	cbz	r5, 10037ba <z_fatal_error+0x42>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
 10037aa:	69eb      	ldr	r3, [r5, #28]
 10037ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 10037b0:	b11b      	cbz	r3, 10037ba <z_fatal_error+0x42>
		LOG_ERR("Fault during interrupt handling\n");
 10037b2:	2145      	movs	r1, #69	; 0x45
 10037b4:	4811      	ldr	r0, [pc, #68]	; (10037fc <z_fatal_error+0x84>)
 10037b6:	f000 fd3a 	bl	100422e <z_log_minimal_printk>
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
 10037ba:	2200      	movs	r2, #0
 10037bc:	2145      	movs	r1, #69	; 0x45
 10037be:	4b10      	ldr	r3, [pc, #64]	; (1003800 <z_fatal_error+0x88>)
 10037c0:	4810      	ldr	r0, [pc, #64]	; (1003804 <z_fatal_error+0x8c>)
 10037c2:	f000 fd34 	bl	100422e <z_log_minimal_printk>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
 10037c6:	4629      	mov	r1, r5
 10037c8:	4620      	mov	r0, r4
 10037ca:	f7ff fa71 	bl	1002cb0 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
 10037ce:	2c04      	cmp	r4, #4
 10037d0:	d108      	bne.n	10037e4 <z_fatal_error+0x6c>
 10037d2:	490d      	ldr	r1, [pc, #52]	; (1003808 <z_fatal_error+0x90>)
 10037d4:	480d      	ldr	r0, [pc, #52]	; (100380c <z_fatal_error+0x94>)
 10037d6:	2293      	movs	r2, #147	; 0x93
 10037d8:	f000 fd1b 	bl	1004212 <assert_print>
 10037dc:	2193      	movs	r1, #147	; 0x93
 10037de:	480a      	ldr	r0, [pc, #40]	; (1003808 <z_fatal_error+0x90>)
 10037e0:	f000 fd10 	bl	1004204 <assert_post_action>
	__asm__ volatile(
 10037e4:	f386 8811 	msr	BASEPRI, r6
 10037e8:	f3bf 8f6f 	isb	sy
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
 10037ec:	b002      	add	sp, #8
 10037ee:	bd70      	pop	{r4, r5, r6, pc}
 10037f0:	01004b68 	.word	0x01004b68
 10037f4:	01005a84 	.word	0x01005a84
 10037f8:	01005a92 	.word	0x01005a92
 10037fc:	01005abf 	.word	0x01005abf
 1003800:	01005ae5 	.word	0x01005ae5
 1003804:	01005aed 	.word	0x01005aed
 1003808:	01005b0a 	.word	0x01005b0a
 100380c:	01004d78 	.word	0x01004d78

01003810 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 1003810:	4b10      	ldr	r3, [pc, #64]	; (1003854 <z_sys_init_run_level+0x44>)
{
 1003812:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 1003814:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 1003818:	3001      	adds	r0, #1
 100381a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 100381e:	42a6      	cmp	r6, r4
 1003820:	d800      	bhi.n	1003824 <z_sys_init_run_level+0x14>
			}
		} else {
			(void)entry->init_fn.sys();
		}
	}
}
 1003822:	bd70      	pop	{r4, r5, r6, pc}
			int rc = entry->init_fn.dev(dev);
 1003824:	e9d4 3500 	ldrd	r3, r5, [r4]
		if (dev != NULL) {
 1003828:	b18d      	cbz	r5, 100384e <z_sys_init_run_level+0x3e>
			int rc = entry->init_fn.dev(dev);
 100382a:	4628      	mov	r0, r5
 100382c:	4798      	blx	r3
			if (rc != 0) {
 100382e:	b138      	cbz	r0, 1003840 <z_sys_init_run_level+0x30>
				if (rc < 0) {
 1003830:	2800      	cmp	r0, #0
 1003832:	bfb8      	it	lt
 1003834:	4240      	neglt	r0, r0
				if (rc > UINT8_MAX) {
 1003836:	28ff      	cmp	r0, #255	; 0xff
 1003838:	bfa8      	it	ge
 100383a:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
 100383c:	68eb      	ldr	r3, [r5, #12]
 100383e:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
 1003840:	68ea      	ldr	r2, [r5, #12]
 1003842:	7853      	ldrb	r3, [r2, #1]
 1003844:	f043 0301 	orr.w	r3, r3, #1
 1003848:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 100384a:	3408      	adds	r4, #8
 100384c:	e7e7      	b.n	100381e <z_sys_init_run_level+0xe>
			(void)entry->init_fn.sys();
 100384e:	4798      	blx	r3
 1003850:	e7fb      	b.n	100384a <z_sys_init_run_level+0x3a>
 1003852:	bf00      	nop
 1003854:	01004b7c 	.word	0x01004b7c

01003858 <bg_thread_main>:
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
 1003858:	2201      	movs	r2, #1
{
 100385a:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
 100385c:	4b08      	ldr	r3, [pc, #32]	; (1003880 <bg_thread_main+0x28>)

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
 100385e:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
 1003860:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
 1003862:	f7ff ffd5 	bl	1003810 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
 1003866:	f000 f91b 	bl	1003aa0 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
 100386a:	2004      	movs	r0, #4
 100386c:	f7ff ffd0 	bl	1003810 <z_sys_init_run_level>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern int main(void);

	(void)main();
 1003870:	f7fd f814 	bl	100089c <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
 1003874:	4a03      	ldr	r2, [pc, #12]	; (1003884 <bg_thread_main+0x2c>)
 1003876:	7b13      	ldrb	r3, [r2, #12]
 1003878:	f023 0301 	bic.w	r3, r3, #1
 100387c:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
 100387e:	bd08      	pop	{r3, pc}
 1003880:	2100017c 	.word	0x2100017c
 1003884:	21000058 	.word	0x21000058

01003888 <z_bss_zero>:
{
 1003888:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
 100388a:	4803      	ldr	r0, [pc, #12]	; (1003898 <z_bss_zero+0x10>)
 100388c:	4a03      	ldr	r2, [pc, #12]	; (100389c <z_bss_zero+0x14>)
 100388e:	2100      	movs	r1, #0
 1003890:	1a12      	subs	r2, r2, r0
 1003892:	f000 ffcf 	bl	1004834 <z_early_memset>
}
 1003896:	bd08      	pop	{r3, pc}
 1003898:	21000038 	.word	0x21000038
 100389c:	21000180 	.word	0x21000180

010038a0 <z_cstart>:
 * @return Does not return
 */
__boot_func
FUNC_NO_STACK_PROTECTOR
FUNC_NORETURN void z_cstart(void)
{
 10038a0:	b508      	push	{r3, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
 10038a2:	2000      	movs	r0, #0
 10038a4:	f7ff ffb4 	bl	1003810 <z_sys_init_run_level>
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
 10038a8:	4b16      	ldr	r3, [pc, #88]	; (1003904 <z_cstart+0x64>)
	uint32_t msp =
 10038aa:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 10038ae:	f382 8808 	msr	MSP, r2
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 10038b2:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 10038b6:	2500      	movs	r5, #0
 10038b8:	23e0      	movs	r3, #224	; 0xe0
 10038ba:	4c13      	ldr	r4, [pc, #76]	; (1003908 <z_cstart+0x68>)
 10038bc:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
 10038c0:	77e5      	strb	r5, [r4, #31]
 10038c2:	7625      	strb	r5, [r4, #24]
 10038c4:	7665      	strb	r5, [r4, #25]
 10038c6:	76a5      	strb	r5, [r4, #26]
 10038c8:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
 10038cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 10038ce:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 10038d2:	6263      	str	r3, [r4, #36]	; 0x24
 10038d4:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
 10038d8:	f7fe fa6a 	bl	1001db0 <z_arm_fault_init>
	z_arm_cpu_idle_init();
 10038dc:	f7fd ff72 	bl	10017c4 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
 10038e0:	f04f 33ff 	mov.w	r3, #4294967295
 10038e4:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
 10038e6:	62e3      	str	r3, [r4, #44]	; 0x2c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
 10038e8:	f000 ff98 	bl	100481c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
 10038ec:	2001      	movs	r0, #1
 10038ee:	f7ff ff8f 	bl	1003810 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
 10038f2:	2002      	movs	r0, #2
 10038f4:	f7ff ff8c 	bl	1003810 <z_sys_init_run_level>
#else
#ifdef ARCH_SWITCH_TO_MAIN_NO_MULTITHREADING
	/* Custom ARCH-specific routine to switch to main()
	 * in the case of no multi-threading.
	 */
	ARCH_SWITCH_TO_MAIN_NO_MULTITHREADING(bg_thread_main,
 10038f8:	462b      	mov	r3, r5
 10038fa:	462a      	mov	r2, r5
 10038fc:	4629      	mov	r1, r5
 10038fe:	4803      	ldr	r0, [pc, #12]	; (100390c <z_cstart+0x6c>)
 1003900:	f7fe f816 	bl	1001930 <z_arm_switch_to_main_no_multithreading>
 1003904:	21000180 	.word	0x21000180
 1003908:	e000ed00 	.word	0xe000ed00
 100390c:	01003859 	.word	0x01003859

01003910 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
 1003910:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
 1003912:	4806      	ldr	r0, [pc, #24]	; (100392c <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
 1003914:	4a06      	ldr	r2, [pc, #24]	; (1003930 <z_data_copy+0x20>)
 1003916:	4907      	ldr	r1, [pc, #28]	; (1003934 <z_data_copy+0x24>)
 1003918:	1a12      	subs	r2, r2, r0
 100391a:	f000 ff8d 	bl	1004838 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
 100391e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
 1003922:	4a05      	ldr	r2, [pc, #20]	; (1003938 <z_data_copy+0x28>)
 1003924:	4905      	ldr	r1, [pc, #20]	; (100393c <z_data_copy+0x2c>)
 1003926:	4806      	ldr	r0, [pc, #24]	; (1003940 <z_data_copy+0x30>)
 1003928:	f000 bf86 	b.w	1004838 <z_early_memcpy>
 100392c:	21000000 	.word	0x21000000
 1003930:	21000036 	.word	0x21000036
 1003934:	01005bb0 	.word	0x01005bb0
 1003938:	00000000 	.word	0x00000000
 100393c:	01005bb0 	.word	0x01005bb0
 1003940:	21000000 	.word	0x21000000

01003944 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 1003944:	4b03      	ldr	r3, [pc, #12]	; (1003954 <elapsed+0x10>)
 1003946:	681b      	ldr	r3, [r3, #0]
 1003948:	b90b      	cbnz	r3, 100394e <elapsed+0xa>
 100394a:	f000 bebb 	b.w	10046c4 <sys_clock_elapsed>
}
 100394e:	2000      	movs	r0, #0
 1003950:	4770      	bx	lr
 1003952:	bf00      	nop
 1003954:	21000174 	.word	0x21000174

01003958 <next_timeout>:

static int32_t next_timeout(void)
{
 1003958:	b510      	push	{r4, lr}
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
 100395a:	4b0e      	ldr	r3, [pc, #56]	; (1003994 <next_timeout+0x3c>)
 100395c:	681c      	ldr	r4, [r3, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
 100395e:	429c      	cmp	r4, r3
 1003960:	d104      	bne.n	100396c <next_timeout+0x14>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
 1003962:	f7ff ffef 	bl	1003944 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
 1003966:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

	return ret;
}
 100396a:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
 100396c:	f7ff ffea 	bl	1003944 <elapsed>
	if ((to == NULL) ||
 1003970:	2c00      	cmp	r4, #0
 1003972:	d0f8      	beq.n	1003966 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
 1003974:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 1003978:	1a1b      	subs	r3, r3, r0
 100397a:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
 100397e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 1003982:	f172 0100 	sbcs.w	r1, r2, #0
 1003986:	daee      	bge.n	1003966 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
 1003988:	2a00      	cmp	r2, #0
 100398a:	bfac      	ite	ge
 100398c:	4618      	movge	r0, r3
 100398e:	2000      	movlt	r0, #0
	return ret;
 1003990:	e7eb      	b.n	100396a <next_timeout+0x12>
 1003992:	bf00      	nop
 1003994:	21000028 	.word	0x21000028

01003998 <remove_timeout>:
{
 1003998:	b530      	push	{r4, r5, lr}
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 100399a:	b170      	cbz	r0, 10039ba <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
 100399c:	4b0b      	ldr	r3, [pc, #44]	; (10039cc <remove_timeout+0x34>)
 100399e:	685b      	ldr	r3, [r3, #4]
 10039a0:	4298      	cmp	r0, r3
 10039a2:	d00a      	beq.n	10039ba <remove_timeout+0x22>
 10039a4:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
 10039a6:	b143      	cbz	r3, 10039ba <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
 10039a8:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
 10039ac:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
 10039b0:	1912      	adds	r2, r2, r4
 10039b2:	eb41 0105 	adc.w	r1, r1, r5
 10039b6:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
 10039ba:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
 10039be:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 10039c0:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 10039c2:	2300      	movs	r3, #0
	node->prev = NULL;
 10039c4:	e9c0 3300 	strd	r3, r3, [r0]
}
 10039c8:	bd30      	pop	{r4, r5, pc}
 10039ca:	bf00      	nop
 10039cc:	21000028 	.word	0x21000028

010039d0 <sys_clock_announce>:
	}
	return ret;
}

void sys_clock_announce(int32_t ticks)
{
 10039d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__asm__ volatile(
 10039d4:	f04f 0320 	mov.w	r3, #32
 10039d8:	f3ef 8c11 	mrs	ip, BASEPRI
 10039dc:	f383 8812 	msr	BASEPRI_MAX, r3
 10039e0:	f3bf 8f6f 	isb	sy
	return list->head == list;
 10039e4:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 1003a94 <sys_clock_announce+0xc4>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
 10039e8:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 1003a98 <sys_clock_announce+0xc8>
	     (t != NULL) && (t->dticks <= announce_remaining);
	     t = first()) {
		int dt = t->dticks;

		curr_tick += dt;
		t->dticks = 0;
 10039ec:	2400      	movs	r4, #0
	announce_remaining = ticks;
 10039ee:	f8c9 0000 	str.w	r0, [r9]
 10039f2:	f8da 0000 	ldr.w	r0, [sl]
		t->dticks = 0;
 10039f6:	2500      	movs	r5, #0
	return sys_dlist_is_empty(list) ? NULL : list->head;
 10039f8:	4550      	cmp	r0, sl
 10039fa:	bf08      	it	eq
 10039fc:	2000      	moveq	r0, #0
		curr_tick += dt;
 10039fe:	4f27      	ldr	r7, [pc, #156]	; (1003a9c <sys_clock_announce+0xcc>)
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
 1003a00:	46e0      	mov	r8, ip
 1003a02:	e9d7 2100 	ldrd	r2, r1, [r7]
	     (t != NULL) && (t->dticks <= announce_remaining);
 1003a06:	f8d9 3000 	ldr.w	r3, [r9]
 1003a0a:	b380      	cbz	r0, 1003a6e <sys_clock_announce+0x9e>
 1003a0c:	e9d0 6c04 	ldrd	r6, ip, [r0, #16]
 1003a10:	ea4f 7ee3 	mov.w	lr, r3, asr #31
 1003a14:	42b3      	cmp	r3, r6
 1003a16:	eb7e 0b0c 	sbcs.w	fp, lr, ip
 1003a1a:	da05      	bge.n	1003a28 <sys_clock_announce+0x58>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (t != NULL) {
		t->dticks -= announce_remaining;
 1003a1c:	1af6      	subs	r6, r6, r3
 1003a1e:	eb6c 040e 	sbc.w	r4, ip, lr
 1003a22:	e9c0 6404 	strd	r6, r4, [r0, #16]
 1003a26:	e022      	b.n	1003a6e <sys_clock_announce+0x9e>
		curr_tick += dt;
 1003a28:	18b2      	adds	r2, r6, r2
 1003a2a:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
		t->dticks = 0;
 1003a2e:	e9c0 4504 	strd	r4, r5, [r0, #16]
		curr_tick += dt;
 1003a32:	e9c7 2100 	strd	r2, r1, [r7]
		remove_timeout(t);
 1003a36:	f7ff ffaf 	bl	1003998 <remove_timeout>
	__asm__ volatile(
 1003a3a:	f388 8811 	msr	BASEPRI, r8
 1003a3e:	f3bf 8f6f 	isb	sy
		t->fn(t);
 1003a42:	6883      	ldr	r3, [r0, #8]
 1003a44:	4798      	blx	r3
	__asm__ volatile(
 1003a46:	f04f 0320 	mov.w	r3, #32
 1003a4a:	f3ef 8811 	mrs	r8, BASEPRI
 1003a4e:	f383 8812 	msr	BASEPRI_MAX, r3
 1003a52:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
 1003a56:	f8d9 3000 	ldr.w	r3, [r9]
	return list->head == list;
 1003a5a:	f8da 0000 	ldr.w	r0, [sl]
 1003a5e:	1b9b      	subs	r3, r3, r6
	return sys_dlist_is_empty(list) ? NULL : list->head;
 1003a60:	4550      	cmp	r0, sl
	k.key = arch_irq_lock();
 1003a62:	46c4      	mov	ip, r8
 1003a64:	f8c9 3000 	str.w	r3, [r9]
 1003a68:	d1ca      	bne.n	1003a00 <sys_clock_announce+0x30>
		curr_tick += dt;
 1003a6a:	e9d7 2100 	ldrd	r2, r1, [r7]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
 1003a6e:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
 1003a70:	189a      	adds	r2, r3, r2
 1003a72:	eb41 73e3 	adc.w	r3, r1, r3, asr #31
 1003a76:	e9c7 2300 	strd	r2, r3, [r7]
	announce_remaining = 0;
 1003a7a:	f8c9 4000 	str.w	r4, [r9]

	sys_clock_set_timeout(next_timeout(), false);
 1003a7e:	f7ff ff6b 	bl	1003958 <next_timeout>
 1003a82:	4621      	mov	r1, r4
 1003a84:	f000 fe1d 	bl	10046c2 <sys_clock_set_timeout>
	__asm__ volatile(
 1003a88:	f388 8811 	msr	BASEPRI, r8
 1003a8c:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&timeout_lock, key);

#ifdef CONFIG_TIMESLICING
	z_time_slice();
#endif
}
 1003a90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1003a94:	21000028 	.word	0x21000028
 1003a98:	21000174 	.word	0x21000174
 1003a9c:	210000d0 	.word	0x210000d0

01003aa0 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
 1003aa0:	4801      	ldr	r0, [pc, #4]	; (1003aa8 <boot_banner+0x8>)
 1003aa2:	f000 bad1 	b.w	1004048 <printk>
 1003aa6:	bf00      	nop
 1003aa8:	01005b79 	.word	0x01005b79

01003aac <sha256_blocks>:
 1003aac:	2a3f      	cmp	r2, #63	; 0x3f
 1003aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 1003ab2:	4690      	mov	r8, r2
 1003ab4:	d952      	bls.n	1003b5c <sha256_blocks+0xb0>
 1003ab6:	4605      	mov	r5, r0
 1003ab8:	460c      	mov	r4, r1
 1003aba:	f1a2 0640 	sub.w	r6, r2, #64	; 0x40
 1003abe:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 1003ac2:	3640      	adds	r6, #64	; 0x40
 1003ac4:	4f27      	ldr	r7, [pc, #156]	; (1003b64 <sha256_blocks+0xb8>)
 1003ac6:	440e      	add	r6, r1
 1003ac8:	6823      	ldr	r3, [r4, #0]
 1003aca:	3440      	adds	r4, #64	; 0x40
 1003acc:	ba1b      	rev	r3, r3
 1003ace:	642b      	str	r3, [r5, #64]	; 0x40
 1003ad0:	f854 3c3c 	ldr.w	r3, [r4, #-60]
 1003ad4:	4639      	mov	r1, r7
 1003ad6:	ba1b      	rev	r3, r3
 1003ad8:	646b      	str	r3, [r5, #68]	; 0x44
 1003ada:	f854 3c38 	ldr.w	r3, [r4, #-56]
 1003ade:	4628      	mov	r0, r5
 1003ae0:	ba1b      	rev	r3, r3
 1003ae2:	64ab      	str	r3, [r5, #72]	; 0x48
 1003ae4:	f854 3c34 	ldr.w	r3, [r4, #-52]
 1003ae8:	ba1b      	rev	r3, r3
 1003aea:	64eb      	str	r3, [r5, #76]	; 0x4c
 1003aec:	f854 3c30 	ldr.w	r3, [r4, #-48]
 1003af0:	ba1b      	rev	r3, r3
 1003af2:	652b      	str	r3, [r5, #80]	; 0x50
 1003af4:	f854 3c2c 	ldr.w	r3, [r4, #-44]
 1003af8:	ba1b      	rev	r3, r3
 1003afa:	656b      	str	r3, [r5, #84]	; 0x54
 1003afc:	f854 3c28 	ldr.w	r3, [r4, #-40]
 1003b00:	ba1b      	rev	r3, r3
 1003b02:	65ab      	str	r3, [r5, #88]	; 0x58
 1003b04:	f854 3c24 	ldr.w	r3, [r4, #-36]
 1003b08:	ba1b      	rev	r3, r3
 1003b0a:	65eb      	str	r3, [r5, #92]	; 0x5c
 1003b0c:	f854 3c20 	ldr.w	r3, [r4, #-32]
 1003b10:	ba1b      	rev	r3, r3
 1003b12:	662b      	str	r3, [r5, #96]	; 0x60
 1003b14:	f854 3c1c 	ldr.w	r3, [r4, #-28]
 1003b18:	ba1b      	rev	r3, r3
 1003b1a:	666b      	str	r3, [r5, #100]	; 0x64
 1003b1c:	f854 3c18 	ldr.w	r3, [r4, #-24]
 1003b20:	ba1b      	rev	r3, r3
 1003b22:	66ab      	str	r3, [r5, #104]	; 0x68
 1003b24:	f854 3c14 	ldr.w	r3, [r4, #-20]
 1003b28:	ba1b      	rev	r3, r3
 1003b2a:	66eb      	str	r3, [r5, #108]	; 0x6c
 1003b2c:	f854 3c10 	ldr.w	r3, [r4, #-16]
 1003b30:	ba1b      	rev	r3, r3
 1003b32:	672b      	str	r3, [r5, #112]	; 0x70
 1003b34:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 1003b38:	ba1b      	rev	r3, r3
 1003b3a:	676b      	str	r3, [r5, #116]	; 0x74
 1003b3c:	f854 3c08 	ldr.w	r3, [r4, #-8]
 1003b40:	ba1b      	rev	r3, r3
 1003b42:	67ab      	str	r3, [r5, #120]	; 0x78
 1003b44:	f854 3c04 	ldr.w	r3, [r4, #-4]
 1003b48:	ba1b      	rev	r3, r3
 1003b4a:	67eb      	str	r3, [r5, #124]	; 0x7c
 1003b4c:	f7fc fbbe 	bl	10002cc <ocrypto_sha256_loop>
 1003b50:	42b4      	cmp	r4, r6
 1003b52:	d1b9      	bne.n	1003ac8 <sha256_blocks+0x1c>
 1003b54:	f008 003f 	and.w	r0, r8, #63	; 0x3f
 1003b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1003b5c:	4610      	mov	r0, r2
 1003b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1003b62:	bf00      	nop
 1003b64:	01004b94 	.word	0x01004b94

01003b68 <sha256_blocks.constprop.0>:
 1003b68:	460a      	mov	r2, r1
 1003b6a:	b510      	push	{r4, lr}
 1003b6c:	6814      	ldr	r4, [r2, #0]
 1003b6e:	491a      	ldr	r1, [pc, #104]	; (1003bd8 <sha256_blocks.constprop.0+0x70>)
 1003b70:	ba24      	rev	r4, r4
 1003b72:	6404      	str	r4, [r0, #64]	; 0x40
 1003b74:	6854      	ldr	r4, [r2, #4]
 1003b76:	ba24      	rev	r4, r4
 1003b78:	6444      	str	r4, [r0, #68]	; 0x44
 1003b7a:	6894      	ldr	r4, [r2, #8]
 1003b7c:	ba24      	rev	r4, r4
 1003b7e:	6484      	str	r4, [r0, #72]	; 0x48
 1003b80:	68d4      	ldr	r4, [r2, #12]
 1003b82:	ba24      	rev	r4, r4
 1003b84:	64c4      	str	r4, [r0, #76]	; 0x4c
 1003b86:	6914      	ldr	r4, [r2, #16]
 1003b88:	ba24      	rev	r4, r4
 1003b8a:	6504      	str	r4, [r0, #80]	; 0x50
 1003b8c:	6954      	ldr	r4, [r2, #20]
 1003b8e:	ba24      	rev	r4, r4
 1003b90:	6544      	str	r4, [r0, #84]	; 0x54
 1003b92:	6994      	ldr	r4, [r2, #24]
 1003b94:	ba24      	rev	r4, r4
 1003b96:	6584      	str	r4, [r0, #88]	; 0x58
 1003b98:	69d4      	ldr	r4, [r2, #28]
 1003b9a:	ba24      	rev	r4, r4
 1003b9c:	65c4      	str	r4, [r0, #92]	; 0x5c
 1003b9e:	6a14      	ldr	r4, [r2, #32]
 1003ba0:	ba24      	rev	r4, r4
 1003ba2:	6604      	str	r4, [r0, #96]	; 0x60
 1003ba4:	6a54      	ldr	r4, [r2, #36]	; 0x24
 1003ba6:	ba24      	rev	r4, r4
 1003ba8:	6644      	str	r4, [r0, #100]	; 0x64
 1003baa:	6a94      	ldr	r4, [r2, #40]	; 0x28
 1003bac:	ba24      	rev	r4, r4
 1003bae:	6684      	str	r4, [r0, #104]	; 0x68
 1003bb0:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 1003bb2:	ba24      	rev	r4, r4
 1003bb4:	66c4      	str	r4, [r0, #108]	; 0x6c
 1003bb6:	6b14      	ldr	r4, [r2, #48]	; 0x30
 1003bb8:	ba24      	rev	r4, r4
 1003bba:	6704      	str	r4, [r0, #112]	; 0x70
 1003bbc:	6b54      	ldr	r4, [r2, #52]	; 0x34
 1003bbe:	ba24      	rev	r4, r4
 1003bc0:	6744      	str	r4, [r0, #116]	; 0x74
 1003bc2:	6b94      	ldr	r4, [r2, #56]	; 0x38
 1003bc4:	ba24      	rev	r4, r4
 1003bc6:	6784      	str	r4, [r0, #120]	; 0x78
 1003bc8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 1003bca:	ba12      	rev	r2, r2
 1003bcc:	67c2      	str	r2, [r0, #124]	; 0x7c
 1003bce:	f7fc fb7d 	bl	10002cc <ocrypto_sha256_loop>
 1003bd2:	2000      	movs	r0, #0
 1003bd4:	bd10      	pop	{r4, pc}
 1003bd6:	bf00      	nop
 1003bd8:	01004b94 	.word	0x01004b94

01003bdc <ocrypto_sha256>:
 1003bdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 1003be0:	2700      	movs	r7, #0
 1003be2:	4cb5      	ldr	r4, [pc, #724]	; (1003eb8 <ocrypto_sha256+0x2dc>)
 1003be4:	4bb5      	ldr	r3, [pc, #724]	; (1003ebc <ocrypto_sha256+0x2e0>)
 1003be6:	b0b2      	sub	sp, #200	; 0xc8
 1003be8:	e9cd 4300 	strd	r4, r3, [sp]
 1003bec:	4bb4      	ldr	r3, [pc, #720]	; (1003ec0 <ocrypto_sha256+0x2e4>)
 1003bee:	4eb5      	ldr	r6, [pc, #724]	; (1003ec4 <ocrypto_sha256+0x2e8>)
 1003bf0:	9302      	str	r3, [sp, #8]
 1003bf2:	4bb5      	ldr	r3, [pc, #724]	; (1003ec8 <ocrypto_sha256+0x2ec>)
 1003bf4:	4614      	mov	r4, r2
 1003bf6:	e9cd 6303 	strd	r6, r3, [sp, #12]
 1003bfa:	4bb4      	ldr	r3, [pc, #720]	; (1003ecc <ocrypto_sha256+0x2f0>)
 1003bfc:	4605      	mov	r5, r0
 1003bfe:	9305      	str	r3, [sp, #20]
 1003c00:	4bb3      	ldr	r3, [pc, #716]	; (1003ed0 <ocrypto_sha256+0x2f4>)
 1003c02:	9730      	str	r7, [sp, #192]	; 0xc0
 1003c04:	9306      	str	r3, [sp, #24]
 1003c06:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
 1003c0a:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
 1003c0e:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
 1003c12:	9231      	str	r2, [sp, #196]	; 0xc4
 1003c14:	9307      	str	r3, [sp, #28]
 1003c16:	2a00      	cmp	r2, #0
 1003c18:	f040 8084 	bne.w	1003d24 <ocrypto_sha256+0x148>
 1003c1c:	2280      	movs	r2, #128	; 0x80
 1003c1e:	f04f 0c3a 	mov.w	ip, #58	; 0x3a
 1003c22:	2301      	movs	r3, #1
 1003c24:	466e      	mov	r6, sp
 1003c26:	eb0d 0702 	add.w	r7, sp, r2
 1003c2a:	f88d 2080 	strb.w	r2, [sp, #128]	; 0x80
 1003c2e:	2000      	movs	r0, #0
 1003c30:	ea4f 029c 	mov.w	r2, ip, lsr #2
 1003c34:	f103 0e80 	add.w	lr, r3, #128	; 0x80
 1003c38:	2a01      	cmp	r2, #1
 1003c3a:	eb06 010e 	add.w	r1, r6, lr
 1003c3e:	f846 000e 	str.w	r0, [r6, lr]
 1003c42:	d024      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c44:	2a02      	cmp	r2, #2
 1003c46:	6048      	str	r0, [r1, #4]
 1003c48:	d021      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c4a:	2a03      	cmp	r2, #3
 1003c4c:	6088      	str	r0, [r1, #8]
 1003c4e:	d01e      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c50:	2a04      	cmp	r2, #4
 1003c52:	60c8      	str	r0, [r1, #12]
 1003c54:	d01b      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c56:	2a05      	cmp	r2, #5
 1003c58:	6108      	str	r0, [r1, #16]
 1003c5a:	d018      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c5c:	2a06      	cmp	r2, #6
 1003c5e:	6148      	str	r0, [r1, #20]
 1003c60:	d015      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c62:	2a07      	cmp	r2, #7
 1003c64:	6188      	str	r0, [r1, #24]
 1003c66:	d012      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c68:	2a08      	cmp	r2, #8
 1003c6a:	61c8      	str	r0, [r1, #28]
 1003c6c:	d00f      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c6e:	2a09      	cmp	r2, #9
 1003c70:	6208      	str	r0, [r1, #32]
 1003c72:	d00c      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c74:	2a0a      	cmp	r2, #10
 1003c76:	6248      	str	r0, [r1, #36]	; 0x24
 1003c78:	d009      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c7a:	2a0b      	cmp	r2, #11
 1003c7c:	6288      	str	r0, [r1, #40]	; 0x28
 1003c7e:	d006      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c80:	2a0c      	cmp	r2, #12
 1003c82:	62c8      	str	r0, [r1, #44]	; 0x2c
 1003c84:	d003      	beq.n	1003c8e <ocrypto_sha256+0xb2>
 1003c86:	2a0e      	cmp	r2, #14
 1003c88:	6308      	str	r0, [r1, #48]	; 0x30
 1003c8a:	bf08      	it	eq
 1003c8c:	6348      	streq	r0, [r1, #52]	; 0x34
 1003c8e:	f01c 0f03 	tst.w	ip, #3
 1003c92:	d016      	beq.n	1003cc2 <ocrypto_sha256+0xe6>
 1003c94:	f02c 0c03 	bic.w	ip, ip, #3
 1003c98:	4463      	add	r3, ip
 1003c9a:	2100      	movs	r1, #0
 1003c9c:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 1003ca0:	446a      	add	r2, sp
 1003ca2:	2b3a      	cmp	r3, #58	; 0x3a
 1003ca4:	f802 1c48 	strb.w	r1, [r2, #-72]
 1003ca8:	d00b      	beq.n	1003cc2 <ocrypto_sha256+0xe6>
 1003caa:	f103 02c9 	add.w	r2, r3, #201	; 0xc9
 1003cae:	446a      	add	r2, sp
 1003cb0:	2b39      	cmp	r3, #57	; 0x39
 1003cb2:	f802 1c48 	strb.w	r1, [r2, #-72]
 1003cb6:	d004      	beq.n	1003cc2 <ocrypto_sha256+0xe6>
 1003cb8:	33ca      	adds	r3, #202	; 0xca
 1003cba:	eb0d 0203 	add.w	r2, sp, r3
 1003cbe:	f802 1c48 	strb.w	r1, [r2, #-72]
 1003cc2:	2300      	movs	r3, #0
 1003cc4:	0f62      	lsrs	r2, r4, #29
 1003cc6:	f362 0307 	bfi	r3, r2, #0, #8
 1003cca:	0d62      	lsrs	r2, r4, #21
 1003ccc:	f362 230f 	bfi	r3, r2, #8, #8
 1003cd0:	0b62      	lsrs	r2, r4, #13
 1003cd2:	f362 4317 	bfi	r3, r2, #16, #8
 1003cd6:	0962      	lsrs	r2, r4, #5
 1003cd8:	4639      	mov	r1, r7
 1003cda:	f362 631f 	bfi	r3, r2, #24, #8
 1003cde:	4630      	mov	r0, r6
 1003ce0:	00e4      	lsls	r4, r4, #3
 1003ce2:	f8cd 30bb 	str.w	r3, [sp, #187]	; 0xbb
 1003ce6:	f88d 40bf 	strb.w	r4, [sp, #191]	; 0xbf
 1003cea:	f7ff ff3d 	bl	1003b68 <sha256_blocks.constprop.0>
 1003cee:	e9dd 0100 	ldrd	r0, r1, [sp]
 1003cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 1003cf6:	ba06      	rev	r6, r0
 1003cf8:	ba14      	rev	r4, r2
 1003cfa:	ba18      	rev	r0, r3
 1003cfc:	ba09      	rev	r1, r1
 1003cfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 1003d02:	ba12      	rev	r2, r2
 1003d04:	6069      	str	r1, [r5, #4]
 1003d06:	612a      	str	r2, [r5, #16]
 1003d08:	ba19      	rev	r1, r3
 1003d0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 1003d0e:	ba12      	rev	r2, r2
 1003d10:	ba1b      	rev	r3, r3
 1003d12:	602e      	str	r6, [r5, #0]
 1003d14:	60ac      	str	r4, [r5, #8]
 1003d16:	60e8      	str	r0, [r5, #12]
 1003d18:	6169      	str	r1, [r5, #20]
 1003d1a:	61aa      	str	r2, [r5, #24]
 1003d1c:	61eb      	str	r3, [r5, #28]
 1003d1e:	b032      	add	sp, #200	; 0xc8
 1003d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1003d24:	466e      	mov	r6, sp
 1003d26:	4630      	mov	r0, r6
 1003d28:	4688      	mov	r8, r1
 1003d2a:	f7ff febf 	bl	1003aac <sha256_blocks>
 1003d2e:	1a24      	subs	r4, r4, r0
 1003d30:	eb08 0304 	add.w	r3, r8, r4
 1003d34:	2800      	cmp	r0, #0
 1003d36:	f000 80f5 	beq.w	1003f24 <ocrypto_sha256+0x348>
 1003d3a:	1e42      	subs	r2, r0, #1
 1003d3c:	2a02      	cmp	r2, #2
 1003d3e:	d953      	bls.n	1003de8 <ocrypto_sha256+0x20c>
 1003d40:	f858 2004 	ldr.w	r2, [r8, r4]
 1003d44:	9220      	str	r2, [sp, #128]	; 0x80
 1003d46:	0882      	lsrs	r2, r0, #2
 1003d48:	2a01      	cmp	r2, #1
 1003d4a:	f000 80e6 	beq.w	1003f1a <ocrypto_sha256+0x33e>
 1003d4e:	6859      	ldr	r1, [r3, #4]
 1003d50:	2a02      	cmp	r2, #2
 1003d52:	9121      	str	r1, [sp, #132]	; 0x84
 1003d54:	f000 80be 	beq.w	1003ed4 <ocrypto_sha256+0x2f8>
 1003d58:	6899      	ldr	r1, [r3, #8]
 1003d5a:	2a03      	cmp	r2, #3
 1003d5c:	9122      	str	r1, [sp, #136]	; 0x88
 1003d5e:	f000 80e7 	beq.w	1003f30 <ocrypto_sha256+0x354>
 1003d62:	68d9      	ldr	r1, [r3, #12]
 1003d64:	2a04      	cmp	r2, #4
 1003d66:	9123      	str	r1, [sp, #140]	; 0x8c
 1003d68:	f000 80e7 	beq.w	1003f3a <ocrypto_sha256+0x35e>
 1003d6c:	6919      	ldr	r1, [r3, #16]
 1003d6e:	2a05      	cmp	r2, #5
 1003d70:	9124      	str	r1, [sp, #144]	; 0x90
 1003d72:	f000 80e7 	beq.w	1003f44 <ocrypto_sha256+0x368>
 1003d76:	6959      	ldr	r1, [r3, #20]
 1003d78:	2a06      	cmp	r2, #6
 1003d7a:	9125      	str	r1, [sp, #148]	; 0x94
 1003d7c:	f000 80e7 	beq.w	1003f4e <ocrypto_sha256+0x372>
 1003d80:	6999      	ldr	r1, [r3, #24]
 1003d82:	2a07      	cmp	r2, #7
 1003d84:	9126      	str	r1, [sp, #152]	; 0x98
 1003d86:	f000 80e7 	beq.w	1003f58 <ocrypto_sha256+0x37c>
 1003d8a:	69d9      	ldr	r1, [r3, #28]
 1003d8c:	2a08      	cmp	r2, #8
 1003d8e:	9127      	str	r1, [sp, #156]	; 0x9c
 1003d90:	f000 80e7 	beq.w	1003f62 <ocrypto_sha256+0x386>
 1003d94:	6a19      	ldr	r1, [r3, #32]
 1003d96:	2a09      	cmp	r2, #9
 1003d98:	9128      	str	r1, [sp, #160]	; 0xa0
 1003d9a:	f000 80ed 	beq.w	1003f78 <ocrypto_sha256+0x39c>
 1003d9e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 1003da0:	2a0a      	cmp	r2, #10
 1003da2:	9129      	str	r1, [sp, #164]	; 0xa4
 1003da4:	f000 80b1 	beq.w	1003f0a <ocrypto_sha256+0x32e>
 1003da8:	6a99      	ldr	r1, [r3, #40]	; 0x28
 1003daa:	2a0b      	cmp	r2, #11
 1003dac:	912a      	str	r1, [sp, #168]	; 0xa8
 1003dae:	f000 80f4 	beq.w	1003f9a <ocrypto_sha256+0x3be>
 1003db2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 1003db4:	2a0c      	cmp	r2, #12
 1003db6:	912b      	str	r1, [sp, #172]	; 0xac
 1003db8:	f000 8103 	beq.w	1003fc2 <ocrypto_sha256+0x3e6>
 1003dbc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 1003dbe:	2a0d      	cmp	r2, #13
 1003dc0:	912c      	str	r1, [sp, #176]	; 0xb0
 1003dc2:	f000 8109 	beq.w	1003fd8 <ocrypto_sha256+0x3fc>
 1003dc6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 1003dc8:	2a0e      	cmp	r2, #14
 1003dca:	912d      	str	r1, [sp, #180]	; 0xb4
 1003dcc:	d006      	beq.n	1003ddc <ocrypto_sha256+0x200>
 1003dce:	2a0f      	cmp	r2, #15
 1003dd0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 1003dd2:	bf18      	it	ne
 1003dd4:	6bda      	ldrne	r2, [r3, #60]	; 0x3c
 1003dd6:	912e      	str	r1, [sp, #184]	; 0xb8
 1003dd8:	bf18      	it	ne
 1003dda:	922f      	strne	r2, [sp, #188]	; 0xbc
 1003ddc:	f020 0703 	bic.w	r7, r0, #3
 1003de0:	0782      	lsls	r2, r0, #30
 1003de2:	443b      	add	r3, r7
 1003de4:	f000 80de 	beq.w	1003fa4 <ocrypto_sha256+0x3c8>
 1003de8:	7819      	ldrb	r1, [r3, #0]
 1003dea:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 1003dee:	446a      	add	r2, sp
 1003df0:	f802 1c48 	strb.w	r1, [r2, #-72]
 1003df4:	1c7a      	adds	r2, r7, #1
 1003df6:	4290      	cmp	r0, r2
 1003df8:	d90f      	bls.n	1003e1a <ocrypto_sha256+0x23e>
 1003dfa:	1c59      	adds	r1, r3, #1
 1003dfc:	7809      	ldrb	r1, [r1, #0]
 1003dfe:	32c8      	adds	r2, #200	; 0xc8
 1003e00:	3702      	adds	r7, #2
 1003e02:	446a      	add	r2, sp
 1003e04:	42b8      	cmp	r0, r7
 1003e06:	f802 1c48 	strb.w	r1, [r2, #-72]
 1003e0a:	d906      	bls.n	1003e1a <ocrypto_sha256+0x23e>
 1003e0c:	789b      	ldrb	r3, [r3, #2]
 1003e0e:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 1003e12:	eb0d 0702 	add.w	r7, sp, r2
 1003e16:	f807 3c48 	strb.w	r3, [r7, #-72]
 1003e1a:	2180      	movs	r1, #128	; 0x80
 1003e1c:	1c43      	adds	r3, r0, #1
 1003e1e:	f100 02c8 	add.w	r2, r0, #200	; 0xc8
 1003e22:	446a      	add	r2, sp
 1003e24:	2b38      	cmp	r3, #56	; 0x38
 1003e26:	9030      	str	r0, [sp, #192]	; 0xc0
 1003e28:	f802 1c48 	strb.w	r1, [r2, #-72]
 1003e2c:	d96a      	bls.n	1003f04 <ocrypto_sha256+0x328>
 1003e2e:	2b3f      	cmp	r3, #63	; 0x3f
 1003e30:	d82c      	bhi.n	1003e8c <ocrypto_sha256+0x2b0>
 1003e32:	2200      	movs	r2, #0
 1003e34:	33c8      	adds	r3, #200	; 0xc8
 1003e36:	446b      	add	r3, sp
 1003e38:	283e      	cmp	r0, #62	; 0x3e
 1003e3a:	f803 2c48 	strb.w	r2, [r3, #-72]
 1003e3e:	d025      	beq.n	1003e8c <ocrypto_sha256+0x2b0>
 1003e40:	f100 03ca 	add.w	r3, r0, #202	; 0xca
 1003e44:	eb0d 0103 	add.w	r1, sp, r3
 1003e48:	283d      	cmp	r0, #61	; 0x3d
 1003e4a:	f801 2c48 	strb.w	r2, [r1, #-72]
 1003e4e:	d01d      	beq.n	1003e8c <ocrypto_sha256+0x2b0>
 1003e50:	f100 03cb 	add.w	r3, r0, #203	; 0xcb
 1003e54:	446b      	add	r3, sp
 1003e56:	283c      	cmp	r0, #60	; 0x3c
 1003e58:	f803 2c48 	strb.w	r2, [r3, #-72]
 1003e5c:	d016      	beq.n	1003e8c <ocrypto_sha256+0x2b0>
 1003e5e:	f100 03cc 	add.w	r3, r0, #204	; 0xcc
 1003e62:	446b      	add	r3, sp
 1003e64:	283b      	cmp	r0, #59	; 0x3b
 1003e66:	f803 2c48 	strb.w	r2, [r3, #-72]
 1003e6a:	d00f      	beq.n	1003e8c <ocrypto_sha256+0x2b0>
 1003e6c:	f100 03cd 	add.w	r3, r0, #205	; 0xcd
 1003e70:	446b      	add	r3, sp
 1003e72:	283a      	cmp	r0, #58	; 0x3a
 1003e74:	f803 2c48 	strb.w	r2, [r3, #-72]
 1003e78:	d008      	beq.n	1003e8c <ocrypto_sha256+0x2b0>
 1003e7a:	f100 03ce 	add.w	r3, r0, #206	; 0xce
 1003e7e:	446b      	add	r3, sp
 1003e80:	2838      	cmp	r0, #56	; 0x38
 1003e82:	f803 2c48 	strb.w	r2, [r3, #-72]
 1003e86:	d101      	bne.n	1003e8c <ocrypto_sha256+0x2b0>
 1003e88:	f88d 20bf 	strb.w	r2, [sp, #191]	; 0xbf
 1003e8c:	af20      	add	r7, sp, #128	; 0x80
 1003e8e:	4639      	mov	r1, r7
 1003e90:	4630      	mov	r0, r6
 1003e92:	f7ff fe69 	bl	1003b68 <sha256_blocks.constprop.0>
 1003e96:	283a      	cmp	r0, #58	; 0x3a
 1003e98:	4603      	mov	r3, r0
 1003e9a:	d83c      	bhi.n	1003f16 <ocrypto_sha256+0x33a>
 1003e9c:	9c31      	ldr	r4, [sp, #196]	; 0xc4
 1003e9e:	f1c3 023a 	rsb	r2, r3, #58	; 0x3a
 1003ea2:	2a02      	cmp	r2, #2
 1003ea4:	f67f aef9 	bls.w	1003c9a <ocrypto_sha256+0xbe>
 1003ea8:	1c5a      	adds	r2, r3, #1
 1003eaa:	2a3b      	cmp	r2, #59	; 0x3b
 1003eac:	f1c3 0c3b 	rsb	ip, r3, #59	; 0x3b
 1003eb0:	bf88      	it	hi
 1003eb2:	f04f 0c01 	movhi.w	ip, #1
 1003eb6:	e6ba      	b.n	1003c2e <ocrypto_sha256+0x52>
 1003eb8:	6a09e667 	.word	0x6a09e667
 1003ebc:	bb67ae85 	.word	0xbb67ae85
 1003ec0:	3c6ef372 	.word	0x3c6ef372
 1003ec4:	a54ff53a 	.word	0xa54ff53a
 1003ec8:	510e527f 	.word	0x510e527f
 1003ecc:	9b05688c 	.word	0x9b05688c
 1003ed0:	1f83d9ab 	.word	0x1f83d9ab
 1003ed4:	2808      	cmp	r0, #8
 1003ed6:	d054      	beq.n	1003f82 <ocrypto_sha256+0x3a6>
 1003ed8:	2708      	movs	r7, #8
 1003eda:	443b      	add	r3, r7
 1003edc:	4619      	mov	r1, r3
 1003ede:	1c7a      	adds	r2, r7, #1
 1003ee0:	f811 cb01 	ldrb.w	ip, [r1], #1
 1003ee4:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 1003ee8:	446c      	add	r4, sp
 1003eea:	4290      	cmp	r0, r2
 1003eec:	f804 cc48 	strb.w	ip, [r4, #-72]
 1003ef0:	d884      	bhi.n	1003dfc <ocrypto_sha256+0x220>
 1003ef2:	2180      	movs	r1, #128	; 0x80
 1003ef4:	f100 03c8 	add.w	r3, r0, #200	; 0xc8
 1003ef8:	eb0d 0203 	add.w	r2, sp, r3
 1003efc:	9030      	str	r0, [sp, #192]	; 0xc0
 1003efe:	1c43      	adds	r3, r0, #1
 1003f00:	f802 1c48 	strb.w	r1, [r2, #-72]
 1003f04:	9c31      	ldr	r4, [sp, #196]	; 0xc4
 1003f06:	af20      	add	r7, sp, #128	; 0x80
 1003f08:	e7c9      	b.n	1003e9e <ocrypto_sha256+0x2c2>
 1003f0a:	2828      	cmp	r0, #40	; 0x28
 1003f0c:	f000 8088 	beq.w	1004020 <ocrypto_sha256+0x444>
 1003f10:	2728      	movs	r7, #40	; 0x28
 1003f12:	443b      	add	r3, r7
 1003f14:	e7e2      	b.n	1003edc <ocrypto_sha256+0x300>
 1003f16:	9c31      	ldr	r4, [sp, #196]	; 0xc4
 1003f18:	e6d3      	b.n	1003cc2 <ocrypto_sha256+0xe6>
 1003f1a:	2804      	cmp	r0, #4
 1003f1c:	d026      	beq.n	1003f6c <ocrypto_sha256+0x390>
 1003f1e:	2704      	movs	r7, #4
 1003f20:	443b      	add	r3, r7
 1003f22:	e7db      	b.n	1003edc <ocrypto_sha256+0x300>
 1003f24:	2280      	movs	r2, #128	; 0x80
 1003f26:	2301      	movs	r3, #1
 1003f28:	9030      	str	r0, [sp, #192]	; 0xc0
 1003f2a:	f88d 2080 	strb.w	r2, [sp, #128]	; 0x80
 1003f2e:	e7e9      	b.n	1003f04 <ocrypto_sha256+0x328>
 1003f30:	280c      	cmp	r0, #12
 1003f32:	d02c      	beq.n	1003f8e <ocrypto_sha256+0x3b2>
 1003f34:	270c      	movs	r7, #12
 1003f36:	443b      	add	r3, r7
 1003f38:	e7d0      	b.n	1003edc <ocrypto_sha256+0x300>
 1003f3a:	2810      	cmp	r0, #16
 1003f3c:	d03b      	beq.n	1003fb6 <ocrypto_sha256+0x3da>
 1003f3e:	2710      	movs	r7, #16
 1003f40:	443b      	add	r3, r7
 1003f42:	e7cb      	b.n	1003edc <ocrypto_sha256+0x300>
 1003f44:	2814      	cmp	r0, #20
 1003f46:	d041      	beq.n	1003fcc <ocrypto_sha256+0x3f0>
 1003f48:	2714      	movs	r7, #20
 1003f4a:	443b      	add	r3, r7
 1003f4c:	e7c6      	b.n	1003edc <ocrypto_sha256+0x300>
 1003f4e:	2818      	cmp	r0, #24
 1003f50:	d047      	beq.n	1003fe2 <ocrypto_sha256+0x406>
 1003f52:	2718      	movs	r7, #24
 1003f54:	443b      	add	r3, r7
 1003f56:	e7c1      	b.n	1003edc <ocrypto_sha256+0x300>
 1003f58:	281c      	cmp	r0, #28
 1003f5a:	d049      	beq.n	1003ff0 <ocrypto_sha256+0x414>
 1003f5c:	271c      	movs	r7, #28
 1003f5e:	443b      	add	r3, r7
 1003f60:	e7bc      	b.n	1003edc <ocrypto_sha256+0x300>
 1003f62:	2820      	cmp	r0, #32
 1003f64:	d050      	beq.n	1004008 <ocrypto_sha256+0x42c>
 1003f66:	2720      	movs	r7, #32
 1003f68:	443b      	add	r3, r7
 1003f6a:	e7b7      	b.n	1003edc <ocrypto_sha256+0x300>
 1003f6c:	2280      	movs	r2, #128	; 0x80
 1003f6e:	2305      	movs	r3, #5
 1003f70:	9030      	str	r0, [sp, #192]	; 0xc0
 1003f72:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
 1003f76:	e7c5      	b.n	1003f04 <ocrypto_sha256+0x328>
 1003f78:	2824      	cmp	r0, #36	; 0x24
 1003f7a:	d03f      	beq.n	1003ffc <ocrypto_sha256+0x420>
 1003f7c:	2724      	movs	r7, #36	; 0x24
 1003f7e:	443b      	add	r3, r7
 1003f80:	e7ac      	b.n	1003edc <ocrypto_sha256+0x300>
 1003f82:	2280      	movs	r2, #128	; 0x80
 1003f84:	2309      	movs	r3, #9
 1003f86:	9030      	str	r0, [sp, #192]	; 0xc0
 1003f88:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 1003f8c:	e7ba      	b.n	1003f04 <ocrypto_sha256+0x328>
 1003f8e:	2280      	movs	r2, #128	; 0x80
 1003f90:	230d      	movs	r3, #13
 1003f92:	9030      	str	r0, [sp, #192]	; 0xc0
 1003f94:	f88d 208c 	strb.w	r2, [sp, #140]	; 0x8c
 1003f98:	e7b4      	b.n	1003f04 <ocrypto_sha256+0x328>
 1003f9a:	282c      	cmp	r0, #44	; 0x2c
 1003f9c:	d03a      	beq.n	1004014 <ocrypto_sha256+0x438>
 1003f9e:	272c      	movs	r7, #44	; 0x2c
 1003fa0:	443b      	add	r3, r7
 1003fa2:	e79b      	b.n	1003edc <ocrypto_sha256+0x300>
 1003fa4:	2180      	movs	r1, #128	; 0x80
 1003fa6:	f100 02c8 	add.w	r2, r0, #200	; 0xc8
 1003faa:	446a      	add	r2, sp
 1003fac:	9030      	str	r0, [sp, #192]	; 0xc0
 1003fae:	1c43      	adds	r3, r0, #1
 1003fb0:	f802 1c48 	strb.w	r1, [r2, #-72]
 1003fb4:	e73b      	b.n	1003e2e <ocrypto_sha256+0x252>
 1003fb6:	2280      	movs	r2, #128	; 0x80
 1003fb8:	2311      	movs	r3, #17
 1003fba:	9030      	str	r0, [sp, #192]	; 0xc0
 1003fbc:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 1003fc0:	e7a0      	b.n	1003f04 <ocrypto_sha256+0x328>
 1003fc2:	2830      	cmp	r0, #48	; 0x30
 1003fc4:	d032      	beq.n	100402c <ocrypto_sha256+0x450>
 1003fc6:	2730      	movs	r7, #48	; 0x30
 1003fc8:	443b      	add	r3, r7
 1003fca:	e787      	b.n	1003edc <ocrypto_sha256+0x300>
 1003fcc:	2280      	movs	r2, #128	; 0x80
 1003fce:	2315      	movs	r3, #21
 1003fd0:	9030      	str	r0, [sp, #192]	; 0xc0
 1003fd2:	f88d 2094 	strb.w	r2, [sp, #148]	; 0x94
 1003fd6:	e795      	b.n	1003f04 <ocrypto_sha256+0x328>
 1003fd8:	2834      	cmp	r0, #52	; 0x34
 1003fda:	d02d      	beq.n	1004038 <ocrypto_sha256+0x45c>
 1003fdc:	2734      	movs	r7, #52	; 0x34
 1003fde:	443b      	add	r3, r7
 1003fe0:	e77c      	b.n	1003edc <ocrypto_sha256+0x300>
 1003fe2:	2118      	movs	r1, #24
 1003fe4:	2280      	movs	r2, #128	; 0x80
 1003fe6:	2319      	movs	r3, #25
 1003fe8:	9130      	str	r1, [sp, #192]	; 0xc0
 1003fea:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 1003fee:	e789      	b.n	1003f04 <ocrypto_sha256+0x328>
 1003ff0:	2280      	movs	r2, #128	; 0x80
 1003ff2:	231d      	movs	r3, #29
 1003ff4:	9030      	str	r0, [sp, #192]	; 0xc0
 1003ff6:	f88d 209c 	strb.w	r2, [sp, #156]	; 0x9c
 1003ffa:	e783      	b.n	1003f04 <ocrypto_sha256+0x328>
 1003ffc:	2280      	movs	r2, #128	; 0x80
 1003ffe:	2325      	movs	r3, #37	; 0x25
 1004000:	9030      	str	r0, [sp, #192]	; 0xc0
 1004002:	f88d 20a4 	strb.w	r2, [sp, #164]	; 0xa4
 1004006:	e77d      	b.n	1003f04 <ocrypto_sha256+0x328>
 1004008:	2280      	movs	r2, #128	; 0x80
 100400a:	2321      	movs	r3, #33	; 0x21
 100400c:	9030      	str	r0, [sp, #192]	; 0xc0
 100400e:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
 1004012:	e777      	b.n	1003f04 <ocrypto_sha256+0x328>
 1004014:	2280      	movs	r2, #128	; 0x80
 1004016:	232d      	movs	r3, #45	; 0x2d
 1004018:	9030      	str	r0, [sp, #192]	; 0xc0
 100401a:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 100401e:	e771      	b.n	1003f04 <ocrypto_sha256+0x328>
 1004020:	2280      	movs	r2, #128	; 0x80
 1004022:	2329      	movs	r3, #41	; 0x29
 1004024:	9030      	str	r0, [sp, #192]	; 0xc0
 1004026:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
 100402a:	e76b      	b.n	1003f04 <ocrypto_sha256+0x328>
 100402c:	2280      	movs	r2, #128	; 0x80
 100402e:	2331      	movs	r3, #49	; 0x31
 1004030:	9030      	str	r0, [sp, #192]	; 0xc0
 1004032:	f88d 20b0 	strb.w	r2, [sp, #176]	; 0xb0
 1004036:	e765      	b.n	1003f04 <ocrypto_sha256+0x328>
 1004038:	2280      	movs	r2, #128	; 0x80
 100403a:	2335      	movs	r3, #53	; 0x35
 100403c:	9030      	str	r0, [sp, #192]	; 0xc0
 100403e:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
 1004042:	e75f      	b.n	1003f04 <ocrypto_sha256+0x328>

01004044 <arch_printk_char_out>:
}
 1004044:	2000      	movs	r0, #0
 1004046:	4770      	bx	lr

01004048 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
 1004048:	b40f      	push	{r0, r1, r2, r3}
 100404a:	b507      	push	{r0, r1, r2, lr}
 100404c:	a904      	add	r1, sp, #16
 100404e:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
 1004052:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
 1004054:	f7fc fca4 	bl	10009a0 <vprintk>

	va_end(ap);
}
 1004058:	b003      	add	sp, #12
 100405a:	f85d eb04 	ldr.w	lr, [sp], #4
 100405e:	b004      	add	sp, #16
 1004060:	4770      	bx	lr

01004062 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
 1004062:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
 1004064:	f013 0307 	ands.w	r3, r3, #7
 1004068:	d105      	bne.n	1004076 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
 100406a:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
 100406c:	2b00      	cmp	r3, #0
 100406e:	bf0c      	ite	eq
 1004070:	2000      	moveq	r0, #0
 1004072:	2003      	movne	r0, #3
 1004074:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
 1004076:	2b02      	cmp	r3, #2
 1004078:	d105      	bne.n	1004086 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
 100407a:	8b40      	ldrh	r0, [r0, #26]
 100407c:	fab0 f080 	clz	r0, r0
 1004080:	0940      	lsrs	r0, r0, #5
 1004082:	0080      	lsls	r0, r0, #2
 1004084:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
 1004086:	2b01      	cmp	r3, #1
 1004088:	d105      	bne.n	1004096 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
 100408a:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
 100408c:	2b00      	cmp	r3, #0
 100408e:	bf0c      	ite	eq
 1004090:	2000      	moveq	r0, #0
 1004092:	2005      	movne	r0, #5
 1004094:	4770      	bx	lr
	int evt = EVT_NOP;
 1004096:	2000      	movs	r0, #0
}
 1004098:	4770      	bx	lr

0100409a <validate_args>:
{
 100409a:	b510      	push	{r4, lr}
 100409c:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
 100409e:	b100      	cbz	r0, 10040a2 <validate_args+0x8>
 10040a0:	b911      	cbnz	r1, 10040a8 <validate_args+0xe>
		return -EINVAL;
 10040a2:	f06f 0015 	mvn.w	r0, #21
}
 10040a6:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
 10040a8:	1d08      	adds	r0, r1, #4
 10040aa:	f000 f83d 	bl	1004128 <sys_notify_validate>
	if ((rv == 0)
 10040ae:	2800      	cmp	r0, #0
 10040b0:	d1f9      	bne.n	10040a6 <validate_args+0xc>
	    && ((cli->notify.flags
 10040b2:	68a3      	ldr	r3, [r4, #8]
 10040b4:	2b03      	cmp	r3, #3
 10040b6:	d9f6      	bls.n	10040a6 <validate_args+0xc>
 10040b8:	e7f3      	b.n	10040a2 <validate_args+0x8>

010040ba <notify_one>:
{
 10040ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 10040be:	460d      	mov	r5, r1
 10040c0:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
 10040c2:	4619      	mov	r1, r3
 10040c4:	1d28      	adds	r0, r5, #4
{
 10040c6:	4690      	mov	r8, r2
 10040c8:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
 10040ca:	f7fc fe5d 	bl	1000d88 <sys_notify_finalize>
	if (cb) {
 10040ce:	4604      	mov	r4, r0
 10040d0:	b138      	cbz	r0, 10040e2 <notify_one+0x28>
		cb(mgr, cli, state, res);
 10040d2:	4633      	mov	r3, r6
 10040d4:	4642      	mov	r2, r8
 10040d6:	4629      	mov	r1, r5
 10040d8:	4638      	mov	r0, r7
 10040da:	46a4      	mov	ip, r4
}
 10040dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
 10040e0:	4760      	bx	ip
}
 10040e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

010040e6 <transition_complete>:
{
 10040e6:	b410      	push	{r4}
	__asm__ volatile(
 10040e8:	f04f 0420 	mov.w	r4, #32
 10040ec:	f3ef 8211 	mrs	r2, BASEPRI
 10040f0:	f384 8812 	msr	BASEPRI_MAX, r4
 10040f4:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
 10040f8:	6141      	str	r1, [r0, #20]
}
 10040fa:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
 10040fc:	2101      	movs	r1, #1
 10040fe:	f7fc bc5d 	b.w	10009bc <process_event>

01004102 <onoff_manager_init>:
{
 1004102:	b538      	push	{r3, r4, r5, lr}
 1004104:	460c      	mov	r4, r1
	if ((mgr == NULL)
 1004106:	4605      	mov	r5, r0
 1004108:	b158      	cbz	r0, 1004122 <onoff_manager_init+0x20>
	    || (transitions == NULL)
 100410a:	b151      	cbz	r1, 1004122 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
 100410c:	680b      	ldr	r3, [r1, #0]
 100410e:	b143      	cbz	r3, 1004122 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
 1004110:	684b      	ldr	r3, [r1, #4]
 1004112:	b133      	cbz	r3, 1004122 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
 1004114:	221c      	movs	r2, #28
 1004116:	2100      	movs	r1, #0
 1004118:	f000 f91a 	bl	1004350 <memset>
	return 0;
 100411c:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
 100411e:	612c      	str	r4, [r5, #16]
}
 1004120:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
 1004122:	f06f 0015 	mvn.w	r0, #21
 1004126:	e7fb      	b.n	1004120 <onoff_manager_init+0x1e>

01004128 <sys_notify_validate>:
	if (notify == NULL) {
 1004128:	4603      	mov	r3, r0
 100412a:	b158      	cbz	r0, 1004144 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
 100412c:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
 100412e:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
 1004132:	2a01      	cmp	r2, #1
 1004134:	d003      	beq.n	100413e <sys_notify_validate+0x16>
 1004136:	2a03      	cmp	r2, #3
 1004138:	d104      	bne.n	1004144 <sys_notify_validate+0x1c>
		if (notify->method.callback == NULL) {
 100413a:	6802      	ldr	r2, [r0, #0]
 100413c:	b112      	cbz	r2, 1004144 <sys_notify_validate+0x1c>
		notify->result = 0;
 100413e:	2000      	movs	r0, #0
 1004140:	6098      	str	r0, [r3, #8]
 1004142:	4770      	bx	lr
 1004144:	f06f 0015 	mvn.w	r0, #21
}
 1004148:	4770      	bx	lr

0100414a <encode_uint>:
{
 100414a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100414e:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier) != 0;
 1004150:	78d3      	ldrb	r3, [r2, #3]
{
 1004152:	4680      	mov	r8, r0
	switch (specifier) {
 1004154:	2b6f      	cmp	r3, #111	; 0x6f
{
 1004156:	460f      	mov	r7, r1
 1004158:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
 100415a:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
 100415e:	d029      	beq.n	10041b4 <encode_uint+0x6a>
 1004160:	d824      	bhi.n	10041ac <encode_uint+0x62>
		return 10;
 1004162:	2b58      	cmp	r3, #88	; 0x58
 1004164:	bf0c      	ite	eq
 1004166:	2610      	moveq	r6, #16
 1004168:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
 100416a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
 100416e:	4632      	mov	r2, r6
 1004170:	2300      	movs	r3, #0
 1004172:	4640      	mov	r0, r8
 1004174:	4639      	mov	r1, r7
 1004176:	f7fc f861 	bl	100023c <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 100417a:	2a09      	cmp	r2, #9
 100417c:	b2d4      	uxtb	r4, r2
 100417e:	d81e      	bhi.n	10041be <encode_uint+0x74>
 1004180:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
 1004182:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
 1004184:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
 1004186:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
 100418a:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
 100418e:	d301      	bcc.n	1004194 <encode_uint+0x4a>
 1004190:	45d1      	cmp	r9, sl
 1004192:	d811      	bhi.n	10041b8 <encode_uint+0x6e>
	if (conv->flag_hash) {
 1004194:	782b      	ldrb	r3, [r5, #0]
 1004196:	069b      	lsls	r3, r3, #26
 1004198:	d505      	bpl.n	10041a6 <encode_uint+0x5c>
		if (radix == 8) {
 100419a:	2e08      	cmp	r6, #8
 100419c:	d115      	bne.n	10041ca <encode_uint+0x80>
			conv->altform_0 = true;
 100419e:	78ab      	ldrb	r3, [r5, #2]
 10041a0:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
 10041a4:	70ab      	strb	r3, [r5, #2]
}
 10041a6:	4648      	mov	r0, r9
 10041a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
 10041ac:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
 10041b0:	2b70      	cmp	r3, #112	; 0x70
 10041b2:	e7d7      	b.n	1004164 <encode_uint+0x1a>
	switch (specifier) {
 10041b4:	2608      	movs	r6, #8
 10041b6:	e7d8      	b.n	100416a <encode_uint+0x20>
		value /= radix;
 10041b8:	4680      	mov	r8, r0
 10041ba:	460f      	mov	r7, r1
 10041bc:	e7d7      	b.n	100416e <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 10041be:	f1bb 0f19 	cmp.w	fp, #25
 10041c2:	bf94      	ite	ls
 10041c4:	3437      	addls	r4, #55	; 0x37
 10041c6:	3457      	addhi	r4, #87	; 0x57
 10041c8:	e7db      	b.n	1004182 <encode_uint+0x38>
		} else if (radix == 16) {
 10041ca:	2e10      	cmp	r6, #16
 10041cc:	d1eb      	bne.n	10041a6 <encode_uint+0x5c>
			conv->altform_0c = true;
 10041ce:	78ab      	ldrb	r3, [r5, #2]
 10041d0:	f043 0310 	orr.w	r3, r3, #16
 10041d4:	e7e6      	b.n	10041a4 <encode_uint+0x5a>

010041d6 <outs>:
{
 10041d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 10041da:	4607      	mov	r7, r0
 10041dc:	4688      	mov	r8, r1
 10041de:	4615      	mov	r5, r2
 10041e0:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 10041e2:	4614      	mov	r4, r2
 10041e4:	42b4      	cmp	r4, r6
 10041e6:	d305      	bcc.n	10041f4 <outs+0x1e>
 10041e8:	b10e      	cbz	r6, 10041ee <outs+0x18>
	return (int)count;
 10041ea:	1b60      	subs	r0, r4, r5
 10041ec:	e008      	b.n	1004200 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 10041ee:	7823      	ldrb	r3, [r4, #0]
 10041f0:	2b00      	cmp	r3, #0
 10041f2:	d0fa      	beq.n	10041ea <outs+0x14>
		int rc = out((int)*sp++, ctx);
 10041f4:	4641      	mov	r1, r8
 10041f6:	f814 0b01 	ldrb.w	r0, [r4], #1
 10041fa:	47b8      	blx	r7
		if (rc < 0) {
 10041fc:	2800      	cmp	r0, #0
 10041fe:	daf1      	bge.n	10041e4 <outs+0xe>
}
 1004200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

01004204 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
 1004204:	4040      	eors	r0, r0
 1004206:	f380 8811 	msr	BASEPRI, r0
 100420a:	f04f 0004 	mov.w	r0, #4
 100420e:	df02      	svc	2
}
 1004210:	4770      	bx	lr

01004212 <assert_print>:

void assert_print(const char *fmt, ...)
{
 1004212:	b40f      	push	{r0, r1, r2, r3}
 1004214:	b507      	push	{r0, r1, r2, lr}
 1004216:	a904      	add	r1, sp, #16
 1004218:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
 100421c:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
 100421e:	f7fc fbbf 	bl	10009a0 <vprintk>

	va_end(ap);
}
 1004222:	b003      	add	sp, #12
 1004224:	f85d eb04 	ldr.w	lr, [sp], #4
 1004228:	b004      	add	sp, #16
 100422a:	4770      	bx	lr

0100422c <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_STRIP_PATHS, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
 100422c:	4770      	bx	lr

0100422e <z_log_minimal_printk>:
#include <zephyr/sys/printk.h>

#define HEXDUMP_BYTES_IN_LINE 8U

void z_log_minimal_printk(const char *fmt, ...)
{
 100422e:	b40f      	push	{r0, r1, r2, r3}
 1004230:	b507      	push	{r0, r1, r2, lr}
 1004232:	a904      	add	r1, sp, #16
 1004234:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
 1004238:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
 100423a:	f7fc fbb1 	bl	10009a0 <vprintk>
	va_end(ap);
}
 100423e:	b003      	add	sp, #12
 1004240:	f85d eb04 	ldr.w	lr, [sp], #4
 1004244:	b004      	add	sp, #16
 1004246:	4770      	bx	lr

01004248 <flash_get_write_block_size>:

extern size_t z_impl_flash_get_write_block_size(const struct device * dev);

__pinned_func
static inline size_t flash_get_write_block_size(const struct device * dev)
{
 1004248:	b508      	push	{r3, lr}
	return api->get_parameters(dev)->write_block_size;
 100424a:	6883      	ldr	r3, [r0, #8]
 100424c:	68db      	ldr	r3, [r3, #12]
 100424e:	4798      	blx	r3
		return (size_t) arch_syscall_invoke1(parm0.x, K_SYSCALL_FLASH_GET_WRITE_BLOCK_SIZE);
	}
#endif
	compiler_barrier();
	return z_impl_flash_get_write_block_size(dev);
}
 1004250:	6800      	ldr	r0, [r0, #0]
 1004252:	bd08      	pop	{r3, pc}

01004254 <stream_flash_buffered_write>:
{
 1004254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 1004258:	4689      	mov	r9, r1
 100425a:	4616      	mov	r6, r2
 100425c:	4698      	mov	r8, r3
	if (!ctx) {
 100425e:	4604      	mov	r4, r0
 1004260:	b398      	cbz	r0, 10042ca <stream_flash_buffered_write+0x76>
	if (ctx->bytes_written + ctx->buf_bytes + len > ctx->available) {
 1004262:	6882      	ldr	r2, [r0, #8]
 1004264:	6903      	ldr	r3, [r0, #16]
 1004266:	4413      	add	r3, r2
 1004268:	6982      	ldr	r2, [r0, #24]
 100426a:	4433      	add	r3, r6
 100426c:	4293      	cmp	r3, r2
 100426e:	d830      	bhi.n	10042d2 <stream_flash_buffered_write+0x7e>
	int processed = 0;
 1004270:	2500      	movs	r5, #0
	       (buf_empty_bytes = ctx->buf_len - ctx->buf_bytes)) {
 1004272:	e9d4 7001 	ldrd	r7, r0, [r4, #4]
	while ((len - processed) >=
 1004276:	eba6 0a05 	sub.w	sl, r6, r5
	       (buf_empty_bytes = ctx->buf_len - ctx->buf_bytes)) {
 100427a:	1a3f      	subs	r7, r7, r0
	while ((len - processed) >=
 100427c:	45ba      	cmp	sl, r7
 100427e:	d215      	bcs.n	10042ac <stream_flash_buffered_write+0x58>
	if (processed < len) {
 1004280:	42b5      	cmp	r5, r6
 1004282:	d209      	bcs.n	1004298 <stream_flash_buffered_write+0x44>
		memcpy(ctx->buf + ctx->buf_bytes,
 1004284:	6823      	ldr	r3, [r4, #0]
 1004286:	4652      	mov	r2, sl
 1004288:	4418      	add	r0, r3
 100428a:	eb09 0105 	add.w	r1, r9, r5
 100428e:	f000 f854 	bl	100433a <memcpy>
		ctx->buf_bytes += len - processed;
 1004292:	68a3      	ldr	r3, [r4, #8]
 1004294:	4453      	add	r3, sl
 1004296:	60a3      	str	r3, [r4, #8]
	if (flush && ctx->buf_bytes > 0) {
 1004298:	f1b8 0f00 	cmp.w	r8, #0
 100429c:	d01c      	beq.n	10042d8 <stream_flash_buffered_write+0x84>
 100429e:	68a0      	ldr	r0, [r4, #8]
 10042a0:	b1a8      	cbz	r0, 10042ce <stream_flash_buffered_write+0x7a>
		rc = flash_sync(ctx);
 10042a2:	4620      	mov	r0, r4
}
 10042a4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		rc = flash_sync(ctx);
 10042a8:	f7fd b9ce 	b.w	1001648 <flash_sync>
		memcpy(ctx->buf + ctx->buf_bytes, data + processed,
 10042ac:	6823      	ldr	r3, [r4, #0]
 10042ae:	463a      	mov	r2, r7
 10042b0:	4418      	add	r0, r3
 10042b2:	eb09 0105 	add.w	r1, r9, r5
 10042b6:	f000 f840 	bl	100433a <memcpy>
		ctx->buf_bytes = ctx->buf_len;
 10042ba:	6863      	ldr	r3, [r4, #4]
		rc = flash_sync(ctx);
 10042bc:	4620      	mov	r0, r4
		ctx->buf_bytes = ctx->buf_len;
 10042be:	60a3      	str	r3, [r4, #8]
		rc = flash_sync(ctx);
 10042c0:	f7fd f9c2 	bl	1001648 <flash_sync>
		if (rc != 0) {
 10042c4:	b918      	cbnz	r0, 10042ce <stream_flash_buffered_write+0x7a>
		processed += buf_empty_bytes;
 10042c6:	443d      	add	r5, r7
 10042c8:	e7d3      	b.n	1004272 <stream_flash_buffered_write+0x1e>
		return -EFAULT;
 10042ca:	f06f 000d 	mvn.w	r0, #13
}
 10042ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -ENOMEM;
 10042d2:	f06f 000b 	mvn.w	r0, #11
 10042d6:	e7fa      	b.n	10042ce <stream_flash_buffered_write+0x7a>
 10042d8:	4640      	mov	r0, r8
 10042da:	e7f8      	b.n	10042ce <stream_flash_buffered_write+0x7a>

010042dc <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
 10042dc:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
 10042de:	6800      	ldr	r0, [r0, #0]
 10042e0:	f7fd ba8c 	b.w	10017fc <z_arm_fatal_error>

010042e4 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
 10042e4:	2100      	movs	r1, #0
 10042e6:	2001      	movs	r0, #1
 10042e8:	f7fd ba88 	b.w	10017fc <z_arm_fatal_error>

010042ec <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
 10042ec:	b508      	push	{r3, lr}
	handler();
 10042ee:	f7fd faf5 	bl	10018dc <z_SysNmiOnReset>
	z_arm_int_exit();
}
 10042f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
 10042f6:	f7fd bb4d 	b.w	1001994 <z_arm_exc_exit>

010042fa <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
 10042fa:	4603      	mov	r3, r0
	size_t n = 0;
 10042fc:	2000      	movs	r0, #0

	while (*s != '\0') {
 10042fe:	5c1a      	ldrb	r2, [r3, r0]
 1004300:	b902      	cbnz	r2, 1004304 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
 1004302:	4770      	bx	lr
		n++;
 1004304:	3001      	adds	r0, #1
 1004306:	e7fa      	b.n	10042fe <strlen+0x4>

01004308 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
 1004308:	4603      	mov	r3, r0
	size_t n = 0;
 100430a:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
 100430c:	5c1a      	ldrb	r2, [r3, r0]
 100430e:	b10a      	cbz	r2, 1004314 <strnlen+0xc>
 1004310:	4288      	cmp	r0, r1
 1004312:	d100      	bne.n	1004316 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
 1004314:	4770      	bx	lr
		n++;
 1004316:	3001      	adds	r0, #1
 1004318:	e7f8      	b.n	100430c <strnlen+0x4>

0100431a <memcmp>:
 * @brief Compare two memory areas
 *
 * @return negative # if <m1> < <m2>, 0 if <m1> == <m2>, else positive #
 */
int memcmp(const void *m1, const void *m2, size_t n)
{
 100431a:	b510      	push	{r4, lr}
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
 100431c:	b15a      	cbz	r2, 1004336 <memcmp+0x1c>
 100431e:	3901      	subs	r1, #1
 1004320:	1884      	adds	r4, r0, r2
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
 1004322:	f810 2b01 	ldrb.w	r2, [r0], #1
 1004326:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 100432a:	42a0      	cmp	r0, r4
 100432c:	d001      	beq.n	1004332 <memcmp+0x18>
 100432e:	429a      	cmp	r2, r3
 1004330:	d0f7      	beq.n	1004322 <memcmp+0x8>
		c1++;
		c2++;
	}

	return *c1 - *c2;
 1004332:	1ad0      	subs	r0, r2, r3
}
 1004334:	bd10      	pop	{r4, pc}
		return 0;
 1004336:	4610      	mov	r0, r2
 1004338:	e7fc      	b.n	1004334 <memcmp+0x1a>

0100433a <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
 100433a:	b510      	push	{r4, lr}
 100433c:	1e43      	subs	r3, r0, #1
 100433e:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
 1004340:	4291      	cmp	r1, r2
 1004342:	d100      	bne.n	1004346 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
 1004344:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
 1004346:	f811 4b01 	ldrb.w	r4, [r1], #1
 100434a:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
 100434e:	e7f7      	b.n	1004340 <memcpy+0x6>

01004350 <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
 1004350:	4603      	mov	r3, r0
	unsigned char c_byte = (unsigned char)c;
 1004352:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
 1004354:	4402      	add	r2, r0
 1004356:	4293      	cmp	r3, r2
 1004358:	d100      	bne.n	100435c <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
 100435a:	4770      	bx	lr
		*(d_byte++) = c_byte;
 100435c:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
 1004360:	e7f9      	b.n	1004356 <memset+0x6>

01004362 <_stdout_hook_default>:
}
 1004362:	f04f 30ff 	mov.w	r0, #4294967295
 1004366:	4770      	bx	lr

01004368 <set_on_state>:
 1004368:	f04f 0320 	mov.w	r3, #32
 100436c:	f3ef 8211 	mrs	r2, BASEPRI
 1004370:	f383 8812 	msr	BASEPRI_MAX, r3
 1004374:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
 1004378:	6803      	ldr	r3, [r0, #0]
 100437a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 100437e:	f043 0302 	orr.w	r3, r3, #2
 1004382:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
 1004384:	f382 8811 	msr	BASEPRI, r2
 1004388:	f3bf 8f6f 	isb	sy
}
 100438c:	4770      	bx	lr

0100438e <async_start>:
{
 100438e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1004390:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
 1004392:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
 1004394:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
 1004396:	f04f 0520 	mov.w	r5, #32
 100439a:	f3ef 8611 	mrs	r6, BASEPRI
 100439e:	f385 8812 	msr	BASEPRI_MAX, r5
 10043a2:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
 10043a6:	250c      	movs	r5, #12
 10043a8:	4369      	muls	r1, r5
 10043aa:	440c      	add	r4, r1
 10043ac:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
 10043ae:	f005 0c07 	and.w	ip, r5, #7
 10043b2:	f1bc 0f01 	cmp.w	ip, #1
 10043b6:	d10b      	bne.n	10043d0 <async_start+0x42>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
 10043b8:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
 10043ba:	f386 8811 	msr	BASEPRI, r6
 10043be:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
 10043c2:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
 10043c6:	6843      	ldr	r3, [r0, #4]
 10043c8:	585b      	ldr	r3, [r3, r1]
 10043ca:	4798      	blx	r3
	return 0;
 10043cc:	2000      	movs	r0, #0
}
 10043ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
 10043d0:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
 10043d4:	42af      	cmp	r7, r5
 10043d6:	f386 8811 	msr	BASEPRI, r6
 10043da:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
 10043de:	bf0c      	ite	eq
 10043e0:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
 10043e4:	f04f 30ff 	movne.w	r0, #4294967295
 10043e8:	e7f1      	b.n	10043ce <async_start+0x40>

010043ea <api_start>:
{
 10043ea:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
 10043ec:	2480      	movs	r4, #128	; 0x80
 10043ee:	9400      	str	r4, [sp, #0]
 10043f0:	f7ff ffcd 	bl	100438e <async_start>
}
 10043f4:	b002      	add	sp, #8
 10043f6:	bd10      	pop	{r4, pc}

010043f8 <api_blocking_start>:
}
 10043f8:	f06f 0085 	mvn.w	r0, #133	; 0x85
 10043fc:	4770      	bx	lr

010043fe <onoff_started_callback>:
{
 10043fe:	b410      	push	{r4}
	notify(mgr, 0);
 1004400:	241c      	movs	r4, #28
	return &data->mgr[type];
 1004402:	6900      	ldr	r0, [r0, #16]
 1004404:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
 1004406:	fb03 0004 	mla	r0, r3, r4, r0
 100440a:	2100      	movs	r1, #0
}
 100440c:	bc10      	pop	{r4}
	notify(mgr, 0);
 100440e:	4710      	bx	r2

01004410 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
 1004410:	2000      	movs	r0, #0
 1004412:	f7ff b87d 	b.w	1003510 <nrfx_clock_start>

01004416 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
 1004416:	2000      	movs	r0, #0
 1004418:	f7ff b8d6 	b.w	10035c8 <nrfx_clock_stop>

0100441c <api_stop>:
	return stop(dev, subsys, CTX_API);
 100441c:	2280      	movs	r2, #128	; 0x80
 100441e:	f7fd bda5 	b.w	1001f6c <stop>

01004422 <is_regular_addr_valid>:
{
 1004422:	b538      	push	{r3, r4, r5, lr}
 1004424:	4605      	mov	r5, r0
 1004426:	460c      	mov	r4, r1
	return is_within_bounds(addr, len, 0, nrfx_nvmc_flash_size_get());
 1004428:	f000 f9f0 	bl	100480c <nrfx_nvmc_flash_size_get>
			(addr < (boundary_start + boundary_size)) &&
 100442c:	2d00      	cmp	r5, #0
 100442e:	db07      	blt.n	1004440 <is_regular_addr_valid+0x1e>
	return (addr >= boundary_start &&
 1004430:	42a8      	cmp	r0, r5
 1004432:	d905      	bls.n	1004440 <is_regular_addr_valid+0x1e>
			(len <= (boundary_start + boundary_size - addr)));
 1004434:	1b40      	subs	r0, r0, r5
			(addr < (boundary_start + boundary_size)) &&
 1004436:	4284      	cmp	r4, r0
 1004438:	bf8c      	ite	hi
 100443a:	2000      	movhi	r0, #0
 100443c:	2001      	movls	r0, #1
}
 100443e:	bd38      	pop	{r3, r4, r5, pc}
			(addr < (boundary_start + boundary_size)) &&
 1004440:	2000      	movs	r0, #0
 1004442:	e7fc      	b.n	100443e <is_regular_addr_valid+0x1c>

01004444 <flash_get_page_info>:

#include <zephyr/drivers/flash.h>

static int flash_get_page_info(const struct device *dev, off_t offs,
			       uint32_t index, struct flash_pages_info *info)
{
 1004444:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 1004446:	461c      	mov	r4, r3
	const struct flash_driver_api *api = dev->api;
	const struct flash_pages_layout *layout;
	size_t layout_size;
	uint32_t index_jmp;

	info->start_offset = 0;
 1004448:	2300      	movs	r3, #0
{
 100444a:	4616      	mov	r6, r2
	const struct flash_driver_api *api = dev->api;
 100444c:	6882      	ldr	r2, [r0, #8]
	info->start_offset = 0;
 100444e:	6023      	str	r3, [r4, #0]
	info->index = 0U;
 1004450:	60a3      	str	r3, [r4, #8]
{
 1004452:	460d      	mov	r5, r1

	api->page_layout(dev, &layout, &layout_size);
 1004454:	6913      	ldr	r3, [r2, #16]
 1004456:	4669      	mov	r1, sp
 1004458:	aa01      	add	r2, sp, #4
 100445a:	4798      	blx	r3

	while (layout_size--) {
 100445c:	9b01      	ldr	r3, [sp, #4]
 100445e:	1e5a      	subs	r2, r3, #1
 1004460:	9201      	str	r2, [sp, #4]
 1004462:	b91b      	cbnz	r3, 100446c <flash_get_page_info+0x28>
		}

		layout++;
	}

	return -EINVAL; /* page at offs or idx doesn't exist */
 1004464:	f06f 0015 	mvn.w	r0, #21
}
 1004468:	b003      	add	sp, #12
 100446a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		info->size = layout->pages_size;
 100446c:	9800      	ldr	r0, [sp, #0]
			index_jmp = index - info->index;
 100446e:	68a2      	ldr	r2, [r4, #8]
		info->size = layout->pages_size;
 1004470:	6847      	ldr	r7, [r0, #4]
			index_jmp = (offs - info->start_offset) / info->size;
 1004472:	6821      	ldr	r1, [r4, #0]
		info->size = layout->pages_size;
 1004474:	6067      	str	r7, [r4, #4]
		if (offs == 0) {
 1004476:	b985      	cbnz	r5, 100449a <flash_get_page_info+0x56>
			index_jmp = index - info->index;
 1004478:	1ab3      	subs	r3, r6, r2
		index_jmp = MIN(index_jmp, layout->pages_count);
 100447a:	f8d0 c000 	ldr.w	ip, [r0]
 100447e:	4563      	cmp	r3, ip
 1004480:	bf28      	it	cs
 1004482:	4663      	movcs	r3, ip
		info->start_offset += (index_jmp * info->size);
 1004484:	fb03 1107 	mla	r1, r3, r7, r1
		info->index += index_jmp;
 1004488:	441a      	add	r2, r3
		info->start_offset += (index_jmp * info->size);
 100448a:	6021      	str	r1, [r4, #0]
		info->index += index_jmp;
 100448c:	60a2      	str	r2, [r4, #8]
		if (index_jmp < layout->pages_count) {
 100448e:	6802      	ldr	r2, [r0, #0]
 1004490:	429a      	cmp	r2, r3
 1004492:	d806      	bhi.n	10044a2 <flash_get_page_info+0x5e>
		layout++;
 1004494:	3008      	adds	r0, #8
 1004496:	9000      	str	r0, [sp, #0]
 1004498:	e7e0      	b.n	100445c <flash_get_page_info+0x18>
			index_jmp = (offs - info->start_offset) / info->size;
 100449a:	1a6b      	subs	r3, r5, r1
 100449c:	fbb3 f3f7 	udiv	r3, r3, r7
 10044a0:	e7eb      	b.n	100447a <flash_get_page_info+0x36>
			return 0;
 10044a2:	2000      	movs	r0, #0
 10044a4:	e7e0      	b.n	1004468 <flash_get_page_info+0x24>

010044a6 <z_impl_flash_get_page_info_by_offs>:

int z_impl_flash_get_page_info_by_offs(const struct device *dev, off_t offs,
				       struct flash_pages_info *info)
{
 10044a6:	4613      	mov	r3, r2
	return flash_get_page_info(dev, offs, 0U, info);
 10044a8:	2200      	movs	r2, #0
 10044aa:	f7ff bfcb 	b.w	1004444 <flash_get_page_info>

010044ae <flash_page_foreach>:
	return count;
}

void flash_page_foreach(const struct device *dev, flash_page_cb cb,
			void *data)
{
 10044ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	const struct flash_driver_api *api = dev->api;
	const struct flash_pages_layout *layout;
	struct flash_pages_info page_info;
	size_t block, num_blocks, page = 0, i;
	off_t off = 0;
 10044b2:	2400      	movs	r4, #0

	api->page_layout(dev, &layout, &num_blocks);
 10044b4:	6883      	ldr	r3, [r0, #8]
{
 10044b6:	b086      	sub	sp, #24
 10044b8:	4688      	mov	r8, r1
 10044ba:	4691      	mov	r9, r2
	api->page_layout(dev, &layout, &num_blocks);
 10044bc:	691b      	ldr	r3, [r3, #16]
 10044be:	aa02      	add	r2, sp, #8
 10044c0:	a901      	add	r1, sp, #4
 10044c2:	4798      	blx	r3
	size_t block, num_blocks, page = 0, i;
 10044c4:	46a2      	mov	sl, r4

	for (block = 0; block < num_blocks; block++) {
 10044c6:	4625      	mov	r5, r4
 10044c8:	9b02      	ldr	r3, [sp, #8]
 10044ca:	42ab      	cmp	r3, r5
 10044cc:	d802      	bhi.n	10044d4 <flash_page_foreach+0x26>

			off += page_info.size;
			page++;
		}
	}
}
 10044ce:	b006      	add	sp, #24
 10044d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		for (i = 0; i < l->pages_count; i++) {
 10044d4:	2600      	movs	r6, #0
		const struct flash_pages_layout *l = &layout[block];
 10044d6:	9f01      	ldr	r7, [sp, #4]
 10044d8:	eb07 07c5 	add.w	r7, r7, r5, lsl #3
		page_info.size = l->pages_size;
 10044dc:	687b      	ldr	r3, [r7, #4]
 10044de:	9304      	str	r3, [sp, #16]
		for (i = 0; i < l->pages_count; i++) {
 10044e0:	683a      	ldr	r2, [r7, #0]
 10044e2:	eb0a 0306 	add.w	r3, sl, r6
 10044e6:	42b2      	cmp	r2, r6
 10044e8:	d802      	bhi.n	10044f0 <flash_page_foreach+0x42>
	for (block = 0; block < num_blocks; block++) {
 10044ea:	469a      	mov	sl, r3
 10044ec:	3501      	adds	r5, #1
 10044ee:	e7eb      	b.n	10044c8 <flash_page_foreach+0x1a>
			if (!cb(&page_info, data)) {
 10044f0:	4649      	mov	r1, r9
			page_info.start_offset = off;
 10044f2:	9403      	str	r4, [sp, #12]
			page_info.index = page;
 10044f4:	9305      	str	r3, [sp, #20]
			if (!cb(&page_info, data)) {
 10044f6:	a803      	add	r0, sp, #12
 10044f8:	47c0      	blx	r8
 10044fa:	2800      	cmp	r0, #0
 10044fc:	d0e7      	beq.n	10044ce <flash_page_foreach+0x20>
			off += page_info.size;
 10044fe:	9b04      	ldr	r3, [sp, #16]
		for (i = 0; i < l->pages_count; i++) {
 1004500:	3601      	adds	r6, #1
			off += page_info.size;
 1004502:	441c      	add	r4, r3
		for (i = 0; i < l->pages_count; i++) {
 1004504:	e7ec      	b.n	10044e0 <flash_page_foreach+0x32>

01004506 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
 1004506:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
 1004508:	6843      	ldr	r3, [r0, #4]
 100450a:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
 100450c:	7a05      	ldrb	r5, [r0, #8]
 100450e:	6844      	ldr	r4, [r0, #4]
 1004510:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 1004514:	42a3      	cmp	r3, r4
 1004516:	d302      	bcc.n	100451e <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
 1004518:	f06f 0001 	mvn.w	r0, #1
}
 100451c:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
 100451e:	795c      	ldrb	r4, [r3, #5]
 1004520:	428c      	cmp	r4, r1
 1004522:	d001      	beq.n	1004528 <pinctrl_lookup_state+0x22>
		(*state)++;
 1004524:	3308      	adds	r3, #8
 1004526:	e7f0      	b.n	100450a <pinctrl_lookup_state+0x4>
			return 0;
 1004528:	2000      	movs	r0, #0
 100452a:	e7f7      	b.n	100451c <pinctrl_lookup_state+0x16>

0100452c <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
 100452c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1004530:	4691      	mov	r9, r2
 1004532:	4680      	mov	r8, r0
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
 1004534:	2601      	movs	r6, #1
 1004536:	b085      	sub	sp, #20
 1004538:	eb00 0581 	add.w	r5, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
 100453c:	4545      	cmp	r5, r8
 100453e:	d103      	bne.n	1004548 <pinctrl_configure_pins+0x1c>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
 1004540:	2000      	movs	r0, #0
}
 1004542:	b005      	add	sp, #20
 1004544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
 1004548:	f8d8 3000 	ldr.w	r3, [r8]
		uint32_t pin = NRF_GET_PIN(pins[i]);
 100454c:	f003 077f 	and.w	r7, r3, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
 1004550:	f3c3 2443 	ubfx	r4, r3, #9, #4
			pin = 0xFFFFFFFFU;
 1004554:	2f7f      	cmp	r7, #127	; 0x7f
		switch (NRF_GET_FUN(pins[i])) {
 1004556:	ea4f 4313 	mov.w	r3, r3, lsr #16
			pin = 0xFFFFFFFFU;
 100455a:	bf08      	it	eq
 100455c:	f04f 37ff 	moveq.w	r7, #4294967295
		switch (NRF_GET_FUN(pins[i])) {
 1004560:	2b03      	cmp	r3, #3
 1004562:	d83f      	bhi.n	10045e4 <pinctrl_configure_pins+0xb8>
 1004564:	e8df f003 	tbb	[pc, r3]
 1004568:	3b380f02 	.word	0x3b380f02
			NRF_PSEL_UART(reg, TXD) = pin;
 100456c:	f8c9 750c 	str.w	r7, [r9, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
 1004570:	a803      	add	r0, sp, #12
 1004572:	9703      	str	r7, [sp, #12]
 1004574:	f7fd ff66 	bl	1002444 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
 1004578:	9b03      	ldr	r3, [sp, #12]
        nrf_gpio_pin_set(pin_number);
 100457a:	f04f 0b01 	mov.w	fp, #1
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
 100457e:	fa06 f303 	lsl.w	r3, r6, r3
    p_reg->OUTSET = set_mask;
 1004582:	6083      	str	r3, [r0, #8]
 1004584:	e003      	b.n	100458e <pinctrl_configure_pins+0x62>
			NRF_PSEL_UART(reg, RXD) = pin;
 1004586:	f8c9 7514 	str.w	r7, [r9, #1300]	; 0x514
			dir = NRF_GPIO_PIN_DIR_INPUT;
 100458a:	f04f 0b00 	mov.w	fp, #0
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
 100458e:	f858 3b04 	ldr.w	r3, [r8], #4
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
 1004592:	a803      	add	r0, sp, #12
 1004594:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
 1004598:	2a00      	cmp	r2, #0
 100459a:	bf0e      	itee	eq
 100459c:	46da      	moveq	sl, fp
 100459e:	f04f 0a01 	movne.w	sl, #1
 10045a2:	f04f 0b00 	movne.w	fp, #0
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
 10045a6:	9301      	str	r3, [sp, #4]
 10045a8:	9703      	str	r7, [sp, #12]
 10045aa:	f7fd ff4b 	bl	1002444 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
 10045ae:	9a03      	ldr	r2, [sp, #12]
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
 10045b0:	9b01      	ldr	r3, [sp, #4]
 10045b2:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
 10045b6:	f8d0 1200 	ldr.w	r1, [r0, #512]	; 0x200
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
 10045ba:	f3c3 12c1 	ubfx	r2, r3, #7, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
 10045be:	0223      	lsls	r3, r4, #8
 10045c0:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 10045c4:	ea43 030b 	orr.w	r3, r3, fp
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
 10045c8:	f001 42e0 	and.w	r2, r1, #1879048192	; 0x70000000
 10045cc:	4313      	orrs	r3, r2
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
 10045ce:	ea43 034a 	orr.w	r3, r3, sl, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
 10045d2:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
	for (uint8_t i = 0U; i < pin_cnt; i++) {
 10045d6:	e7b1      	b.n	100453c <pinctrl_configure_pins+0x10>
			NRF_PSEL_UART(reg, RTS) = pin;
 10045d8:	f8c9 7508 	str.w	r7, [r9, #1288]	; 0x508
			if (write != NO_WRITE) {
 10045dc:	e7c8      	b.n	1004570 <pinctrl_configure_pins+0x44>
			NRF_PSEL_UART(reg, CTS) = pin;
 10045de:	f8c9 7510 	str.w	r7, [r9, #1296]	; 0x510
			if (write != NO_WRITE) {
 10045e2:	e7d2      	b.n	100458a <pinctrl_configure_pins+0x5e>
		switch (NRF_GET_FUN(pins[i])) {
 10045e4:	f06f 0085 	mvn.w	r0, #133	; 0x85
 10045e8:	e7ab      	b.n	1004542 <pinctrl_configure_pins+0x16>

010045ea <uarte_nrfx_config_get>:
{
 10045ea:	460b      	mov	r3, r1
	struct uarte_nrfx_data *data = dev->data;
 10045ec:	6902      	ldr	r2, [r0, #16]
	*cfg = data->uart_config;
 10045ee:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
 10045f2:	e883 0003 	stmia.w	r3, {r0, r1}
}
 10045f6:	2000      	movs	r0, #0
 10045f8:	4770      	bx	lr

010045fa <uarte_nrfx_err_check>:
	return config->uarte_regs;
 10045fa:	6843      	ldr	r3, [r0, #4]
 10045fc:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
 10045fe:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
 1004602:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
 1004606:	4770      	bx	lr

01004608 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
 1004608:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
 100460a:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
 100460c:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
 100460e:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
 1004612:	b150      	cbz	r0, 100462a <uarte_nrfx_poll_in+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 1004614:	2000      	movs	r0, #0
	*c = *data->rx_data;
 1004616:	6952      	ldr	r2, [r2, #20]
 1004618:	7812      	ldrb	r2, [r2, #0]
 100461a:	700a      	strb	r2, [r1, #0]
 100461c:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
 1004620:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 1004624:	2201      	movs	r2, #1
 1004626:	601a      	str	r2, [r3, #0]
	return 0;
 1004628:	4770      	bx	lr
		return -1;
 100462a:	f04f 30ff 	mov.w	r0, #4294967295
}
 100462e:	4770      	bx	lr

01004630 <is_tx_ready.isra.0>:
	return config->uarte_regs;
 1004630:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
 1004632:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
 1004634:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
 1004638:	b940      	cbnz	r0, 100464c <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
 100463a:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
 100463c:	079b      	lsls	r3, r3, #30
 100463e:	d406      	bmi.n	100464e <is_tx_ready.isra.0+0x1e>
 1004640:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
 1004644:	3800      	subs	r0, #0
 1004646:	bf18      	it	ne
 1004648:	2001      	movne	r0, #1
 100464a:	4770      	bx	lr
 100464c:	2001      	movs	r0, #1
}
 100464e:	4770      	bx	lr

01004650 <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
 1004650:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
 1004652:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
 1004654:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
 1004658:	05c9      	lsls	r1, r1, #23
 100465a:	d518      	bpl.n	100468e <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
 100465c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
 1004660:	b1a9      	cbz	r1, 100468e <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
 1004662:	f04f 0020 	mov.w	r0, #32
 1004666:	f3ef 8111 	mrs	r1, BASEPRI
 100466a:	f380 8812 	msr	BASEPRI_MAX, r0
 100466e:	f3bf 8f6f 	isb	sy
 1004672:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
 1004676:	b130      	cbz	r0, 1004686 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
 1004678:	2000      	movs	r0, #0
 100467a:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
 100467e:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
 1004682:	2001      	movs	r0, #1
 1004684:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
 1004686:	f381 8811 	msr	BASEPRI, r1
 100468a:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
 100468e:	6852      	ldr	r2, [r2, #4]
 1004690:	06d2      	lsls	r2, r2, #27
 1004692:	d515      	bpl.n	10046c0 <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
 1004694:	f04f 0120 	mov.w	r1, #32
 1004698:	f3ef 8211 	mrs	r2, BASEPRI
 100469c:	f381 8812 	msr	BASEPRI_MAX, r1
 10046a0:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
 10046a4:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
 10046a8:	b111      	cbz	r1, 10046b0 <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
 10046aa:	2100      	movs	r1, #0
 10046ac:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
 10046b0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 10046b4:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
 10046b8:	f382 8811 	msr	BASEPRI, r2
 10046bc:	f3bf 8f6f 	isb	sy
}
 10046c0:	4770      	bx	lr

010046c2 <sys_clock_set_timeout>:
}
 10046c2:	4770      	bx	lr

010046c4 <sys_clock_elapsed>:
}
 10046c4:	2000      	movs	r0, #0
 10046c6:	4770      	bx	lr

010046c8 <sys_clock_cycle_get_32>:
{
 10046c8:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
 10046ca:	f7fe f895 	bl	10027f8 <z_nrf_rtc_timer_read>
}
 10046ce:	bd08      	pop	{r3, pc}

010046d0 <fprotect_area>:
	return 0;
}

int fprotect_area(uint32_t start, size_t length)
{
	return fprotect_set_permission(start, length,
 10046d0:	2202      	movs	r2, #2
 10046d2:	f7fe ba5d 	b.w	1002b90 <fprotect_set_permission>

010046d6 <crypto_init_signing>:
#include <fw_info.h>

__weak int crypto_init_signing(void)
{
	return 0;
}
 10046d6:	2000      	movs	r0, #0
 10046d8:	4770      	bx	lr

010046da <crypto_init_hash>:

__weak int crypto_init_hash(void)
 10046da:	2000      	movs	r0, #0
 10046dc:	4770      	bx	lr

010046de <bl_crypto_init>:
{
	return 0;
}

int bl_crypto_init(void)
{
 10046de:	b508      	push	{r3, lr}
	int retval = crypto_init_signing();
 10046e0:	f7ff fff9 	bl	10046d6 <crypto_init_signing>
	if (retval) {
 10046e4:	b908      	cbnz	r0, 10046ea <bl_crypto_init+0xc>
		return retval;
	}

	return crypto_init_hash();
 10046e6:	f7ff fff8 	bl	10046da <crypto_init_hash>
}
 10046ea:	bd08      	pop	{r3, pc}

010046ec <bl_sha256_verify>:
					firmware, firmware_len, true);
}

#ifndef CONFIG_BL_SHA256_EXT_API_REQUIRED
int bl_sha256_verify(const uint8_t *data, uint32_t data_len, const uint8_t *expected)
{
 10046ec:	b530      	push	{r4, r5, lr}
 10046ee:	b089      	sub	sp, #36	; 0x24
 10046f0:	4615      	mov	r5, r2
	int retval = get_hash(hash, data, data_len, external);
 10046f2:	2301      	movs	r3, #1
 10046f4:	460a      	mov	r2, r1
 10046f6:	4601      	mov	r1, r0
 10046f8:	4668      	mov	r0, sp
 10046fa:	f000 f80e 	bl	100471a <get_hash>
	if (retval != 0) {
 10046fe:	4604      	mov	r4, r0
 1004700:	b940      	cbnz	r0, 1004714 <bl_sha256_verify+0x28>
	if (!ocrypto_constant_time_equal(expected, hash, hash_len)) {
 1004702:	2220      	movs	r2, #32
 1004704:	4669      	mov	r1, sp
 1004706:	4628      	mov	r0, r5
 1004708:	f7fb fdb2 	bl	1000270 <ocrypto_constant_time_equal>
		return -EHASHINV;
 100470c:	2800      	cmp	r0, #0
 100470e:	bf08      	it	eq
 1004710:	f06f 0464 	mvneq.w	r4, #100	; 0x64
	return verify_truncated_hash(data, data_len, expected, CONFIG_SB_HASH_LEN, true);
}
 1004714:	4620      	mov	r0, r4
 1004716:	b009      	add	sp, #36	; 0x24
 1004718:	bd30      	pop	{r4, r5, pc}

0100471a <get_hash>:

BUILD_ASSERT(SHA256_CTX_SIZE >= sizeof(ocrypto_sha256_ctx), \
		"ocrypto_sha256_ctx can no longer fit inside bl_sha256_ctx_t.");

int get_hash(uint8_t *hash, const uint8_t *data, uint32_t data_len, bool external)
{
 100471a:	b508      	push	{r3, lr}
	(void) external;
	ocrypto_sha256(hash, data, data_len);
 100471c:	f7ff fa5e 	bl	1003bdc <ocrypto_sha256>

	/* Return success always as ocrypto_sha256 does not have a return value. */
	return 0;
}
 1004720:	2000      	movs	r0, #0
 1004722:	bd08      	pop	{r3, pc}

01004724 <get_monotonic_version>:
{
 1004724:	b513      	push	{r0, r1, r4, lr}
	if (version_out == NULL) {
 1004726:	4604      	mov	r4, r0
 1004728:	b158      	cbz	r0, 1004742 <get_monotonic_version+0x1e>
	err = get_monotonic_counter(BL_MONOTONIC_COUNTERS_DESC_NSIB, &monotonic_version_and_slot);
 100472a:	2001      	movs	r0, #1
 100472c:	f10d 0106 	add.w	r1, sp, #6
 1004730:	f000 f843 	bl	10047ba <get_monotonic_counter>
	if (err) {
 1004734:	b918      	cbnz	r0, 100473e <get_monotonic_version+0x1a>
	*version_out = monotonic_version_and_slot >> 1;
 1004736:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 100473a:	085b      	lsrs	r3, r3, #1
 100473c:	8023      	strh	r3, [r4, #0]
}
 100473e:	b002      	add	sp, #8
 1004740:	bd10      	pop	{r4, pc}
		return -EINVAL;
 1004742:	f06f 0015 	mvn.w	r0, #21
 1004746:	e7fa      	b.n	100473e <get_monotonic_version+0x1a>

01004748 <bl_validate_firmware>:


bool bl_validate_firmware(uint32_t fw_dst_address, uint32_t fw_src_address)
{
 1004748:	b570      	push	{r4, r5, r6, lr}
 100474a:	4605      	mov	r5, r0
	return validate_firmware(fw_dst_address, fw_src_address,
 100474c:	4608      	mov	r0, r1
{
 100474e:	460c      	mov	r4, r1
	return validate_firmware(fw_dst_address, fw_src_address,
 1004750:	f7fe fb2e 	bl	1002db0 <fw_info_find>
 1004754:	4621      	mov	r1, r4
 1004756:	4602      	mov	r2, r0
 1004758:	2301      	movs	r3, #1
 100475a:	4628      	mov	r0, r5
				fw_info_find(fw_src_address), true);
}
 100475c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return validate_firmware(fw_dst_address, fw_src_address,
 1004760:	f7fe bb36 	b.w	1002dd0 <validate_firmware>

01004764 <get_counter>:
 * @retval 0        Success
 * @retval -EINVAL  Cannot find counters with description @p counter_desc or the pointer to
 *                  @p counter_value is NULL.
 */
static int get_counter(uint16_t counter_desc, uint16_t *counter_value, const uint16_t **free_slot)
{
 1004764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 1004768:	460d      	mov	r5, r1
 100476a:	4616      	mov	r6, r2
	uint16_t highest_counter = 0;
	const uint16_t *addr = NULL;
	const struct monotonic_counter *counter_obj = get_counter_struct(counter_desc);
 100476c:	f7fe fc3e 	bl	1002fec <get_counter_struct>
	const uint16_t *slots;
	uint16_t num_counter_slots;

	if (counter_obj == NULL || counter_value == NULL) {
 1004770:	4604      	mov	r4, r0
 1004772:	b1f8      	cbz	r0, 10047b4 <get_counter+0x50>
 1004774:	b1f5      	cbz	r5, 10047b4 <get_counter+0x50>
		return -EINVAL;
	}

	slots = counter_obj->counter_slots;
	num_counter_slots = nrfx_nvmc_otp_halfword_read((uint32_t)&counter_obj->num_counter_slots);
 1004776:	3002      	adds	r0, #2
 1004778:	f7fe ffe4 	bl	1003744 <nrfx_nvmc_otp_halfword_read>

	for (uint32_t i = 0; i < num_counter_slots; i++) {
 100477c:	2700      	movs	r7, #0
	num_counter_slots = nrfx_nvmc_otp_halfword_read((uint32_t)&counter_obj->num_counter_slots);
 100477e:	4681      	mov	r9, r0
	uint16_t highest_counter = 0;
 1004780:	46b8      	mov	r8, r7
 1004782:	3404      	adds	r4, #4
	for (uint32_t i = 0; i < num_counter_slots; i++) {
 1004784:	45b9      	cmp	r9, r7
 1004786:	d807      	bhi.n	1004798 <get_counter+0x34>
	const uint16_t *addr = NULL;
 1004788:	2400      	movs	r4, #0
		if (highest_counter < counter) {
			highest_counter = counter;
		}
	}

	if (free_slot != NULL) {
 100478a:	b106      	cbz	r6, 100478e <get_counter+0x2a>
		*free_slot = addr;
 100478c:	6034      	str	r4, [r6, #0]
	}

	*counter_value = highest_counter;
	return 0;
 100478e:	2000      	movs	r0, #0
	*counter_value = highest_counter;
 1004790:	f8a5 8000 	strh.w	r8, [r5]
}
 1004794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		uint16_t counter = ~nrfx_nvmc_otp_halfword_read((uint32_t)&slots[i]);
 1004798:	4620      	mov	r0, r4
 100479a:	f7fe ffd3 	bl	1003744 <nrfx_nvmc_otp_halfword_read>
 100479e:	43c3      	mvns	r3, r0
 10047a0:	b29b      	uxth	r3, r3
		if (counter == 0) {
 10047a2:	1ca2      	adds	r2, r4, #2
 10047a4:	2b00      	cmp	r3, #0
 10047a6:	d0f0      	beq.n	100478a <get_counter+0x26>
		if (highest_counter < counter) {
 10047a8:	4598      	cmp	r8, r3
 10047aa:	bf38      	it	cc
 10047ac:	4698      	movcc	r8, r3
	for (uint32_t i = 0; i < num_counter_slots; i++) {
 10047ae:	4614      	mov	r4, r2
 10047b0:	3701      	adds	r7, #1
 10047b2:	e7e7      	b.n	1004784 <get_counter+0x20>
		return -EINVAL;
 10047b4:	f06f 0015 	mvn.w	r0, #21
 10047b8:	e7ec      	b.n	1004794 <get_counter+0x30>

010047ba <get_monotonic_counter>:

int get_monotonic_counter(uint16_t counter_desc, uint16_t *counter_value)
{
	return get_counter(counter_desc, counter_value, NULL);
 10047ba:	2200      	movs	r2, #0
 10047bc:	f7ff bfd2 	b.w	1004764 <get_counter>

010047c0 <pcd_cmd_data_ptr_get>:
}
 10047c0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 10047c4:	6858      	ldr	r0, [r3, #4]
 10047c6:	4770      	bx	lr

010047c8 <skip_ext_apis>:
{
 10047c8:	4603      	mov	r3, r0
	for (uint32_t j = 0; j < fw_info->ext_api_num; j++) {
 10047ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 10047cc:	2300      	movs	r3, #0
	const struct fw_info_ext_api *ext_api = &fw_info->ext_apis[0];
 10047ce:	303c      	adds	r0, #60	; 0x3c
	for (uint32_t j = 0; j < fw_info->ext_api_num; j++) {
 10047d0:	429a      	cmp	r2, r3
 10047d2:	d100      	bne.n	10047d6 <skip_ext_apis+0xe>
}
 10047d4:	4770      	bx	lr
		ADVANCE_EXT_API(ext_api);
 10047d6:	68c1      	ldr	r1, [r0, #12]
	for (uint32_t j = 0; j < fw_info->ext_api_num; j++) {
 10047d8:	3301      	adds	r3, #1
		ADVANCE_EXT_API(ext_api);
 10047da:	4408      	add	r0, r1
	for (uint32_t j = 0; j < fw_info->ext_api_num; j++) {
 10047dc:	e7f8      	b.n	10047d0 <skip_ext_apis+0x8>

010047de <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
 10047de:	4700      	bx	r0

010047e0 <nrfx_busy_wait>:
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_BUSY_WAIT);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_busy_wait(usec_to_wait);
 10047e0:	f000 b832 	b.w	1004848 <z_impl_k_busy_wait>

010047e4 <is_valid_address>:
{
 10047e4:	4603      	mov	r3, r0
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
 10047e6:	f103 427f 	add.w	r2, r3, #4278190080	; 0xff000000
 10047ea:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
{
 10047ee:	4608      	mov	r0, r1
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
 10047f0:	d30a      	bcc.n	1004808 <is_valid_address+0x24>
    if (uicr_allowed &&
 10047f2:	b151      	cbz	r1, 100480a <is_valid_address+0x26>
        (addr - (uint32_t)NRF_UICR) < sizeof(NRF_UICR_Type))
 10047f4:	f103 407e 	add.w	r0, r3, #4261412864	; 0xfe000000
 10047f8:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
    if (uicr_allowed &&
 10047fc:	f5b0 7f60 	cmp.w	r0, #896	; 0x380
 1004800:	bf2c      	ite	cs
 1004802:	2000      	movcs	r0, #0
 1004804:	2001      	movcc	r0, #1
 1004806:	4770      	bx	lr
        return true;
 1004808:	2001      	movs	r0, #1
}
 100480a:	4770      	bx	lr

0100480c <nrfx_nvmc_flash_size_get>:

uint32_t nrfx_nvmc_flash_size_get(void)
{
    return flash_total_size_get();
}
 100480c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 1004810:	4770      	bx	lr

01004812 <nrfx_nvmc_flash_page_size_get>:

uint32_t nrfx_nvmc_flash_page_size_get(void)
{
    return flash_page_size_get();
}
 1004812:	f44f 6000 	mov.w	r0, #2048	; 0x800
 1004816:	4770      	bx	lr

01004818 <nrfx_nvmc_flash_page_count_get>:

uint32_t nrfx_nvmc_flash_page_count_get(void)
{
    return flash_page_count_get();
}
 1004818:	2080      	movs	r0, #128	; 0x80
 100481a:	4770      	bx	lr

0100481c <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
 100481c:	4770      	bx	lr

0100481e <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
 100481e:	b140      	cbz	r0, 1004832 <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
 1004820:	68c3      	ldr	r3, [r0, #12]
 1004822:	7858      	ldrb	r0, [r3, #1]
 1004824:	f010 0001 	ands.w	r0, r0, #1
 1004828:	bf1e      	ittt	ne
 100482a:	7818      	ldrbne	r0, [r3, #0]
 100482c:	fab0 f080 	clzne	r0, r0
 1004830:	0940      	lsrne	r0, r0, #5
}
 1004832:	4770      	bx	lr

01004834 <z_early_memset>:
	(void) memset(dst, c, n);
 1004834:	f7ff bd8c 	b.w	1004350 <memset>

01004838 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
 1004838:	f7ff bd7f 	b.w	100433a <memcpy>

0100483c <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 100483c:	f3ef 8005 	mrs	r0, IPSR
}

bool k_is_in_isr(void)
{
	return arch_is_in_isr();
}
 1004840:	3800      	subs	r0, #0
 1004842:	bf18      	it	ne
 1004844:	2001      	movne	r0, #1
 1004846:	4770      	bx	lr

01004848 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
 1004848:	b108      	cbz	r0, 100484e <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
 100484a:	f7fc beb3 	b.w	10015b4 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
 100484e:	4770      	bx	lr

01004850 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
 1004850:	4770      	bx	lr
	...
