EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# TMC4671-ES
#
DEF TMC4671-ES U 0 40 Y Y 1 L N
F0 "U" -1400 2839 50 H V L BNN
F1 "TMC4671-ES" -1400 -2857 50 H V L BNN
F2 "QFN40P650X1050X90-77N" 0 0 50 H I L BNN
F3 "IPC 7351B" 0 0 50 H I L BNN
F4 "Trinamic Motion" 0 0 50 H I L BNN
F5 "0.9mm" 0 0 50 H I L BNN
F6 "V1.06" 0 0 50 H I L BNN
DRAW
P 2 0 0 10 -1400 2800 1400 2800 N
P 2 0 0 10 1400 2800 1400 -2700 N
P 2 0 0 10 1400 -2700 -1400 -2700 N
P 2 0 0 10 -1400 -2700 -1400 2800 N
X ~RST~ 50 -1600 1800 200 R 40 40 0 0 I 
X ADC_I0_NEG 17 -1600 200 200 R 40 40 0 0 I 
X ADC_I0_POS 16 -1600 100 200 R 40 40 0 0 I 
X ADC_I1_NEG 19 -1600 0 200 R 40 40 0 0 I 
X ADC_I1_POS 18 -1600 -100 200 R 40 40 0 0 I 
X ADC_VM 20 -1600 -200 200 R 40 40 0 0 I 
X AENC_UX_NEG 26 -1600 900 200 R 40 40 0 0 I 
X AENC_UX_POS 25 -1600 800 200 R 40 40 0 0 I 
X AENC_VN_NEG 28 -1600 700 200 R 40 40 0 0 I 
X AENC_VN_POS 27 -1600 600 200 R 40 40 0 0 I 
X AENC_WY_NEG 30 -1600 500 200 R 40 40 0 0 I 
X AENC_WY_POS 29 -1600 400 200 R 40 40 0 0 I 
X AGPI_A 21 -1600 1200 200 R 40 40 0 0 I 
X AGPI_B 22 -1600 1100 200 R 40 40 0 0 I 
X CLK 51 -1600 1500 200 R 40 40 0 0 I C
X DIR 56 -1600 1400 200 R 40 40 0 0 I 
X ENC2_A 64 -1600 -700 200 R 40 40 0 0 I 
X ENC2_B 65 -1600 -800 200 R 40 40 0 0 I 
X ENC2_N 66 -1600 -900 200 R 40 40 0 0 I 
X ENC_A 35 -1600 -400 200 R 40 40 0 0 I 
X ENC_B 34 -1600 -500 200 R 40 40 0 0 I 
X ENC_N 33 -1600 -600 200 R 40 40 0 0 I 
X ENI 55 1600 1100 200 L 40 40 0 0 I 
X HALL_UX 38 -1600 -1100 200 R 40 40 0 0 I 
X HALL_V 37 -1600 -1200 200 R 40 40 0 0 I 
X HALL_WY 36 -1600 -1300 200 R 40 40 0 0 I 
X PWM_I 58 -1600 -1500 200 R 40 40 0 0 I 
X PWM_IDLE_H 59 -1600 -1600 200 R 40 40 0 0 I 
X PWM_IDLE_L 60 -1600 -1700 200 R 40 40 0 0 I 
X REF_H 68 -1600 -1900 200 R 40 40 0 0 I 
X REF_L 67 -1600 -2000 200 R 40 40 0 0 I 
X REF_R 69 -1600 -2100 200 R 40 40 0 0 I 
X SPI_!SCS 6 1600 -400 200 L 40 40 0 0 I 
X SPI_MOSI 8 1600 -500 200 L 40 40 0 0 I 
X SPI_SCK 7 1600 -300 200 L 40 40 0 0 I C
X STP 57 -1600 1700 200 R 40 40 0 0 I 
X TEST 54 -1600 1600 200 R 40 40 0 0 I 
X UART_RXD 10 1600 -100 200 L 40 40 0 0 I 
X GPIO0/ADC_I0_MCD 70 1600 -900 200 L 40 40 0 0 B 
X GPIO1/ADC_I1_MCD 71 1600 -1000 200 L 40 40 0 0 B 
X GPIO2/ADC_VM_MCD 74 1600 -1100 200 L 40 40 0 0 B 
X GPIO3/AGPI_A_MCD/DBGSPI_NSCS 75 1600 -1200 200 L 40 40 0 0 B 
X V5 23 1600 2700 200 L 40 40 0 0 W 
X VCCCORE1 15 1600 2600 200 L 40 40 0 0 W 
X VCCCORE2 45 1600 2500 200 L 40 40 0 0 W 
X VCCCORE3 63 1600 2400 200 L 40 40 0 0 W 
X VCCIO1 2 1600 2300 200 L 40 40 0 0 W 
X VCCIO2 13 1600 2200 200 L 40 40 0 0 W 
X VCCIO3 43 1600 2100 200 L 40 40 0 0 W 
X VCCIO4 52 1600 2000 200 L 40 40 0 0 W 
X VCCIO5 61 1600 1900 200 L 40 40 0 0 W 
X VCCIO6 72 1600 1800 200 L 40 40 0 0 W 
X BRAKE 31 1600 1500 200 L 40 40 0 0 O 
X ENO 32 1600 1200 200 L 40 40 0 0 O 
X PWM_UX1_H 39 1600 900 200 L 40 40 0 0 O 
X PWM_UX1_L 40 1600 800 200 L 40 40 0 0 O 
X PWM_VX2_H 41 1600 700 200 L 40 40 0 0 O 
X PWM_VX2_L 42 1600 600 200 L 40 40 0 0 O 
X PWM_WY1_H 46 1600 500 200 L 40 40 0 0 O 
X PWM_WY1_L 47 1600 400 200 L 40 40 0 0 O 
X PWM_Y2_H 48 1600 300 200 L 40 40 0 0 O 
X PWM_Y2_L 49 1600 200 200 L 40 40 0 0 O 
X SPI_MISO 9 1600 -600 200 L 40 40 0 0 O 
X STATUS 12 1600 1400 200 L 40 40 0 0 O 
X UART_TXD 11 1600 0 200 L 40 40 0 0 O 
X GPIO4/AGPI_B_MCD/DBGSPI_SCK 76 1600 -1300 200 L 40 40 0 0 B 
X GPIO5/AENC_UX_MCD/DBGSPI_MOSI 1 1600 -1400 200 L 40 40 0 0 B 
X GPIO6/AENC_VN_MCD/DBGSPI_MISO 4 1600 -1500 200 L 40 40 0 0 B 
X GPIO7/AENC_WY_MCD/DBGSPI_TRG 5 1600 -1600 200 L 40 40 0 0 B 
X EP 77 1600 -2600 200 L 40 40 0 0 W 
X GNDA 24 1600 -1900 200 L 40 40 0 0 W 
X GNDIO1 3 1600 -2000 200 L 40 40 0 0 W 
X GNDIO2 14 1600 -2100 200 L 40 40 0 0 W 
X GNDIO3 44 1600 -2200 200 L 40 40 0 0 W 
X GNDIO4 53 1600 -2300 200 L 40 40 0 0 W 
X GNDIO5 62 1600 -2400 200 L 40 40 0 0 W 
X GNDIO6 73 1600 -2500 200 L 40 40 0 0 W 
ENDDRAW
ENDDEF
#
# End Library