// Seed: 3274666175
`timescale 1ps / 1 ps
module module_0 (
    input logic id_2,
    input id_3,
    output id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    input id_11,
    input logic id_12,
    input logic id_13,
    output id_14,
    output id_15,
    input id_16,
    output id_17,
    input logic id_18,
    input id_19,
    output id_20
);
  always @(posedge 1 or posedge id_10) begin
    id_13 = id_12;
  end
  assign id_4[1] = id_2;
  type_29(
      1, id_12, id_16
  );
endmodule
