Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 30 23:12:09 2019
| Host         : Urithiru running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file i2c_quad_decode_timing_summary_routed.rpt -pb i2c_quad_decode_timing_summary_routed.pb -rpx i2c_quad_decode_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_quad_decode
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 110 register/latch pins with no clock driven by root clock pin: scl_sync_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sda_sync_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.705        0.000                      0                  136        0.155        0.000                      0                  136       41.160        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.705        0.000                      0                  136        0.155        0.000                      0                  136       41.160        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.705ns  (required time - arrival time)
  Source:                 q1/o_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q1/o_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.126ns (30.997%)  route 2.507ns (69.003%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.151    q1/CLK
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  q1/o_count_reg[3]/Q
                         net (fo=8, routed)           1.348     7.016    q1/Q[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.153     7.169 r  q1/o_count[5]_i_2__2/O
                         net (fo=3, routed)           0.315     7.484    q1/o_count[5]_i_2__2_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I5_O)        0.331     7.815 f  q1/o_count[6]_i_2__2/O
                         net (fo=3, routed)           0.844     8.659    q1/o_count[6]_i_2__2_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I0_O)        0.124     8.783 r  q1/o_count[6]_i_1__2/O
                         net (fo=1, routed)           0.000     8.783    q1/p_2_in[6]
    SLICE_X60Y74         FDRE                                         r  q1/o_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sclk (IN)
                         net (fo=0)                   0.000    83.330    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491    88.185    q1/CLK
    SLICE_X60Y74         FDRE                                         r  q1/o_count_reg[6]/C
                         clock pessimism              0.257    88.443    
                         clock uncertainty           -0.035    88.407    
    SLICE_X60Y74         FDRE (Setup_fdre_C_D)        0.081    88.488    q1/o_count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.488    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 79.705    

Slack (MET) :             79.775ns  (required time - arrival time)
  Source:                 q4/o_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q4/o_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.828ns (23.579%)  route 2.684ns (76.421%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.606     5.150    q4/CLK
    SLICE_X62Y74         FDRE                                         r  q4/o_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  q4/o_count_reg[1]/Q
                         net (fo=10, routed)          1.035     6.641    q4/Q[1]
    SLICE_X61Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.765 r  q4/o_count[5]_i_2/O
                         net (fo=3, routed)           0.823     7.587    q4/o_count[5]_i_2_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  q4/o_count[6]_i_2/O
                         net (fo=3, routed)           0.826     8.537    q4/o_count[6]_i_2_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I2_O)        0.124     8.661 r  q4/o_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.661    q4/o_count[0]_i_1_n_0
    SLICE_X61Y74         FDRE                                         r  q4/o_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sclk (IN)
                         net (fo=0)                   0.000    83.330    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491    88.185    q4/CLK
    SLICE_X61Y74         FDRE                                         r  q4/o_count_reg[0]/C
                         clock pessimism              0.257    88.443    
                         clock uncertainty           -0.035    88.407    
    SLICE_X61Y74         FDRE (Setup_fdre_C_D)        0.029    88.436    q4/o_count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.436    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                 79.775    

Slack (MET) :             79.834ns  (required time - arrival time)
  Source:                 q3/o_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q3/o_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.056ns (30.258%)  route 2.434ns (69.742%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 88.188 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.608     5.152    q3/CLK
    SLICE_X62Y73         FDRE                                         r  q3/o_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  q3/o_count_reg[3]/Q
                         net (fo=8, routed)           0.926     6.534    q3/Q[3]
    SLICE_X60Y73         LUT4 (Prop_lut4_I1_O)        0.148     6.682 r  q3/o_count[4]_i_4__0/O
                         net (fo=1, routed)           0.469     7.151    q3/o_count[4]_i_4__0_n_0
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.328     7.479 f  q3/o_count[4]_i_2__0/O
                         net (fo=5, routed)           1.038     8.518    q3/o_count[4]_i_2__0_n_0
    SLICE_X62Y73         LUT4 (Prop_lut4_I3_O)        0.124     8.642 r  q3/o_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.642    q3/o_count[1]_i_1__0_n_0
    SLICE_X62Y73         FDRE                                         r  q3/o_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sclk (IN)
                         net (fo=0)                   0.000    83.330    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.494    88.188    q3/CLK
    SLICE_X62Y73         FDRE                                         r  q3/o_count_reg[1]/C
                         clock pessimism              0.293    88.482    
                         clock uncertainty           -0.035    88.446    
    SLICE_X62Y73         FDRE (Setup_fdre_C_D)        0.029    88.475    q3/o_count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.475    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 79.834    

Slack (MET) :             79.852ns  (required time - arrival time)
  Source:                 q3/o_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q3/o_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 1.084ns (30.813%)  route 2.434ns (69.187%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 88.188 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.608     5.152    q3/CLK
    SLICE_X62Y73         FDRE                                         r  q3/o_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  q3/o_count_reg[3]/Q
                         net (fo=8, routed)           0.926     6.534    q3/Q[3]
    SLICE_X60Y73         LUT4 (Prop_lut4_I1_O)        0.148     6.682 r  q3/o_count[4]_i_4__0/O
                         net (fo=1, routed)           0.469     7.151    q3/o_count[4]_i_4__0_n_0
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.328     7.479 f  q3/o_count[4]_i_2__0/O
                         net (fo=5, routed)           1.038     8.518    q3/o_count[4]_i_2__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.152     8.670 r  q3/o_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.670    q3/o_count[2]_i_1__0_n_0
    SLICE_X62Y73         FDRE                                         r  q3/o_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sclk (IN)
                         net (fo=0)                   0.000    83.330    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.494    88.188    q3/CLK
    SLICE_X62Y73         FDRE                                         r  q3/o_count_reg[2]/C
                         clock pessimism              0.293    88.482    
                         clock uncertainty           -0.035    88.446    
    SLICE_X62Y73         FDRE (Setup_fdre_C_D)        0.075    88.521    q3/o_count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.521    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                 79.852    

Slack (MET) :             79.885ns  (required time - arrival time)
  Source:                 q1/o_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q1/o_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.142ns (33.072%)  route 2.311ns (66.928%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.149    q1/CLK
    SLICE_X60Y74         FDRE                                         r  q1/o_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  q1/o_count_reg[7]/Q
                         net (fo=4, routed)           0.892     6.558    q1/Q[7]
    SLICE_X60Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.682 r  q1/o_count[4]_i_4__2/O
                         net (fo=1, routed)           0.795     7.477    q1/o_count[4]_i_4__2_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I4_O)        0.152     7.629 r  q1/o_count[4]_i_3__2/O
                         net (fo=5, routed)           0.624     8.254    q1/o_count[4]_i_3__2_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I2_O)        0.348     8.602 r  q1/o_count[1]_i_1__2/O
                         net (fo=1, routed)           0.000     8.602    q1/p_2_in[1]
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sclk (IN)
                         net (fo=0)                   0.000    83.330    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.493    88.187    q1/CLK
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[1]/C
                         clock pessimism              0.257    88.445    
                         clock uncertainty           -0.035    88.409    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.077    88.486    q1/o_count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.486    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 79.885    

Slack (MET) :             79.890ns  (required time - arrival time)
  Source:                 q1/o_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q1/o_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.142ns (33.101%)  route 2.308ns (66.899%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.149    q1/CLK
    SLICE_X60Y74         FDRE                                         r  q1/o_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  q1/o_count_reg[7]/Q
                         net (fo=4, routed)           0.892     6.558    q1/Q[7]
    SLICE_X60Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.682 r  q1/o_count[4]_i_4__2/O
                         net (fo=1, routed)           0.795     7.477    q1/o_count[4]_i_4__2_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I4_O)        0.152     7.629 r  q1/o_count[4]_i_3__2/O
                         net (fo=5, routed)           0.621     8.251    q1/o_count[4]_i_3__2_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I1_O)        0.348     8.599 r  q1/o_count[0]_i_1__2/O
                         net (fo=1, routed)           0.000     8.599    q1/o_count[0]_i_1__2_n_0
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sclk (IN)
                         net (fo=0)                   0.000    83.330    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.493    88.187    q1/CLK
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[0]/C
                         clock pessimism              0.257    88.445    
                         clock uncertainty           -0.035    88.409    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.079    88.488    q1/o_count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.488    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 79.890    

Slack (MET) :             79.892ns  (required time - arrival time)
  Source:                 q1/o_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q1/o_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.142ns (33.101%)  route 2.308ns (66.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.149    q1/CLK
    SLICE_X60Y74         FDRE                                         r  q1/o_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  q1/o_count_reg[7]/Q
                         net (fo=4, routed)           0.892     6.558    q1/Q[7]
    SLICE_X60Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.682 r  q1/o_count[4]_i_4__2/O
                         net (fo=1, routed)           0.795     7.477    q1/o_count[4]_i_4__2_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I4_O)        0.152     7.629 r  q1/o_count[4]_i_3__2/O
                         net (fo=5, routed)           0.621     8.251    q1/o_count[4]_i_3__2_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I4_O)        0.348     8.599 r  q1/o_count[4]_i_1__2/O
                         net (fo=1, routed)           0.000     8.599    q1/p_2_in[4]
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sclk (IN)
                         net (fo=0)                   0.000    83.330    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.493    88.187    q1/CLK
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[4]/C
                         clock pessimism              0.257    88.445    
                         clock uncertainty           -0.035    88.409    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.081    88.490    q1/o_count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 79.892    

Slack (MET) :             79.900ns  (required time - arrival time)
  Source:                 q1/o_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q1/o_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 1.168ns (33.572%)  route 2.311ns (66.428%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.149    q1/CLK
    SLICE_X60Y74         FDRE                                         r  q1/o_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  q1/o_count_reg[7]/Q
                         net (fo=4, routed)           0.892     6.558    q1/Q[7]
    SLICE_X60Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.682 r  q1/o_count[4]_i_4__2/O
                         net (fo=1, routed)           0.795     7.477    q1/o_count[4]_i_4__2_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I4_O)        0.152     7.629 r  q1/o_count[4]_i_3__2/O
                         net (fo=5, routed)           0.624     8.254    q1/o_count[4]_i_3__2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.374     8.628 r  q1/o_count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     8.628    q1/p_2_in[2]
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sclk (IN)
                         net (fo=0)                   0.000    83.330    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.493    88.187    q1/CLK
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[2]/C
                         clock pessimism              0.257    88.445    
                         clock uncertainty           -0.035    88.409    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.118    88.527    q1/o_count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.527    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                 79.900    

Slack (MET) :             79.984ns  (required time - arrival time)
  Source:                 q3/o_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q3/o_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.828ns (25.057%)  route 2.477ns (74.943%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.608     5.152    q3/CLK
    SLICE_X62Y73         FDRE                                         r  q3/o_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  q3/o_count_reg[0]/Q
                         net (fo=11, routed)          0.894     6.502    q3/Q[0]
    SLICE_X63Y73         LUT4 (Prop_lut4_I1_O)        0.124     6.626 r  q3/o_count[5]_i_2__0/O
                         net (fo=3, routed)           0.854     7.479    q3/o_count[5]_i_2__0_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  q3/o_count[6]_i_2__0/O
                         net (fo=3, routed)           0.729     8.332    q3/o_count[6]_i_2__0_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I0_O)        0.124     8.456 r  q3/o_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.456    q3/o_count[6]_i_1__0_n_0
    SLICE_X61Y73         FDRE                                         r  q3/o_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sclk (IN)
                         net (fo=0)                   0.000    83.330    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.493    88.187    q3/CLK
    SLICE_X61Y73         FDRE                                         r  q3/o_count_reg[6]/C
                         clock pessimism              0.257    88.445    
                         clock uncertainty           -0.035    88.409    
    SLICE_X61Y73         FDRE (Setup_fdre_C_D)        0.031    88.440    q3/o_count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.440    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 79.984    

Slack (MET) :             80.055ns  (required time - arrival time)
  Source:                 q1/o_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q1/o_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 1.126ns (34.698%)  route 2.119ns (65.302%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 88.185 - 83.330 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.151    q1/CLK
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  q1/o_count_reg[3]/Q
                         net (fo=8, routed)           1.348     7.016    q1/Q[3]
    SLICE_X60Y75         LUT4 (Prop_lut4_I0_O)        0.153     7.169 r  q1/o_count[5]_i_2__2/O
                         net (fo=3, routed)           0.315     7.484    q1/o_count[5]_i_2__2_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I5_O)        0.331     7.815 f  q1/o_count[6]_i_2__2/O
                         net (fo=3, routed)           0.457     8.272    q1/o_count[6]_i_2__2_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.396 r  q1/o_count[5]_i_1__2/O
                         net (fo=1, routed)           0.000     8.396    q1/p_2_in[5]
    SLICE_X61Y75         FDRE                                         r  q1/o_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sclk (IN)
                         net (fo=0)                   0.000    83.330    sclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491    88.185    q1/CLK
    SLICE_X61Y75         FDRE                                         r  q1/o_count_reg[5]/C
                         clock pessimism              0.271    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X61Y75         FDRE (Setup_fdre_C_D)        0.029    88.450    q1/o_count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.450    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 80.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 q2/last_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q2/noop_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.487    q2/CLK
    SLICE_X58Y79         FDRE                                         r  q2/last_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  q2/last_state_reg[0]/Q
                         net (fo=2, routed)           0.086     1.713    q2/p_0_in[2]
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.048     1.761 r  q2/noop_inv_i_1__0/O
                         net (fo=1, routed)           0.000     1.761    q2/noop_inv_i_1__0_n_0
    SLICE_X59Y79         FDRE                                         r  q2/noop_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.000    q2/CLK
    SLICE_X59Y79         FDRE                                         r  q2/noop_reg_inv/C
                         clock pessimism             -0.500     1.500    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.107     1.607    q2/noop_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 q4/quadA_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q4/quadA_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.487    q4/CLK
    SLICE_X62Y71         FDRE                                         r  q4/quadA_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  q4/quadA_delay_reg[0]/Q
                         net (fo=1, routed)           0.119     1.747    q4/quadA_delay__2[0]
    SLICE_X60Y71         FDRE                                         r  q4/quadA_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     1.999    q4/CLK
    SLICE_X60Y71         FDRE                                         r  q4/quadA_delay_reg[1]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.063     1.583    q4/quadA_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 q1/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q1/o_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.920%)  route 0.121ns (39.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.484    q1/CLK
    SLICE_X61Y76         FDRE                                         r  q1/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  q1/direction_reg/Q
                         net (fo=10, routed)          0.121     1.746    q1/direction
    SLICE_X60Y76         LUT5 (Prop_lut5_I1_O)        0.048     1.794 r  q1/o_count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.794    q1/p_2_in[2]
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.846     1.996    q1/CLK
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[2]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.131     1.628    q1/o_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 q2/last_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q2/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.487    q2/CLK
    SLICE_X58Y79         FDRE                                         r  q2/last_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  q2/last_state_reg[0]/Q
                         net (fo=2, routed)           0.086     1.713    q2/p_0_in[2]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.758 r  q2/direction_i_1__1/O
                         net (fo=1, routed)           0.000     1.758    q2/direction_i_1__1_n_0
    SLICE_X59Y79         FDRE                                         r  q2/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.000    q2/CLK
    SLICE_X59Y79         FDRE                                         r  q2/direction_reg/C
                         clock pessimism             -0.500     1.500    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.091     1.591    q2/direction_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 q3/last_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q3/noop_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.486    q3/CLK
    SLICE_X60Y72         FDRE                                         r  q3/last_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  q3/last_state_reg[0]/Q
                         net (fo=2, routed)           0.082     1.732    q3/p_0_in[2]
    SLICE_X61Y72         LUT4 (Prop_lut4_I0_O)        0.048     1.780 r  q3/noop_inv_i_1__1/O
                         net (fo=1, routed)           0.000     1.780    q3/noop_inv_i_1__1_n_0
    SLICE_X61Y72         FDRE                                         r  q3/noop_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     1.998    q3/CLK
    SLICE_X61Y72         FDRE                                         r  q3/noop_reg_inv/C
                         clock pessimism             -0.499     1.499    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.107     1.606    q3/noop_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 q4/last_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q4/noop_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.486    q4/CLK
    SLICE_X60Y71         FDRE                                         r  q4/last_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  q4/last_state_reg[0]/Q
                         net (fo=2, routed)           0.082     1.732    q4/p_0_in[2]
    SLICE_X61Y71         LUT4 (Prop_lut4_I0_O)        0.048     1.780 r  q4/noop_inv_i_1__2/O
                         net (fo=1, routed)           0.000     1.780    q4/noop_inv_i_1__2_n_0
    SLICE_X61Y71         FDRE                                         r  q4/noop_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     1.999    q4/CLK
    SLICE_X61Y71         FDRE                                         r  q4/noop_reg_inv/C
                         clock pessimism             -0.500     1.499    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.107     1.606    q4/noop_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 q1/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q1/o_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.539%)  route 0.121ns (39.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.484    q1/CLK
    SLICE_X61Y76         FDRE                                         r  q1/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  q1/direction_reg/Q
                         net (fo=10, routed)          0.121     1.746    q1/direction
    SLICE_X60Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  q1/o_count[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.791    q1/p_2_in[1]
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.846     1.996    q1/CLK
    SLICE_X60Y76         FDRE                                         r  q1/o_count_reg[1]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.120     1.617    q1/o_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 q4/index_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q4/index_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.487    q4/CLK
    SLICE_X63Y71         FDRE                                         r  q4/index_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  q4/index_delay_reg[0]/Q
                         net (fo=1, routed)           0.118     1.746    q4/index_delay_reg_n_0_[0]
    SLICE_X62Y71         FDRE                                         r  q4/index_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     2.001    q4/CLK
    SLICE_X62Y71         FDRE                                         r  q4/index_delay_reg[1]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.070     1.570    q4/index_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 q1/quadB_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q1/quadB_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.484    q1/CLK
    SLICE_X61Y76         FDRE                                         r  q1/quadB_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  q1/quadB_delay_reg[0]/Q
                         net (fo=1, routed)           0.116     1.741    q1/quadB_delay[0]
    SLICE_X61Y76         FDRE                                         r  q1/quadB_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.846     1.996    q1/CLK
    SLICE_X61Y76         FDRE                                         r  q1/quadB_delay_reg[1]/C
                         clock pessimism             -0.512     1.484    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.071     1.555    q1/quadB_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 q3/last_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            q3/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.486    q3/CLK
    SLICE_X60Y72         FDRE                                         r  q3/last_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  q3/last_state_reg[0]/Q
                         net (fo=2, routed)           0.082     1.732    q3/p_0_in[2]
    SLICE_X61Y72         LUT5 (Prop_lut5_I3_O)        0.045     1.777 r  q3/direction_i_1__0/O
                         net (fo=1, routed)           0.000     1.777    q3/direction_i_1__0_n_0
    SLICE_X61Y72         FDRE                                         r  q3/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sclk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     1.998    q3/CLK
    SLICE_X61Y72         FDRE                                         r  q3/direction_reg/C
                         clock pessimism             -0.499     1.499    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.091     1.590    q3/direction_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  sclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y76   q1/direction_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y81   q1/index_delay_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y81   q1/index_delay_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y77   q1/index_delay_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y76   q1/last_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y76   q1/last_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y76   q1/noop_reg_inv/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X60Y76   q1/o_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X60Y76   q1/o_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y79   q1/quadA_delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y79   q1/quadA_delay_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y79   q1/quadA_delay_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X59Y79   q2/direction_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X59Y79   q2/noop_reg_inv/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X58Y79   q2/quadA_delay_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X58Y79   q2/quadA_delay_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y79   q2/quadB_delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X59Y79   q2/quadB_delay_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X59Y79   q2/quadB_delay_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y76   q1/direction_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y76   q1/last_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y76   q1/last_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y76   q1/noop_reg_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y76   q1/o_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y76   q1/o_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y76   q1/o_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y76   q1/o_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y76   q1/o_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y75   q1/o_count_reg[5]/C



