Timing Analyzer report for top_module
Thu Apr 10 22:46:21 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK'
 23. Slow 1200mV 0C Model Hold: 'CLK'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK'
 31. Fast 1200mV 0C Model Hold: 'CLK'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top_module                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.3%      ;
;     Processor 3            ;   5.2%      ;
;     Processor 4            ;   2.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; db/SDC3.sdc   ; OK     ; Thu Apr 10 22:46:19 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 246.55 MHz ; 246.55 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.944 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.294 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; CLK   ; 1.000 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.944 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.218      ; 4.322      ;
; 1.002 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.218      ; 4.264      ;
; 1.007 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.218      ; 4.259      ;
; 1.069 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][3]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.924      ;
; 1.073 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.221      ; 4.196      ;
; 1.085 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][1]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.908      ;
; 1.099 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.937      ;
; 1.106 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[16]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.047      ; 3.956      ;
; 1.106 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][8]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.887      ;
; 1.111 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][2]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.882      ;
; 1.112 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][12]                                                                ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.881      ;
; 1.119 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                        ; uart_tx:UART_TX|tx_o                                                                                                            ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.832      ;
; 1.119 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[10]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.018      ; 3.914      ;
; 1.120 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][13]                                                                ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.873      ;
; 1.121 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.830      ;
; 1.122 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.211      ; 4.137      ;
; 1.124 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[5]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.912      ;
; 1.131 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.221      ; 4.138      ;
; 1.136 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.221      ; 4.133      ;
; 1.137 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[8]                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.059      ; 3.937      ;
; 1.152 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][13]                                                                ; CLK          ; CLK         ; 5.000        ; -0.036     ; 3.827      ;
; 1.153 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.798      ;
; 1.155 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][9]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.841      ;
; 1.157 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][7]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.036     ; 3.822      ;
; 1.158 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.793      ;
; 1.174 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][12]                                                                ; CLK          ; CLK         ; 5.000        ; -0.036     ; 3.805      ;
; 1.185 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[18]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.018      ; 3.848      ;
; 1.188 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.808      ;
; 1.194 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][10]                                                                ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.799      ;
; 1.196 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.797      ;
; 1.206 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[16]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.830      ;
; 1.216 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][11]                                                                ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.777      ;
; 1.220 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][4]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.776      ;
; 1.220 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][7]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.019     ; 3.776      ;
; 1.236 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[22]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.800      ;
; 1.245 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.218      ; 4.021      ;
; 1.245 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[2]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.329     ; 3.441      ;
; 1.247 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[2]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.329     ; 3.439      ;
; 1.249 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[20]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.770      ;
; 1.250 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[21]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.059      ; 3.824      ;
; 1.259 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[10]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.059      ; 3.815      ;
; 1.259 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.211      ; 4.000      ;
; 1.261 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[22]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.800      ;
; 1.271 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][8]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.036     ; 3.708      ;
; 1.273 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[1]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.329     ; 3.413      ;
; 1.275 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[1]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.329     ; 3.411      ;
; 1.280 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][10]                                                                ; CLK          ; CLK         ; 5.000        ; -0.036     ; 3.699      ;
; 1.283 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][6]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.699      ;
; 1.294 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[19]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.742      ;
; 1.295 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][9]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.036     ; 3.684      ;
; 1.296 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][6]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.697      ;
; 1.297 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.735      ;
; 1.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.654      ;
; 1.302 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.211      ; 3.957      ;
; 1.303 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[6]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.758      ;
; 1.303 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][10]                                                                ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.679      ;
; 1.304 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][2]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.678      ;
; 1.305 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[12]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.031      ; 3.741      ;
; 1.307 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][3]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.686      ;
; 1.311 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][5]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.036     ; 3.668      ;
; 1.311 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][6]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.036     ; 3.668      ;
; 1.315 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[19]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.746      ;
; 1.315 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.746      ;
; 1.324 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[20]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.045      ; 3.736      ;
; 1.324 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.060     ; 3.631      ;
; 1.327 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[21]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.709      ;
; 1.328 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.018      ; 3.705      ;
; 1.328 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][4]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.036     ; 3.651      ;
; 1.332 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][12]                                                                ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.650      ;
; 1.333 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[12]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.059      ; 3.741      ;
; 1.338 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[15]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.010      ; 3.687      ;
; 1.341 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                        ; uart_tx:UART_TX|tx_o                                                                                                            ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.610      ;
; 1.341 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.641      ;
; 1.343 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][4]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.030     ; 3.642      ;
; 1.345 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.018      ; 3.688      ;
; 1.347 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[13]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.017      ; 3.685      ;
; 1.347 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][2]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.022     ; 3.646      ;
; 1.354 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][13]                                                                ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.628      ;
; 1.355 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[9]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.046      ; 3.706      ;
; 1.355 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[19]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.681      ;
; 1.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.060     ; 3.599      ;
; 1.357 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][11]                                                                ; CLK          ; CLK         ; 5.000        ; -0.033     ; 3.625      ;
; 1.359 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][7]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.030     ; 3.626      ;
; 1.361 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[9]                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.059      ; 3.713      ;
; 1.361 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.060     ; 3.594      ;
; 1.362 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.018      ; 3.671      ;
; 1.367 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[10]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.669      ;
; 1.369 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.650      ;
; 1.370 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.030     ; 3.615      ;
; 1.371 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[14]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.047      ; 3.691      ;
; 1.373 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[13]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.045      ; 3.687      ;
; 1.374 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.221      ; 3.895      ;
; 1.376 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[19]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.045      ; 3.684      ;
; 1.380 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[18]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.656      ;
; 1.380 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[22]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.639      ;
; 1.381 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.638      ;
; 1.387 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[17]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.649      ;
; 1.387 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[7]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.632      ;
; 1.388 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[3]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.329     ; 3.298      ;
; 1.388 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[5]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.329     ; 3.298      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.294 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.863      ;
; 0.302 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[3] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.871      ;
; 0.303 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[6]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.393      ; 0.883      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[7]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.393      ; 0.890      ;
; 0.314 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[2] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.883      ;
; 0.321 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[1] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.890      ;
; 0.324 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[5] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.893      ;
; 0.325 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[6] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.894      ;
; 0.325 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[7] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.894      ;
; 0.327 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[11]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.393      ; 0.907      ;
; 0.327 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[8]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.393      ; 0.907      ;
; 0.328 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[16]                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[16]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.106      ; 0.591      ;
; 0.330 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[7]                                                               ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[7]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.106      ; 0.593      ;
; 0.331 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[3]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.390      ; 0.908      ;
; 0.339 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; CLK          ; CLK         ; 0.000        ; 0.379      ; 0.905      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[8] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.383      ; 0.913      ;
; 0.344 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; CLK          ; CLK         ; 0.000        ; 0.378      ; 0.909      ;
; 0.355 ; uart_rx:UART_RX|data_temp[2]                                                                                     ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; uart_rx:UART_RX|data_temp[6]                                                                                     ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 0.909      ;
; 0.356 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[1]                                                                                     ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[4]                                                                                     ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[5]                                                                                     ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                           ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|rx_done_o                                                                                        ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|rx_bits[0]                                                                                       ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|rx_bits[1]                                                                                       ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|rx_bits[2]                                                                                       ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|state.s_idle                                                                                     ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|state.s_start                                                                                    ; uart_rx:UART_RX|state.s_start                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                               ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_start1                                                                                   ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_idle                                                                                     ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|en_cnt                                                                                           ; uart_tx:UART_TX|en_cnt                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state.IDLE  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state.IDLE                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_done_o                                                                                        ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_wr                                                                                       ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[1]                                                                                       ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[2]                                                                                       ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[0]                                                                                       ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.580      ;
; 0.371 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][0]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][0]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][1]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_o[0]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_o[3]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.594      ;
; 0.372 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_o[7]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.594      ;
; 0.373 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][0]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][0]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][2]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][2]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][3]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][3]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][0]                                                                ; PROCESS_O_DATA:PROCESS_O_DATA|data_out[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.595      ;
; 0.374 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][2]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][2]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.594      ;
; 0.376 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.597      ;
; 0.378 ; uart_rx:UART_RX|rx_2                                                                                             ; uart_rx:UART_RX|rx_1                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.600      ;
; 0.379 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|out_valid                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|en_wr_mem                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.600      ;
; 0.379 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.600      ;
; 0.380 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; PROCESS_O_DATA:PROCESS_O_DATA|start                                                                              ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WRITE                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.601      ;
; 0.380 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.601      ;
; 0.390 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.610      ;
; 0.391 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.611      ;
; 0.396 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.616      ;
; 0.402 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.623      ;
; 0.404 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.625      ;
; 0.404 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.625      ;
; 0.405 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.626      ;
; 0.406 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.627      ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.427 ns




+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 271.89 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 1.322 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.288 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.322 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.192      ; 3.910      ;
; 1.378 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.192      ; 3.854      ;
; 1.383 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.192      ; 3.849      ;
; 1.436 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.192      ; 3.796      ;
; 1.468 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][3]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.540      ;
; 1.478 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][1]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.530      ;
; 1.492 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.192      ; 3.740      ;
; 1.495 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][8]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.513      ;
; 1.497 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.192      ; 3.735      ;
; 1.508 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][13]                                                                ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.500      ;
; 1.509 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][12]                                                                ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.499      ;
; 1.511 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[16]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.052      ; 3.556      ;
; 1.514 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.030      ; 3.531      ;
; 1.517 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                        ; uart_tx:UART_TX|tx_o                                                                                                            ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.442      ;
; 1.518 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[10]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.026      ; 3.523      ;
; 1.520 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.438      ;
; 1.524 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][2]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.484      ;
; 1.534 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[8]                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.547      ;
; 1.536 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[5]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.030      ; 3.509      ;
; 1.536 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][9]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.004     ; 3.475      ;
; 1.538 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.188      ; 3.690      ;
; 1.538 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][13]                                                                ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.459      ;
; 1.544 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.414      ;
; 1.550 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][7]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.447      ;
; 1.553 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][12]                                                                ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.444      ;
; 1.555 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.403      ;
; 1.559 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.004     ; 3.452      ;
; 1.566 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.442      ;
; 1.567 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[18]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.026      ; 3.474      ;
; 1.569 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][10]                                                                ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.439      ;
; 1.584 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[16]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.027      ; 3.458      ;
; 1.588 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][11]                                                                ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.420      ;
; 1.590 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][4]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.004     ; 3.421      ;
; 1.592 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.192      ; 3.640      ;
; 1.605 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.188      ; 3.623      ;
; 1.619 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[21]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.462      ;
; 1.628 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][7]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.004     ; 3.383      ;
; 1.630 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[10]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.451      ;
; 1.631 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[22]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.028      ; 3.412      ;
; 1.637 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[2]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.293     ; 3.085      ;
; 1.637 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][8]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.360      ;
; 1.637 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][10]                                                                ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.360      ;
; 1.639 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[2]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.293     ; 3.083      ;
; 1.644 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[20]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.010      ; 3.381      ;
; 1.654 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[22]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.052      ; 3.413      ;
; 1.655 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][6]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.353      ;
; 1.662 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[1]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.293     ; 3.060      ;
; 1.665 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[1]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.293     ; 3.057      ;
; 1.665 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.293      ;
; 1.675 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][6]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.322      ;
; 1.679 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][9]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.318      ;
; 1.683 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[19]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.028      ; 3.360      ;
; 1.687 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.351      ;
; 1.687 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][2]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.310      ;
; 1.688 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.188      ; 3.540      ;
; 1.690 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][10]                                                                ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.307      ;
; 1.692 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[6]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.052      ; 3.375      ;
; 1.693 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[21]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.027      ; 3.349      ;
; 1.697 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][3]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.311      ;
; 1.697 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][6]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.300      ;
; 1.698 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][5]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.299      ;
; 1.699 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[12]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.039      ; 3.355      ;
; 1.702 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.052      ; 3.365      ;
; 1.704 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[19]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.052      ; 3.363      ;
; 1.706 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.192      ; 3.526      ;
; 1.711 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][4]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.286      ;
; 1.711 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][12]                                                                ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.286      ;
; 1.714 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[20]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.351      ;
; 1.718 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.053     ; 3.244      ;
; 1.718 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.279      ;
; 1.721 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.026      ; 3.320      ;
; 1.721 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][4]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.015     ; 3.279      ;
; 1.725 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.026      ; 3.316      ;
; 1.727 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[12]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.354      ;
; 1.730 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][13]                                                                ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.267      ;
; 1.731 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][11]                                                                ; CLK          ; CLK         ; 5.000        ; -0.018     ; 3.266      ;
; 1.732 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[13]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.023      ; 3.306      ;
; 1.733 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[19]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.027      ; 3.309      ;
; 1.735 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][7]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.015     ; 3.265      ;
; 1.736 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[15]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.022      ; 3.301      ;
; 1.738 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][2]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.007     ; 3.270      ;
; 1.742 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.026      ; 3.299      ;
; 1.742 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.053     ; 3.220      ;
; 1.743 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.015     ; 3.257      ;
; 1.745 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[9]                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.336      ;
; 1.746 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[9]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.053      ; 3.322      ;
; 1.746 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[10]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.028      ; 3.297      ;
; 1.748 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[14]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.052      ; 3.319      ;
; 1.748 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                        ; uart_tx:UART_TX|tx_o                                                                                                            ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.211      ;
; 1.750 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.010      ; 3.275      ;
; 1.753 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[18]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.028      ; 3.290      ;
; 1.753 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.053     ; 3.209      ;
; 1.756 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[13]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.309      ;
; 1.756 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[3]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.293     ; 2.966      ;
; 1.756 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[5]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.293     ; 2.966      ;
; 1.756 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[5]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.293     ; 2.966      ;
; 1.757 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.010      ; 3.268      ;
; 1.757 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[3]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.293     ; 2.965      ;
; 1.758 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[19]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.307      ;
; 1.760 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[22]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.010      ; 3.265      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.288 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.341      ; 0.798      ;
; 0.295 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[16]                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[16]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.098      ; 0.537      ;
; 0.296 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[3] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.341      ; 0.806      ;
; 0.298 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[6]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.350      ; 0.817      ;
; 0.298 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[7]                                                               ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[7]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.096      ; 0.538      ;
; 0.303 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[2] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.341      ; 0.813      ;
; 0.304 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[7]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.350      ; 0.823      ;
; 0.310 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[1]                                                                                     ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[2]                                                                                     ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[4]                                                                                     ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[5]                                                                                     ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[6]                                                                                     ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                           ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|rx_done_o                                                                                        ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|rx_bits[0]                                                                                       ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|rx_bits[1]                                                                                       ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|rx_bits[2]                                                                                       ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|state.s_idle                                                                                     ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|state.s_start                                                                                    ; uart_rx:UART_RX|state.s_start                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                               ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|state.s_idle                                                                                     ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|en_cnt                                                                                           ; uart_tx:UART_TX|en_cnt                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_done_o                                                                                        ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|state.s_start1                                                                                   ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state.IDLE  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state.IDLE                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|state.s_wr                                                                                       ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|tx_bits[1]                                                                                       ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|tx_bits[2]                                                                                       ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx:UART_TX|tx_bits[0]                                                                                       ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.313 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[5] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.341      ; 0.823      ;
; 0.314 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[1] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.341      ; 0.824      ;
; 0.318 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[7] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.341      ; 0.828      ;
; 0.319 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[11]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.350      ; 0.838      ;
; 0.319 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[8]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.350      ; 0.839      ;
; 0.322 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[3]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.350      ; 0.841      ;
; 0.322 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[6] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.341      ; 0.832      ;
; 0.326 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; CLK          ; CLK         ; 0.000        ; 0.341      ; 0.836      ;
; 0.331 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; CLK          ; CLK         ; 0.000        ; 0.340      ; 0.840      ;
; 0.335 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[8] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.342      ; 0.846      ;
; 0.335 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.536      ;
; 0.336 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][1]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.537      ;
; 0.337 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_o[0]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][0]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][0]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.538      ;
; 0.338 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_o[3]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_o[7]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][0]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][0]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.539      ;
; 0.339 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][0]                                                                ; PROCESS_O_DATA:PROCESS_O_DATA|data_out[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.540      ;
; 0.339 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][2]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][2]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][2]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][2]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][3]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][3]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.539      ;
; 0.342 ; uart_rx:UART_RX|rx_2                                                                                             ; uart_rx:UART_RX|rx_1                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.543      ;
; 0.342 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.329      ; 0.840      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|out_valid                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|en_wr_mem                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.545      ;
; 0.343 ; PROCESS_O_DATA:PROCESS_O_DATA|start                                                                              ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WRITE                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.544      ;
; 0.344 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.545      ;
; 0.345 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.546      ;
; 0.346 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.546      ;
; 0.348 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.548      ;
; 0.358 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.558      ;
; 0.359 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.560      ;
; 0.361 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.562      ;
; 0.368 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.569      ;
; 0.368 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.READ                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.569      ;
; 0.369 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.570      ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.571 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 2.667 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.144 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.667 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.123      ; 2.485      ;
; 2.706 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.123      ; 2.446      ;
; 2.709 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.123      ; 2.443      ;
; 2.746 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.123      ; 2.406      ;
; 2.747 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.117      ; 2.399      ;
; 2.756 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                        ; uart_tx:UART_TX|tx_o                                                                                                            ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.215      ;
; 2.785 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.123      ; 2.367      ;
; 2.788 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.123      ; 2.364      ;
; 2.827 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.038     ; 2.142      ;
; 2.838 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.117      ; 2.308      ;
; 2.847 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.038     ; 2.122      ;
; 2.849 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.123      ; 2.303      ;
; 2.855 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.038     ; 2.114      ;
; 2.861 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.117      ; 2.285      ;
; 2.877 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                        ; uart_tx:UART_TX|tx_o                                                                                                            ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.094      ;
; 2.924 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                           ; CLK          ; CLK         ; 5.000        ; -0.038     ; 2.045      ;
; 2.928 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.123      ; 2.224      ;
; 2.947 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.117      ; 2.199      ;
; 2.950 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.117      ; 2.196      ;
; 2.955 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.035     ; 2.017      ;
; 2.959 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state.READ                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.117      ; 2.187      ;
; 2.961 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][3]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.024     ; 2.022      ;
; 2.969 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][1]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.024     ; 2.014      ;
; 2.975 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.997      ;
; 2.977 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.008      ; 2.038      ;
; 2.982 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[10]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.004      ; 2.029      ;
; 2.983 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][8]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.024     ; 2.000      ;
; 2.983 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.989      ;
; 2.984 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][12]                                                                ; CLK          ; CLK         ; 5.000        ; -0.024     ; 1.999      ;
; 2.987 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[5]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.008      ; 2.028      ;
; 2.991 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][13]                                                                ; CLK          ; CLK         ; 5.000        ; -0.024     ; 1.992      ;
; 3.003 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][13]                                                                ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.973      ;
; 3.005 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.967      ;
; 3.006 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][2]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.024     ; 1.977      ;
; 3.008 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[8]                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.024      ; 2.023      ;
; 3.012 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[16]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.022      ; 2.017      ;
; 3.012 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][12]                                                                ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.964      ;
; 3.023 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[18]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.004      ; 1.988      ;
; 3.025 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][7]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.951      ;
; 3.025 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[1]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.947      ;
; 3.027 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.024     ; 1.956      ;
; 3.028 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][10]                                                                ; CLK          ; CLK         ; 5.000        ; -0.024     ; 1.955      ;
; 3.030 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.021     ; 1.956      ;
; 3.031 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][9]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.021     ; 1.955      ;
; 3.033 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.939      ;
; 3.038 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.117      ; 2.108      ;
; 3.045 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][11]                                                                ; CLK          ; CLK         ; 5.000        ; -0.024     ; 1.938      ;
; 3.050 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][4]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.021     ; 1.936      ;
; 3.052 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                           ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.920      ;
; 3.061 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.117      ; 2.085      ;
; 3.065 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[16]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.007      ; 1.949      ;
; 3.066 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[21]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.024      ; 1.965      ;
; 3.069 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[10]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.024      ; 1.962      ;
; 3.070 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][7]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.021     ; 1.916      ;
; 3.074 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[22]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.007      ; 1.940      ;
; 3.083 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][8]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.893      ;
; 3.086 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[20]                                                                        ; CLK          ; CLK         ; 5.000        ; -0.001     ; 1.920      ;
; 3.086 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[22]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.019      ; 1.940      ;
; 3.096 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][10]                                                                ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.880      ;
; 3.102 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                           ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.870      ;
; 3.104 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][9]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.872      ;
; 3.111 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[19]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.007      ; 1.903      ;
; 3.111 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][6]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.024     ; 1.872      ;
; 3.114 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[6]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.019      ; 1.912      ;
; 3.116 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.019      ; 1.910      ;
; 3.116 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][5]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.860      ;
; 3.116 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][10]                                                                ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.860      ;
; 3.117 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][3]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.024     ; 1.866      ;
; 3.117 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][6]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.859      ;
; 3.118 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[12]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.010      ; 1.899      ;
; 3.119 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[19]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.019      ; 1.907      ;
; 3.120 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[2]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.184     ; 1.703      ;
; 3.121 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[20]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.006      ; 1.892      ;
; 3.122 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[2]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.184     ; 1.701      ;
; 3.123 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][6]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.853      ;
; 3.127 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][4]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.849      ;
; 3.132 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[12]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.024      ; 1.899      ;
; 3.134 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[9]                                                                         ; CLK          ; CLK         ; 5.000        ; 0.004      ; 1.877      ;
; 3.134 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][2]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.842      ;
; 3.135 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[20]                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.020      ; 1.892      ;
; 3.135 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][12]                                                                ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.841      ;
; 3.138 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[1]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.184     ; 1.685      ;
; 3.139 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][4]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.028     ; 1.840      ;
; 3.141 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[1]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.184     ; 1.682      ;
; 3.141 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[2]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                           ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.831      ;
; 3.141 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][0]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.835      ;
; 3.142 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][2]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.024     ; 1.841      ;
; 3.146 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; 0.004      ; 1.865      ;
; 3.147 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[9]                                                                    ; CLK          ; CLK         ; 5.000        ; 0.018      ; 1.878      ;
; 3.148 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][13]                                                                ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.828      ;
; 3.149 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[15]                                                                        ; CLK          ; CLK         ; 5.000        ; -0.004     ; 1.854      ;
; 3.149 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][11]                                                                ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.827      ;
; 3.150 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[9]                                                                                      ; CLK          ; CLK         ; 5.000        ; 0.024      ; 1.881      ;
; 3.150 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o2[11]                                                                        ; CLK          ; CLK         ; 5.000        ; -0.001     ; 1.856      ;
; 3.150 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[21]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.007      ; 1.864      ;
; 3.150 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.117      ; 1.996      ;
; 3.151 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o1_temp[13]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.006      ; 1.862      ;
; 3.153 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][7]                                                                 ; CLK          ; CLK         ; 5.000        ; -0.028     ; 1.826      ;
; 3.154 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Re_o1_temp[19]                                                                   ; CLK          ; CLK         ; 5.000        ; 0.007      ; 1.860      ;
; 3.155 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_o2[23]                                                                        ; CLK          ; CLK         ; 5.000        ; -0.001     ; 1.851      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.470      ;
; 0.148 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[3] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.474      ;
; 0.150 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[6]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.479      ;
; 0.154 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[7]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[2] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.480      ;
; 0.156 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[1] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.482      ;
; 0.159 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[5] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.485      ;
; 0.160 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[7] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[8]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[6] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[11]                                                            ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.491      ;
; 0.166 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[8] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_sin_rtl_0|altsyncram_1391:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.493      ;
; 0.169 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[16]                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[16]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.313      ;
; 0.171 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|Im_o[7]                                                               ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|y_real_i[7]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.315      ;
; 0.171 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:sin_rtl_0|altsyncram_v291:auto_generated|ram_block1a4~porta_address_reg0   ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|x_real_i[3]                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_9pd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.500      ;
; 0.178 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:cos_rtl_0|altsyncram_0391:auto_generated|ram_block1a0~porta_address_reg0   ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.503      ;
; 0.186 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|data_temp[1]                                                                                     ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|data_temp[2]                                                                                     ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|data_temp[4]                                                                                     ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|data_temp[5]                                                                                     ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|data_temp[6]                                                                                     ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                           ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|rx_done_o                                                                                        ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|rx_bits[0]                                                                                       ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|rx_bits[1]                                                                                       ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|rx_bits[2]                                                                                       ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|state.s_idle                                                                                     ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|state.s_start                                                                                    ; uart_rx:UART_RX|state.s_start                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|rd_ptr_angle[0] ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst|altsyncram:m_cos_rtl_0|altsyncram_2391:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.504      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                               ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|state.s_idle                                                                                     ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|en_cnt                                                                                           ; uart_tx:UART_TX|en_cnt                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_done_o                                                                                        ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|i[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|k[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|en_rd                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|state.s_start1                                                                                   ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|done_o                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|b[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[3]                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state.IDLE  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst|cur_state.IDLE                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|state.s_wr                                                                                       ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_bits[1]                                                                                       ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_bits[2]                                                                                       ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:UART_TX|tx_bits[0]                                                                                       ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_rx:UART_RX|data_temp[3]                                                                                     ; uart_rx:UART_RX|data_o[3]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_rx:UART_RX|data_temp[7]                                                                                     ; uart_rx:UART_RX|data_o[7]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][1]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][2]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][2]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][3]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][3]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_rx:UART_RX|data_temp[0]                                                                                     ; uart_rx:UART_RX|data_o[0]                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][0]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[3][0]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][0]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][0]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][2]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][2]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|stage_FFT[0]                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[1][1]                       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|shift_register:shift_reg_inst|data[2][1]                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; MODIFY_FFT:MODIFY_FFT|multiplexor:mux_inst|out_valid                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|en_wr_mem                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][0]                                                                ; PROCESS_O_DATA:PROCESS_O_DATA|data_out[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; uart_rx:UART_RX|rx_2                                                                                             ; uart_rx:UART_RX|rx_1                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; PROCESS_O_DATA:PROCESS_O_DATA|start                                                                              ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WRITE                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.319      ;
; 0.201 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                     ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.322      ;
; 0.205 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[2]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[1]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|rd_ptr[0]                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|INVERT:invert_inst|delay_rd_ptr[0]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.328      ;
; 0.212 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|en_invert                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                          ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; uart_rx:UART_RX|rx_done_o                                                                                        ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.334      ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.073 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.944 ; 0.144 ; N/A      ; N/A     ; 1.000               ;
;  CLK             ; 0.944 ; 0.144 ; N/A      ; N/A     ; 1.000               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST_N                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3687     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3687     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 363   ; 363  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                    ;
+----------------------------------------------------------+-------+------+---------------+
; Target                                                   ; Clock ; Type ; Status        ;
+----------------------------------------------------------+-------+------+---------------+
; CLK                                                      ; CLK   ; Base ; Constrained   ;
; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ;       ; Base ; Unconstrained ;
+----------------------------------------------------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Apr 10 22:46:18 2025
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 96 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'db/SDC3.sdc'
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[15] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.944
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.944               0.000 CLK 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.427 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[15] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.322               0.000 CLK 
Info (332146): Worst-case hold slack is 0.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.288               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.571 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[15] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.667
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.667               0.000 CLK 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.073 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Thu Apr 10 22:46:21 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


