---
title: Projects & Portfolio
layout: default
comments: false
projects: true
permalink: /portfolio.html
---

<!-- NOTE: Keep this file as HTML when building as Jekyll can't parse the HTML5 a href wrapping div -->

<br />
<br />

<!-- HTML5 compliant href wrapping of div -->
<a href="https://forums.ni.com/t5/NI-Labs-Toolkits/FlexRIO-Peer-to-Peer-GPU/ta-p/3660064" class="project-href">
<div class="project-box">
  <img src="https://ni.i.lithium.com/t5/image/serverpage/image-id/207596i1418DD73FA6290AC/image-size/large?v=1.0&px=999" alt="P2P-GPU">
  <h2>FlexRIO Peer-to-Peer GPU</h2>
  <p>NI FlexRIO driver and example CUDA/C++/FPGA code for implementing peer-to-peer (P2P) data streams between a National Instruments FlexRIO device and a NVIDIA GPU using a zero-copy, bidirectional, DMA communication path via GPUDirect.</p>
</div>
</a>
<br />
<br />
<a href="https://forums.ni.com/t5/NI-Labs-Toolkits/Remote-FPGA-Debugging-with-ChipScope-XVC-and-LabVIEW/ta-p/3546726" class="project-href">
<div class="project-box">
  <img src="https://ni.i.lithium.com/t5/image/serverpage/image-id/191698i5476900E4B21B4B0/image-size/original?v=v2&px=-1" alt="XVC">
  <h2>Remote Debug with XVC</h2>
  <p>Whitepaper and VHDL example code on how to incorporate Integrated Logic Analyzers (ILA) into a design and perform remote JTAG debugging using the Xilinx Virtual Cable (XVC) protocol on a LabVIEW TCP/IP server that is bus-connected to the FPGA to access JTAG as memory-mapped registers.</p>
</div>
</a>
<br />
<br />
<a href="https://forums.ni.com/t5/Examples-and-IP-for-Software/High-Speed-Serial-Streaming-to-Disk/ta-p/3668207" class="project-href">
<div class="project-box">
  <img src="/assets/images/ni_datarecorder.jpeg" alt="data-recorder">
  <h2>High-Speed Stream-to-Disk</h2>
  <p>This LabVIEW and FPGA example shows best practices for efficient streaming data to disk/RAID with the lowest overhead and highest data rates over PCIe.</p>
</div>
</a>
