# EEM16-LogicDesign
Logic Design Assignments 1 and 2 in Verilog 

Logic Design and Digital Systems Homeworks 1, 2 and 3.

Topics:

Finite State Machines
Moore/Mealy Machines
Boolean Algebra
Adders/ Multipliers
Truth Tables/K-maps

