// Seed: 3204856540
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3(
      -1 - id_2, -1, id_1, -1
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output wand id_6,
    input wand id_7,
    output tri0 id_8
);
  reg   id_10;
  tri1  id_11 = id_3, id_12;
  uwire id_13 = 1;
  wor   id_14 = 1 - id_1;
  assign id_2 = (-1);
  final id_10 <= 'b0;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  id_15(
      .id_0(id_11),
      .id_1(),
      .id_2(id_6),
      .id_3(id_1),
      .id_4(id_12),
      .id_5(id_14),
      .id_6(1),
      .id_7(id_11),
      .id_8(-1),
      .id_9(),
      .id_10(id_13),
      .id_11(1),
      .id_12(id_11),
      .id_13(-1),
      .id_14(id_6),
      .id_15(-1)
  );
  localparam id_16 = -1;
endmodule
