# vsim . 
# Start time: 12:22:02 on Apr 14,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 12:22:02 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlib work
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:09 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd 
# -- Loading package STANDARD
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd(1): near ";": (vcom-1576) expecting '[' or '.' or '(' or '\''.
# End time: 12:22:09 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:29 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd 
# -- Loading package STANDARD
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd(1): near ";": (vcom-1576) expecting '[' or '.' or '(' or '\''.
# End time: 12:22:29 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:14 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_module
# -- Compiling architecture beh of PWM_module
# End time: 12:23:14 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:16 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(43): (vcom-1049) Actual for generic "pwm_bits" depends on value of signal "bits".
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(44): (vcom-1049) Actual for generic "clk_cnt_len" depends on value of signal "clk_count".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(48): Signal "dt_s" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(52): near "EOF": syntax error
# End time: 12:23:16 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:16 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(27): Integer literal 120 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(43): (vcom-1049) Actual for generic "pwm_bits" depends on value of signal "bits".
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(44): (vcom-1049) Actual for generic "clk_cnt_len" depends on value of signal "clk_count".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(52): near "EOF": syntax error
# End time: 12:25:16 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:40 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(27): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.UNSIGNED' (numeric to array).
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(43): (vcom-1049) Actual for generic "pwm_bits" depends on value of signal "bits".
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(44): (vcom-1049) Actual for generic "clk_cnt_len" depends on value of signal "clk_count".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(52): near "EOF": syntax error
# End time: 12:25:40 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:51 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(41): ** Error: (vcom-1583) Illegal type converson from 'Integer' to 'ieee.NUMERIC_STD.UNSIGNED' (numeric to array).
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(44): (vcom-1049) Actual for generic "pwm_bits" depends on value of signal "bits".
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(45): (vcom-1049) Actual for generic "clk_cnt_len" depends on value of signal "clk_count".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(53): near "EOF": syntax error
# End time: 12:26:51 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:30 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(44): (vcom-1049) Actual for generic "pwm_bits" depends on value of signal "bits".
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(45): (vcom-1049) Actual for generic "clk_cnt_len" depends on value of signal "clk_count".
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(53): near "EOF": syntax error
# End time: 12:28:30 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:05 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(44): (vcom-1049) Actual for generic "pwm_bits" depends on value of signal "bits".
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(45): (vcom-1049) Actual for generic "clk_cnt_len" depends on value of signal "clk_count".
# ** Warning: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(27): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "bits".
# End time: 12:29:05 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vsim work.pwm_test -t 10ps
# vsim work.pwm_test -t 10ps 
# Start time: 12:29:23 on Apr 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pwm_test(test)
# Loading work.pwm_module(beh)
add wave -position insertpoint sim:/pwm_test/pwm/*
run 500 ns
run 100 us
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:16 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_module
# -- Compiling architecture beh of PWM_module
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd(32): Aggregate expression cannot be scalar type std.STANDARD.INTEGER.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd(49): near "if": (vcom-1576) expecting ';'.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd(56): VHDL Compiler exiting
# End time: 13:09:16 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:53 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_module
# -- Compiling architecture beh of PWM_module
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd(49): near "if": (vcom-1576) expecting ';'.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd(56): VHDL Compiler exiting
# End time: 15:06:53 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:25 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_module
# -- Compiling architecture beh of PWM_module
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd(51): near "end": (vcom-1576) expecting ';'.
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd(55): near "process": (vcom-1576) expecting IF.
# End time: 15:07:25 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:40 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_module
# -- Compiling architecture beh of PWM_module
# End time: 15:07:40 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:42 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(37): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(51): VHDL Compiler exiting
# End time: 15:07:42 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:32 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(39): near "port": syntax error
# ** Error: D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd(48): VHDL Compiler exiting
# End time: 15:08:32 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:03 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# End time: 15:09:04 on Apr 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -t 10ps work.pwm_test
# End time: 15:10:07 on Apr 14,2024, Elapsed time: 2:40:44
# Errors: 11, Warnings: 0
# vsim -t 10ps work.pwm_test 
# Start time: 15:10:08 on Apr 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pwm_test(test)
# Loading work.pwm_module(beh)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (10ps).
#    Time: 0 ps  Iteration: 0  Root: /
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:45 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# End time: 15:10:45 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.pwm_test
# End time: 15:10:48 on Apr 14,2024, Elapsed time: 0:00:40
# Errors: 0, Warnings: 1
# vsim -t 10ps work.pwm_test 
# Start time: 15:10:48 on Apr 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pwm_test(test)
# Loading work.pwm_module(beh)
run 500 ns
add wave -position insertpoint sim:/pwm_test/pwm/*
run 500 ns
restart 
run 500 ns
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:51 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_module
# -- Compiling architecture beh of PWM_module
# End time: 15:13:51 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.pwm_test
# End time: 15:13:57 on Apr 14,2024, Elapsed time: 0:03:09
# Errors: 0, Warnings: 0
# vsim -t 10ps work.pwm_test 
# Start time: 15:13:57 on Apr 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pwm_test(test)
# Loading work.pwm_module(beh)
add wave -position insertpoint sim:/pwm_test/pwm/*
run 500 ns
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:19 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_module
# -- Compiling architecture beh of PWM_module
# End time: 15:14:19 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:20 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# End time: 15:14:20 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.pwm_test
# End time: 15:14:26 on Apr 14,2024, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -t 10ps work.pwm_test 
# Start time: 15:14:27 on Apr 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pwm_test(test)
# Loading work.pwm_module(beh)
add wave -position insertpoint sim:/pwm_test/pwm/*
run 500 ns
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:34 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_module
# -- Compiling architecture beh of PWM_module
# End time: 15:15:34 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:39 on Apr 14,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/PWM/PWM_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM_test
# -- Compiling architecture test of PWM_test
# End time: 15:15:39 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.pwm_test
# End time: 15:15:47 on Apr 14,2024, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -t 10ps work.pwm_test 
# Start time: 15:15:47 on Apr 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pwm_test(test)
# Loading work.pwm_module(beh)
add wave -position insertpoint sim:/pwm_test/pwm/*
run 500 ns
# End time: 15:17:49 on Apr 14,2024, Elapsed time: 0:02:02
# Errors: 0, Warnings: 0
