GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\fixed_point_divider\fixed_point_divider.v'
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\gowin_pll_24\gowin_pll_24.v'
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\sync_rx_pkt_fifo.v'
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\sync_tx_pkt_fifo.v'
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v'
Undeclared symbol 'c_fifo_empty', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1335)
Undeclared symbol 'pkt_fifo_rd_pktfin', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1366)
Undeclared symbol 'pkt_fifo_rd_act', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1367)
Undeclared symbol 'pkt_fifo_empty', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1470)
Undeclared symbol 'c_fifo_empty', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1515)
Undeclared symbol 'arempty_val', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1669)
Undeclared symbol 'awfull_val', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1703)
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\top.v'
Undeclared symbol 'fclk_480M', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\top.v":133)
Undeclared symbol 'usb_busreset', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\top.v":200)
Undeclared symbol 'usb_txpktfin', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\top.v":209)
Undeclared symbol 'usb_highspeed', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\top.v":249)
Undeclared symbol 'usb_suspend', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\top.v":250)
Undeclared symbol 'usb_online', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\top.v":251)
Undeclared symbol 'usb_sof', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\top.v":267)
Undeclared symbol 'PHY_RESET', assumed default net type 'wire'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\top.v":309)
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart.v'
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\usb_uart_config.v'
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\usb2_0_softphy\usb2_0_softphy.v'
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\usb_descriptor.v'
Analyzing Verilog file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\usb_device_controller\usb_device_controller.v'
Analyzing VHDL file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart_rx.vhd'
Analyzing entity 'uart_rx'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart_rx.vhd":14)
Analyzing architecture 'full'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart_rx.vhd":37)
Analyzing VHDL file 'C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart_tx.vhd'
Analyzing entity 'uart_tx'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart_tx.vhd":14)
Analyzing architecture 'full'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart_tx.vhd":37)
Compiling module '**'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\fixed_point_divider\fixed_point_divider.v":999)
Compiling module 'Fixed_Point_Divider_Top'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\fixed_point_divider\fixed_point_divider.v":1000)
Compiling module 'Gowin_PLL'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\gowin_pll\gowin_pll.v":10)
Compiling module 'Gowin_PLL_24'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\gowin_pll_24\gowin_pll_24.v":10)
Compiling module 'sync_rx_pkt_fifo'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\sync_rx_pkt_fifo.v":22)
Extracting RAM for identifier 'RAM'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\sync_rx_pkt_fifo.v":46)
Compiling module 'sync_tx_pkt_fifo'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\sync_tx_pkt_fifo.v":22)
Extracting RAM for identifier 'RAM'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\sync_tx_pkt_fifo.v":46)
Compiling module 'usb_fifo'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":89)
Compiling module 'usb_tx_buf(P_ENDPOINT=2,P_ASIZE=4'd12)'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1279)
Compiling module 'clk_cross_fifo'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1565)
Extracting RAM for identifier 'mem'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1611)
Compiling module 'sync_tx_pkt_fifo(ASIZE=4'b1100)'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\sync_tx_pkt_fifo.v":22)
Extracting RAM for identifier 'RAM'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\sync_tx_pkt_fifo.v":46)
Compiling module 'usb_rx_buf(P_ENDPOINT=2,P_AFULL=13'd2048,P_ASIZE=4'd12)'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\usb_fifo.v":1402)
Compiling module 'sync_rx_pkt_fifo(ASIZE=4'b1100)'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\sync_rx_pkt_fifo.v":22)
Extracting RAM for identifier 'RAM'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\sync_fifo\sync_rx_pkt_fifo.v":46)
Compiling module 'top'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\top.v":2)
Compiling module 'UART'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart.v":12)
Switching to VHDL mode to elaborate design unit 'UART_TX'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart.v":114)
Processing 'UART_TX(FULL)'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart_tx.vhd":14)
'others' clause is never selected("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart_tx.vhd":512)
Returning to Verilog mode to proceed with elaboration("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart.v":114)
Switching to VHDL mode to elaborate design unit 'UART_RX'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart.v":139)
Processing 'UART_RX(p_parity_bit="odd")(1,3)(FULL)'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart_rx.vhd":14)
'others' clause is never selected("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart_rx.vhd":492)
Returning to Verilog mode to proceed with elaboration("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\uart.v":139)
Compiling module 'USB_Device_Controller_Top'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\usb_device_controller\usb_device_controller.v":6931)
Compiling module '**'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\usb_device_controller\usb_device_controller.v":6930)
Compiling module 'usb_desc(PRODUCTID=16'h0000,HSSUPPORT=1,SELFPOWERED=1)'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\usb_descriptor.v":3)
Compiling module 'USB2_0_SoftPHY_Top'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\usb2_0_softphy\usb2_0_softphy.v":4718)
Compiling module '**'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\usb2_0_softphy\usb2_0_softphy.v":4717)
Compiling module 'usb_uart_config(ENDPT_UART_CONFIG=4'b0000)'("C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\src\uart\usb_uart_config.v":12)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\impl\gwsynthesis\soft_usb.vg" completed
[100%] Generate report file "C:\Users\kp\Desktop\opi_msoc\examples\soft_usb\impl\gwsynthesis\soft_usb_syn.rpt.html" completed
GowinSynthesis finish
