m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE
Priscv_core_config_bench
w1512981765
R0
8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/RISCV_CORE_CONFIG_BENCH.vhd
F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/RISCV_CORE_CONFIG_BENCH.vhd
l0
L1
VT_9@3R]ZY:A3B[eXPMjC?1
!s100 N974k3UkFRCICK>ZJo[3m3
OL;C;10.5c;63
32
!s110 1513239357
!i10b 1
!s108 1513239357.000000
!s90 +acc|-work|LIB_CORE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!i113 0
o+acc -work LIB_CORE_BENCH
tExplicit 1 CvgOpt 0
