library ieee;
use ieee.std_logic_1164.all;


entity s2p is 
port( 
	bClock			: in std_logic;
	serialIn 		: in std_logic;
	parallelIn		: in std_logic_vector(15 downto 0);
	serialOut		: out std_logic;
	parallelOut		: out std_logic_vector(15 downto 0);