{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port pcie0_refclk -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 7 -x 1760 -y 520 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 7 -x 1760 -y 500 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 7 -x 1760 -y 60 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 7 -x 1760 -y 80 -defaultsOSRD -right
preplace port port-id_pcie_perst_l -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD
preplace portBus qsfp0_led -pg 1 -lvl 7 -x 1760 -y 580 -defaultsOSRD
preplace portBus qsfp1_led -pg 1 -lvl 7 -x 1760 -y 600 -defaultsOSRD
preplace portBus hbm_cattrip -pg 1 -lvl 7 -x 1760 -y 700 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 390 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65 64 66 67} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 20R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 40R -pinDir pcie_mgt left -pinY pcie_mgt 20L -pinDir pcie_refclk left -pinY pcie_refclk 40L -pinDir led_pcie_link_up right -pinY led_pcie_link_up 80R -pinDir axi_aclk right -pinY axi_aclk 60R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 170R -pinDir pcie_perst_l left -pinY pcie_perst_l 60L
preplace inst eth_0 -pg 1 -lvl 4 -x 1070 -y 330 -swap {8 1 2 3 4 14 6 7 0 9 10 11 12 13 5 15 16 17 18 19 20 29 22 23 24 30 26 21 27 25 28} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 170R -pinDir qsfp_clk right -pinY qsfp_clk 190R -pinDir axis_rx right -pinY axis_rx 20R -pinDir axis_tx right -pinY axis_tx 40R -pinDir sys_resetn left -pinY sys_resetn 120L -pinDir stream_clk right -pinY stream_clk 210R -pinDir stream_resetn right -pinY stream_resetn 230R -pinDir aligned right -pinY aligned 250R -pinDir init_clk left -pinY init_clk 140L -pinDir rsfec_enable left -pinY rsfec_enable 60L -pinBusDir tx_pre left -pinBusY tx_pre 20L -pinBusDir tx_post left -pinBusY tx_post 80L -pinBusDir tx_diff left -pinBusY tx_diff 40L -pinDir active left -pinY active 100L
preplace inst eth_1 -pg 1 -lvl 4 -x 1070 -y 40 -swap {0 1 2 3 4 12 6 7 8 9 10 11 18 13 14 15 16 17 5 19 20 21 23 22 24 30 28 26 29 27 25} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 20R -pinDir axis_tx right -pinY axis_tx 100R -pinDir axis_rx right -pinY axis_rx 120R -pinDir qsfp_clk right -pinY qsfp_clk 40R -pinDir sys_resetn left -pinY sys_resetn 60L -pinDir stream_clk right -pinY stream_clk 160R -pinDir stream_resetn right -pinY stream_resetn 140R -pinDir aligned right -pinY aligned 180R -pinDir init_clk left -pinY init_clk 180L -pinDir rsfec_enable left -pinY rsfec_enable 140L -pinBusDir tx_pre left -pinBusY tx_pre 100L -pinBusDir tx_post left -pinBusY tx_post 160L -pinBusDir tx_diff left -pinBusY tx_diff 120L -pinDir active left -pinY active 80L
preplace inst sys_control -pg 1 -lvl 3 -x 730 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 26 24 25 27 30 23 31 22 28 29} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 330L -pinDir clk left -pinY clk 350L -pinDir resetn left -pinY resetn 370L -pinDir RSFEC_ENABLE right -pinY RSFEC_ENABLE 100R -pinBusDir CMAC_TXPRE right -pinBusY CMAC_TXPRE 60R -pinBusDir CMAC_TXDIFF right -pinBusY CMAC_TXDIFF 80R -pinBusDir CMAC_TXPOST right -pinBusY CMAC_TXPOST 120R -pinDir active0_async right -pinY active0_async 350R -pinDir active1_async right -pinY active1_async 40R -pinDir resetn_0_out right -pinY resetn_0_out 370R -pinDir resetn_1_out right -pinY resetn_1_out 20R -pinDir eth0_up_async right -pinY eth0_up_async 190R -pinDir eth1_up_async right -pinY eth1_up_async 210R
preplace inst smartconnect -pg 1 -lvl 2 -x 440 -y 390 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir M01_AXI left -pinY M01_AXI 40L -pinDir M02_AXI right -pinY M02_AXI 170R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 170L
preplace inst status_leds -pg 1 -lvl 6 -x 1600 -y 560 -defaultsOSRD -pinDir qsfp0_up left -pinY qsfp0_up 20L -pinDir qsfp1_up left -pinY qsfp1_up 40L -pinBusDir qsfp0_led right -pinBusY qsfp0_led 20R -pinBusDir qsfp1_led right -pinBusY qsfp1_led 40R
preplace inst forward -pg 1 -lvl 5 -x 1360 -y 120 -swap {0 1 2 3 4 5 6 20 8 9 10 11 12 13 14 15 16 17 18 19 7 21 22 23 24 25 28 27 29 26} -defaultsOSRD -pinDir tx1_stream left -pinY tx1_stream 20L -pinDir tx0_stream left -pinY tx0_stream 250L -pinDir rx0_stream left -pinY rx0_stream 230L -pinDir rx1_stream left -pinY rx1_stream 40L -pinDir clk_0 left -pinY clk_0 310L -pinDir clk_1 left -pinY clk_1 290L -pinDir resetn_0 left -pinY resetn_0 330L -pinDir resetn_1 left -pinY resetn_1 270L
preplace inst axi_revision -pg 1 -lvl 3 -x 730 -y 540 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir AXI_ACLK left -pinY AXI_ACLK 40L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 60L
preplace inst zero -pg 1 -lvl 6 -x 1600 -y 680 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace netloc cabletest_CMAC_TXDIFF 1 3 1 920 160n
preplace netloc cabletest_CMAC_TXPOST 1 3 1 860 200n
preplace netloc cabletest_CMAC_TXPRE 1 3 1 940 140n
preplace netloc cabletest_RSFEC_ENABLE 1 3 1 880 180n
preplace netloc eth_0_active 1 3 1 NJ 430
preplace netloc eth_0_stat_rx_aligned_0 1 3 3 NJ 270 1200J 580 N
preplace netloc eth_0_stream_clk 1 4 1 1240 430n
preplace netloc eth_0_stream_resetn 1 4 1 1260 450n
preplace netloc eth_1_active 1 3 1 N 120
preplace netloc eth_1_stat_rx_aligned_0 1 3 3 NJ 290 1220 600 N
preplace netloc eth_1_stream_clk 1 4 1 1240 200n
preplace netloc eth_1_stream_resetn 1 4 1 1260 180n
preplace netloc pcie_perst_l_1 1 0 1 N 450
preplace netloc source_200Mhz_clk 1 1 3 300 350 580 500 900
preplace netloc source_200Mhz_resetn 1 1 2 300 620 600
preplace netloc status_leds_qsfp0_led 1 6 1 N 580
preplace netloc status_leds_qsfp1_led 1 6 1 N 600
preplace netloc sys_control_resetn_0_out 1 3 1 NJ 450
preplace netloc sys_control_resetn_1_out 1 3 1 N 100
preplace netloc zero_dout 1 6 1 N 700
preplace netloc cmac_usplus_0_gt_serial_port 1 4 3 N 500 N 500 NJ
preplace netloc eth_0_axis_rx 1 4 1 N 350
preplace netloc eth_1_axis_rx 1 4 1 N 160
preplace netloc eth_1_qsfp_gt 1 4 3 NJ 60 NJ 60 NJ
preplace netloc forward_tx0_stream 1 4 1 N 370
preplace netloc forward_tx1_stream 1 4 1 N 140
preplace netloc gt_ref_clk_0_1 1 4 3 N 520 N 520 NJ
preplace netloc gt_ref_clk_0_2 1 4 3 NJ 80 NJ 80 NJ
preplace netloc pcie_refclk_1 1 0 1 NJ 430
preplace netloc smartconnect_0_M01_AXI 1 1 1 N 430
preplace netloc smartconnect_M00_AXI 1 2 1 N 410
preplace netloc smartconnect_M02_AXI 1 2 1 N 560
preplace netloc xdma_0_M_AXI_B 1 1 1 N 410
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 410
levelinfo -pg 1 0 160 440 730 1070 1360 1600 1760
pagesize -pg 1 -db -bbox -sgen -140 0 1930 760
",
   "No Loops_ScaleFactor":"0.502904",
   "No Loops_TopLeft":"-129,-326",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   """""""""""""da_axi4_cnt""""""""""""":"4"
}
