<img width="1536" height="1024" alt="Architecture" src="https://github.com/user-attachments/assets/b5b199f0-b328-44df-b4c3-db88254871a8" />
The architecture diagram illustrates the internal structure of the Single Stage Pipeline implemented in SystemVerilog.
This design represents a single pipeline stage that follows a ready/valid handshake protocol for flow control between upstream and downstream modules.
# The key architectural components include:
# Input Interface
in_valid → Indicates availability of valid input data
in_data → Data bus carrying payload
in_ready → Backpressure signal generated by pipeline stage
# Pipeline Registers
valid_reg → Tracks validity of stored data
data_reg → Holds input data when accepted
# Output Interface
out_valid → Asserted when pipeline contains valid data
out_data → Registered output data
out_ready → Indicates downstream readiness

# Single Stage Pipeline – SystemVerilog

A simple single-stage pipeline design implemented in SystemVerilog, verified using a ready/valid handshake protocol.

# Design Details
Parameterized data width
Pipeline register-based buffering
Backpressure handling via out_ready
Valid/Ready protocol

# Handshake Logic
in_ready = (~valid_reg) || out_ready
out_valid = valid_reg
out_data  = data_reg

# Verification
Functional simulation performed using:
Xilinx Vivado (RTL simulation)
XSIM
EDA Playground
# The Respective Schematic View of an Single Stage Pipeline 
![Schemetic View](https://github.com/user-attachments/assets/c0650f64-1495-4b20-b623-e504a0f7ebec)
Tool : Vivado 
# Waveform 
<img width="1920" height="1080" alt="waveform_Vivado" src="https://github.com/user-attachments/assets/8bd462c3-bf69-45c5-b981-dc81f47f98d7" />

# Reset Behavior:
Observation:
When rst_n = 0
valid_reg → 0
out_valid → 0
out_data → 0
# Data Acceptance: 
in_valid = 1  
in_ready = 1  ---> The Waveform shows an data captured into an data_reg
# Output Transfer:
out_valid = 1  
out_ready = 1 --> data accepted by downstram logic 
# Inputs & Outputs:
in_valid = 1  
out_ready = 1  
valid_reg = 1 ---> Output is consumed, New input data captured in same cycle so valid_reg remains 1
# Stall Condition: 
valid_reg = 1  
out_ready = 0 --> Backpressure handled correctly
                  No data overwrite
                  Registers retain state

# Ready Signal Logic Validation:
Waveform validates derived logic:
in_ready = (~valid_reg) || out_ready
# Design & Analysis Notes:
#1 ![Design and Analysis Notes_page-0001](https://github.com/user-attachments/assets/0d76c5d8-2906-49e7-9ce4-9406dd89a15f)
#2 ![Design and Analysis Notes_page-0002](https://github.com/user-attachments/assets/577c4088-6f5a-4d78-a94d-042b7488b3f5)
#3 ![Design and Analysis Notes_page-0003](https://github.com/user-attachments/assets/1028bbfb-d6bc-4501-81bc-36beb9f1ca28)
#4 ![Design and Analysis Notes_page-0004](https://github.com/user-attachments/assets/220ecd7f-c794-4258-83e9-d4e6457a668f)
#5 ![Design and Analysis Notes_page-0005](https://github.com/user-attachments/assets/eb98616f-2dcf-4794-84a3-ba45e7909723)
#6 ![Design and Analysis Notes_page-0006](https://github.com/user-attachments/assets/a988e352-e791-4e96-b1d0-8aa18581571e)
#7 ![Design and Analysis Notes_page-0007](https://github.com/user-attachments/assets/2e16ad65-c388-4413-ac49-4cd384c8521f)
#8 ![Design and Analysis Notes_page-0008](https://github.com/user-attachments/assets/2d50066b-7075-4b6e-954d-9b8d439302bf)
#9![Design and Analysis Notes_page-0009](https://github.com/user-attachments/assets/4d140c4f-94bb-4ec0-90bc-5612e29efbe9)
#10 ![10](https://github.com/user-attachments/assets/066d3422-beb6-493d-834c-a907aac4e967)
#11 ![11](https://github.com/user-attachments/assets/258d6e13-8261-4056-a5fe-665866a0ea9a)
#12 ![12](https://github.com/user-attachments/assets/5a1ff688-5b1c-4967-b9cb-17de3fa1d975)













