and r0, r1, r0, lsl #11 
sub r1, r2, r0 
bic r2, r0, r1 
mov r0, r2 
mvn r3, r0 
