
Watch_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e94  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08007024  08007024  00008024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007240  08007240  00009070  2**0
                  CONTENTS
  4 .ARM          00000008  08007240  08007240  00008240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007248  08007248  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007248  08007248  00008248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800724c  0800724c  0000824c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08007250  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009070  2**0
                  CONTENTS
 10 .bss          000002bc  20000070  20000070  00009070  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000032c  2000032c  00009070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a218  00000000  00000000  000090a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b19  00000000  00000000  000132b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ad8  00000000  00000000  00014dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000860  00000000  00000000  000158b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021062  00000000  00000000  00016110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d557  00000000  00000000  00037172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c98be  00000000  00000000  000446c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010df87  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003180  00000000  00000000  0010dfcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  0011114c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800700c 	.word	0x0800700c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800700c 	.word	0x0800700c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b08a      	sub	sp, #40	@ 0x28
 8000564:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	613b      	str	r3, [r7, #16]
 800056a:	4b6b      	ldr	r3, [pc, #428]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	4a6a      	ldr	r2, [pc, #424]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000570:	f043 0301 	orr.w	r3, r3, #1
 8000574:	6313      	str	r3, [r2, #48]	@ 0x30
 8000576:	4b68      	ldr	r3, [pc, #416]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	f003 0301 	and.w	r3, r3, #1
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	4b64      	ldr	r3, [pc, #400]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058a:	4a63      	ldr	r2, [pc, #396]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 800058c:	f043 0304 	orr.w	r3, r3, #4
 8000590:	6313      	str	r3, [r2, #48]	@ 0x30
 8000592:	4b61      	ldr	r3, [pc, #388]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	4b5d      	ldr	r3, [pc, #372]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a6:	4a5c      	ldr	r2, [pc, #368]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	f043 0308 	orr.w	r3, r3, #8
 80005ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ae:	4b5a      	ldr	r3, [pc, #360]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b2:	f003 0308 	and.w	r3, r3, #8
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	4b56      	ldr	r3, [pc, #344]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c2:	4a55      	ldr	r2, [pc, #340]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	f043 0310 	orr.w	r3, r3, #16
 80005c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ca:	4b53      	ldr	r3, [pc, #332]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ce:	f003 0310 	and.w	r3, r3, #16
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80005da:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005dc:	2301      	movs	r3, #1
 80005de:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e4:	2300      	movs	r3, #0
 80005e6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005e8:	f107 0314 	add.w	r3, r7, #20
 80005ec:	4619      	mov	r1, r3
 80005ee:	484b      	ldr	r0, [pc, #300]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 80005f0:	f004 f968 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 80005f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005f8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	4619      	mov	r1, r3
 8000600:	4847      	ldr	r0, [pc, #284]	@ (8000720 <_7SEG_GPIO_Init+0x1c0>)
 8000602:	f004 f95f 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 8000606:	2340      	movs	r3, #64	@ 0x40
 8000608:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	4619      	mov	r1, r3
 8000610:	4842      	ldr	r0, [pc, #264]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000612:	f004 f957 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 8000616:	2320      	movs	r3, #32
 8000618:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800061a:	f107 0314 	add.w	r3, r7, #20
 800061e:	4619      	mov	r1, r3
 8000620:	483e      	ldr	r0, [pc, #248]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000622:	f004 f94f 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8000626:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800062a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	483c      	ldr	r0, [pc, #240]	@ (8000724 <_7SEG_GPIO_Init+0x1c4>)
 8000634:	f004 f946 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8000638:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800063c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	4619      	mov	r1, r3
 8000644:	4837      	ldr	r0, [pc, #220]	@ (8000724 <_7SEG_GPIO_Init+0x1c4>)
 8000646:	f004 f93d 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800064a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800064e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	4619      	mov	r1, r3
 8000656:	4831      	ldr	r0, [pc, #196]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000658:	f004 f934 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 800065c:	2380      	movs	r3, #128	@ 0x80
 800065e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	482d      	ldr	r0, [pc, #180]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000668:	f004 f92c 	bl	80048c4 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 800066c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000670:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	4619      	mov	r1, r3
 8000678:	482b      	ldr	r0, [pc, #172]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800067a:	f004 f923 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800067e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000682:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	4619      	mov	r1, r3
 800068a:	4827      	ldr	r0, [pc, #156]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800068c:	f004 f91a 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8000690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000694:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	4619      	mov	r1, r3
 800069c:	4822      	ldr	r0, [pc, #136]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800069e:	f004 f911 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006a6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	481e      	ldr	r0, [pc, #120]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006b0:	f004 f908 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006b8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	4619      	mov	r1, r3
 80006c0:	4819      	ldr	r0, [pc, #100]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006c2:	f004 f8ff 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006ca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	4619      	mov	r1, r3
 80006d2:	4815      	ldr	r0, [pc, #84]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006d4:	f004 f8f6 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006dc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	4619      	mov	r1, r3
 80006e4:	4810      	ldr	r0, [pc, #64]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006e6:	f004 f8ed 	bl	80048c4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006ee:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	4619      	mov	r1, r3
 80006f6:	480c      	ldr	r0, [pc, #48]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006f8:	f004 f8e4 	bl	80048c4 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 80006fc:	2201      	movs	r2, #1
 80006fe:	2100      	movs	r1, #0
 8000700:	2000      	movs	r0, #0
 8000702:	f000 f813 	bl	800072c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 8000706:	2201      	movs	r2, #1
 8000708:	2100      	movs	r1, #0
 800070a:	2001      	movs	r0, #1
 800070c:	f000 f80e 	bl	800072c <_7SEG_SetNumber>
}
 8000710:	bf00      	nop
 8000712:	3728      	adds	r7, #40	@ 0x28
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800
 800071c:	40020c00 	.word	0x40020c00
 8000720:	40020000 	.word	0x40020000
 8000724:	40020800 	.word	0x40020800
 8000728:	40021000 	.word	0x40021000

0800072c <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2b00      	cmp	r3, #0
 800073c:	f040 81dc 	bne.w	8000af8 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000740:	68b9      	ldr	r1, [r7, #8]
 8000742:	4bcb      	ldr	r3, [pc, #812]	@ (8000a70 <_7SEG_SetNumber+0x344>)
 8000744:	fb83 2301 	smull	r2, r3, r3, r1
 8000748:	109a      	asrs	r2, r3, #2
 800074a:	17cb      	asrs	r3, r1, #31
 800074c:	1ad2      	subs	r2, r2, r3
 800074e:	4613      	mov	r3, r2
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4413      	add	r3, r2
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	1aca      	subs	r2, r1, r3
 8000758:	2a09      	cmp	r2, #9
 800075a:	f200 81ba 	bhi.w	8000ad2 <_7SEG_SetNumber+0x3a6>
 800075e:	a301      	add	r3, pc, #4	@ (adr r3, 8000764 <_7SEG_SetNumber+0x38>)
 8000760:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000764:	0800078d 	.word	0x0800078d
 8000768:	080007df 	.word	0x080007df
 800076c:	08000831 	.word	0x08000831
 8000770:	08000883 	.word	0x08000883
 8000774:	080008d5 	.word	0x080008d5
 8000778:	08000927 	.word	0x08000927
 800077c:	08000979 	.word	0x08000979
 8000780:	080009cb 	.word	0x080009cb
 8000784:	08000a1d 	.word	0x08000a1d
 8000788:	08000a81 	.word	0x08000a81
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000792:	48b8      	ldr	r0, [pc, #736]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000794:	f004 fa4a 	bl	8004c2c <HAL_GPIO_WritePin>
 8000798:	2200      	movs	r2, #0
 800079a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800079e:	48b6      	ldr	r0, [pc, #728]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80007a0:	f004 fa44 	bl	8004c2c <HAL_GPIO_WritePin>
 80007a4:	2200      	movs	r2, #0
 80007a6:	2140      	movs	r1, #64	@ 0x40
 80007a8:	48b2      	ldr	r0, [pc, #712]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007aa:	f004 fa3f 	bl	8004c2c <HAL_GPIO_WritePin>
 80007ae:	2200      	movs	r2, #0
 80007b0:	2120      	movs	r1, #32
 80007b2:	48b0      	ldr	r0, [pc, #704]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007b4:	f004 fa3a 	bl	8004c2c <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007be:	48af      	ldr	r0, [pc, #700]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80007c0:	f004 fa34 	bl	8004c2c <HAL_GPIO_WritePin>
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007ca:	48ac      	ldr	r0, [pc, #688]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80007cc:	f004 fa2e 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007d0:	2201      	movs	r2, #1
 80007d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007d6:	48a7      	ldr	r0, [pc, #668]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007d8:	f004 fa28 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 80007dc:	e179      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007de:	2200      	movs	r2, #0
 80007e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007e4:	48a4      	ldr	r0, [pc, #656]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80007e6:	f004 fa21 	bl	8004c2c <HAL_GPIO_WritePin>
 80007ea:	2200      	movs	r2, #0
 80007ec:	2140      	movs	r1, #64	@ 0x40
 80007ee:	48a1      	ldr	r0, [pc, #644]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007f0:	f004 fa1c 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007fa:	489e      	ldr	r0, [pc, #632]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007fc:	f004 fa16 	bl	8004c2c <HAL_GPIO_WritePin>
 8000800:	2201      	movs	r2, #1
 8000802:	2120      	movs	r1, #32
 8000804:	489b      	ldr	r0, [pc, #620]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000806:	f004 fa11 	bl	8004c2c <HAL_GPIO_WritePin>
 800080a:	2201      	movs	r2, #1
 800080c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000810:	489a      	ldr	r0, [pc, #616]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000812:	f004 fa0b 	bl	8004c2c <HAL_GPIO_WritePin>
 8000816:	2201      	movs	r2, #1
 8000818:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800081c:	4897      	ldr	r0, [pc, #604]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800081e:	f004 fa05 	bl	8004c2c <HAL_GPIO_WritePin>
 8000822:	2201      	movs	r2, #1
 8000824:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000828:	4892      	ldr	r0, [pc, #584]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800082a:	f004 f9ff 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 800082e:	e150      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000830:	2200      	movs	r2, #0
 8000832:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000836:	488f      	ldr	r0, [pc, #572]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000838:	f004 f9f8 	bl	8004c2c <HAL_GPIO_WritePin>
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000842:	488d      	ldr	r0, [pc, #564]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000844:	f004 f9f2 	bl	8004c2c <HAL_GPIO_WritePin>
 8000848:	2200      	movs	r2, #0
 800084a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800084e:	4889      	ldr	r0, [pc, #548]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000850:	f004 f9ec 	bl	8004c2c <HAL_GPIO_WritePin>
 8000854:	2200      	movs	r2, #0
 8000856:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800085a:	4888      	ldr	r0, [pc, #544]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800085c:	f004 f9e6 	bl	8004c2c <HAL_GPIO_WritePin>
 8000860:	2200      	movs	r2, #0
 8000862:	2120      	movs	r1, #32
 8000864:	4883      	ldr	r0, [pc, #524]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000866:	f004 f9e1 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800086a:	2201      	movs	r2, #1
 800086c:	2140      	movs	r1, #64	@ 0x40
 800086e:	4881      	ldr	r0, [pc, #516]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000870:	f004 f9dc 	bl	8004c2c <HAL_GPIO_WritePin>
 8000874:	2201      	movs	r2, #1
 8000876:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800087a:	4880      	ldr	r0, [pc, #512]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800087c:	f004 f9d6 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000880:	e127      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000882:	2200      	movs	r2, #0
 8000884:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000888:	487a      	ldr	r0, [pc, #488]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800088a:	f004 f9cf 	bl	8004c2c <HAL_GPIO_WritePin>
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000894:	4878      	ldr	r0, [pc, #480]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000896:	f004 f9c9 	bl	8004c2c <HAL_GPIO_WritePin>
 800089a:	2200      	movs	r2, #0
 800089c:	2140      	movs	r1, #64	@ 0x40
 800089e:	4875      	ldr	r0, [pc, #468]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008a0:	f004 f9c4 	bl	8004c2c <HAL_GPIO_WritePin>
 80008a4:	2200      	movs	r2, #0
 80008a6:	2120      	movs	r1, #32
 80008a8:	4872      	ldr	r0, [pc, #456]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008aa:	f004 f9bf 	bl	8004c2c <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008b4:	486f      	ldr	r0, [pc, #444]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008b6:	f004 f9b9 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ba:	2201      	movs	r2, #1
 80008bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008c0:	486e      	ldr	r0, [pc, #440]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008c2:	f004 f9b3 	bl	8004c2c <HAL_GPIO_WritePin>
 80008c6:	2201      	movs	r2, #1
 80008c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008cc:	486b      	ldr	r0, [pc, #428]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008ce:	f004 f9ad 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 80008d2:	e0fe      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008da:	4868      	ldr	r0, [pc, #416]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008dc:	f004 f9a6 	bl	8004c2c <HAL_GPIO_WritePin>
 80008e0:	2200      	movs	r2, #0
 80008e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008e6:	4863      	ldr	r0, [pc, #396]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008e8:	f004 f9a0 	bl	8004c2c <HAL_GPIO_WritePin>
 80008ec:	2200      	movs	r2, #0
 80008ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008f2:	4861      	ldr	r0, [pc, #388]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80008f4:	f004 f99a 	bl	8004c2c <HAL_GPIO_WritePin>
 80008f8:	2200      	movs	r2, #0
 80008fa:	2140      	movs	r1, #64	@ 0x40
 80008fc:	485d      	ldr	r0, [pc, #372]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008fe:	f004 f995 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000902:	2201      	movs	r2, #1
 8000904:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000908:	485a      	ldr	r0, [pc, #360]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800090a:	f004 f98f 	bl	8004c2c <HAL_GPIO_WritePin>
 800090e:	2201      	movs	r2, #1
 8000910:	2120      	movs	r1, #32
 8000912:	4858      	ldr	r0, [pc, #352]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000914:	f004 f98a 	bl	8004c2c <HAL_GPIO_WritePin>
 8000918:	2201      	movs	r2, #1
 800091a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800091e:	4857      	ldr	r0, [pc, #348]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000920:	f004 f984 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000924:	e0d5      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800092c:	4851      	ldr	r0, [pc, #324]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800092e:	f004 f97d 	bl	8004c2c <HAL_GPIO_WritePin>
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000938:	4850      	ldr	r0, [pc, #320]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800093a:	f004 f977 	bl	8004c2c <HAL_GPIO_WritePin>
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000944:	484b      	ldr	r0, [pc, #300]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000946:	f004 f971 	bl	8004c2c <HAL_GPIO_WritePin>
 800094a:	2200      	movs	r2, #0
 800094c:	2140      	movs	r1, #64	@ 0x40
 800094e:	4849      	ldr	r0, [pc, #292]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000950:	f004 f96c 	bl	8004c2c <HAL_GPIO_WritePin>
 8000954:	2200      	movs	r2, #0
 8000956:	2120      	movs	r1, #32
 8000958:	4846      	ldr	r0, [pc, #280]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800095a:	f004 f967 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 800095e:	2201      	movs	r2, #1
 8000960:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000964:	4844      	ldr	r0, [pc, #272]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000966:	f004 f961 	bl	8004c2c <HAL_GPIO_WritePin>
 800096a:	2201      	movs	r2, #1
 800096c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000970:	4842      	ldr	r0, [pc, #264]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000972:	f004 f95b 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000976:	e0ac      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000978:	2200      	movs	r2, #0
 800097a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800097e:	483d      	ldr	r0, [pc, #244]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000980:	f004 f954 	bl	8004c2c <HAL_GPIO_WritePin>
 8000984:	2200      	movs	r2, #0
 8000986:	2140      	movs	r1, #64	@ 0x40
 8000988:	483a      	ldr	r0, [pc, #232]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800098a:	f004 f94f 	bl	8004c2c <HAL_GPIO_WritePin>
 800098e:	2200      	movs	r2, #0
 8000990:	2120      	movs	r1, #32
 8000992:	4838      	ldr	r0, [pc, #224]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000994:	f004 f94a 	bl	8004c2c <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099e:	4837      	ldr	r0, [pc, #220]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009a0:	f004 f944 	bl	8004c2c <HAL_GPIO_WritePin>
 80009a4:	2200      	movs	r2, #0
 80009a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009aa:	4834      	ldr	r0, [pc, #208]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009ac:	f004 f93e 	bl	8004c2c <HAL_GPIO_WritePin>
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009b6:	482f      	ldr	r0, [pc, #188]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009b8:	f004 f938 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009bc:	2201      	movs	r2, #1
 80009be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009c2:	482d      	ldr	r0, [pc, #180]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80009c4:	f004 f932 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 80009c8:	e083      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009ca:	2200      	movs	r2, #0
 80009cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d0:	482a      	ldr	r0, [pc, #168]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009d2:	f004 f92b 	bl	8004c2c <HAL_GPIO_WritePin>
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009dc:	4825      	ldr	r0, [pc, #148]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009de:	f004 f925 	bl	8004c2c <HAL_GPIO_WritePin>
 80009e2:	2200      	movs	r2, #0
 80009e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009e8:	4823      	ldr	r0, [pc, #140]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80009ea:	f004 f91f 	bl	8004c2c <HAL_GPIO_WritePin>
 80009ee:	2200      	movs	r2, #0
 80009f0:	2140      	movs	r1, #64	@ 0x40
 80009f2:	4820      	ldr	r0, [pc, #128]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009f4:	f004 f91a 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 80009f8:	2201      	movs	r2, #1
 80009fa:	2120      	movs	r1, #32
 80009fc:	481d      	ldr	r0, [pc, #116]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009fe:	f004 f915 	bl	8004c2c <HAL_GPIO_WritePin>
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	481c      	ldr	r0, [pc, #112]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a0a:	f004 f90f 	bl	8004c2c <HAL_GPIO_WritePin>
 8000a0e:	2201      	movs	r2, #1
 8000a10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a14:	4817      	ldr	r0, [pc, #92]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a16:	f004 f909 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000a1a:	e05a      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a22:	4814      	ldr	r0, [pc, #80]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a24:	f004 f902 	bl	8004c2c <HAL_GPIO_WritePin>
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a2e:	4812      	ldr	r0, [pc, #72]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000a30:	f004 f8fc 	bl	8004c2c <HAL_GPIO_WritePin>
 8000a34:	2200      	movs	r2, #0
 8000a36:	2140      	movs	r1, #64	@ 0x40
 8000a38:	480e      	ldr	r0, [pc, #56]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a3a:	f004 f8f7 	bl	8004c2c <HAL_GPIO_WritePin>
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2120      	movs	r1, #32
 8000a42:	480c      	ldr	r0, [pc, #48]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a44:	f004 f8f2 	bl	8004c2c <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a4e:	480b      	ldr	r0, [pc, #44]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a50:	f004 f8ec 	bl	8004c2c <HAL_GPIO_WritePin>
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a5a:	4808      	ldr	r0, [pc, #32]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a5c:	f004 f8e6 	bl	8004c2c <HAL_GPIO_WritePin>
 8000a60:	2200      	movs	r2, #0
 8000a62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a66:	4803      	ldr	r0, [pc, #12]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a68:	f004 f8e0 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000a6c:	e031      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
 8000a6e:	bf00      	nop
 8000a70:	66666667 	.word	0x66666667
 8000a74:	40020c00 	.word	0x40020c00
 8000a78:	40020000 	.word	0x40020000
 8000a7c:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a86:	48c8      	ldr	r0, [pc, #800]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000a88:	f004 f8d0 	bl	8004c2c <HAL_GPIO_WritePin>
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a92:	48c6      	ldr	r0, [pc, #792]	@ (8000dac <_7SEG_SetNumber+0x680>)
 8000a94:	f004 f8ca 	bl	8004c2c <HAL_GPIO_WritePin>
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2140      	movs	r1, #64	@ 0x40
 8000a9c:	48c2      	ldr	r0, [pc, #776]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000a9e:	f004 f8c5 	bl	8004c2c <HAL_GPIO_WritePin>
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2120      	movs	r1, #32
 8000aa6:	48c0      	ldr	r0, [pc, #768]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000aa8:	f004 f8c0 	bl	8004c2c <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ab2:	48bf      	ldr	r0, [pc, #764]	@ (8000db0 <_7SEG_SetNumber+0x684>)
 8000ab4:	f004 f8ba 	bl	8004c2c <HAL_GPIO_WritePin>
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000abe:	48ba      	ldr	r0, [pc, #744]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000ac0:	f004 f8b4 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aca:	48b9      	ldr	r0, [pc, #740]	@ (8000db0 <_7SEG_SetNumber+0x684>)
 8000acc:	f004 f8ae 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000ad0:	bf00      	nop
		}

		if(dp == ON)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d105      	bne.n	8000ae4 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2180      	movs	r1, #128	@ 0x80
 8000adc:	48b2      	ldr	r0, [pc, #712]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000ade:	f004 f8a5 	bl	8004c2c <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000ae2:	e1ff      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f040 81fc 	bne.w	8000ee4 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000aec:	2201      	movs	r2, #1
 8000aee:	2180      	movs	r1, #128	@ 0x80
 8000af0:	48ad      	ldr	r0, [pc, #692]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000af2:	f004 f89b 	bl	8004c2c <HAL_GPIO_WritePin>
}
 8000af6:	e1f5      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	f040 81f2 	bne.w	8000ee4 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b00:	68b9      	ldr	r1, [r7, #8]
 8000b02:	4bac      	ldr	r3, [pc, #688]	@ (8000db4 <_7SEG_SetNumber+0x688>)
 8000b04:	fb83 2301 	smull	r2, r3, r3, r1
 8000b08:	109a      	asrs	r2, r3, #2
 8000b0a:	17cb      	asrs	r3, r1, #31
 8000b0c:	1ad2      	subs	r2, r2, r3
 8000b0e:	4613      	mov	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	1aca      	subs	r2, r1, r3
 8000b18:	2a09      	cmp	r2, #9
 8000b1a:	f200 81d0 	bhi.w	8000ebe <_7SEG_SetNumber+0x792>
 8000b1e:	a301      	add	r3, pc, #4	@ (adr r3, 8000b24 <_7SEG_SetNumber+0x3f8>)
 8000b20:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b24:	08000b4d 	.word	0x08000b4d
 8000b28:	08000ba3 	.word	0x08000ba3
 8000b2c:	08000bf9 	.word	0x08000bf9
 8000b30:	08000c4f 	.word	0x08000c4f
 8000b34:	08000ca5 	.word	0x08000ca5
 8000b38:	08000cfb 	.word	0x08000cfb
 8000b3c:	08000d51 	.word	0x08000d51
 8000b40:	08000dbd 	.word	0x08000dbd
 8000b44:	08000e13 	.word	0x08000e13
 8000b48:	08000e69 	.word	0x08000e69
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b52:	4899      	ldr	r0, [pc, #612]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b54:	f004 f86a 	bl	8004c2c <HAL_GPIO_WritePin>
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b5e:	4896      	ldr	r0, [pc, #600]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b60:	f004 f864 	bl	8004c2c <HAL_GPIO_WritePin>
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b6a:	4893      	ldr	r0, [pc, #588]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b6c:	f004 f85e 	bl	8004c2c <HAL_GPIO_WritePin>
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b76:	4890      	ldr	r0, [pc, #576]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b78:	f004 f858 	bl	8004c2c <HAL_GPIO_WritePin>
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b82:	488d      	ldr	r0, [pc, #564]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b84:	f004 f852 	bl	8004c2c <HAL_GPIO_WritePin>
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b8e:	488a      	ldr	r0, [pc, #552]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b90:	f004 f84c 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000b94:	2201      	movs	r2, #1
 8000b96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b9a:	4887      	ldr	r0, [pc, #540]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b9c:	f004 f846 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000ba0:	e18d      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ba8:	4883      	ldr	r0, [pc, #524]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000baa:	f004 f83f 	bl	8004c2c <HAL_GPIO_WritePin>
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bb4:	4880      	ldr	r0, [pc, #512]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bb6:	f004 f839 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bba:	2201      	movs	r2, #1
 8000bbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bc0:	487d      	ldr	r0, [pc, #500]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bc2:	f004 f833 	bl	8004c2c <HAL_GPIO_WritePin>
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bcc:	487a      	ldr	r0, [pc, #488]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bce:	f004 f82d 	bl	8004c2c <HAL_GPIO_WritePin>
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000bd8:	4877      	ldr	r0, [pc, #476]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bda:	f004 f827 	bl	8004c2c <HAL_GPIO_WritePin>
 8000bde:	2201      	movs	r2, #1
 8000be0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000be4:	4874      	ldr	r0, [pc, #464]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000be6:	f004 f821 	bl	8004c2c <HAL_GPIO_WritePin>
 8000bea:	2201      	movs	r2, #1
 8000bec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bf0:	4871      	ldr	r0, [pc, #452]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bf2:	f004 f81b 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000bf6:	e162      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bfe:	486e      	ldr	r0, [pc, #440]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c00:	f004 f814 	bl	8004c2c <HAL_GPIO_WritePin>
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c0a:	486b      	ldr	r0, [pc, #428]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c0c:	f004 f80e 	bl	8004c2c <HAL_GPIO_WritePin>
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c16:	4868      	ldr	r0, [pc, #416]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c18:	f004 f808 	bl	8004c2c <HAL_GPIO_WritePin>
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c22:	4865      	ldr	r0, [pc, #404]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c24:	f004 f802 	bl	8004c2c <HAL_GPIO_WritePin>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c2e:	4862      	ldr	r0, [pc, #392]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c30:	f003 fffc 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c34:	2201      	movs	r2, #1
 8000c36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c3a:	485f      	ldr	r0, [pc, #380]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c3c:	f003 fff6 	bl	8004c2c <HAL_GPIO_WritePin>
 8000c40:	2201      	movs	r2, #1
 8000c42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c46:	485c      	ldr	r0, [pc, #368]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c48:	f003 fff0 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000c4c:	e137      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c4e:	2200      	movs	r2, #0
 8000c50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c54:	4858      	ldr	r0, [pc, #352]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c56:	f003 ffe9 	bl	8004c2c <HAL_GPIO_WritePin>
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c60:	4855      	ldr	r0, [pc, #340]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c62:	f003 ffe3 	bl	8004c2c <HAL_GPIO_WritePin>
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c6c:	4852      	ldr	r0, [pc, #328]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c6e:	f003 ffdd 	bl	8004c2c <HAL_GPIO_WritePin>
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c78:	484f      	ldr	r0, [pc, #316]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c7a:	f003 ffd7 	bl	8004c2c <HAL_GPIO_WritePin>
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c84:	484c      	ldr	r0, [pc, #304]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c86:	f003 ffd1 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c90:	4849      	ldr	r0, [pc, #292]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c92:	f003 ffcb 	bl	8004c2c <HAL_GPIO_WritePin>
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c9c:	4846      	ldr	r0, [pc, #280]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c9e:	f003 ffc5 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000ca2:	e10c      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000caa:	4843      	ldr	r0, [pc, #268]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cac:	f003 ffbe 	bl	8004c2c <HAL_GPIO_WritePin>
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cb6:	4840      	ldr	r0, [pc, #256]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cb8:	f003 ffb8 	bl	8004c2c <HAL_GPIO_WritePin>
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cc2:	483d      	ldr	r0, [pc, #244]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cc4:	f003 ffb2 	bl	8004c2c <HAL_GPIO_WritePin>
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cce:	483a      	ldr	r0, [pc, #232]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cd0:	f003 ffac 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cda:	4837      	ldr	r0, [pc, #220]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cdc:	f003 ffa6 	bl	8004c2c <HAL_GPIO_WritePin>
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce6:	4834      	ldr	r0, [pc, #208]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000ce8:	f003 ffa0 	bl	8004c2c <HAL_GPIO_WritePin>
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cf2:	4831      	ldr	r0, [pc, #196]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cf4:	f003 ff9a 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000cf8:	e0e1      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d00:	482d      	ldr	r0, [pc, #180]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d02:	f003 ff93 	bl	8004c2c <HAL_GPIO_WritePin>
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d0c:	482a      	ldr	r0, [pc, #168]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d0e:	f003 ff8d 	bl	8004c2c <HAL_GPIO_WritePin>
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d18:	4827      	ldr	r0, [pc, #156]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d1a:	f003 ff87 	bl	8004c2c <HAL_GPIO_WritePin>
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d24:	4824      	ldr	r0, [pc, #144]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d26:	f003 ff81 	bl	8004c2c <HAL_GPIO_WritePin>
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d30:	4821      	ldr	r0, [pc, #132]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d32:	f003 ff7b 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d36:	2201      	movs	r2, #1
 8000d38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d3c:	481e      	ldr	r0, [pc, #120]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d3e:	f003 ff75 	bl	8004c2c <HAL_GPIO_WritePin>
 8000d42:	2201      	movs	r2, #1
 8000d44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d48:	481b      	ldr	r0, [pc, #108]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d4a:	f003 ff6f 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000d4e:	e0b6      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d50:	2200      	movs	r2, #0
 8000d52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d56:	4818      	ldr	r0, [pc, #96]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d58:	f003 ff68 	bl	8004c2c <HAL_GPIO_WritePin>
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d62:	4815      	ldr	r0, [pc, #84]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d64:	f003 ff62 	bl	8004c2c <HAL_GPIO_WritePin>
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d6e:	4812      	ldr	r0, [pc, #72]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d70:	f003 ff5c 	bl	8004c2c <HAL_GPIO_WritePin>
 8000d74:	2200      	movs	r2, #0
 8000d76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d7a:	480f      	ldr	r0, [pc, #60]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d7c:	f003 ff56 	bl	8004c2c <HAL_GPIO_WritePin>
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d86:	480c      	ldr	r0, [pc, #48]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d88:	f003 ff50 	bl	8004c2c <HAL_GPIO_WritePin>
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d92:	4809      	ldr	r0, [pc, #36]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d94:	f003 ff4a 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d9e:	4806      	ldr	r0, [pc, #24]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000da0:	f003 ff44 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000da4:	e08b      	b.n	8000ebe <_7SEG_SetNumber+0x792>
 8000da6:	bf00      	nop
 8000da8:	40020c00 	.word	0x40020c00
 8000dac:	40020000 	.word	0x40020000
 8000db0:	40020800 	.word	0x40020800
 8000db4:	66666667 	.word	0x66666667
 8000db8:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dc2:	484a      	ldr	r0, [pc, #296]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000dc4:	f003 ff32 	bl	8004c2c <HAL_GPIO_WritePin>
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dce:	4847      	ldr	r0, [pc, #284]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000dd0:	f003 ff2c 	bl	8004c2c <HAL_GPIO_WritePin>
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dda:	4844      	ldr	r0, [pc, #272]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ddc:	f003 ff26 	bl	8004c2c <HAL_GPIO_WritePin>
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000de6:	4841      	ldr	r0, [pc, #260]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000de8:	f003 ff20 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000dec:	2201      	movs	r2, #1
 8000dee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000df2:	483e      	ldr	r0, [pc, #248]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000df4:	f003 ff1a 	bl	8004c2c <HAL_GPIO_WritePin>
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dfe:	483b      	ldr	r0, [pc, #236]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e00:	f003 ff14 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e04:	2201      	movs	r2, #1
 8000e06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e0a:	4838      	ldr	r0, [pc, #224]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e0c:	f003 ff0e 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000e10:	e055      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e18:	4834      	ldr	r0, [pc, #208]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e1a:	f003 ff07 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e24:	4831      	ldr	r0, [pc, #196]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e26:	f003 ff01 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e30:	482e      	ldr	r0, [pc, #184]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e32:	f003 fefb 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e3c:	482b      	ldr	r0, [pc, #172]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e3e:	f003 fef5 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e42:	2200      	movs	r2, #0
 8000e44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e48:	4828      	ldr	r0, [pc, #160]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e4a:	f003 feef 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e54:	4825      	ldr	r0, [pc, #148]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e56:	f003 fee9 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e60:	4822      	ldr	r0, [pc, #136]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e62:	f003 fee3 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000e66:	e02a      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e6e:	481f      	ldr	r0, [pc, #124]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e70:	f003 fedc 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e7a:	481c      	ldr	r0, [pc, #112]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e7c:	f003 fed6 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e86:	4819      	ldr	r0, [pc, #100]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e88:	f003 fed0 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e92:	4816      	ldr	r0, [pc, #88]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e94:	f003 feca 	bl	8004c2c <HAL_GPIO_WritePin>
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e9e:	4813      	ldr	r0, [pc, #76]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ea0:	f003 fec4 	bl	8004c2c <HAL_GPIO_WritePin>
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eaa:	4810      	ldr	r0, [pc, #64]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000eac:	f003 febe 	bl	8004c2c <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eb6:	480d      	ldr	r0, [pc, #52]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000eb8:	f003 feb8 	bl	8004c2c <HAL_GPIO_WritePin>
				break;
 8000ebc:	bf00      	nop
		if(dp == ON)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d106      	bne.n	8000ed2 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eca:	4808      	ldr	r0, [pc, #32]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f003 feae 	bl	8004c2c <HAL_GPIO_WritePin>
}
 8000ed0:	e008      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d105      	bne.n	8000ee4 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ede:	4803      	ldr	r0, [pc, #12]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f003 fea4 	bl	8004c2c <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40021000 	.word	0x40021000

08000ef0 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a22      	ldr	r2, [pc, #136]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000f00:	f043 0310 	orr.w	r3, r3, #16
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b20      	ldr	r3, [pc, #128]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0310 	and.w	r3, r3, #16
 8000f0e:	603b      	str	r3, [r7, #0]
 8000f10:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f12:	2301      	movs	r3, #1
 8000f14:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f16:	2301      	movs	r3, #1
 8000f18:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	4619      	mov	r1, r3
 8000f26:	4819      	ldr	r0, [pc, #100]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f28:	f003 fccc 	bl	80048c4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	4619      	mov	r1, r3
 8000f34:	4815      	ldr	r0, [pc, #84]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f36:	f003 fcc5 	bl	80048c4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	4619      	mov	r1, r3
 8000f42:	4812      	ldr	r0, [pc, #72]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f44:	f003 fcbe 	bl	80048c4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000f48:	2310      	movs	r3, #16
 8000f4a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	4619      	mov	r1, r3
 8000f50:	480e      	ldr	r0, [pc, #56]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f52:	f003 fcb7 	bl	80048c4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f56:	2320      	movs	r3, #32
 8000f58:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	480b      	ldr	r0, [pc, #44]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f60:	f003 fcb0 	bl	80048c4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f64:	2340      	movs	r3, #64	@ 0x40
 8000f66:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4807      	ldr	r0, [pc, #28]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f6e:	f003 fca9 	bl	80048c4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f72:	2380      	movs	r3, #128	@ 0x80
 8000f74:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4804      	ldr	r0, [pc, #16]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f7c:	f003 fca2 	bl	80048c4 <HAL_GPIO_Init>
}
 8000f80:	bf00      	nop
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40021000 	.word	0x40021000

08000f90 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	da04      	bge.n	8000fac <CLCD_Write_Instruction+0x1c>
 8000fa2:	4b5f      	ldr	r3, [pc, #380]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000faa:	e003      	b.n	8000fb4 <CLCD_Write_Instruction+0x24>
 8000fac:	4b5c      	ldr	r3, [pc, #368]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000fb4:	4a5a      	ldr	r2, [pc, #360]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fb6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d004      	beq.n	8000fcc <CLCD_Write_Instruction+0x3c>
 8000fc2:	4b57      	ldr	r3, [pc, #348]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fca:	e003      	b.n	8000fd4 <CLCD_Write_Instruction+0x44>
 8000fcc:	4b54      	ldr	r3, [pc, #336]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000fd4:	4a52      	ldr	r2, [pc, #328]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fd6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	f003 0320 	and.w	r3, r3, #32
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d004      	beq.n	8000fec <CLCD_Write_Instruction+0x5c>
 8000fe2:	4b4f      	ldr	r3, [pc, #316]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	f043 0320 	orr.w	r3, r3, #32
 8000fea:	e003      	b.n	8000ff4 <CLCD_Write_Instruction+0x64>
 8000fec:	4b4c      	ldr	r3, [pc, #304]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fee:	695b      	ldr	r3, [r3, #20]
 8000ff0:	f023 0320 	bic.w	r3, r3, #32
 8000ff4:	4a4a      	ldr	r2, [pc, #296]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000ff6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	f003 0310 	and.w	r3, r3, #16
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d004      	beq.n	800100c <CLCD_Write_Instruction+0x7c>
 8001002:	4b47      	ldr	r3, [pc, #284]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001004:	695b      	ldr	r3, [r3, #20]
 8001006:	f043 0310 	orr.w	r3, r3, #16
 800100a:	e003      	b.n	8001014 <CLCD_Write_Instruction+0x84>
 800100c:	4b44      	ldr	r3, [pc, #272]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	f023 0310 	bic.w	r3, r3, #16
 8001014:	4a42      	ldr	r2, [pc, #264]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001016:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001018:	4b41      	ldr	r3, [pc, #260]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	4a40      	ldr	r2, [pc, #256]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800101e:	f023 0301 	bic.w	r3, r3, #1
 8001022:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001024:	4b3e      	ldr	r3, [pc, #248]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001026:	695b      	ldr	r3, [r3, #20]
 8001028:	4a3d      	ldr	r2, [pc, #244]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800102a:	f023 0302 	bic.w	r3, r3, #2
 800102e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001030:	4b3b      	ldr	r3, [pc, #236]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	4a3a      	ldr	r2, [pc, #232]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001036:	f023 0304 	bic.w	r3, r3, #4
 800103a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800103c:	4b38      	ldr	r3, [pc, #224]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	4a37      	ldr	r2, [pc, #220]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001042:	f043 0304 	orr.w	r3, r3, #4
 8001046:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001048:	4b35      	ldr	r3, [pc, #212]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	4a34      	ldr	r2, [pc, #208]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800104e:	f023 0304 	bic.w	r3, r3, #4
 8001052:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 0308 	and.w	r3, r3, #8
 800105a:	2b00      	cmp	r3, #0
 800105c:	d004      	beq.n	8001068 <CLCD_Write_Instruction+0xd8>
 800105e:	4b30      	ldr	r3, [pc, #192]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001066:	e003      	b.n	8001070 <CLCD_Write_Instruction+0xe0>
 8001068:	4b2d      	ldr	r3, [pc, #180]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001070:	4a2b      	ldr	r2, [pc, #172]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001072:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	f003 0304 	and.w	r3, r3, #4
 800107a:	2b00      	cmp	r3, #0
 800107c:	d004      	beq.n	8001088 <CLCD_Write_Instruction+0xf8>
 800107e:	4b28      	ldr	r3, [pc, #160]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x100>
 8001088:	4b25      	ldr	r3, [pc, #148]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001090:	4a23      	ldr	r2, [pc, #140]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d004      	beq.n	80010a8 <CLCD_Write_Instruction+0x118>
 800109e:	4b20      	ldr	r3, [pc, #128]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f043 0320 	orr.w	r3, r3, #32
 80010a6:	e003      	b.n	80010b0 <CLCD_Write_Instruction+0x120>
 80010a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	f023 0320 	bic.w	r3, r3, #32
 80010b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010b2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d004      	beq.n	80010c8 <CLCD_Write_Instruction+0x138>
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f043 0310 	orr.w	r3, r3, #16
 80010c6:	e003      	b.n	80010d0 <CLCD_Write_Instruction+0x140>
 80010c8:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	f023 0310 	bic.w	r3, r3, #16
 80010d0:	4a13      	ldr	r2, [pc, #76]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010d2:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	4a11      	ldr	r2, [pc, #68]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010da:	f023 0301 	bic.w	r3, r3, #1
 80010de:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010e6:	f023 0302 	bic.w	r3, r3, #2
 80010ea:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010f2:	f023 0304 	bic.w	r3, r3, #4
 80010f6:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010f8:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010fa:	695b      	ldr	r3, [r3, #20]
 80010fc:	4a08      	ldr	r2, [pc, #32]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010fe:	f043 0304 	orr.w	r3, r3, #4
 8001102:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001104:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	4a05      	ldr	r2, [pc, #20]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800110a:	f023 0304 	bic.w	r3, r3, #4
 800110e:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8001110:	2001      	movs	r0, #1
 8001112:	f003 faa1 	bl	8004658 <HAL_Delay>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40021000 	.word	0x40021000

08001124 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	2b00      	cmp	r3, #0
 8001134:	da04      	bge.n	8001140 <CLCD_Write_Display+0x1c>
 8001136:	4b5f      	ldr	r3, [pc, #380]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800113e:	e003      	b.n	8001148 <CLCD_Write_Display+0x24>
 8001140:	4b5c      	ldr	r3, [pc, #368]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001142:	695b      	ldr	r3, [r3, #20]
 8001144:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001148:	4a5a      	ldr	r2, [pc, #360]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800114a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001152:	2b00      	cmp	r3, #0
 8001154:	d004      	beq.n	8001160 <CLCD_Write_Display+0x3c>
 8001156:	4b57      	ldr	r3, [pc, #348]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800115e:	e003      	b.n	8001168 <CLCD_Write_Display+0x44>
 8001160:	4b54      	ldr	r3, [pc, #336]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001168:	4a52      	ldr	r2, [pc, #328]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800116a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	f003 0320 	and.w	r3, r3, #32
 8001172:	2b00      	cmp	r3, #0
 8001174:	d004      	beq.n	8001180 <CLCD_Write_Display+0x5c>
 8001176:	4b4f      	ldr	r3, [pc, #316]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	f043 0320 	orr.w	r3, r3, #32
 800117e:	e003      	b.n	8001188 <CLCD_Write_Display+0x64>
 8001180:	4b4c      	ldr	r3, [pc, #304]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	f023 0320 	bic.w	r3, r3, #32
 8001188:	4a4a      	ldr	r2, [pc, #296]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800118a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 0310 	and.w	r3, r3, #16
 8001192:	2b00      	cmp	r3, #0
 8001194:	d004      	beq.n	80011a0 <CLCD_Write_Display+0x7c>
 8001196:	4b47      	ldr	r3, [pc, #284]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	f043 0310 	orr.w	r3, r3, #16
 800119e:	e003      	b.n	80011a8 <CLCD_Write_Display+0x84>
 80011a0:	4b44      	ldr	r3, [pc, #272]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	f023 0310 	bic.w	r3, r3, #16
 80011a8:	4a42      	ldr	r2, [pc, #264]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011aa:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80011ac:	4b41      	ldr	r3, [pc, #260]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	4a40      	ldr	r2, [pc, #256]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011b8:	4b3e      	ldr	r3, [pc, #248]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ba:	695b      	ldr	r3, [r3, #20]
 80011bc:	4a3d      	ldr	r2, [pc, #244]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011be:	f023 0302 	bic.w	r3, r3, #2
 80011c2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011c4:	4b3b      	ldr	r3, [pc, #236]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011c6:	695b      	ldr	r3, [r3, #20]
 80011c8:	4a3a      	ldr	r2, [pc, #232]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ca:	f023 0304 	bic.w	r3, r3, #4
 80011ce:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011d0:	4b38      	ldr	r3, [pc, #224]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	4a37      	ldr	r2, [pc, #220]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011d6:	f043 0304 	orr.w	r3, r3, #4
 80011da:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011dc:	4b35      	ldr	r3, [pc, #212]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	4a34      	ldr	r2, [pc, #208]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011e2:	f023 0304 	bic.w	r3, r3, #4
 80011e6:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 0308 	and.w	r3, r3, #8
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d004      	beq.n	80011fc <CLCD_Write_Display+0xd8>
 80011f2:	4b30      	ldr	r3, [pc, #192]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011fa:	e003      	b.n	8001204 <CLCD_Write_Display+0xe0>
 80011fc:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001204:	4a2b      	ldr	r2, [pc, #172]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001206:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	2b00      	cmp	r3, #0
 8001210:	d004      	beq.n	800121c <CLCD_Write_Display+0xf8>
 8001212:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x100>
 800121c:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001224:	4a23      	ldr	r2, [pc, #140]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d004      	beq.n	800123c <CLCD_Write_Display+0x118>
 8001232:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f043 0320 	orr.w	r3, r3, #32
 800123a:	e003      	b.n	8001244 <CLCD_Write_Display+0x120>
 800123c:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	f023 0320 	bic.w	r3, r3, #32
 8001244:	4a1b      	ldr	r2, [pc, #108]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001246:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	2b00      	cmp	r3, #0
 8001250:	d004      	beq.n	800125c <CLCD_Write_Display+0x138>
 8001252:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f043 0310 	orr.w	r3, r3, #16
 800125a:	e003      	b.n	8001264 <CLCD_Write_Display+0x140>
 800125c:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	f023 0310 	bic.w	r3, r3, #16
 8001264:	4a13      	ldr	r2, [pc, #76]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001266:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	4a11      	ldr	r2, [pc, #68]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001274:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	4a0e      	ldr	r2, [pc, #56]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800127a:	f023 0302 	bic.w	r3, r3, #2
 800127e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	4a0b      	ldr	r2, [pc, #44]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001286:	f023 0304 	bic.w	r3, r3, #4
 800128a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	4a08      	ldr	r2, [pc, #32]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001292:	f043 0304 	orr.w	r3, r3, #4
 8001296:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001298:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	4a05      	ldr	r2, [pc, #20]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800129e:	f023 0304 	bic.w	r3, r3, #4
 80012a2:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 80012a4:	2001      	movs	r0, #1
 80012a6:	f003 f9d7 	bl	8004658 <HAL_Delay>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000

080012b8 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	460a      	mov	r2, r1
 80012c2:	71fb      	strb	r3, [r7, #7]
 80012c4:	4613      	mov	r3, r2
 80012c6:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80012c8:	79bb      	ldrb	r3, [r7, #6]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d002      	beq.n	80012d4 <CLCD_Gotoxy+0x1c>
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d007      	beq.n	80012e2 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80012d2:	e00d      	b.n	80012f0 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	3b80      	subs	r3, #128	@ 0x80
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fe58 	bl	8000f90 <CLCD_Write_Instruction>
 80012e0:	e006      	b.n	80012f0 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	3b40      	subs	r3, #64	@ 0x40
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fe51 	bl	8000f90 <CLCD_Write_Instruction>
 80012ee:	bf00      	nop
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	603a      	str	r2, [r7, #0]
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	460b      	mov	r3, r1
 8001306:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 800130c:	79ba      	ldrb	r2, [r7, #6]
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	4611      	mov	r1, r2
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ffd0 	bl	80012b8 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4413      	add	r3, r2
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff feff 	bl	8001124 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	3301      	adds	r3, #1
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1ef      	bne.n	8001318 <CLCD_Puts+0x20>
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <CLCD_Init>:

void CLCD_Init(void)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001346:	2064      	movs	r0, #100	@ 0x64
 8001348:	f003 f986 	bl	8004658 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800134c:	2028      	movs	r0, #40	@ 0x28
 800134e:	f7ff fe1f 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001352:	200a      	movs	r0, #10
 8001354:	f003 f980 	bl	8004658 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001358:	2028      	movs	r0, #40	@ 0x28
 800135a:	f7ff fe19 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 800135e:	200a      	movs	r0, #10
 8001360:	f003 f97a 	bl	8004658 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001364:	200c      	movs	r0, #12
 8001366:	f7ff fe13 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800136a:	2006      	movs	r0, #6
 800136c:	f7ff fe10 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001370:	2002      	movs	r0, #2
 8001372:	f7ff fe0d 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001376:	2001      	movs	r0, #1
 8001378:	f7ff fe0a 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800137c:	2001      	movs	r0, #1
 800137e:	f7ff fe07 	bl	8000f90 <CLCD_Write_Instruction>
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}

08001386 <CLCD_Clear>:

void CLCD_Clear(void)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800138a:	2001      	movs	r0, #1
 800138c:	f7ff fe00 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001390:	200a      	movs	r0, #10
 8001392:	f003 f961 	bl	8004658 <HAL_Delay>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013a0:	f003 f8e8 	bl	8004574 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80013a4:	f000 f972 	bl	800168c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80013a8:	f000 faaa 	bl	8001900 <MX_GPIO_Init>
	MX_TIM7_Init();
 80013ac:	f000 fa72 	bl	8001894 <MX_TIM7_Init>
	MX_TIM2_Init();
 80013b0:	f000 f9fa 	bl	80017a8 <MX_TIM2_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 80013b4:	f000 f9d4 	bl	8001760 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */

	//led 
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80013b8:	2201      	movs	r2, #1
 80013ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013be:	48a1      	ldr	r0, [pc, #644]	@ (8001644 <main+0x2a8>)
 80013c0:	f003 fc34 	bl	8004c2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80013c4:	2201      	movs	r2, #1
 80013c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013ca:	489e      	ldr	r0, [pc, #632]	@ (8001644 <main+0x2a8>)
 80013cc:	f003 fc2e 	bl	8004c2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80013d0:	2201      	movs	r2, #1
 80013d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013d6:	489b      	ldr	r0, [pc, #620]	@ (8001644 <main+0x2a8>)
 80013d8:	f003 fc28 	bl	8004c2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80013dc:	2201      	movs	r2, #1
 80013de:	2140      	movs	r1, #64	@ 0x40
 80013e0:	4899      	ldr	r0, [pc, #612]	@ (8001648 <main+0x2ac>)
 80013e2:	f003 fc23 	bl	8004c2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80013e6:	2201      	movs	r2, #1
 80013e8:	2120      	movs	r1, #32
 80013ea:	4898      	ldr	r0, [pc, #608]	@ (800164c <main+0x2b0>)
 80013ec:	f003 fc1e 	bl	8004c2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80013f0:	2201      	movs	r2, #1
 80013f2:	2101      	movs	r1, #1
 80013f4:	4895      	ldr	r0, [pc, #596]	@ (800164c <main+0x2b0>)
 80013f6:	f003 fc19 	bl	8004c2c <HAL_GPIO_WritePin>

	HAL_TIM_Base_Start_IT(&htim7); //TIMER7  code
 80013fa:	4895      	ldr	r0, [pc, #596]	@ (8001650 <main+0x2b4>)
 80013fc:	f004 f916 	bl	800562c <HAL_TIM_Base_Start_IT>
	CLCD_GPIO_Init(); //LCD GPIO  code
 8001400:	f7ff fd76 	bl	8000ef0 <CLCD_GPIO_Init>
	CLCD_Init(); //LCD   code
 8001404:	f7ff ff9d 	bl	8001342 <CLCD_Init>
	_7SEG_GPIO_Init(); //7SEG  code
 8001408:	f7ff f8aa 	bl	8000560 <_7SEG_GPIO_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		if (mode > 4) {
 800140c:	4b91      	ldr	r3, [pc, #580]	@ (8001654 <main+0x2b8>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b04      	cmp	r3, #4
 8001412:	d90c      	bls.n	800142e <main+0x92>
			mode = 1;
 8001414:	4b8f      	ldr	r3, [pc, #572]	@ (8001654 <main+0x2b8>)
 8001416:	2201      	movs	r2, #1
 8001418:	701a      	strb	r2, [r3, #0]
			if (mode == 1) {
 800141a:	4b8e      	ldr	r3, [pc, #568]	@ (8001654 <main+0x2b8>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d105      	bne.n	800142e <main+0x92>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001422:	2201      	movs	r2, #1
 8001424:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001428:	4886      	ldr	r0, [pc, #536]	@ (8001644 <main+0x2a8>)
 800142a:	f003 fbff 	bl	8004c2c <HAL_GPIO_WritePin>
			}
		}

		if (alarm_changed[1] && !alarm_setmode) {
 800142e:	4b8a      	ldr	r3, [pc, #552]	@ (8001658 <main+0x2bc>)
 8001430:	785b      	ldrb	r3, [r3, #1]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d027      	beq.n	8001486 <main+0xea>
 8001436:	4b89      	ldr	r3, [pc, #548]	@ (800165c <main+0x2c0>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	f083 0301 	eor.w	r3, r3, #1
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b00      	cmp	r3, #0
 8001442:	d020      	beq.n	8001486 <main+0xea>
			if (alarm_hour[1] == hour && alarm_minute[1] == minute) {
 8001444:	4b86      	ldr	r3, [pc, #536]	@ (8001660 <main+0x2c4>)
 8001446:	785a      	ldrb	r2, [r3, #1]
 8001448:	4b86      	ldr	r3, [pc, #536]	@ (8001664 <main+0x2c8>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	429a      	cmp	r2, r3
 800144e:	f040 80c4 	bne.w	80015da <main+0x23e>
 8001452:	4b85      	ldr	r3, [pc, #532]	@ (8001668 <main+0x2cc>)
 8001454:	785a      	ldrb	r2, [r3, #1]
 8001456:	4b85      	ldr	r3, [pc, #532]	@ (800166c <main+0x2d0>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	429a      	cmp	r2, r3
 800145c:	f040 80bd 	bne.w	80015da <main+0x23e>
				alarm_changed[1] = !alarm_changed[1];
 8001460:	4b7d      	ldr	r3, [pc, #500]	@ (8001658 <main+0x2bc>)
 8001462:	785b      	ldrb	r3, [r3, #1]
 8001464:	2b00      	cmp	r3, #0
 8001466:	bf14      	ite	ne
 8001468:	2301      	movne	r3, #1
 800146a:	2300      	moveq	r3, #0
 800146c:	b2db      	uxtb	r3, r3
 800146e:	f083 0301 	eor.w	r3, r3, #1
 8001472:	b2db      	uxtb	r3, r3
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4b77      	ldr	r3, [pc, #476]	@ (8001658 <main+0x2bc>)
 800147c:	705a      	strb	r2, [r3, #1]
				alarm_ring = true;
 800147e:	4b7c      	ldr	r3, [pc, #496]	@ (8001670 <main+0x2d4>)
 8001480:	2201      	movs	r2, #1
 8001482:	701a      	strb	r2, [r3, #0]
			if (alarm_hour[1] == hour && alarm_minute[1] == minute) {
 8001484:	e0a9      	b.n	80015da <main+0x23e>
			}
		}

		else if (alarm_changed[2] && !alarm_setmode) {
 8001486:	4b74      	ldr	r3, [pc, #464]	@ (8001658 <main+0x2bc>)
 8001488:	789b      	ldrb	r3, [r3, #2]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d027      	beq.n	80014de <main+0x142>
 800148e:	4b73      	ldr	r3, [pc, #460]	@ (800165c <main+0x2c0>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	f083 0301 	eor.w	r3, r3, #1
 8001496:	b2db      	uxtb	r3, r3
 8001498:	2b00      	cmp	r3, #0
 800149a:	d020      	beq.n	80014de <main+0x142>
			if (alarm_hour[2] == hour && alarm_minute[2] == minute) {
 800149c:	4b70      	ldr	r3, [pc, #448]	@ (8001660 <main+0x2c4>)
 800149e:	789a      	ldrb	r2, [r3, #2]
 80014a0:	4b70      	ldr	r3, [pc, #448]	@ (8001664 <main+0x2c8>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	f040 809a 	bne.w	80015de <main+0x242>
 80014aa:	4b6f      	ldr	r3, [pc, #444]	@ (8001668 <main+0x2cc>)
 80014ac:	789a      	ldrb	r2, [r3, #2]
 80014ae:	4b6f      	ldr	r3, [pc, #444]	@ (800166c <main+0x2d0>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	f040 8093 	bne.w	80015de <main+0x242>
				alarm_changed[2] = !alarm_changed[2];
 80014b8:	4b67      	ldr	r3, [pc, #412]	@ (8001658 <main+0x2bc>)
 80014ba:	789b      	ldrb	r3, [r3, #2]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	bf14      	ite	ne
 80014c0:	2301      	movne	r3, #1
 80014c2:	2300      	moveq	r3, #0
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	f083 0301 	eor.w	r3, r3, #1
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	4b61      	ldr	r3, [pc, #388]	@ (8001658 <main+0x2bc>)
 80014d4:	709a      	strb	r2, [r3, #2]
				alarm_ring = true;
 80014d6:	4b66      	ldr	r3, [pc, #408]	@ (8001670 <main+0x2d4>)
 80014d8:	2201      	movs	r2, #1
 80014da:	701a      	strb	r2, [r3, #0]
			if (alarm_hour[2] == hour && alarm_minute[2] == minute) {
 80014dc:	e07f      	b.n	80015de <main+0x242>
			}
		}

		else if (alarm_changed[3] && !alarm_setmode) {
 80014de:	4b5e      	ldr	r3, [pc, #376]	@ (8001658 <main+0x2bc>)
 80014e0:	78db      	ldrb	r3, [r3, #3]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d025      	beq.n	8001532 <main+0x196>
 80014e6:	4b5d      	ldr	r3, [pc, #372]	@ (800165c <main+0x2c0>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	f083 0301 	eor.w	r3, r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d01e      	beq.n	8001532 <main+0x196>
			if (alarm_hour[3] == hour && alarm_minute[3] == minute) {
 80014f4:	4b5a      	ldr	r3, [pc, #360]	@ (8001660 <main+0x2c4>)
 80014f6:	78da      	ldrb	r2, [r3, #3]
 80014f8:	4b5a      	ldr	r3, [pc, #360]	@ (8001664 <main+0x2c8>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d170      	bne.n	80015e2 <main+0x246>
 8001500:	4b59      	ldr	r3, [pc, #356]	@ (8001668 <main+0x2cc>)
 8001502:	78da      	ldrb	r2, [r3, #3]
 8001504:	4b59      	ldr	r3, [pc, #356]	@ (800166c <main+0x2d0>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d16a      	bne.n	80015e2 <main+0x246>
				alarm_changed[3] = !alarm_changed[3];
 800150c:	4b52      	ldr	r3, [pc, #328]	@ (8001658 <main+0x2bc>)
 800150e:	78db      	ldrb	r3, [r3, #3]
 8001510:	2b00      	cmp	r3, #0
 8001512:	bf14      	ite	ne
 8001514:	2301      	movne	r3, #1
 8001516:	2300      	moveq	r3, #0
 8001518:	b2db      	uxtb	r3, r3
 800151a:	f083 0301 	eor.w	r3, r3, #1
 800151e:	b2db      	uxtb	r3, r3
 8001520:	f003 0301 	and.w	r3, r3, #1
 8001524:	b2da      	uxtb	r2, r3
 8001526:	4b4c      	ldr	r3, [pc, #304]	@ (8001658 <main+0x2bc>)
 8001528:	70da      	strb	r2, [r3, #3]
				alarm_ring = true;
 800152a:	4b51      	ldr	r3, [pc, #324]	@ (8001670 <main+0x2d4>)
 800152c:	2201      	movs	r2, #1
 800152e:	701a      	strb	r2, [r3, #0]
			if (alarm_hour[3] == hour && alarm_minute[3] == minute) {
 8001530:	e057      	b.n	80015e2 <main+0x246>
			}
		}

		else if (alarm_changed[4] && !alarm_setmode) {
 8001532:	4b49      	ldr	r3, [pc, #292]	@ (8001658 <main+0x2bc>)
 8001534:	791b      	ldrb	r3, [r3, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d025      	beq.n	8001586 <main+0x1ea>
 800153a:	4b48      	ldr	r3, [pc, #288]	@ (800165c <main+0x2c0>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	f083 0301 	eor.w	r3, r3, #1
 8001542:	b2db      	uxtb	r3, r3
 8001544:	2b00      	cmp	r3, #0
 8001546:	d01e      	beq.n	8001586 <main+0x1ea>
			if (alarm_hour[4] == hour && alarm_minute[4] == minute) {
 8001548:	4b45      	ldr	r3, [pc, #276]	@ (8001660 <main+0x2c4>)
 800154a:	791a      	ldrb	r2, [r3, #4]
 800154c:	4b45      	ldr	r3, [pc, #276]	@ (8001664 <main+0x2c8>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	429a      	cmp	r2, r3
 8001552:	d148      	bne.n	80015e6 <main+0x24a>
 8001554:	4b44      	ldr	r3, [pc, #272]	@ (8001668 <main+0x2cc>)
 8001556:	791a      	ldrb	r2, [r3, #4]
 8001558:	4b44      	ldr	r3, [pc, #272]	@ (800166c <main+0x2d0>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	429a      	cmp	r2, r3
 800155e:	d142      	bne.n	80015e6 <main+0x24a>
				alarm_changed[4] = !alarm_changed[4];
 8001560:	4b3d      	ldr	r3, [pc, #244]	@ (8001658 <main+0x2bc>)
 8001562:	791b      	ldrb	r3, [r3, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	bf14      	ite	ne
 8001568:	2301      	movne	r3, #1
 800156a:	2300      	moveq	r3, #0
 800156c:	b2db      	uxtb	r3, r3
 800156e:	f083 0301 	eor.w	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	b2da      	uxtb	r2, r3
 800157a:	4b37      	ldr	r3, [pc, #220]	@ (8001658 <main+0x2bc>)
 800157c:	711a      	strb	r2, [r3, #4]
				alarm_ring = true;
 800157e:	4b3c      	ldr	r3, [pc, #240]	@ (8001670 <main+0x2d4>)
 8001580:	2201      	movs	r2, #1
 8001582:	701a      	strb	r2, [r3, #0]
			if (alarm_hour[4] == hour && alarm_minute[4] == minute) {
 8001584:	e02f      	b.n	80015e6 <main+0x24a>
			}
		}

		else if (alarm_changed[5] && !alarm_setmode) {
 8001586:	4b34      	ldr	r3, [pc, #208]	@ (8001658 <main+0x2bc>)
 8001588:	795b      	ldrb	r3, [r3, #5]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d02c      	beq.n	80015e8 <main+0x24c>
 800158e:	4b33      	ldr	r3, [pc, #204]	@ (800165c <main+0x2c0>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	f083 0301 	eor.w	r3, r3, #1
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b00      	cmp	r3, #0
 800159a:	d025      	beq.n	80015e8 <main+0x24c>
			if (alarm_hour[5] == hour && alarm_minute[5] == minute) {
 800159c:	4b30      	ldr	r3, [pc, #192]	@ (8001660 <main+0x2c4>)
 800159e:	795a      	ldrb	r2, [r3, #5]
 80015a0:	4b30      	ldr	r3, [pc, #192]	@ (8001664 <main+0x2c8>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d11f      	bne.n	80015e8 <main+0x24c>
 80015a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001668 <main+0x2cc>)
 80015aa:	795a      	ldrb	r2, [r3, #5]
 80015ac:	4b2f      	ldr	r3, [pc, #188]	@ (800166c <main+0x2d0>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d119      	bne.n	80015e8 <main+0x24c>
				alarm_changed[5] = !alarm_changed[5];
 80015b4:	4b28      	ldr	r3, [pc, #160]	@ (8001658 <main+0x2bc>)
 80015b6:	795b      	ldrb	r3, [r3, #5]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	bf14      	ite	ne
 80015bc:	2301      	movne	r3, #1
 80015be:	2300      	moveq	r3, #0
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	f083 0301 	eor.w	r3, r3, #1
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	f003 0301 	and.w	r3, r3, #1
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	4b22      	ldr	r3, [pc, #136]	@ (8001658 <main+0x2bc>)
 80015d0:	715a      	strb	r2, [r3, #5]
				alarm_ring = true;
 80015d2:	4b27      	ldr	r3, [pc, #156]	@ (8001670 <main+0x2d4>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	701a      	strb	r2, [r3, #0]
 80015d8:	e006      	b.n	80015e8 <main+0x24c>
			if (alarm_hour[1] == hour && alarm_minute[1] == minute) {
 80015da:	bf00      	nop
 80015dc:	e004      	b.n	80015e8 <main+0x24c>
			if (alarm_hour[2] == hour && alarm_minute[2] == minute) {
 80015de:	bf00      	nop
 80015e0:	e002      	b.n	80015e8 <main+0x24c>
			if (alarm_hour[3] == hour && alarm_minute[3] == minute) {
 80015e2:	bf00      	nop
 80015e4:	e000      	b.n	80015e8 <main+0x24c>
			if (alarm_hour[4] == hour && alarm_minute[4] == minute) {
 80015e6:	bf00      	nop
			}
		}

		switch (mode) {
 80015e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001654 <main+0x2b8>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	3b01      	subs	r3, #1
 80015ee:	2b03      	cmp	r3, #3
 80015f0:	f63f af0c 	bhi.w	800140c <main+0x70>
 80015f4:	a201      	add	r2, pc, #4	@ (adr r2, 80015fc <main+0x260>)
 80015f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fa:	bf00      	nop
 80015fc:	0800160d 	.word	0x0800160d
 8001600:	0800161f 	.word	0x0800161f
 8001604:	08001631 	.word	0x08001631
 8001608:	08001675 	.word	0x08001675
		 Init_display_operation();
		 Init_button_operation();
		 break;*/

		case 1:
			Clock_basic_operation();
 800160c:	f000 fe9e 	bl	800234c <Clock_basic_operation>
			Clock_display_operation();
 8001610:	f000 ff50 	bl	80024b4 <Clock_display_operation>
			Clock_button_operation();
 8001614:	f001 f976 	bl	8002904 <Clock_button_operation>
			Init_button_operation();
 8001618:	f000 fa56 	bl	8001ac8 <Init_button_operation>
			break;
 800161c:	e034      	b.n	8001688 <main+0x2ec>
		case 2:
			Alarm_basic_operation();
 800161e:	f000 facf 	bl	8001bc0 <Alarm_basic_operation>
			Alarm_display_operation();
 8001622:	f000 fafd 	bl	8001c20 <Alarm_display_operation>
			Alarm_button_operation();
 8001626:	f000 fcb1 	bl	8001f8c <Alarm_button_operation>
			Init_button_operation();
 800162a:	f000 fa4d 	bl	8001ac8 <Init_button_operation>
			break;
 800162e:	e02b      	b.n	8001688 <main+0x2ec>
		case 3:
			Stopwatch_basic_operation();
 8001630:	f001 fc46 	bl	8002ec0 <Stopwatch_basic_operation>
			Stopwatch_display_operation();
 8001634:	f001 fc4c 	bl	8002ed0 <Stopwatch_display_operation>
			Stopwatch_button_operation();
 8001638:	f001 fd18 	bl	800306c <Stopwatch_button_operation>
			Init_button_operation();
 800163c:	f000 fa44 	bl	8001ac8 <Init_button_operation>
			break;
 8001640:	e022      	b.n	8001688 <main+0x2ec>
 8001642:	bf00      	nop
 8001644:	40020c00 	.word	0x40020c00
 8001648:	40020800 	.word	0x40020800
 800164c:	40020400 	.word	0x40020400
 8001650:	200000d4 	.word	0x200000d4
 8001654:	20000000 	.word	0x20000000
 8001658:	2000000c 	.word	0x2000000c
 800165c:	20000152 	.word	0x20000152
 8001660:	20000154 	.word	0x20000154
 8001664:	20000001 	.word	0x20000001
 8001668:	2000015c 	.word	0x2000015c
 800166c:	20000002 	.word	0x20000002
 8001670:	20000163 	.word	0x20000163
		case 4:
			Timer_basic_operation();
 8001674:	f002 f858 	bl	8003728 <Timer_basic_operation>
			Timer_display_operation();
 8001678:	f002 f8cc 	bl	8003814 <Timer_display_operation>
			Timer_button_operation();
 800167c:	f001 feb2 	bl	80033e4 <Timer_button_operation>
			Init_button_operation();
 8001680:	f000 fa22 	bl	8001ac8 <Init_button_operation>
			break;
 8001684:	bf00      	nop
 8001686:	e6c1      	b.n	800140c <main+0x70>
		if (mode > 4) {
 8001688:	e6c0      	b.n	800140c <main+0x70>
 800168a:	bf00      	nop

0800168c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b094      	sub	sp, #80	@ 0x50
 8001690:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001692:	f107 0320 	add.w	r3, r7, #32
 8001696:	2230      	movs	r2, #48	@ 0x30
 8001698:	2100      	movs	r1, #0
 800169a:	4618      	mov	r0, r3
 800169c:	f005 f836 	bl	800670c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80016b0:	2300      	movs	r3, #0
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	4b28      	ldr	r3, [pc, #160]	@ (8001758 <SystemClock_Config+0xcc>)
 80016b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b8:	4a27      	ldr	r2, [pc, #156]	@ (8001758 <SystemClock_Config+0xcc>)
 80016ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016be:	6413      	str	r3, [r2, #64]	@ 0x40
 80016c0:	4b25      	ldr	r3, [pc, #148]	@ (8001758 <SystemClock_Config+0xcc>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c8:	60bb      	str	r3, [r7, #8]
 80016ca:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016cc:	2300      	movs	r3, #0
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	4b22      	ldr	r3, [pc, #136]	@ (800175c <SystemClock_Config+0xd0>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a21      	ldr	r2, [pc, #132]	@ (800175c <SystemClock_Config+0xd0>)
 80016d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016da:	6013      	str	r3, [r2, #0]
 80016dc:	4b1f      	ldr	r3, [pc, #124]	@ (800175c <SystemClock_Config+0xd0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016e8:	2301      	movs	r3, #1
 80016ea:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016f0:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016f2:	2302      	movs	r3, #2
 80016f4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80016fc:	2304      	movs	r3, #4
 80016fe:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001700:	23a8      	movs	r3, #168	@ 0xa8
 8001702:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001704:	2302      	movs	r3, #2
 8001706:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001708:	2304      	movs	r3, #4
 800170a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800170c:	f107 0320 	add.w	r3, r7, #32
 8001710:	4618      	mov	r0, r3
 8001712:	f003 fad7 	bl	8004cc4 <HAL_RCC_OscConfig>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <SystemClock_Config+0x94>
		Error_Handler();
 800171c:	f002 fdc8 	bl	80042b0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001720:	230f      	movs	r3, #15
 8001722:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001724:	2302      	movs	r3, #2
 8001726:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800172c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001730:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001732:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001736:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	2105      	movs	r1, #5
 800173e:	4618      	mov	r0, r3
 8001740:	f003 fd38 	bl	80051b4 <HAL_RCC_ClockConfig>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <SystemClock_Config+0xc2>
		Error_Handler();
 800174a:	f002 fdb1 	bl	80042b0 <Error_Handler>
	}
}
 800174e:	bf00      	nop
 8001750:	3750      	adds	r7, #80	@ 0x50
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800
 800175c:	40007000 	.word	0x40007000

08001760 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
	/* TIM7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001764:	2200      	movs	r2, #0
 8001766:	2100      	movs	r1, #0
 8001768:	2037      	movs	r0, #55	@ 0x37
 800176a:	f003 f874 	bl	8004856 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800176e:	2037      	movs	r0, #55	@ 0x37
 8001770:	f003 f88d 	bl	800488e <HAL_NVIC_EnableIRQ>
	/* EXTI3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001774:	2200      	movs	r2, #0
 8001776:	2100      	movs	r1, #0
 8001778:	2009      	movs	r0, #9
 800177a:	f003 f86c 	bl	8004856 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800177e:	2009      	movs	r0, #9
 8001780:	f003 f885 	bl	800488e <HAL_NVIC_EnableIRQ>
	/* EXTI4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001784:	2200      	movs	r2, #0
 8001786:	2100      	movs	r1, #0
 8001788:	200a      	movs	r0, #10
 800178a:	f003 f864 	bl	8004856 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800178e:	200a      	movs	r0, #10
 8001790:	f003 f87d 	bl	800488e <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001794:	2200      	movs	r2, #0
 8001796:	2100      	movs	r1, #0
 8001798:	2028      	movs	r0, #40	@ 0x28
 800179a:	f003 f85c 	bl	8004856 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800179e:	2028      	movs	r0, #40	@ 0x28
 80017a0:	f003 f875 	bl	800488e <HAL_NVIC_EnableIRQ>
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08e      	sub	sp, #56	@ 0x38
 80017ac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80017ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80017bc:	f107 0320 	add.w	r3, r7, #32
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]
 80017d4:	615a      	str	r2, [r3, #20]
 80017d6:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80017d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001890 <MX_TIM2_Init+0xe8>)
 80017da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017de:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 168 - 1;
 80017e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001890 <MX_TIM2_Init+0xe8>)
 80017e2:	22a7      	movs	r2, #167	@ 0xa7
 80017e4:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001890 <MX_TIM2_Init+0xe8>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000 - 1;
 80017ec:	4b28      	ldr	r3, [pc, #160]	@ (8001890 <MX_TIM2_Init+0xe8>)
 80017ee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017f2:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f4:	4b26      	ldr	r3, [pc, #152]	@ (8001890 <MX_TIM2_Init+0xe8>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017fa:	4b25      	ldr	r3, [pc, #148]	@ (8001890 <MX_TIM2_Init+0xe8>)
 80017fc:	2280      	movs	r2, #128	@ 0x80
 80017fe:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001800:	4823      	ldr	r0, [pc, #140]	@ (8001890 <MX_TIM2_Init+0xe8>)
 8001802:	f003 fec3 	bl	800558c <HAL_TIM_Base_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_TIM2_Init+0x68>
		Error_Handler();
 800180c:	f002 fd50 	bl	80042b0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001810:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001814:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001816:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800181a:	4619      	mov	r1, r3
 800181c:	481c      	ldr	r0, [pc, #112]	@ (8001890 <MX_TIM2_Init+0xe8>)
 800181e:	f004 fab9 	bl	8005d94 <HAL_TIM_ConfigClockSource>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_TIM2_Init+0x84>
		Error_Handler();
 8001828:	f002 fd42 	bl	80042b0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 800182c:	4818      	ldr	r0, [pc, #96]	@ (8001890 <MX_TIM2_Init+0xe8>)
 800182e:	f003 ff6d 	bl	800570c <HAL_TIM_PWM_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_TIM2_Init+0x94>
		Error_Handler();
 8001838:	f002 fd3a 	bl	80042b0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800183c:	2300      	movs	r3, #0
 800183e:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001840:	2300      	movs	r3, #0
 8001842:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001844:	f107 0320 	add.w	r3, r7, #32
 8001848:	4619      	mov	r1, r3
 800184a:	4811      	ldr	r0, [pc, #68]	@ (8001890 <MX_TIM2_Init+0xe8>)
 800184c:	f004 feae 	bl	80065ac <HAL_TIMEx_MasterConfigSynchronization>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_TIM2_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8001856:	f002 fd2b 	bl	80042b0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800185a:	2360      	movs	r3, #96	@ 0x60
 800185c:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 500;
 800185e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001862:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001864:	2300      	movs	r3, #0
 8001866:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001868:	2304      	movs	r3, #4
 800186a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 800186c:	1d3b      	adds	r3, r7, #4
 800186e:	2200      	movs	r2, #0
 8001870:	4619      	mov	r1, r3
 8001872:	4807      	ldr	r0, [pc, #28]	@ (8001890 <MX_TIM2_Init+0xe8>)
 8001874:	f004 f9cc 	bl	8005c10 <HAL_TIM_PWM_ConfigChannel>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_TIM2_Init+0xda>
			!= HAL_OK) {
		Error_Handler();
 800187e:	f002 fd17 	bl	80042b0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8001882:	4803      	ldr	r0, [pc, #12]	@ (8001890 <MX_TIM2_Init+0xe8>)
 8001884:	f002 fd78 	bl	8004378 <HAL_TIM_MspPostInit>

}
 8001888:	bf00      	nop
 800188a:	3738      	adds	r7, #56	@ 0x38
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	2000008c 	.word	0x2000008c

08001894 <MX_TIM7_Init>:
/**
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void) {
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800189a:	463b      	mov	r3, r7
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 80018a2:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <MX_TIM7_Init+0x64>)
 80018a4:	4a15      	ldr	r2, [pc, #84]	@ (80018fc <MX_TIM7_Init+0x68>)
 80018a6:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 84 - 1;
 80018a8:	4b13      	ldr	r3, [pc, #76]	@ (80018f8 <MX_TIM7_Init+0x64>)
 80018aa:	2253      	movs	r2, #83	@ 0x53
 80018ac:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ae:	4b12      	ldr	r3, [pc, #72]	@ (80018f8 <MX_TIM7_Init+0x64>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 1000 - 1;
 80018b4:	4b10      	ldr	r3, [pc, #64]	@ (80018f8 <MX_TIM7_Init+0x64>)
 80018b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018ba:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018bc:	4b0e      	ldr	r3, [pc, #56]	@ (80018f8 <MX_TIM7_Init+0x64>)
 80018be:	2200      	movs	r2, #0
 80018c0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 80018c2:	480d      	ldr	r0, [pc, #52]	@ (80018f8 <MX_TIM7_Init+0x64>)
 80018c4:	f003 fe62 	bl	800558c <HAL_TIM_Base_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM7_Init+0x3e>
		Error_Handler();
 80018ce:	f002 fcef 	bl	80042b0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d2:	2300      	movs	r3, #0
 80018d4:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig)
 80018da:	463b      	mov	r3, r7
 80018dc:	4619      	mov	r1, r3
 80018de:	4806      	ldr	r0, [pc, #24]	@ (80018f8 <MX_TIM7_Init+0x64>)
 80018e0:	f004 fe64 	bl	80065ac <HAL_TIMEx_MasterConfigSynchronization>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM7_Init+0x5a>
			!= HAL_OK) {
		Error_Handler();
 80018ea:	f002 fce1 	bl	80042b0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200000d4 	.word	0x200000d4
 80018fc:	40001400 	.word	0x40001400

08001900 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b08c      	sub	sp, #48	@ 0x30
 8001904:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001906:	f107 031c 	add.w	r3, r7, #28
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]
 8001912:	60da      	str	r2, [r3, #12]
 8001914:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	61bb      	str	r3, [r7, #24]
 800191a:	4b66      	ldr	r3, [pc, #408]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191e:	4a65      	ldr	r2, [pc, #404]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001920:	f043 0310 	orr.w	r3, r3, #16
 8001924:	6313      	str	r3, [r2, #48]	@ 0x30
 8001926:	4b63      	ldr	r3, [pc, #396]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	f003 0310 	and.w	r3, r3, #16
 800192e:	61bb      	str	r3, [r7, #24]
 8001930:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	617b      	str	r3, [r7, #20]
 8001936:	4b5f      	ldr	r3, [pc, #380]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193a:	4a5e      	ldr	r2, [pc, #376]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 800193c:	f043 0304 	orr.w	r3, r3, #4
 8001940:	6313      	str	r3, [r2, #48]	@ 0x30
 8001942:	4b5c      	ldr	r3, [pc, #368]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001946:	f003 0304 	and.w	r3, r3, #4
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	4b58      	ldr	r3, [pc, #352]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	4a57      	ldr	r2, [pc, #348]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800195c:	6313      	str	r3, [r2, #48]	@ 0x30
 800195e:	4b55      	ldr	r3, [pc, #340]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	4b51      	ldr	r3, [pc, #324]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	4a50      	ldr	r2, [pc, #320]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6313      	str	r3, [r2, #48]	@ 0x30
 800197a:	4b4e      	ldr	r3, [pc, #312]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	60bb      	str	r3, [r7, #8]
 800198a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	4a49      	ldr	r2, [pc, #292]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001990:	f043 0302 	orr.w	r3, r3, #2
 8001994:	6313      	str	r3, [r2, #48]	@ 0x30
 8001996:	4b47      	ldr	r3, [pc, #284]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	607b      	str	r3, [r7, #4]
 80019a6:	4b43      	ldr	r3, [pc, #268]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	4a42      	ldr	r2, [pc, #264]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 80019ac:	f043 0308 	orr.w	r3, r3, #8
 80019b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b2:	4b40      	ldr	r3, [pc, #256]	@ (8001ab4 <MX_GPIO_Init+0x1b4>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	607b      	str	r3, [r7, #4]
 80019bc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE,
 80019be:	2200      	movs	r2, #0
 80019c0:	21f7      	movs	r1, #247	@ 0xf7
 80019c2:	483d      	ldr	r0, [pc, #244]	@ (8001ab8 <MX_GPIO_Init+0x1b8>)
 80019c4:	f003 f932 	bl	8004c2c <HAL_GPIO_WritePin>
			GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
					| GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_5, GPIO_PIN_RESET);
 80019c8:	2200      	movs	r2, #0
 80019ca:	2121      	movs	r1, #33	@ 0x21
 80019cc:	483b      	ldr	r0, [pc, #236]	@ (8001abc <MX_GPIO_Init+0x1bc>)
 80019ce:	f003 f92d 	bl	8004c2c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14,
 80019d2:	2200      	movs	r2, #0
 80019d4:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 80019d8:	4839      	ldr	r0, [pc, #228]	@ (8001ac0 <MX_GPIO_Init+0x1c0>)
 80019da:	f003 f927 	bl	8004c2c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	2140      	movs	r1, #64	@ 0x40
 80019e2:	4838      	ldr	r0, [pc, #224]	@ (8001ac4 <MX_GPIO_Init+0x1c4>)
 80019e4:	f003 f922 	bl	8004c2c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PE2 PE4 PE5 PE6
	 PE7 PE0 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6
 80019e8:	23f7      	movs	r3, #247	@ 0xf7
 80019ea:	61fb      	str	r3, [r7, #28]
			| GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ec:	2301      	movs	r3, #1
 80019ee:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019f8:	f107 031c 	add.w	r3, r7, #28
 80019fc:	4619      	mov	r1, r3
 80019fe:	482e      	ldr	r0, [pc, #184]	@ (8001ab8 <MX_GPIO_Init+0x1b8>)
 8001a00:	f002 ff60 	bl	80048c4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a04:	2308      	movs	r3, #8
 8001a06:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001a08:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001a0c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a12:	f107 031c 	add.w	r3, r7, #28
 8001a16:	4619      	mov	r1, r3
 8001a18:	4827      	ldr	r0, [pc, #156]	@ (8001ab8 <MX_GPIO_Init+0x1b8>)
 8001a1a:	f002 ff53 	bl	80048c4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a22:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001a24:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001a28:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a2e:	f107 031c 	add.w	r3, r7, #28
 8001a32:	4619      	mov	r1, r3
 8001a34:	4823      	ldr	r0, [pc, #140]	@ (8001ac4 <MX_GPIO_Init+0x1c4>)
 8001a36:	f002 ff45 	bl	80048c4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_5;
 8001a3a:	2321      	movs	r3, #33	@ 0x21
 8001a3c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a46:	2300      	movs	r3, #0
 8001a48:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a4a:	f107 031c 	add.w	r3, r7, #28
 8001a4e:	4619      	mov	r1, r3
 8001a50:	481a      	ldr	r0, [pc, #104]	@ (8001abc <MX_GPIO_Init+0x1bc>)
 8001a52:	f002 ff37 	bl	80048c4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD10 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_4;
 8001a56:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8001a5a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001a5c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001a60:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a62:	2300      	movs	r3, #0
 8001a64:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a66:	f107 031c 	add.w	r3, r7, #28
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4814      	ldr	r0, [pc, #80]	@ (8001ac0 <MX_GPIO_Init+0x1c0>)
 8001a6e:	f002 ff29 	bl	80048c4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD12 PD13 PD14 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14;
 8001a72:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001a76:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a84:	f107 031c 	add.w	r3, r7, #28
 8001a88:	4619      	mov	r1, r3
 8001a8a:	480d      	ldr	r0, [pc, #52]	@ (8001ac0 <MX_GPIO_Init+0x1c0>)
 8001a8c:	f002 ff1a 	bl	80048c4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a90:	2340      	movs	r3, #64	@ 0x40
 8001a92:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a94:	2301      	movs	r3, #1
 8001a96:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa0:	f107 031c 	add.w	r3, r7, #28
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4807      	ldr	r0, [pc, #28]	@ (8001ac4 <MX_GPIO_Init+0x1c4>)
 8001aa8:	f002 ff0c 	bl	80048c4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001aac:	bf00      	nop
 8001aae:	3730      	adds	r7, #48	@ 0x30
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40020400 	.word	0x40020400
 8001ac0:	40020c00 	.word	0x40020c00
 8001ac4:	40020800 	.word	0x40020800

08001ac8 <Init_button_operation>:
		CLCD_Puts(10, 1, str);
	}
}
void Init_display_operation() {
}
void Init_button_operation() {
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
	if (mode_changed == true) {
 8001acc:	4b32      	ldr	r3, [pc, #200]	@ (8001b98 <Init_button_operation+0xd0>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d013      	beq.n	8001afc <Init_button_operation+0x34>
		CLCD_Clear();
 8001ad4:	f7ff fc57 	bl	8001386 <CLCD_Clear>
		item_select = 0;
 8001ad8:	4b30      	ldr	r3, [pc, #192]	@ (8001b9c <Init_button_operation+0xd4>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	701a      	strb	r2, [r3, #0]
		item_select2 = 0;
 8001ade:	4b30      	ldr	r3, [pc, #192]	@ (8001ba0 <Init_button_operation+0xd8>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
		lap_time_click = 0;
 8001ae4:	4b2f      	ldr	r3, [pc, #188]	@ (8001ba4 <Init_button_operation+0xdc>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
		mode_changed = false;
 8001aea:	4b2b      	ldr	r3, [pc, #172]	@ (8001b98 <Init_button_operation+0xd0>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	701a      	strb	r2, [r3, #0]

		item_select3 = 0;
 8001af0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba8 <Init_button_operation+0xe0>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	701a      	strb	r2, [r3, #0]
		alarm_select = 1;
 8001af6:	4b2d      	ldr	r3, [pc, #180]	@ (8001bac <Init_button_operation+0xe4>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	701a      	strb	r2, [r3, #0]
	}

	if (Press_Time == 0) { //   
 8001afc:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb0 <Init_button_operation+0xe8>)
 8001afe:	881b      	ldrh	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d109      	bne.n	8001b18 <Init_button_operation+0x50>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001b04:	2201      	movs	r2, #1
 8001b06:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b0a:	482a      	ldr	r0, [pc, #168]	@ (8001bb4 <Init_button_operation+0xec>)
 8001b0c:	f003 f88e 	bl	8004c2c <HAL_GPIO_WritePin>
		Press_Mode = 0;
 8001b10:	4b29      	ldr	r3, [pc, #164]	@ (8001bb8 <Init_button_operation+0xf0>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
 8001b16:	e036      	b.n	8001b86 <Init_button_operation+0xbe>
	}

	else if (0 < Press_Time && Press_Time < 700) { //   
 8001b18:	4b25      	ldr	r3, [pc, #148]	@ (8001bb0 <Init_button_operation+0xe8>)
 8001b1a:	881b      	ldrh	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d00e      	beq.n	8001b3e <Init_button_operation+0x76>
 8001b20:	4b23      	ldr	r3, [pc, #140]	@ (8001bb0 <Init_button_operation+0xe8>)
 8001b22:	881b      	ldrh	r3, [r3, #0]
 8001b24:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001b28:	d209      	bcs.n	8001b3e <Init_button_operation+0x76>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b30:	4820      	ldr	r0, [pc, #128]	@ (8001bb4 <Init_button_operation+0xec>)
 8001b32:	f003 f87b 	bl	8004c2c <HAL_GPIO_WritePin>
		Press_Mode = 1;
 8001b36:	4b20      	ldr	r3, [pc, #128]	@ (8001bb8 <Init_button_operation+0xf0>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	701a      	strb	r2, [r3, #0]
 8001b3c:	e023      	b.n	8001b86 <Init_button_operation+0xbe>
	}

	else if (700 <= Press_Time && Press_Time < 2500) { //   
 8001b3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb0 <Init_button_operation+0xe8>)
 8001b40:	881b      	ldrh	r3, [r3, #0]
 8001b42:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001b46:	d30f      	bcc.n	8001b68 <Init_button_operation+0xa0>
 8001b48:	4b19      	ldr	r3, [pc, #100]	@ (8001bb0 <Init_button_operation+0xe8>)
 8001b4a:	881b      	ldrh	r3, [r3, #0]
 8001b4c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d809      	bhi.n	8001b68 <Init_button_operation+0xa0>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b5a:	4816      	ldr	r0, [pc, #88]	@ (8001bb4 <Init_button_operation+0xec>)
 8001b5c:	f003 f866 	bl	8004c2c <HAL_GPIO_WritePin>
		Press_Mode = 2;
 8001b60:	4b15      	ldr	r3, [pc, #84]	@ (8001bb8 <Init_button_operation+0xf0>)
 8001b62:	2202      	movs	r2, #2
 8001b64:	701a      	strb	r2, [r3, #0]
 8001b66:	e00e      	b.n	8001b86 <Init_button_operation+0xbe>
	}

	else if (2500 <= Press_Time) { //   
 8001b68:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <Init_button_operation+0xe8>)
 8001b6a:	881b      	ldrh	r3, [r3, #0]
 8001b6c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d908      	bls.n	8001b86 <Init_button_operation+0xbe>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001b74:	2200      	movs	r2, #0
 8001b76:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b7a:	480e      	ldr	r0, [pc, #56]	@ (8001bb4 <Init_button_operation+0xec>)
 8001b7c:	f003 f856 	bl	8004c2c <HAL_GPIO_WritePin>
		Press_Mode = 3;
 8001b80:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb8 <Init_button_operation+0xf0>)
 8001b82:	2203      	movs	r2, #3
 8001b84:	701a      	strb	r2, [r3, #0]
	}

	if (sw2_debounced) {
 8001b86:	4b0d      	ldr	r3, [pc, #52]	@ (8001bbc <Init_button_operation+0xf4>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d002      	beq.n	8001b94 <Init_button_operation+0xcc>

		sw2_debounced = false;
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001bbc <Init_button_operation+0xf4>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]
	}

}
 8001b94:	bf00      	nop
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000147 	.word	0x20000147
 8001b9c:	20000151 	.word	0x20000151
 8001ba0:	200001d9 	.word	0x200001d9
 8001ba4:	200001c1 	.word	0x200001c1
 8001ba8:	20000162 	.word	0x20000162
 8001bac:	20000012 	.word	0x20000012
 8001bb0:	20000144 	.word	0x20000144
 8001bb4:	40020c00 	.word	0x40020c00
 8001bb8:	20000146 	.word	0x20000146
 8001bbc:	20000121 	.word	0x20000121

08001bc0 <Alarm_basic_operation>:

Alarm_basic_operation() {
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
	if (alarm_hour[alarm_select] >= 24) {
 8001bc4:	4b13      	ldr	r3, [pc, #76]	@ (8001c14 <Alarm_basic_operation+0x54>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	461a      	mov	r2, r3
 8001bca:	4b13      	ldr	r3, [pc, #76]	@ (8001c18 <Alarm_basic_operation+0x58>)
 8001bcc:	5c9b      	ldrb	r3, [r3, r2]
 8001bce:	2b17      	cmp	r3, #23
 8001bd0:	d905      	bls.n	8001bde <Alarm_basic_operation+0x1e>
		alarm_hour[alarm_select] = 0;
 8001bd2:	4b10      	ldr	r3, [pc, #64]	@ (8001c14 <Alarm_basic_operation+0x54>)
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c18 <Alarm_basic_operation+0x58>)
 8001bda:	2100      	movs	r1, #0
 8001bdc:	5499      	strb	r1, [r3, r2]
	}

	if (alarm_minute[alarm_select] >= 60) {
 8001bde:	4b0d      	ldr	r3, [pc, #52]	@ (8001c14 <Alarm_basic_operation+0x54>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	461a      	mov	r2, r3
 8001be4:	4b0d      	ldr	r3, [pc, #52]	@ (8001c1c <Alarm_basic_operation+0x5c>)
 8001be6:	5c9b      	ldrb	r3, [r3, r2]
 8001be8:	2b3b      	cmp	r3, #59	@ 0x3b
 8001bea:	d90d      	bls.n	8001c08 <Alarm_basic_operation+0x48>
		alarm_minute[alarm_select] = 0;
 8001bec:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <Alarm_basic_operation+0x54>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c1c <Alarm_basic_operation+0x5c>)
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	5499      	strb	r1, [r3, r2]
		alarm_hour[alarm_select]++;
 8001bf8:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <Alarm_basic_operation+0x54>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	4a06      	ldr	r2, [pc, #24]	@ (8001c18 <Alarm_basic_operation+0x58>)
 8001bfe:	5cd2      	ldrb	r2, [r2, r3]
 8001c00:	3201      	adds	r2, #1
 8001c02:	b2d1      	uxtb	r1, r2
 8001c04:	4a04      	ldr	r2, [pc, #16]	@ (8001c18 <Alarm_basic_operation+0x58>)
 8001c06:	54d1      	strb	r1, [r2, r3]
	}

}
 8001c08:	bf00      	nop
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	20000012 	.word	0x20000012
 8001c18:	20000154 	.word	0x20000154
 8001c1c:	2000015c 	.word	0x2000015c

08001c20 <Alarm_display_operation>:
Alarm_display_operation() {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0

	uint8_t displayHour = (int) alarm_hour[alarm_select] % 12;
 8001c26:	4b9b      	ldr	r3, [pc, #620]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	4b9a      	ldr	r3, [pc, #616]	@ (8001e98 <Alarm_display_operation+0x278>)
 8001c2e:	5c9a      	ldrb	r2, [r3, r2]
 8001c30:	4b9a      	ldr	r3, [pc, #616]	@ (8001e9c <Alarm_display_operation+0x27c>)
 8001c32:	fba3 1302 	umull	r1, r3, r3, r2
 8001c36:	08d9      	lsrs	r1, r3, #3
 8001c38:	460b      	mov	r3, r1
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	440b      	add	r3, r1
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	71fb      	strb	r3, [r7, #7]
	if (displayHour == 0) {
 8001c44:	79fb      	ldrb	r3, [r7, #7]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <Alarm_display_operation+0x2e>
		displayHour = 12; // 0 12 
 8001c4a:	230c      	movs	r3, #12
 8001c4c:	71fb      	strb	r3, [r7, #7]
	}

	if (alarm_setmode) {
 8001c4e:	4b94      	ldr	r3, [pc, #592]	@ (8001ea0 <Alarm_display_operation+0x280>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	f000 80cf 	beq.w	8001df6 <Alarm_display_operation+0x1d6>
		sprintf(str, "SET");
 8001c58:	4992      	ldr	r1, [pc, #584]	@ (8001ea4 <Alarm_display_operation+0x284>)
 8001c5a:	4893      	ldr	r0, [pc, #588]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001c5c:	f004 fd36 	bl	80066cc <siprintf>
		CLCD_Puts(0, 1, str);
 8001c60:	4a91      	ldr	r2, [pc, #580]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001c62:	2101      	movs	r1, #1
 8001c64:	2000      	movs	r0, #0
 8001c66:	f7ff fb47 	bl	80012f8 <CLCD_Puts>

		if (clock_time / 100 > 5) {
 8001c6a:	4b90      	ldr	r3, [pc, #576]	@ (8001eac <Alarm_display_operation+0x28c>)
 8001c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c70:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8001c74:	f173 0300 	sbcs.w	r3, r3, #0
 8001c78:	d373      	bcc.n	8001d62 <Alarm_display_operation+0x142>
			if (item_select3 == 0) {
 8001c7a:	4b8d      	ldr	r3, [pc, #564]	@ (8001eb0 <Alarm_display_operation+0x290>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d118      	bne.n	8001cb4 <Alarm_display_operation+0x94>
				sprintf(str, "%02d", alarm_minute[alarm_select]);
 8001c82:	4b84      	ldr	r3, [pc, #528]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	461a      	mov	r2, r3
 8001c88:	4b8a      	ldr	r3, [pc, #552]	@ (8001eb4 <Alarm_display_operation+0x294>)
 8001c8a:	5c9b      	ldrb	r3, [r3, r2]
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	498a      	ldr	r1, [pc, #552]	@ (8001eb8 <Alarm_display_operation+0x298>)
 8001c90:	4885      	ldr	r0, [pc, #532]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001c92:	f004 fd1b 	bl	80066cc <siprintf>
				CLCD_Puts(14, 1, str);
 8001c96:	4a84      	ldr	r2, [pc, #528]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001c98:	2101      	movs	r1, #1
 8001c9a:	200e      	movs	r0, #14
 8001c9c:	f7ff fb2c 	bl	80012f8 <CLCD_Puts>
				sprintf(str, " ");
 8001ca0:	4986      	ldr	r1, [pc, #536]	@ (8001ebc <Alarm_display_operation+0x29c>)
 8001ca2:	4881      	ldr	r0, [pc, #516]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001ca4:	f004 fd12 	bl	80066cc <siprintf>
				CLCD_Puts(8, 0, str);
 8001ca8:	4a7f      	ldr	r2, [pc, #508]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001caa:	2100      	movs	r1, #0
 8001cac:	2008      	movs	r0, #8
 8001cae:	f7ff fb23 	bl	80012f8 <CLCD_Puts>
 8001cb2:	e124      	b.n	8001efe <Alarm_display_operation+0x2de>
			}

			else if (item_select3 == 1) {
 8001cb4:	4b7e      	ldr	r3, [pc, #504]	@ (8001eb0 <Alarm_display_operation+0x290>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d115      	bne.n	8001ce8 <Alarm_display_operation+0xc8>
				sprintf(str, "%d", alarm_select);
 8001cbc:	4b75      	ldr	r3, [pc, #468]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	497f      	ldr	r1, [pc, #508]	@ (8001ec0 <Alarm_display_operation+0x2a0>)
 8001cc4:	4878      	ldr	r0, [pc, #480]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001cc6:	f004 fd01 	bl	80066cc <siprintf>
				CLCD_Puts(8, 0, str);
 8001cca:	4a77      	ldr	r2, [pc, #476]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001ccc:	2100      	movs	r1, #0
 8001cce:	2008      	movs	r0, #8
 8001cd0:	f7ff fb12 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "   ");
 8001cd4:	497b      	ldr	r1, [pc, #492]	@ (8001ec4 <Alarm_display_operation+0x2a4>)
 8001cd6:	4874      	ldr	r0, [pc, #464]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001cd8:	f004 fcf8 	bl	80066cc <siprintf>
				CLCD_Puts(13, 0, str);
 8001cdc:	4a72      	ldr	r2, [pc, #456]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001cde:	2100      	movs	r1, #0
 8001ce0:	200d      	movs	r0, #13
 8001ce2:	f7ff fb09 	bl	80012f8 <CLCD_Puts>
 8001ce6:	e10a      	b.n	8001efe <Alarm_display_operation+0x2de>
			}

			else if (item_select3 == 2) {
 8001ce8:	4b71      	ldr	r3, [pc, #452]	@ (8001eb0 <Alarm_display_operation+0x290>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d11e      	bne.n	8001d2e <Alarm_display_operation+0x10e>
				if (alarm_changed[alarm_select]) {
 8001cf0:	4b68      	ldr	r3, [pc, #416]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	4b74      	ldr	r3, [pc, #464]	@ (8001ec8 <Alarm_display_operation+0x2a8>)
 8001cf8:	5c9b      	ldrb	r3, [r3, r2]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d004      	beq.n	8001d08 <Alarm_display_operation+0xe8>
					sprintf(str, " ON");
 8001cfe:	4973      	ldr	r1, [pc, #460]	@ (8001ecc <Alarm_display_operation+0x2ac>)
 8001d00:	4869      	ldr	r0, [pc, #420]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d02:	f004 fce3 	bl	80066cc <siprintf>
 8001d06:	e003      	b.n	8001d10 <Alarm_display_operation+0xf0>
				} else {
					sprintf(str, "OFF");
 8001d08:	4971      	ldr	r1, [pc, #452]	@ (8001ed0 <Alarm_display_operation+0x2b0>)
 8001d0a:	4867      	ldr	r0, [pc, #412]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d0c:	f004 fcde 	bl	80066cc <siprintf>
				}
				CLCD_Puts(13, 0, str);
 8001d10:	4a65      	ldr	r2, [pc, #404]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d12:	2100      	movs	r1, #0
 8001d14:	200d      	movs	r0, #13
 8001d16:	f7ff faef 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8001d1a:	496e      	ldr	r1, [pc, #440]	@ (8001ed4 <Alarm_display_operation+0x2b4>)
 8001d1c:	4862      	ldr	r0, [pc, #392]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d1e:	f004 fcd5 	bl	80066cc <siprintf>
				CLCD_Puts(11, 1, str);
 8001d22:	4a61      	ldr	r2, [pc, #388]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d24:	2101      	movs	r1, #1
 8001d26:	200b      	movs	r0, #11
 8001d28:	f7ff fae6 	bl	80012f8 <CLCD_Puts>
 8001d2c:	e0e7      	b.n	8001efe <Alarm_display_operation+0x2de>
			}

			else if (item_select3 == 3) {
 8001d2e:	4b60      	ldr	r3, [pc, #384]	@ (8001eb0 <Alarm_display_operation+0x290>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	2b03      	cmp	r3, #3
 8001d34:	f040 80e3 	bne.w	8001efe <Alarm_display_operation+0x2de>
				sprintf(str, "%02d", displayHour);
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	495e      	ldr	r1, [pc, #376]	@ (8001eb8 <Alarm_display_operation+0x298>)
 8001d3e:	485a      	ldr	r0, [pc, #360]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d40:	f004 fcc4 	bl	80066cc <siprintf>
				CLCD_Puts(11, 1, str);
 8001d44:	4a58      	ldr	r2, [pc, #352]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d46:	2101      	movs	r1, #1
 8001d48:	200b      	movs	r0, #11
 8001d4a:	f7ff fad5 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8001d4e:	4961      	ldr	r1, [pc, #388]	@ (8001ed4 <Alarm_display_operation+0x2b4>)
 8001d50:	4855      	ldr	r0, [pc, #340]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d52:	f004 fcbb 	bl	80066cc <siprintf>
				CLCD_Puts(14, 1, str);
 8001d56:	4a54      	ldr	r2, [pc, #336]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d58:	2101      	movs	r1, #1
 8001d5a:	200e      	movs	r0, #14
 8001d5c:	f7ff facc 	bl	80012f8 <CLCD_Puts>
 8001d60:	e0cd      	b.n	8001efe <Alarm_display_operation+0x2de>
			}
		}

		else {
			sprintf(str, "ALARM  #%d", alarm_select);
 8001d62:	4b4c      	ldr	r3, [pc, #304]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	461a      	mov	r2, r3
 8001d68:	495b      	ldr	r1, [pc, #364]	@ (8001ed8 <Alarm_display_operation+0x2b8>)
 8001d6a:	484f      	ldr	r0, [pc, #316]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d6c:	f004 fcae 	bl	80066cc <siprintf>
			CLCD_Puts(0, 0, str);
 8001d70:	4a4d      	ldr	r2, [pc, #308]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d72:	2100      	movs	r1, #0
 8001d74:	2000      	movs	r0, #0
 8001d76:	f7ff fabf 	bl	80012f8 <CLCD_Puts>

			sprintf(str, "%s  ", (alarm_hour[alarm_select] < 12) ? "AM" : "PM");
 8001d7a:	4b46      	ldr	r3, [pc, #280]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	4b45      	ldr	r3, [pc, #276]	@ (8001e98 <Alarm_display_operation+0x278>)
 8001d82:	5c9b      	ldrb	r3, [r3, r2]
 8001d84:	2b0b      	cmp	r3, #11
 8001d86:	d801      	bhi.n	8001d8c <Alarm_display_operation+0x16c>
 8001d88:	4b54      	ldr	r3, [pc, #336]	@ (8001edc <Alarm_display_operation+0x2bc>)
 8001d8a:	e000      	b.n	8001d8e <Alarm_display_operation+0x16e>
 8001d8c:	4b54      	ldr	r3, [pc, #336]	@ (8001ee0 <Alarm_display_operation+0x2c0>)
 8001d8e:	461a      	mov	r2, r3
 8001d90:	4954      	ldr	r1, [pc, #336]	@ (8001ee4 <Alarm_display_operation+0x2c4>)
 8001d92:	4845      	ldr	r0, [pc, #276]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d94:	f004 fc9a 	bl	80066cc <siprintf>
			CLCD_Puts(7, 1, str);
 8001d98:	4a43      	ldr	r2, [pc, #268]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	2007      	movs	r0, #7
 8001d9e:	f7ff faab 	bl	80012f8 <CLCD_Puts>

			sprintf(str, "%02d:%02d", displayHour, alarm_minute[alarm_select]);
 8001da2:	79fa      	ldrb	r2, [r7, #7]
 8001da4:	4b3b      	ldr	r3, [pc, #236]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	4619      	mov	r1, r3
 8001daa:	4b42      	ldr	r3, [pc, #264]	@ (8001eb4 <Alarm_display_operation+0x294>)
 8001dac:	5c5b      	ldrb	r3, [r3, r1]
 8001dae:	494e      	ldr	r1, [pc, #312]	@ (8001ee8 <Alarm_display_operation+0x2c8>)
 8001db0:	483d      	ldr	r0, [pc, #244]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001db2:	f004 fc8b 	bl	80066cc <siprintf>
			CLCD_Puts(11, 1, str);
 8001db6:	4a3c      	ldr	r2, [pc, #240]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001db8:	2101      	movs	r1, #1
 8001dba:	200b      	movs	r0, #11
 8001dbc:	f7ff fa9c 	bl	80012f8 <CLCD_Puts>

			if (alarm_changed[alarm_select]) {
 8001dc0:	4b34      	ldr	r3, [pc, #208]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	4b40      	ldr	r3, [pc, #256]	@ (8001ec8 <Alarm_display_operation+0x2a8>)
 8001dc8:	5c9b      	ldrb	r3, [r3, r2]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d009      	beq.n	8001de2 <Alarm_display_operation+0x1c2>
				sprintf(str, " ON");
 8001dce:	493f      	ldr	r1, [pc, #252]	@ (8001ecc <Alarm_display_operation+0x2ac>)
 8001dd0:	4835      	ldr	r0, [pc, #212]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001dd2:	f004 fc7b 	bl	80066cc <siprintf>
				CLCD_Puts(13, 0, str);
 8001dd6:	4a34      	ldr	r2, [pc, #208]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001dd8:	2100      	movs	r1, #0
 8001dda:	200d      	movs	r0, #13
 8001ddc:	f7ff fa8c 	bl	80012f8 <CLCD_Puts>
 8001de0:	e08d      	b.n	8001efe <Alarm_display_operation+0x2de>
			}

			else {
				sprintf(str, "OFF");
 8001de2:	493b      	ldr	r1, [pc, #236]	@ (8001ed0 <Alarm_display_operation+0x2b0>)
 8001de4:	4830      	ldr	r0, [pc, #192]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001de6:	f004 fc71 	bl	80066cc <siprintf>
				CLCD_Puts(13, 0, str);
 8001dea:	4a2f      	ldr	r2, [pc, #188]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001dec:	2100      	movs	r1, #0
 8001dee:	200d      	movs	r0, #13
 8001df0:	f7ff fa82 	bl	80012f8 <CLCD_Puts>
 8001df4:	e083      	b.n	8001efe <Alarm_display_operation+0x2de>

		}
	}

	else {
		sprintf(str, "   ");
 8001df6:	4933      	ldr	r1, [pc, #204]	@ (8001ec4 <Alarm_display_operation+0x2a4>)
 8001df8:	482b      	ldr	r0, [pc, #172]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001dfa:	f004 fc67 	bl	80066cc <siprintf>
		CLCD_Puts(0, 1, str);
 8001dfe:	4a2a      	ldr	r2, [pc, #168]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001e00:	2101      	movs	r1, #1
 8001e02:	2000      	movs	r0, #0
 8001e04:	f7ff fa78 	bl	80012f8 <CLCD_Puts>

		sprintf(str, "ALARM  #%d", alarm_select);
 8001e08:	4b22      	ldr	r3, [pc, #136]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	4932      	ldr	r1, [pc, #200]	@ (8001ed8 <Alarm_display_operation+0x2b8>)
 8001e10:	4825      	ldr	r0, [pc, #148]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001e12:	f004 fc5b 	bl	80066cc <siprintf>
		CLCD_Puts(0, 0, str);
 8001e16:	4a24      	ldr	r2, [pc, #144]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001e18:	2100      	movs	r1, #0
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	f7ff fa6c 	bl	80012f8 <CLCD_Puts>

		sprintf(str, "%s  ", (alarm_hour[alarm_select] < 12) ? "AM" : "PM");
 8001e20:	4b1c      	ldr	r3, [pc, #112]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	461a      	mov	r2, r3
 8001e26:	4b1c      	ldr	r3, [pc, #112]	@ (8001e98 <Alarm_display_operation+0x278>)
 8001e28:	5c9b      	ldrb	r3, [r3, r2]
 8001e2a:	2b0b      	cmp	r3, #11
 8001e2c:	d801      	bhi.n	8001e32 <Alarm_display_operation+0x212>
 8001e2e:	4b2b      	ldr	r3, [pc, #172]	@ (8001edc <Alarm_display_operation+0x2bc>)
 8001e30:	e000      	b.n	8001e34 <Alarm_display_operation+0x214>
 8001e32:	4b2b      	ldr	r3, [pc, #172]	@ (8001ee0 <Alarm_display_operation+0x2c0>)
 8001e34:	461a      	mov	r2, r3
 8001e36:	492b      	ldr	r1, [pc, #172]	@ (8001ee4 <Alarm_display_operation+0x2c4>)
 8001e38:	481b      	ldr	r0, [pc, #108]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001e3a:	f004 fc47 	bl	80066cc <siprintf>
		CLCD_Puts(7, 1, str);
 8001e3e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001e40:	2101      	movs	r1, #1
 8001e42:	2007      	movs	r0, #7
 8001e44:	f7ff fa58 	bl	80012f8 <CLCD_Puts>

		sprintf(str, "%02d:%02d", alarm_hour[alarm_select],
 8001e48:	4b12      	ldr	r3, [pc, #72]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	4b12      	ldr	r3, [pc, #72]	@ (8001e98 <Alarm_display_operation+0x278>)
 8001e50:	5c9b      	ldrb	r3, [r3, r2]
 8001e52:	4619      	mov	r1, r3
				alarm_minute[alarm_select]);
 8001e54:	4b0f      	ldr	r3, [pc, #60]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b16      	ldr	r3, [pc, #88]	@ (8001eb4 <Alarm_display_operation+0x294>)
 8001e5c:	5c9b      	ldrb	r3, [r3, r2]
		sprintf(str, "%02d:%02d", alarm_hour[alarm_select],
 8001e5e:	460a      	mov	r2, r1
 8001e60:	4921      	ldr	r1, [pc, #132]	@ (8001ee8 <Alarm_display_operation+0x2c8>)
 8001e62:	4811      	ldr	r0, [pc, #68]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001e64:	f004 fc32 	bl	80066cc <siprintf>
		CLCD_Puts(11, 1, str);
 8001e68:	4a0f      	ldr	r2, [pc, #60]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	200b      	movs	r0, #11
 8001e6e:	f7ff fa43 	bl	80012f8 <CLCD_Puts>

		if (alarm_changed[alarm_select]) {
 8001e72:	4b08      	ldr	r3, [pc, #32]	@ (8001e94 <Alarm_display_operation+0x274>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	461a      	mov	r2, r3
 8001e78:	4b13      	ldr	r3, [pc, #76]	@ (8001ec8 <Alarm_display_operation+0x2a8>)
 8001e7a:	5c9b      	ldrb	r3, [r3, r2]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d035      	beq.n	8001eec <Alarm_display_operation+0x2cc>
			sprintf(str, " ON");
 8001e80:	4912      	ldr	r1, [pc, #72]	@ (8001ecc <Alarm_display_operation+0x2ac>)
 8001e82:	4809      	ldr	r0, [pc, #36]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001e84:	f004 fc22 	bl	80066cc <siprintf>
			CLCD_Puts(13, 0, str);
 8001e88:	4a07      	ldr	r2, [pc, #28]	@ (8001ea8 <Alarm_display_operation+0x288>)
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	200d      	movs	r0, #13
 8001e8e:	f7ff fa33 	bl	80012f8 <CLCD_Puts>
 8001e92:	e034      	b.n	8001efe <Alarm_display_operation+0x2de>
 8001e94:	20000012 	.word	0x20000012
 8001e98:	20000154 	.word	0x20000154
 8001e9c:	aaaaaaab 	.word	0xaaaaaaab
 8001ea0:	20000152 	.word	0x20000152
 8001ea4:	08007048 	.word	0x08007048
 8001ea8:	20000130 	.word	0x20000130
 8001eac:	20000148 	.word	0x20000148
 8001eb0:	20000162 	.word	0x20000162
 8001eb4:	2000015c 	.word	0x2000015c
 8001eb8:	0800704c 	.word	0x0800704c
 8001ebc:	08007054 	.word	0x08007054
 8001ec0:	08007058 	.word	0x08007058
 8001ec4:	0800705c 	.word	0x0800705c
 8001ec8:	2000000c 	.word	0x2000000c
 8001ecc:	08007060 	.word	0x08007060
 8001ed0:	08007064 	.word	0x08007064
 8001ed4:	08007068 	.word	0x08007068
 8001ed8:	0800706c 	.word	0x0800706c
 8001edc:	08007078 	.word	0x08007078
 8001ee0:	0800707c 	.word	0x0800707c
 8001ee4:	08007080 	.word	0x08007080
 8001ee8:	08007088 	.word	0x08007088
		}

		else {
			sprintf(str, "OFF");
 8001eec:	4922      	ldr	r1, [pc, #136]	@ (8001f78 <Alarm_display_operation+0x358>)
 8001eee:	4823      	ldr	r0, [pc, #140]	@ (8001f7c <Alarm_display_operation+0x35c>)
 8001ef0:	f004 fbec 	bl	80066cc <siprintf>
			CLCD_Puts(13, 0, str);
 8001ef4:	4a21      	ldr	r2, [pc, #132]	@ (8001f7c <Alarm_display_operation+0x35c>)
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	200d      	movs	r0, #13
 8001efa:	f7ff f9fd 	bl	80012f8 <CLCD_Puts>
		}
	}

	if (clock_time / 100 > 5) {
 8001efe:	4b20      	ldr	r3, [pc, #128]	@ (8001f80 <Alarm_display_operation+0x360>)
 8001f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f04:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8001f08:	f173 0300 	sbcs.w	r3, r3, #0
 8001f0c:	d311      	bcc.n	8001f32 <Alarm_display_operation+0x312>
		_7SEG_SetNumber(DGT2, second % 10, ON);
 8001f0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001f84 <Alarm_display_operation+0x364>)
 8001f10:	781a      	ldrb	r2, [r3, #0]
 8001f12:	4b1d      	ldr	r3, [pc, #116]	@ (8001f88 <Alarm_display_operation+0x368>)
 8001f14:	fba3 1302 	umull	r1, r3, r3, r2
 8001f18:	08d9      	lsrs	r1, r3, #3
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	440b      	add	r3, r1
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	2201      	movs	r2, #1
 8001f28:	4619      	mov	r1, r3
 8001f2a:	2001      	movs	r0, #1
 8001f2c:	f7fe fbfe 	bl	800072c <_7SEG_SetNumber>
 8001f30:	e010      	b.n	8001f54 <Alarm_display_operation+0x334>
	} else {
		_7SEG_SetNumber(DGT2, second % 10, OFF);
 8001f32:	4b14      	ldr	r3, [pc, #80]	@ (8001f84 <Alarm_display_operation+0x364>)
 8001f34:	781a      	ldrb	r2, [r3, #0]
 8001f36:	4b14      	ldr	r3, [pc, #80]	@ (8001f88 <Alarm_display_operation+0x368>)
 8001f38:	fba3 1302 	umull	r1, r3, r3, r2
 8001f3c:	08d9      	lsrs	r1, r3, #3
 8001f3e:	460b      	mov	r3, r1
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	440b      	add	r3, r1
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	2001      	movs	r0, #1
 8001f50:	f7fe fbec 	bl	800072c <_7SEG_SetNumber>
	}
	_7SEG_SetNumber(DGT1, second / 10, OFF);
 8001f54:	4b0b      	ldr	r3, [pc, #44]	@ (8001f84 <Alarm_display_operation+0x364>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	4a0b      	ldr	r2, [pc, #44]	@ (8001f88 <Alarm_display_operation+0x368>)
 8001f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f5e:	08db      	lsrs	r3, r3, #3
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2200      	movs	r2, #0
 8001f64:	4619      	mov	r1, r3
 8001f66:	2000      	movs	r0, #0
 8001f68:	f7fe fbe0 	bl	800072c <_7SEG_SetNumber>

}
 8001f6c:	bf00      	nop
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	08007064 	.word	0x08007064
 8001f7c:	20000130 	.word	0x20000130
 8001f80:	20000148 	.word	0x20000148
 8001f84:	20000003 	.word	0x20000003
 8001f88:	cccccccd 	.word	0xcccccccd

08001f8c <Alarm_button_operation>:
Alarm_button_operation() {
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
	if (sw1_debounced) {
 8001f90:	4b53      	ldr	r3, [pc, #332]	@ (80020e0 <Alarm_button_operation+0x154>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d018      	beq.n	8001fca <Alarm_button_operation+0x3e>
		if (Press_Mode >= 2) {
 8001f98:	4b52      	ldr	r3, [pc, #328]	@ (80020e4 <Alarm_button_operation+0x158>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d911      	bls.n	8001fc4 <Alarm_button_operation+0x38>
			alarm_setmode = !alarm_setmode; // Toggle timer setting mode
 8001fa0:	4b51      	ldr	r3, [pc, #324]	@ (80020e8 <Alarm_button_operation+0x15c>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	bf14      	ite	ne
 8001fa8:	2301      	movne	r3, #1
 8001faa:	2300      	moveq	r3, #0
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	f083 0301 	eor.w	r3, r3, #1
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	b2da      	uxtb	r2, r3
 8001fba:	4b4b      	ldr	r3, [pc, #300]	@ (80020e8 <Alarm_button_operation+0x15c>)
 8001fbc:	701a      	strb	r2, [r3, #0]
			Press_Mode = 0;
 8001fbe:	4b49      	ldr	r3, [pc, #292]	@ (80020e4 <Alarm_button_operation+0x158>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	701a      	strb	r2, [r3, #0]
		}
		sw1_debounced = false;
 8001fc4:	4b46      	ldr	r3, [pc, #280]	@ (80020e0 <Alarm_button_operation+0x154>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	701a      	strb	r2, [r3, #0]
	}

	if (alarm_setmode) {
 8001fca:	4b47      	ldr	r3, [pc, #284]	@ (80020e8 <Alarm_button_operation+0x15c>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d06e      	beq.n	80020b0 <Alarm_button_operation+0x124>
		if (sw2_debounced) {
 8001fd2:	4b46      	ldr	r3, [pc, #280]	@ (80020ec <Alarm_button_operation+0x160>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d004      	beq.n	8001fe4 <Alarm_button_operation+0x58>
			updateTime5();
 8001fda:	f000 f893 	bl	8002104 <updateTime5>
			sw2_debounced = false;
 8001fde:	4b43      	ldr	r3, [pc, #268]	@ (80020ec <Alarm_button_operation+0x160>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	701a      	strb	r2, [r3, #0]
		}
		if (sw2 == true) {
 8001fe4:	4b42      	ldr	r3, [pc, #264]	@ (80020f0 <Alarm_button_operation+0x164>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d029      	beq.n	8002040 <Alarm_button_operation+0xb4>
			if (Press_Mode == 2) {
 8001fec:	4b3d      	ldr	r3, [pc, #244]	@ (80020e4 <Alarm_button_operation+0x158>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d111      	bne.n	8002018 <Alarm_button_operation+0x8c>
				if (time >= 500) {
 8001ff4:	4b3f      	ldr	r3, [pc, #252]	@ (80020f4 <Alarm_button_operation+0x168>)
 8001ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffa:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 8001ffe:	f173 0300 	sbcs.w	r3, r3, #0
 8002002:	d31d      	bcc.n	8002040 <Alarm_button_operation+0xb4>
					updateTime5();
 8002004:	f000 f87e 	bl	8002104 <updateTime5>
					time = 0;
 8002008:	493a      	ldr	r1, [pc, #232]	@ (80020f4 <Alarm_button_operation+0x168>)
 800200a:	f04f 0200 	mov.w	r2, #0
 800200e:	f04f 0300 	mov.w	r3, #0
 8002012:	e9c1 2300 	strd	r2, r3, [r1]
 8002016:	e013      	b.n	8002040 <Alarm_button_operation+0xb4>
				}
			} else if (Press_Mode == 3) {
 8002018:	4b32      	ldr	r3, [pc, #200]	@ (80020e4 <Alarm_button_operation+0x158>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b03      	cmp	r3, #3
 800201e:	d10f      	bne.n	8002040 <Alarm_button_operation+0xb4>
				if (time >= 200) {
 8002020:	4b34      	ldr	r3, [pc, #208]	@ (80020f4 <Alarm_button_operation+0x168>)
 8002022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002026:	2ac8      	cmp	r2, #200	@ 0xc8
 8002028:	f173 0300 	sbcs.w	r3, r3, #0
 800202c:	d308      	bcc.n	8002040 <Alarm_button_operation+0xb4>
					updateTime5();
 800202e:	f000 f869 	bl	8002104 <updateTime5>
					time = 0;
 8002032:	4930      	ldr	r1, [pc, #192]	@ (80020f4 <Alarm_button_operation+0x168>)
 8002034:	f04f 0200 	mov.w	r2, #0
 8002038:	f04f 0300 	mov.w	r3, #0
 800203c:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
		}

		if (sw3_debounced) {
 8002040:	4b2d      	ldr	r3, [pc, #180]	@ (80020f8 <Alarm_button_operation+0x16c>)
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d004      	beq.n	8002052 <Alarm_button_operation+0xc6>
			updateTime6();
 8002048:	f000 f8ee 	bl	8002228 <updateTime6>
			sw3_debounced = false;
 800204c:	4b2a      	ldr	r3, [pc, #168]	@ (80020f8 <Alarm_button_operation+0x16c>)
 800204e:	2200      	movs	r2, #0
 8002050:	701a      	strb	r2, [r3, #0]
		}
		if (sw3 == true) {
 8002052:	4b2a      	ldr	r3, [pc, #168]	@ (80020fc <Alarm_button_operation+0x170>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d03e      	beq.n	80020d8 <Alarm_button_operation+0x14c>
			if (Press_Mode == 2) {
 800205a:	4b22      	ldr	r3, [pc, #136]	@ (80020e4 <Alarm_button_operation+0x158>)
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	2b02      	cmp	r3, #2
 8002060:	d111      	bne.n	8002086 <Alarm_button_operation+0xfa>
				if (time >= 500) {
 8002062:	4b24      	ldr	r3, [pc, #144]	@ (80020f4 <Alarm_button_operation+0x168>)
 8002064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002068:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 800206c:	f173 0300 	sbcs.w	r3, r3, #0
 8002070:	d332      	bcc.n	80020d8 <Alarm_button_operation+0x14c>
					updateTime6();
 8002072:	f000 f8d9 	bl	8002228 <updateTime6>
					time = 0;
 8002076:	491f      	ldr	r1, [pc, #124]	@ (80020f4 <Alarm_button_operation+0x168>)
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	f04f 0300 	mov.w	r3, #0
 8002080:	e9c1 2300 	strd	r2, r3, [r1]
 8002084:	e028      	b.n	80020d8 <Alarm_button_operation+0x14c>
				}
			} else if (Press_Mode == 3) {
 8002086:	4b17      	ldr	r3, [pc, #92]	@ (80020e4 <Alarm_button_operation+0x158>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b03      	cmp	r3, #3
 800208c:	d124      	bne.n	80020d8 <Alarm_button_operation+0x14c>
				if (time >= 200) {
 800208e:	4b19      	ldr	r3, [pc, #100]	@ (80020f4 <Alarm_button_operation+0x168>)
 8002090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002094:	2ac8      	cmp	r2, #200	@ 0xc8
 8002096:	f173 0300 	sbcs.w	r3, r3, #0
 800209a:	d31d      	bcc.n	80020d8 <Alarm_button_operation+0x14c>
					updateTime6();
 800209c:	f000 f8c4 	bl	8002228 <updateTime6>
					time = 0;
 80020a0:	4914      	ldr	r1, [pc, #80]	@ (80020f4 <Alarm_button_operation+0x168>)
 80020a2:	f04f 0200 	mov.w	r2, #0
 80020a6:	f04f 0300 	mov.w	r3, #0
 80020aa:	e9c1 2300 	strd	r2, r3, [r1]
 80020ae:	e013      	b.n	80020d8 <Alarm_button_operation+0x14c>
			}
		}
	}

	else {
		if (sw2_debounced) {
 80020b0:	4b0e      	ldr	r3, [pc, #56]	@ (80020ec <Alarm_button_operation+0x160>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d00f      	beq.n	80020d8 <Alarm_button_operation+0x14c>
			alarm_select++;
 80020b8:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <Alarm_button_operation+0x174>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	3301      	adds	r3, #1
 80020be:	b2da      	uxtb	r2, r3
 80020c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002100 <Alarm_button_operation+0x174>)
 80020c2:	701a      	strb	r2, [r3, #0]
			if (alarm_select >= 6) {
 80020c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002100 <Alarm_button_operation+0x174>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b05      	cmp	r3, #5
 80020ca:	d902      	bls.n	80020d2 <Alarm_button_operation+0x146>
				alarm_select = 1;
 80020cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002100 <Alarm_button_operation+0x174>)
 80020ce:	2201      	movs	r2, #1
 80020d0:	701a      	strb	r2, [r3, #0]
			}
			sw2_debounced = false;
 80020d2:	4b06      	ldr	r3, [pc, #24]	@ (80020ec <Alarm_button_operation+0x160>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80020d8:	bf00      	nop
 80020da:	4618      	mov	r0, r3
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000120 	.word	0x20000120
 80020e4:	20000146 	.word	0x20000146
 80020e8:	20000152 	.word	0x20000152
 80020ec:	20000121 	.word	0x20000121
 80020f0:	2000011d 	.word	0x2000011d
 80020f4:	20000128 	.word	0x20000128
 80020f8:	20000123 	.word	0x20000123
 80020fc:	2000011e 	.word	0x2000011e
 8002100:	20000012 	.word	0x20000012

08002104 <updateTime5>:
void updateTime5() {
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
	switch (item_select3) {
 8002108:	4b40      	ldr	r3, [pc, #256]	@ (800220c <updateTime5+0x108>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b03      	cmp	r3, #3
 800210e:	d877      	bhi.n	8002200 <updateTime5+0xfc>
 8002110:	a201      	add	r2, pc, #4	@ (adr r2, 8002118 <updateTime5+0x14>)
 8002112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002116:	bf00      	nop
 8002118:	08002129 	.word	0x08002129
 800211c:	08002145 	.word	0x08002145
 8002120:	0800219f 	.word	0x0800219f
 8002124:	080021cd 	.word	0x080021cd
	case 0:
		alarm_select++;
 8002128:	4b39      	ldr	r3, [pc, #228]	@ (8002210 <updateTime5+0x10c>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	3301      	adds	r3, #1
 800212e:	b2da      	uxtb	r2, r3
 8002130:	4b37      	ldr	r3, [pc, #220]	@ (8002210 <updateTime5+0x10c>)
 8002132:	701a      	strb	r2, [r3, #0]
		if (alarm_select >= 6) {
 8002134:	4b36      	ldr	r3, [pc, #216]	@ (8002210 <updateTime5+0x10c>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b05      	cmp	r3, #5
 800213a:	d95e      	bls.n	80021fa <updateTime5+0xf6>
			alarm_select = 1;
 800213c:	4b34      	ldr	r3, [pc, #208]	@ (8002210 <updateTime5+0x10c>)
 800213e:	2201      	movs	r2, #1
 8002140:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002142:	e05a      	b.n	80021fa <updateTime5+0xf6>
	case 1:
		alarm_changed[alarm_select] = !alarm_changed[alarm_select];
 8002144:	4b32      	ldr	r3, [pc, #200]	@ (8002210 <updateTime5+0x10c>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	461a      	mov	r2, r3
 800214a:	4b32      	ldr	r3, [pc, #200]	@ (8002214 <updateTime5+0x110>)
 800214c:	5c9b      	ldrb	r3, [r3, r2]
 800214e:	2b00      	cmp	r3, #0
 8002150:	bf14      	ite	ne
 8002152:	2301      	movne	r3, #1
 8002154:	2300      	moveq	r3, #0
 8002156:	b2db      	uxtb	r3, r3
 8002158:	f083 0301 	eor.w	r3, r3, #1
 800215c:	b2db      	uxtb	r3, r3
 800215e:	4619      	mov	r1, r3
 8002160:	4b2b      	ldr	r3, [pc, #172]	@ (8002210 <updateTime5+0x10c>)
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	461a      	mov	r2, r3
 8002166:	460b      	mov	r3, r1
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	b2d9      	uxtb	r1, r3
 800216e:	4b29      	ldr	r3, [pc, #164]	@ (8002214 <updateTime5+0x110>)
 8002170:	5499      	strb	r1, [r3, r2]
		if (alarm_changed[alarm_select]) {
 8002172:	4b27      	ldr	r3, [pc, #156]	@ (8002210 <updateTime5+0x10c>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	461a      	mov	r2, r3
 8002178:	4b26      	ldr	r3, [pc, #152]	@ (8002214 <updateTime5+0x110>)
 800217a:	5c9b      	ldrb	r3, [r3, r2]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d03e      	beq.n	80021fe <updateTime5+0xfa>
			alarm_hour[alarm_select] = hour;
 8002180:	4b23      	ldr	r3, [pc, #140]	@ (8002210 <updateTime5+0x10c>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	461a      	mov	r2, r3
 8002186:	4b24      	ldr	r3, [pc, #144]	@ (8002218 <updateTime5+0x114>)
 8002188:	7819      	ldrb	r1, [r3, #0]
 800218a:	4b24      	ldr	r3, [pc, #144]	@ (800221c <updateTime5+0x118>)
 800218c:	5499      	strb	r1, [r3, r2]
			alarm_minute[alarm_select] = minute;
 800218e:	4b20      	ldr	r3, [pc, #128]	@ (8002210 <updateTime5+0x10c>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	4b22      	ldr	r3, [pc, #136]	@ (8002220 <updateTime5+0x11c>)
 8002196:	7819      	ldrb	r1, [r3, #0]
 8002198:	4b22      	ldr	r3, [pc, #136]	@ (8002224 <updateTime5+0x120>)
 800219a:	5499      	strb	r1, [r3, r2]
		}

		break;
 800219c:	e02f      	b.n	80021fe <updateTime5+0xfa>
	case 2:
		if (alarm_hour[alarm_select] >= 23) {
 800219e:	4b1c      	ldr	r3, [pc, #112]	@ (8002210 <updateTime5+0x10c>)
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	461a      	mov	r2, r3
 80021a4:	4b1d      	ldr	r3, [pc, #116]	@ (800221c <updateTime5+0x118>)
 80021a6:	5c9b      	ldrb	r3, [r3, r2]
 80021a8:	2b16      	cmp	r3, #22
 80021aa:	d906      	bls.n	80021ba <updateTime5+0xb6>
			alarm_hour[alarm_select] = 0;
 80021ac:	4b18      	ldr	r3, [pc, #96]	@ (8002210 <updateTime5+0x10c>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	461a      	mov	r2, r3
 80021b2:	4b1a      	ldr	r3, [pc, #104]	@ (800221c <updateTime5+0x118>)
 80021b4:	2100      	movs	r1, #0
 80021b6:	5499      	strb	r1, [r3, r2]
		}

		else {
			alarm_hour[alarm_select]++;
		}
		break;
 80021b8:	e022      	b.n	8002200 <updateTime5+0xfc>
			alarm_hour[alarm_select]++;
 80021ba:	4b15      	ldr	r3, [pc, #84]	@ (8002210 <updateTime5+0x10c>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	4a17      	ldr	r2, [pc, #92]	@ (800221c <updateTime5+0x118>)
 80021c0:	5cd2      	ldrb	r2, [r2, r3]
 80021c2:	3201      	adds	r2, #1
 80021c4:	b2d1      	uxtb	r1, r2
 80021c6:	4a15      	ldr	r2, [pc, #84]	@ (800221c <updateTime5+0x118>)
 80021c8:	54d1      	strb	r1, [r2, r3]
		break;
 80021ca:	e019      	b.n	8002200 <updateTime5+0xfc>
	case 3:
		if (alarm_minute[alarm_select] >= 59) {
 80021cc:	4b10      	ldr	r3, [pc, #64]	@ (8002210 <updateTime5+0x10c>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	461a      	mov	r2, r3
 80021d2:	4b14      	ldr	r3, [pc, #80]	@ (8002224 <updateTime5+0x120>)
 80021d4:	5c9b      	ldrb	r3, [r3, r2]
 80021d6:	2b3a      	cmp	r3, #58	@ 0x3a
 80021d8:	d906      	bls.n	80021e8 <updateTime5+0xe4>
			alarm_minute[alarm_select] = 0;
 80021da:	4b0d      	ldr	r3, [pc, #52]	@ (8002210 <updateTime5+0x10c>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	461a      	mov	r2, r3
 80021e0:	4b10      	ldr	r3, [pc, #64]	@ (8002224 <updateTime5+0x120>)
 80021e2:	2100      	movs	r1, #0
 80021e4:	5499      	strb	r1, [r3, r2]
		}

		else {
			alarm_minute[alarm_select]++;
		}
		break;
 80021e6:	e00b      	b.n	8002200 <updateTime5+0xfc>
			alarm_minute[alarm_select]++;
 80021e8:	4b09      	ldr	r3, [pc, #36]	@ (8002210 <updateTime5+0x10c>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002224 <updateTime5+0x120>)
 80021ee:	5cd2      	ldrb	r2, [r2, r3]
 80021f0:	3201      	adds	r2, #1
 80021f2:	b2d1      	uxtb	r1, r2
 80021f4:	4a0b      	ldr	r2, [pc, #44]	@ (8002224 <updateTime5+0x120>)
 80021f6:	54d1      	strb	r1, [r2, r3]
		break;
 80021f8:	e002      	b.n	8002200 <updateTime5+0xfc>
		break;
 80021fa:	bf00      	nop
 80021fc:	e000      	b.n	8002200 <updateTime5+0xfc>
		break;
 80021fe:	bf00      	nop
	}
}
 8002200:	bf00      	nop
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	20000162 	.word	0x20000162
 8002210:	20000012 	.word	0x20000012
 8002214:	2000000c 	.word	0x2000000c
 8002218:	20000001 	.word	0x20000001
 800221c:	20000154 	.word	0x20000154
 8002220:	20000002 	.word	0x20000002
 8002224:	2000015c 	.word	0x2000015c

08002228 <updateTime6>:

void updateTime6() {
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
	switch (item_select3) {
 800222c:	4b40      	ldr	r3, [pc, #256]	@ (8002330 <updateTime6+0x108>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	2b03      	cmp	r3, #3
 8002232:	d877      	bhi.n	8002324 <updateTime6+0xfc>
 8002234:	a201      	add	r2, pc, #4	@ (adr r2, 800223c <updateTime6+0x14>)
 8002236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800223a:	bf00      	nop
 800223c:	0800224d 	.word	0x0800224d
 8002240:	08002269 	.word	0x08002269
 8002244:	080022c3 	.word	0x080022c3
 8002248:	080022f1 	.word	0x080022f1
	case 0:
		alarm_select--;
 800224c:	4b39      	ldr	r3, [pc, #228]	@ (8002334 <updateTime6+0x10c>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	3b01      	subs	r3, #1
 8002252:	b2da      	uxtb	r2, r3
 8002254:	4b37      	ldr	r3, [pc, #220]	@ (8002334 <updateTime6+0x10c>)
 8002256:	701a      	strb	r2, [r3, #0]
		if (alarm_select <= 0) {
 8002258:	4b36      	ldr	r3, [pc, #216]	@ (8002334 <updateTime6+0x10c>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d15e      	bne.n	800231e <updateTime6+0xf6>
			alarm_select = 5;
 8002260:	4b34      	ldr	r3, [pc, #208]	@ (8002334 <updateTime6+0x10c>)
 8002262:	2205      	movs	r2, #5
 8002264:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002266:	e05a      	b.n	800231e <updateTime6+0xf6>
	case 1:
		alarm_changed[alarm_select] = !alarm_changed[alarm_select];
 8002268:	4b32      	ldr	r3, [pc, #200]	@ (8002334 <updateTime6+0x10c>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	461a      	mov	r2, r3
 800226e:	4b32      	ldr	r3, [pc, #200]	@ (8002338 <updateTime6+0x110>)
 8002270:	5c9b      	ldrb	r3, [r3, r2]
 8002272:	2b00      	cmp	r3, #0
 8002274:	bf14      	ite	ne
 8002276:	2301      	movne	r3, #1
 8002278:	2300      	moveq	r3, #0
 800227a:	b2db      	uxtb	r3, r3
 800227c:	f083 0301 	eor.w	r3, r3, #1
 8002280:	b2db      	uxtb	r3, r3
 8002282:	4619      	mov	r1, r3
 8002284:	4b2b      	ldr	r3, [pc, #172]	@ (8002334 <updateTime6+0x10c>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	461a      	mov	r2, r3
 800228a:	460b      	mov	r3, r1
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	b2d9      	uxtb	r1, r3
 8002292:	4b29      	ldr	r3, [pc, #164]	@ (8002338 <updateTime6+0x110>)
 8002294:	5499      	strb	r1, [r3, r2]
		if (alarm_changed[alarm_select]) {
 8002296:	4b27      	ldr	r3, [pc, #156]	@ (8002334 <updateTime6+0x10c>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	461a      	mov	r2, r3
 800229c:	4b26      	ldr	r3, [pc, #152]	@ (8002338 <updateTime6+0x110>)
 800229e:	5c9b      	ldrb	r3, [r3, r2]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d03e      	beq.n	8002322 <updateTime6+0xfa>
			alarm_hour[alarm_select] = hour;
 80022a4:	4b23      	ldr	r3, [pc, #140]	@ (8002334 <updateTime6+0x10c>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	461a      	mov	r2, r3
 80022aa:	4b24      	ldr	r3, [pc, #144]	@ (800233c <updateTime6+0x114>)
 80022ac:	7819      	ldrb	r1, [r3, #0]
 80022ae:	4b24      	ldr	r3, [pc, #144]	@ (8002340 <updateTime6+0x118>)
 80022b0:	5499      	strb	r1, [r3, r2]
			alarm_minute[alarm_select] = minute;
 80022b2:	4b20      	ldr	r3, [pc, #128]	@ (8002334 <updateTime6+0x10c>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	461a      	mov	r2, r3
 80022b8:	4b22      	ldr	r3, [pc, #136]	@ (8002344 <updateTime6+0x11c>)
 80022ba:	7819      	ldrb	r1, [r3, #0]
 80022bc:	4b22      	ldr	r3, [pc, #136]	@ (8002348 <updateTime6+0x120>)
 80022be:	5499      	strb	r1, [r3, r2]
		}
		break;
 80022c0:	e02f      	b.n	8002322 <updateTime6+0xfa>
	case 2:
		if (alarm_hour[alarm_select] <= 0) {
 80022c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002334 <updateTime6+0x10c>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002340 <updateTime6+0x118>)
 80022ca:	5c9b      	ldrb	r3, [r3, r2]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d106      	bne.n	80022de <updateTime6+0xb6>
			alarm_hour[alarm_select] = 23;
 80022d0:	4b18      	ldr	r3, [pc, #96]	@ (8002334 <updateTime6+0x10c>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002340 <updateTime6+0x118>)
 80022d8:	2117      	movs	r1, #23
 80022da:	5499      	strb	r1, [r3, r2]
		}

		else {
			alarm_hour[alarm_select]--;
		}
		break;
 80022dc:	e022      	b.n	8002324 <updateTime6+0xfc>
			alarm_hour[alarm_select]--;
 80022de:	4b15      	ldr	r3, [pc, #84]	@ (8002334 <updateTime6+0x10c>)
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	4a17      	ldr	r2, [pc, #92]	@ (8002340 <updateTime6+0x118>)
 80022e4:	5cd2      	ldrb	r2, [r2, r3]
 80022e6:	3a01      	subs	r2, #1
 80022e8:	b2d1      	uxtb	r1, r2
 80022ea:	4a15      	ldr	r2, [pc, #84]	@ (8002340 <updateTime6+0x118>)
 80022ec:	54d1      	strb	r1, [r2, r3]
		break;
 80022ee:	e019      	b.n	8002324 <updateTime6+0xfc>
	case 3:
		if (alarm_minute[alarm_select] <= 0) {
 80022f0:	4b10      	ldr	r3, [pc, #64]	@ (8002334 <updateTime6+0x10c>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	4b14      	ldr	r3, [pc, #80]	@ (8002348 <updateTime6+0x120>)
 80022f8:	5c9b      	ldrb	r3, [r3, r2]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d106      	bne.n	800230c <updateTime6+0xe4>
			alarm_minute[alarm_select] = 59;
 80022fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002334 <updateTime6+0x10c>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	461a      	mov	r2, r3
 8002304:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <updateTime6+0x120>)
 8002306:	213b      	movs	r1, #59	@ 0x3b
 8002308:	5499      	strb	r1, [r3, r2]
		}

		else {
			alarm_minute[alarm_select]--;
		}
		break;
 800230a:	e00b      	b.n	8002324 <updateTime6+0xfc>
			alarm_minute[alarm_select]--;
 800230c:	4b09      	ldr	r3, [pc, #36]	@ (8002334 <updateTime6+0x10c>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	4a0d      	ldr	r2, [pc, #52]	@ (8002348 <updateTime6+0x120>)
 8002312:	5cd2      	ldrb	r2, [r2, r3]
 8002314:	3a01      	subs	r2, #1
 8002316:	b2d1      	uxtb	r1, r2
 8002318:	4a0b      	ldr	r2, [pc, #44]	@ (8002348 <updateTime6+0x120>)
 800231a:	54d1      	strb	r1, [r2, r3]
		break;
 800231c:	e002      	b.n	8002324 <updateTime6+0xfc>
		break;
 800231e:	bf00      	nop
 8002320:	e000      	b.n	8002324 <updateTime6+0xfc>
		break;
 8002322:	bf00      	nop
	}
}
 8002324:	bf00      	nop
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	20000162 	.word	0x20000162
 8002334:	20000012 	.word	0x20000012
 8002338:	2000000c 	.word	0x2000000c
 800233c:	20000001 	.word	0x20000001
 8002340:	20000154 	.word	0x20000154
 8002344:	20000002 	.word	0x20000002
 8002348:	2000015c 	.word	0x2000015c

0800234c <Clock_basic_operation>:
void Clock_basic_operation() {
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0

	if (month >= 13) {
 8002350:	4b54      	ldr	r3, [pc, #336]	@ (80024a4 <Clock_basic_operation+0x158>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	2b0c      	cmp	r3, #12
 8002356:	d908      	bls.n	800236a <Clock_basic_operation+0x1e>
		month = 1;
 8002358:	4b52      	ldr	r3, [pc, #328]	@ (80024a4 <Clock_basic_operation+0x158>)
 800235a:	2201      	movs	r2, #1
 800235c:	701a      	strb	r2, [r3, #0]
		year++;
 800235e:	4b52      	ldr	r3, [pc, #328]	@ (80024a8 <Clock_basic_operation+0x15c>)
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	3301      	adds	r3, #1
 8002364:	b29a      	uxth	r2, r3
 8002366:	4b50      	ldr	r3, [pc, #320]	@ (80024a8 <Clock_basic_operation+0x15c>)
 8002368:	801a      	strh	r2, [r3, #0]
	}

	if ((month == 4 || month == 6 || month == 9 || month == 11) && day >= 31) {
 800236a:	4b4e      	ldr	r3, [pc, #312]	@ (80024a4 <Clock_basic_operation+0x158>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	2b04      	cmp	r3, #4
 8002370:	d00b      	beq.n	800238a <Clock_basic_operation+0x3e>
 8002372:	4b4c      	ldr	r3, [pc, #304]	@ (80024a4 <Clock_basic_operation+0x158>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b06      	cmp	r3, #6
 8002378:	d007      	beq.n	800238a <Clock_basic_operation+0x3e>
 800237a:	4b4a      	ldr	r3, [pc, #296]	@ (80024a4 <Clock_basic_operation+0x158>)
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	2b09      	cmp	r3, #9
 8002380:	d003      	beq.n	800238a <Clock_basic_operation+0x3e>
 8002382:	4b48      	ldr	r3, [pc, #288]	@ (80024a4 <Clock_basic_operation+0x158>)
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	2b0b      	cmp	r3, #11
 8002388:	d10d      	bne.n	80023a6 <Clock_basic_operation+0x5a>
 800238a:	4b48      	ldr	r3, [pc, #288]	@ (80024ac <Clock_basic_operation+0x160>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b1e      	cmp	r3, #30
 8002390:	d909      	bls.n	80023a6 <Clock_basic_operation+0x5a>
		month++;
 8002392:	4b44      	ldr	r3, [pc, #272]	@ (80024a4 <Clock_basic_operation+0x158>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	3301      	adds	r3, #1
 8002398:	b2da      	uxtb	r2, r3
 800239a:	4b42      	ldr	r3, [pc, #264]	@ (80024a4 <Clock_basic_operation+0x158>)
 800239c:	701a      	strb	r2, [r3, #0]
		day = 1;
 800239e:	4b43      	ldr	r3, [pc, #268]	@ (80024ac <Clock_basic_operation+0x160>)
 80023a0:	2201      	movs	r2, #1
 80023a2:	701a      	strb	r2, [r3, #0]
 80023a4:	e079      	b.n	800249a <Clock_basic_operation+0x14e>
	} else if ((month == 1 || month == 3 || month == 5 || month == 7
 80023a6:	4b3f      	ldr	r3, [pc, #252]	@ (80024a4 <Clock_basic_operation+0x158>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d017      	beq.n	80023de <Clock_basic_operation+0x92>
 80023ae:	4b3d      	ldr	r3, [pc, #244]	@ (80024a4 <Clock_basic_operation+0x158>)
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	2b03      	cmp	r3, #3
 80023b4:	d013      	beq.n	80023de <Clock_basic_operation+0x92>
 80023b6:	4b3b      	ldr	r3, [pc, #236]	@ (80024a4 <Clock_basic_operation+0x158>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b05      	cmp	r3, #5
 80023bc:	d00f      	beq.n	80023de <Clock_basic_operation+0x92>
 80023be:	4b39      	ldr	r3, [pc, #228]	@ (80024a4 <Clock_basic_operation+0x158>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b07      	cmp	r3, #7
 80023c4:	d00b      	beq.n	80023de <Clock_basic_operation+0x92>
			|| month == 8 || month == 10 || month == 12) && day >= 32) {
 80023c6:	4b37      	ldr	r3, [pc, #220]	@ (80024a4 <Clock_basic_operation+0x158>)
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	2b08      	cmp	r3, #8
 80023cc:	d007      	beq.n	80023de <Clock_basic_operation+0x92>
 80023ce:	4b35      	ldr	r3, [pc, #212]	@ (80024a4 <Clock_basic_operation+0x158>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b0a      	cmp	r3, #10
 80023d4:	d003      	beq.n	80023de <Clock_basic_operation+0x92>
 80023d6:	4b33      	ldr	r3, [pc, #204]	@ (80024a4 <Clock_basic_operation+0x158>)
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	2b0c      	cmp	r3, #12
 80023dc:	d11b      	bne.n	8002416 <Clock_basic_operation+0xca>
 80023de:	4b33      	ldr	r3, [pc, #204]	@ (80024ac <Clock_basic_operation+0x160>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	2b1f      	cmp	r3, #31
 80023e4:	d917      	bls.n	8002416 <Clock_basic_operation+0xca>
		if (month >= 12) {
 80023e6:	4b2f      	ldr	r3, [pc, #188]	@ (80024a4 <Clock_basic_operation+0x158>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	2b0b      	cmp	r3, #11
 80023ec:	d909      	bls.n	8002402 <Clock_basic_operation+0xb6>
			year++;
 80023ee:	4b2e      	ldr	r3, [pc, #184]	@ (80024a8 <Clock_basic_operation+0x15c>)
 80023f0:	881b      	ldrh	r3, [r3, #0]
 80023f2:	3301      	adds	r3, #1
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	4b2c      	ldr	r3, [pc, #176]	@ (80024a8 <Clock_basic_operation+0x15c>)
 80023f8:	801a      	strh	r2, [r3, #0]
			month = 1;
 80023fa:	4b2a      	ldr	r3, [pc, #168]	@ (80024a4 <Clock_basic_operation+0x158>)
 80023fc:	2201      	movs	r2, #1
 80023fe:	701a      	strb	r2, [r3, #0]
 8002400:	e005      	b.n	800240e <Clock_basic_operation+0xc2>
		} else {
			month++;
 8002402:	4b28      	ldr	r3, [pc, #160]	@ (80024a4 <Clock_basic_operation+0x158>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	3301      	adds	r3, #1
 8002408:	b2da      	uxtb	r2, r3
 800240a:	4b26      	ldr	r3, [pc, #152]	@ (80024a4 <Clock_basic_operation+0x158>)
 800240c:	701a      	strb	r2, [r3, #0]
		}
		day = 1;
 800240e:	4b27      	ldr	r3, [pc, #156]	@ (80024ac <Clock_basic_operation+0x160>)
 8002410:	2201      	movs	r2, #1
 8002412:	701a      	strb	r2, [r3, #0]
 8002414:	e041      	b.n	800249a <Clock_basic_operation+0x14e>
	} else if (month == 2) {
 8002416:	4b23      	ldr	r3, [pc, #140]	@ (80024a4 <Clock_basic_operation+0x158>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b02      	cmp	r3, #2
 800241c:	d13d      	bne.n	800249a <Clock_basic_operation+0x14e>
		if (year % 4 == 0 && (year % 100 != 0 || year % 400 == 0)) { // 
 800241e:	4b22      	ldr	r3, [pc, #136]	@ (80024a8 <Clock_basic_operation+0x15c>)
 8002420:	881b      	ldrh	r3, [r3, #0]
 8002422:	f003 0303 	and.w	r3, r3, #3
 8002426:	b29b      	uxth	r3, r3
 8002428:	2b00      	cmp	r3, #0
 800242a:	d128      	bne.n	800247e <Clock_basic_operation+0x132>
 800242c:	4b1e      	ldr	r3, [pc, #120]	@ (80024a8 <Clock_basic_operation+0x15c>)
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	4a1f      	ldr	r2, [pc, #124]	@ (80024b0 <Clock_basic_operation+0x164>)
 8002432:	fba2 1203 	umull	r1, r2, r2, r3
 8002436:	0952      	lsrs	r2, r2, #5
 8002438:	2164      	movs	r1, #100	@ 0x64
 800243a:	fb01 f202 	mul.w	r2, r1, r2
 800243e:	1a9b      	subs	r3, r3, r2
 8002440:	b29b      	uxth	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d10d      	bne.n	8002462 <Clock_basic_operation+0x116>
 8002446:	4b18      	ldr	r3, [pc, #96]	@ (80024a8 <Clock_basic_operation+0x15c>)
 8002448:	881b      	ldrh	r3, [r3, #0]
 800244a:	4a19      	ldr	r2, [pc, #100]	@ (80024b0 <Clock_basic_operation+0x164>)
 800244c:	fba2 1203 	umull	r1, r2, r2, r3
 8002450:	09d2      	lsrs	r2, r2, #7
 8002452:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002456:	fb01 f202 	mul.w	r2, r1, r2
 800245a:	1a9b      	subs	r3, r3, r2
 800245c:	b29b      	uxth	r3, r3
 800245e:	2b00      	cmp	r3, #0
 8002460:	d10d      	bne.n	800247e <Clock_basic_operation+0x132>
			if (day >= 30) {
 8002462:	4b12      	ldr	r3, [pc, #72]	@ (80024ac <Clock_basic_operation+0x160>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b1d      	cmp	r3, #29
 8002468:	d917      	bls.n	800249a <Clock_basic_operation+0x14e>
				month++;
 800246a:	4b0e      	ldr	r3, [pc, #56]	@ (80024a4 <Clock_basic_operation+0x158>)
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	3301      	adds	r3, #1
 8002470:	b2da      	uxtb	r2, r3
 8002472:	4b0c      	ldr	r3, [pc, #48]	@ (80024a4 <Clock_basic_operation+0x158>)
 8002474:	701a      	strb	r2, [r3, #0]
				day = 1;
 8002476:	4b0d      	ldr	r3, [pc, #52]	@ (80024ac <Clock_basic_operation+0x160>)
 8002478:	2201      	movs	r2, #1
 800247a:	701a      	strb	r2, [r3, #0]
			if (day >= 30) {
 800247c:	e00d      	b.n	800249a <Clock_basic_operation+0x14e>
			}
		} else { // 
			if (day >= 29) {
 800247e:	4b0b      	ldr	r3, [pc, #44]	@ (80024ac <Clock_basic_operation+0x160>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	2b1c      	cmp	r3, #28
 8002484:	d909      	bls.n	800249a <Clock_basic_operation+0x14e>
				month++;
 8002486:	4b07      	ldr	r3, [pc, #28]	@ (80024a4 <Clock_basic_operation+0x158>)
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	3301      	adds	r3, #1
 800248c:	b2da      	uxtb	r2, r3
 800248e:	4b05      	ldr	r3, [pc, #20]	@ (80024a4 <Clock_basic_operation+0x158>)
 8002490:	701a      	strb	r2, [r3, #0]
				day = 1;
 8002492:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <Clock_basic_operation+0x160>)
 8002494:	2201      	movs	r2, #1
 8002496:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 8002498:	e7ff      	b.n	800249a <Clock_basic_operation+0x14e>
 800249a:	bf00      	nop
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr
 80024a4:	20000008 	.word	0x20000008
 80024a8:	20000006 	.word	0x20000006
 80024ac:	20000009 	.word	0x20000009
 80024b0:	51eb851f 	.word	0x51eb851f

080024b4 <Clock_display_operation>:

void Clock_display_operation() {
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af02      	add	r7, sp, #8
	const char *period;
	uint8_t displayHour = (int) hour % 12;
 80024ba:	4baa      	ldr	r3, [pc, #680]	@ (8002764 <Clock_display_operation+0x2b0>)
 80024bc:	781a      	ldrb	r2, [r3, #0]
 80024be:	4baa      	ldr	r3, [pc, #680]	@ (8002768 <Clock_display_operation+0x2b4>)
 80024c0:	fba3 1302 	umull	r1, r3, r3, r2
 80024c4:	08d9      	lsrs	r1, r3, #3
 80024c6:	460b      	mov	r3, r1
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	440b      	add	r3, r1
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	71fb      	strb	r3, [r7, #7]
	if (displayHour == 0) {
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <Clock_display_operation+0x28>
		displayHour = 12; // 0 12 
 80024d8:	230c      	movs	r3, #12
 80024da:	71fb      	strb	r3, [r7, #7]
	}

	if (clock_setmode) {
 80024dc:	4ba3      	ldr	r3, [pc, #652]	@ (800276c <Clock_display_operation+0x2b8>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f000 8109 	beq.w	80026f8 <Clock_display_operation+0x244>
		if (clock_time / 100 > 5) {
 80024e6:	4ba2      	ldr	r3, [pc, #648]	@ (8002770 <Clock_display_operation+0x2bc>)
 80024e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ec:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 80024f0:	f173 0300 	sbcs.w	r3, r3, #0
 80024f4:	f0c0 80ac 	bcc.w	8002650 <Clock_display_operation+0x19c>

			if (item_select == 0) {
 80024f8:	4b9e      	ldr	r3, [pc, #632]	@ (8002774 <Clock_display_operation+0x2c0>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d115      	bne.n	800252c <Clock_display_operation+0x78>
				sprintf(str, "%02d", (int) second);
 8002500:	4b9d      	ldr	r3, [pc, #628]	@ (8002778 <Clock_display_operation+0x2c4>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	499d      	ldr	r1, [pc, #628]	@ (800277c <Clock_display_operation+0x2c8>)
 8002508:	489d      	ldr	r0, [pc, #628]	@ (8002780 <Clock_display_operation+0x2cc>)
 800250a:	f004 f8df 	bl	80066cc <siprintf>
				CLCD_Puts(14, 1, str);
 800250e:	4a9c      	ldr	r2, [pc, #624]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002510:	2101      	movs	r1, #1
 8002512:	200e      	movs	r0, #14
 8002514:	f7fe fef0 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "    ");
 8002518:	499a      	ldr	r1, [pc, #616]	@ (8002784 <Clock_display_operation+0x2d0>)
 800251a:	4899      	ldr	r0, [pc, #612]	@ (8002780 <Clock_display_operation+0x2cc>)
 800251c:	f004 f8d6 	bl	80066cc <siprintf>
				CLCD_Puts(6, 0, str);
 8002520:	4a97      	ldr	r2, [pc, #604]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002522:	2100      	movs	r1, #0
 8002524:	2006      	movs	r0, #6
 8002526:	f7fe fee7 	bl	80012f8 <CLCD_Puts>
 800252a:	e07f      	b.n	800262c <Clock_display_operation+0x178>
			}

			else if (item_select == 1) {
 800252c:	4b91      	ldr	r3, [pc, #580]	@ (8002774 <Clock_display_operation+0x2c0>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d115      	bne.n	8002560 <Clock_display_operation+0xac>
				sprintf(str, "%04d", (int) year);
 8002534:	4b94      	ldr	r3, [pc, #592]	@ (8002788 <Clock_display_operation+0x2d4>)
 8002536:	881b      	ldrh	r3, [r3, #0]
 8002538:	461a      	mov	r2, r3
 800253a:	4994      	ldr	r1, [pc, #592]	@ (800278c <Clock_display_operation+0x2d8>)
 800253c:	4890      	ldr	r0, [pc, #576]	@ (8002780 <Clock_display_operation+0x2cc>)
 800253e:	f004 f8c5 	bl	80066cc <siprintf>
				CLCD_Puts(6, 0, str);
 8002542:	4a8f      	ldr	r2, [pc, #572]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002544:	2100      	movs	r1, #0
 8002546:	2006      	movs	r0, #6
 8002548:	f7fe fed6 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 800254c:	4990      	ldr	r1, [pc, #576]	@ (8002790 <Clock_display_operation+0x2dc>)
 800254e:	488c      	ldr	r0, [pc, #560]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002550:	f004 f8bc 	bl	80066cc <siprintf>
				CLCD_Puts(11, 0, str);
 8002554:	4a8a      	ldr	r2, [pc, #552]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002556:	2100      	movs	r1, #0
 8002558:	200b      	movs	r0, #11
 800255a:	f7fe fecd 	bl	80012f8 <CLCD_Puts>
 800255e:	e065      	b.n	800262c <Clock_display_operation+0x178>
			}

			else if (item_select == 2) {
 8002560:	4b84      	ldr	r3, [pc, #528]	@ (8002774 <Clock_display_operation+0x2c0>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	2b02      	cmp	r3, #2
 8002566:	d115      	bne.n	8002594 <Clock_display_operation+0xe0>
				sprintf(str, "%02d", (int) month);
 8002568:	4b8a      	ldr	r3, [pc, #552]	@ (8002794 <Clock_display_operation+0x2e0>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	461a      	mov	r2, r3
 800256e:	4983      	ldr	r1, [pc, #524]	@ (800277c <Clock_display_operation+0x2c8>)
 8002570:	4883      	ldr	r0, [pc, #524]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002572:	f004 f8ab 	bl	80066cc <siprintf>
				CLCD_Puts(11, 0, str);
 8002576:	4a82      	ldr	r2, [pc, #520]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002578:	2100      	movs	r1, #0
 800257a:	200b      	movs	r0, #11
 800257c:	f7fe febc 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8002580:	4983      	ldr	r1, [pc, #524]	@ (8002790 <Clock_display_operation+0x2dc>)
 8002582:	487f      	ldr	r0, [pc, #508]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002584:	f004 f8a2 	bl	80066cc <siprintf>
				CLCD_Puts(14, 0, str);
 8002588:	4a7d      	ldr	r2, [pc, #500]	@ (8002780 <Clock_display_operation+0x2cc>)
 800258a:	2100      	movs	r1, #0
 800258c:	200e      	movs	r0, #14
 800258e:	f7fe feb3 	bl	80012f8 <CLCD_Puts>
 8002592:	e04b      	b.n	800262c <Clock_display_operation+0x178>
			}

			else if (item_select == 3) {
 8002594:	4b77      	ldr	r3, [pc, #476]	@ (8002774 <Clock_display_operation+0x2c0>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	2b03      	cmp	r3, #3
 800259a:	d115      	bne.n	80025c8 <Clock_display_operation+0x114>
				sprintf(str, "%02d", (int) day);
 800259c:	4b7e      	ldr	r3, [pc, #504]	@ (8002798 <Clock_display_operation+0x2e4>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	4976      	ldr	r1, [pc, #472]	@ (800277c <Clock_display_operation+0x2c8>)
 80025a4:	4876      	ldr	r0, [pc, #472]	@ (8002780 <Clock_display_operation+0x2cc>)
 80025a6:	f004 f891 	bl	80066cc <siprintf>
				CLCD_Puts(14, 0, str);
 80025aa:	4a75      	ldr	r2, [pc, #468]	@ (8002780 <Clock_display_operation+0x2cc>)
 80025ac:	2100      	movs	r1, #0
 80025ae:	200e      	movs	r0, #14
 80025b0:	f7fe fea2 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 80025b4:	4976      	ldr	r1, [pc, #472]	@ (8002790 <Clock_display_operation+0x2dc>)
 80025b6:	4872      	ldr	r0, [pc, #456]	@ (8002780 <Clock_display_operation+0x2cc>)
 80025b8:	f004 f888 	bl	80066cc <siprintf>
				CLCD_Puts(8, 1, str);
 80025bc:	4a70      	ldr	r2, [pc, #448]	@ (8002780 <Clock_display_operation+0x2cc>)
 80025be:	2101      	movs	r1, #1
 80025c0:	2008      	movs	r0, #8
 80025c2:	f7fe fe99 	bl	80012f8 <CLCD_Puts>
 80025c6:	e031      	b.n	800262c <Clock_display_operation+0x178>
			}

			else if (item_select == 4) {
 80025c8:	4b6a      	ldr	r3, [pc, #424]	@ (8002774 <Clock_display_operation+0x2c0>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d114      	bne.n	80025fa <Clock_display_operation+0x146>
				sprintf(str, "%02d", displayHour);
 80025d0:	79fb      	ldrb	r3, [r7, #7]
 80025d2:	461a      	mov	r2, r3
 80025d4:	4969      	ldr	r1, [pc, #420]	@ (800277c <Clock_display_operation+0x2c8>)
 80025d6:	486a      	ldr	r0, [pc, #424]	@ (8002780 <Clock_display_operation+0x2cc>)
 80025d8:	f004 f878 	bl	80066cc <siprintf>
				CLCD_Puts(8, 1, str);
 80025dc:	4a68      	ldr	r2, [pc, #416]	@ (8002780 <Clock_display_operation+0x2cc>)
 80025de:	2101      	movs	r1, #1
 80025e0:	2008      	movs	r0, #8
 80025e2:	f7fe fe89 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 80025e6:	496a      	ldr	r1, [pc, #424]	@ (8002790 <Clock_display_operation+0x2dc>)
 80025e8:	4865      	ldr	r0, [pc, #404]	@ (8002780 <Clock_display_operation+0x2cc>)
 80025ea:	f004 f86f 	bl	80066cc <siprintf>
				CLCD_Puts(11, 1, str);
 80025ee:	4a64      	ldr	r2, [pc, #400]	@ (8002780 <Clock_display_operation+0x2cc>)
 80025f0:	2101      	movs	r1, #1
 80025f2:	200b      	movs	r0, #11
 80025f4:	f7fe fe80 	bl	80012f8 <CLCD_Puts>
 80025f8:	e018      	b.n	800262c <Clock_display_operation+0x178>
			}

			else if (item_select == 5) {
 80025fa:	4b5e      	ldr	r3, [pc, #376]	@ (8002774 <Clock_display_operation+0x2c0>)
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2b05      	cmp	r3, #5
 8002600:	d114      	bne.n	800262c <Clock_display_operation+0x178>
				sprintf(str, "%02d", (int) minute);
 8002602:	4b66      	ldr	r3, [pc, #408]	@ (800279c <Clock_display_operation+0x2e8>)
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	461a      	mov	r2, r3
 8002608:	495c      	ldr	r1, [pc, #368]	@ (800277c <Clock_display_operation+0x2c8>)
 800260a:	485d      	ldr	r0, [pc, #372]	@ (8002780 <Clock_display_operation+0x2cc>)
 800260c:	f004 f85e 	bl	80066cc <siprintf>
				CLCD_Puts(11, 1, str);
 8002610:	4a5b      	ldr	r2, [pc, #364]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002612:	2101      	movs	r1, #1
 8002614:	200b      	movs	r0, #11
 8002616:	f7fe fe6f 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 800261a:	495d      	ldr	r1, [pc, #372]	@ (8002790 <Clock_display_operation+0x2dc>)
 800261c:	4858      	ldr	r0, [pc, #352]	@ (8002780 <Clock_display_operation+0x2cc>)
 800261e:	f004 f855 	bl	80066cc <siprintf>
				CLCD_Puts(14, 1, str);
 8002622:	4a57      	ldr	r2, [pc, #348]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002624:	2101      	movs	r1, #1
 8002626:	200e      	movs	r0, #14
 8002628:	f7fe fe66 	bl	80012f8 <CLCD_Puts>
			}
			_7SEG_SetNumber(DGT2, second % 10, ON);
 800262c:	4b52      	ldr	r3, [pc, #328]	@ (8002778 <Clock_display_operation+0x2c4>)
 800262e:	781a      	ldrb	r2, [r3, #0]
 8002630:	4b5b      	ldr	r3, [pc, #364]	@ (80027a0 <Clock_display_operation+0x2ec>)
 8002632:	fba3 1302 	umull	r1, r3, r3, r2
 8002636:	08d9      	lsrs	r1, r3, #3
 8002638:	460b      	mov	r3, r1
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2201      	movs	r2, #1
 8002646:	4619      	mov	r1, r3
 8002648:	2001      	movs	r0, #1
 800264a:	f7fe f86f 	bl	800072c <_7SEG_SetNumber>
 800264e:	e046      	b.n	80026de <Clock_display_operation+0x22a>
		}

		else {
			sprintf(str, "%04d.%02d.%02d", (int) year, (int) month, (int) day);
 8002650:	4b4d      	ldr	r3, [pc, #308]	@ (8002788 <Clock_display_operation+0x2d4>)
 8002652:	881b      	ldrh	r3, [r3, #0]
 8002654:	461a      	mov	r2, r3
 8002656:	4b4f      	ldr	r3, [pc, #316]	@ (8002794 <Clock_display_operation+0x2e0>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	4619      	mov	r1, r3
 800265c:	4b4e      	ldr	r3, [pc, #312]	@ (8002798 <Clock_display_operation+0x2e4>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	460b      	mov	r3, r1
 8002664:	494f      	ldr	r1, [pc, #316]	@ (80027a4 <Clock_display_operation+0x2f0>)
 8002666:	4846      	ldr	r0, [pc, #280]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002668:	f004 f830 	bl	80066cc <siprintf>
			CLCD_Puts(6, 0, str);
 800266c:	4a44      	ldr	r2, [pc, #272]	@ (8002780 <Clock_display_operation+0x2cc>)
 800266e:	2100      	movs	r1, #0
 8002670:	2006      	movs	r0, #6
 8002672:	f7fe fe41 	bl	80012f8 <CLCD_Puts>
			period = (hour < 12) ? "AM" : "PM";
 8002676:	4b3b      	ldr	r3, [pc, #236]	@ (8002764 <Clock_display_operation+0x2b0>)
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	2b0b      	cmp	r3, #11
 800267c:	d801      	bhi.n	8002682 <Clock_display_operation+0x1ce>
 800267e:	4b4a      	ldr	r3, [pc, #296]	@ (80027a8 <Clock_display_operation+0x2f4>)
 8002680:	e000      	b.n	8002684 <Clock_display_operation+0x1d0>
 8002682:	4b4a      	ldr	r3, [pc, #296]	@ (80027ac <Clock_display_operation+0x2f8>)
 8002684:	603b      	str	r3, [r7, #0]
			sprintf(str, "SET  %s", period);
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	4949      	ldr	r1, [pc, #292]	@ (80027b0 <Clock_display_operation+0x2fc>)
 800268a:	483d      	ldr	r0, [pc, #244]	@ (8002780 <Clock_display_operation+0x2cc>)
 800268c:	f004 f81e 	bl	80066cc <siprintf>
			CLCD_Puts(0, 1, str);
 8002690:	4a3b      	ldr	r2, [pc, #236]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002692:	2101      	movs	r1, #1
 8002694:	2000      	movs	r0, #0
 8002696:	f7fe fe2f 	bl	80012f8 <CLCD_Puts>
			sprintf(str, "%02d:%02d:%02d", displayHour, (int) minute,
 800269a:	79fa      	ldrb	r2, [r7, #7]
 800269c:	4b3f      	ldr	r3, [pc, #252]	@ (800279c <Clock_display_operation+0x2e8>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	4619      	mov	r1, r3
 80026a2:	4b35      	ldr	r3, [pc, #212]	@ (8002778 <Clock_display_operation+0x2c4>)
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	460b      	mov	r3, r1
 80026aa:	4942      	ldr	r1, [pc, #264]	@ (80027b4 <Clock_display_operation+0x300>)
 80026ac:	4834      	ldr	r0, [pc, #208]	@ (8002780 <Clock_display_operation+0x2cc>)
 80026ae:	f004 f80d 	bl	80066cc <siprintf>
					(int) second);
			CLCD_Puts(8, 1, str);
 80026b2:	4a33      	ldr	r2, [pc, #204]	@ (8002780 <Clock_display_operation+0x2cc>)
 80026b4:	2101      	movs	r1, #1
 80026b6:	2008      	movs	r0, #8
 80026b8:	f7fe fe1e 	bl	80012f8 <CLCD_Puts>
			_7SEG_SetNumber(DGT2, second % 10, OFF);
 80026bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002778 <Clock_display_operation+0x2c4>)
 80026be:	781a      	ldrb	r2, [r3, #0]
 80026c0:	4b37      	ldr	r3, [pc, #220]	@ (80027a0 <Clock_display_operation+0x2ec>)
 80026c2:	fba3 1302 	umull	r1, r3, r3, r2
 80026c6:	08d9      	lsrs	r1, r3, #3
 80026c8:	460b      	mov	r3, r1
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2200      	movs	r2, #0
 80026d6:	4619      	mov	r1, r3
 80026d8:	2001      	movs	r0, #1
 80026da:	f7fe f827 	bl	800072c <_7SEG_SetNumber>

		}
		_7SEG_SetNumber(DGT1, second / 10, OFF);
 80026de:	4b26      	ldr	r3, [pc, #152]	@ (8002778 <Clock_display_operation+0x2c4>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	4a2f      	ldr	r2, [pc, #188]	@ (80027a0 <Clock_display_operation+0x2ec>)
 80026e4:	fba2 2303 	umull	r2, r3, r2, r3
 80026e8:	08db      	lsrs	r3, r3, #3
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2200      	movs	r2, #0
 80026ee:	4619      	mov	r1, r3
 80026f0:	2000      	movs	r0, #0
 80026f2:	f7fe f81b 	bl	800072c <_7SEG_SetNumber>
			sprintf(str, "%s %02d %02d", period, displayHour, (int) minute);
			CLCD_Puts(8, 1, str);
		}
	}

}
 80026f6:	e0dd      	b.n	80028b4 <Clock_display_operation+0x400>
		if (clock_time / 100 > 5) {
 80026f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002770 <Clock_display_operation+0x2bc>)
 80026fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fe:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8002702:	f173 0300 	sbcs.w	r3, r3, #0
 8002706:	d309      	bcc.n	800271c <Clock_display_operation+0x268>
			sprintf(str, " ");
 8002708:	492b      	ldr	r1, [pc, #172]	@ (80027b8 <Clock_display_operation+0x304>)
 800270a:	481d      	ldr	r0, [pc, #116]	@ (8002780 <Clock_display_operation+0x2cc>)
 800270c:	f003 ffde 	bl	80066cc <siprintf>
			CLCD_Puts(13, 1, str);
 8002710:	4a1b      	ldr	r2, [pc, #108]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002712:	2101      	movs	r1, #1
 8002714:	200d      	movs	r0, #13
 8002716:	f7fe fdef 	bl	80012f8 <CLCD_Puts>
 800271a:	e008      	b.n	800272e <Clock_display_operation+0x27a>
			sprintf(str, ":");
 800271c:	4927      	ldr	r1, [pc, #156]	@ (80027bc <Clock_display_operation+0x308>)
 800271e:	4818      	ldr	r0, [pc, #96]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002720:	f003 ffd4 	bl	80066cc <siprintf>
			CLCD_Puts(13, 1, str);
 8002724:	4a16      	ldr	r2, [pc, #88]	@ (8002780 <Clock_display_operation+0x2cc>)
 8002726:	2101      	movs	r1, #1
 8002728:	200d      	movs	r0, #13
 800272a:	f7fe fde5 	bl	80012f8 <CLCD_Puts>
		if (clock_time / 100 > 5) {
 800272e:	4b10      	ldr	r3, [pc, #64]	@ (8002770 <Clock_display_operation+0x2bc>)
 8002730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002734:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8002738:	f173 0300 	sbcs.w	r3, r3, #0
 800273c:	d340      	bcc.n	80027c0 <Clock_display_operation+0x30c>
			_7SEG_SetNumber(DGT2, second % 10, ON);
 800273e:	4b0e      	ldr	r3, [pc, #56]	@ (8002778 <Clock_display_operation+0x2c4>)
 8002740:	781a      	ldrb	r2, [r3, #0]
 8002742:	4b17      	ldr	r3, [pc, #92]	@ (80027a0 <Clock_display_operation+0x2ec>)
 8002744:	fba3 1302 	umull	r1, r3, r3, r2
 8002748:	08d9      	lsrs	r1, r3, #3
 800274a:	460b      	mov	r3, r1
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	440b      	add	r3, r1
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2201      	movs	r2, #1
 8002758:	4619      	mov	r1, r3
 800275a:	2001      	movs	r0, #1
 800275c:	f7fd ffe6 	bl	800072c <_7SEG_SetNumber>
 8002760:	e03f      	b.n	80027e2 <Clock_display_operation+0x32e>
 8002762:	bf00      	nop
 8002764:	20000001 	.word	0x20000001
 8002768:	aaaaaaab 	.word	0xaaaaaaab
 800276c:	20000150 	.word	0x20000150
 8002770:	20000148 	.word	0x20000148
 8002774:	20000151 	.word	0x20000151
 8002778:	20000003 	.word	0x20000003
 800277c:	0800704c 	.word	0x0800704c
 8002780:	20000130 	.word	0x20000130
 8002784:	08007094 	.word	0x08007094
 8002788:	20000006 	.word	0x20000006
 800278c:	0800709c 	.word	0x0800709c
 8002790:	08007068 	.word	0x08007068
 8002794:	20000008 	.word	0x20000008
 8002798:	20000009 	.word	0x20000009
 800279c:	20000002 	.word	0x20000002
 80027a0:	cccccccd 	.word	0xcccccccd
 80027a4:	080070a4 	.word	0x080070a4
 80027a8:	08007078 	.word	0x08007078
 80027ac:	0800707c 	.word	0x0800707c
 80027b0:	080070b4 	.word	0x080070b4
 80027b4:	080070bc 	.word	0x080070bc
 80027b8:	08007054 	.word	0x08007054
 80027bc:	080070cc 	.word	0x080070cc
			_7SEG_SetNumber(DGT2, second % 10, OFF);
 80027c0:	4b3e      	ldr	r3, [pc, #248]	@ (80028bc <Clock_display_operation+0x408>)
 80027c2:	781a      	ldrb	r2, [r3, #0]
 80027c4:	4b3e      	ldr	r3, [pc, #248]	@ (80028c0 <Clock_display_operation+0x40c>)
 80027c6:	fba3 1302 	umull	r1, r3, r3, r2
 80027ca:	08d9      	lsrs	r1, r3, #3
 80027cc:	460b      	mov	r3, r1
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	440b      	add	r3, r1
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	2200      	movs	r2, #0
 80027da:	4619      	mov	r1, r3
 80027dc:	2001      	movs	r0, #1
 80027de:	f7fd ffa5 	bl	800072c <_7SEG_SetNumber>
		_7SEG_SetNumber(DGT1, second / 10, OFF);
 80027e2:	4b36      	ldr	r3, [pc, #216]	@ (80028bc <Clock_display_operation+0x408>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	4a36      	ldr	r2, [pc, #216]	@ (80028c0 <Clock_display_operation+0x40c>)
 80027e8:	fba2 2303 	umull	r2, r3, r2, r3
 80027ec:	08db      	lsrs	r3, r3, #3
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	2200      	movs	r2, #0
 80027f2:	4619      	mov	r1, r3
 80027f4:	2000      	movs	r0, #0
 80027f6:	f7fd ff99 	bl	800072c <_7SEG_SetNumber>
		if (buzzer == false) {
 80027fa:	4b32      	ldr	r3, [pc, #200]	@ (80028c4 <Clock_display_operation+0x410>)
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	f083 0301 	eor.w	r3, r3, #1
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b00      	cmp	r3, #0
 8002806:	d004      	beq.n	8002812 <Clock_display_operation+0x35e>
			sprintf(str, "BZ OFF ");
 8002808:	492f      	ldr	r1, [pc, #188]	@ (80028c8 <Clock_display_operation+0x414>)
 800280a:	4830      	ldr	r0, [pc, #192]	@ (80028cc <Clock_display_operation+0x418>)
 800280c:	f003 ff5e 	bl	80066cc <siprintf>
 8002810:	e003      	b.n	800281a <Clock_display_operation+0x366>
			sprintf(str, "BZ ON  ");
 8002812:	492f      	ldr	r1, [pc, #188]	@ (80028d0 <Clock_display_operation+0x41c>)
 8002814:	482d      	ldr	r0, [pc, #180]	@ (80028cc <Clock_display_operation+0x418>)
 8002816:	f003 ff59 	bl	80066cc <siprintf>
		CLCD_Puts(0, 1, str);
 800281a:	4a2c      	ldr	r2, [pc, #176]	@ (80028cc <Clock_display_operation+0x418>)
 800281c:	2101      	movs	r1, #1
 800281e:	2000      	movs	r0, #0
 8002820:	f7fe fd6a 	bl	80012f8 <CLCD_Puts>
		sprintf(str, "%04d.%02d.%02d", (int) year, (int) month, (int) day);
 8002824:	4b2b      	ldr	r3, [pc, #172]	@ (80028d4 <Clock_display_operation+0x420>)
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	461a      	mov	r2, r3
 800282a:	4b2b      	ldr	r3, [pc, #172]	@ (80028d8 <Clock_display_operation+0x424>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	4619      	mov	r1, r3
 8002830:	4b2a      	ldr	r3, [pc, #168]	@ (80028dc <Clock_display_operation+0x428>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	460b      	mov	r3, r1
 8002838:	4929      	ldr	r1, [pc, #164]	@ (80028e0 <Clock_display_operation+0x42c>)
 800283a:	4824      	ldr	r0, [pc, #144]	@ (80028cc <Clock_display_operation+0x418>)
 800283c:	f003 ff46 	bl	80066cc <siprintf>
		CLCD_Puts(6, 0, str);
 8002840:	4a22      	ldr	r2, [pc, #136]	@ (80028cc <Clock_display_operation+0x418>)
 8002842:	2100      	movs	r1, #0
 8002844:	2006      	movs	r0, #6
 8002846:	f7fe fd57 	bl	80012f8 <CLCD_Puts>
		sprintf(str, "TIME");
 800284a:	4926      	ldr	r1, [pc, #152]	@ (80028e4 <Clock_display_operation+0x430>)
 800284c:	481f      	ldr	r0, [pc, #124]	@ (80028cc <Clock_display_operation+0x418>)
 800284e:	f003 ff3d 	bl	80066cc <siprintf>
		CLCD_Puts(0, 0, str);
 8002852:	4a1e      	ldr	r2, [pc, #120]	@ (80028cc <Clock_display_operation+0x418>)
 8002854:	2100      	movs	r1, #0
 8002856:	2000      	movs	r0, #0
 8002858:	f7fe fd4e 	bl	80012f8 <CLCD_Puts>
		if (changed == false) { // NOT AM/PM
 800285c:	4b22      	ldr	r3, [pc, #136]	@ (80028e8 <Clock_display_operation+0x434>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	f083 0301 	eor.w	r3, r3, #1
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d00e      	beq.n	8002888 <Clock_display_operation+0x3d4>
			sprintf(str, "   %02d %02d", (int) hour, (int) minute);
 800286a:	4b20      	ldr	r3, [pc, #128]	@ (80028ec <Clock_display_operation+0x438>)
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	461a      	mov	r2, r3
 8002870:	4b1f      	ldr	r3, [pc, #124]	@ (80028f0 <Clock_display_operation+0x43c>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	491f      	ldr	r1, [pc, #124]	@ (80028f4 <Clock_display_operation+0x440>)
 8002876:	4815      	ldr	r0, [pc, #84]	@ (80028cc <Clock_display_operation+0x418>)
 8002878:	f003 ff28 	bl	80066cc <siprintf>
			CLCD_Puts(8, 1, str);
 800287c:	4a13      	ldr	r2, [pc, #76]	@ (80028cc <Clock_display_operation+0x418>)
 800287e:	2101      	movs	r1, #1
 8002880:	2008      	movs	r0, #8
 8002882:	f7fe fd39 	bl	80012f8 <CLCD_Puts>
}
 8002886:	e015      	b.n	80028b4 <Clock_display_operation+0x400>
			period = (hour < 12) ? "AM" : "PM";
 8002888:	4b18      	ldr	r3, [pc, #96]	@ (80028ec <Clock_display_operation+0x438>)
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	2b0b      	cmp	r3, #11
 800288e:	d801      	bhi.n	8002894 <Clock_display_operation+0x3e0>
 8002890:	4b19      	ldr	r3, [pc, #100]	@ (80028f8 <Clock_display_operation+0x444>)
 8002892:	e000      	b.n	8002896 <Clock_display_operation+0x3e2>
 8002894:	4b19      	ldr	r3, [pc, #100]	@ (80028fc <Clock_display_operation+0x448>)
 8002896:	603b      	str	r3, [r7, #0]
			sprintf(str, "%s %02d %02d", period, displayHour, (int) minute);
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	4a15      	ldr	r2, [pc, #84]	@ (80028f0 <Clock_display_operation+0x43c>)
 800289c:	7812      	ldrb	r2, [r2, #0]
 800289e:	9200      	str	r2, [sp, #0]
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	4917      	ldr	r1, [pc, #92]	@ (8002900 <Clock_display_operation+0x44c>)
 80028a4:	4809      	ldr	r0, [pc, #36]	@ (80028cc <Clock_display_operation+0x418>)
 80028a6:	f003 ff11 	bl	80066cc <siprintf>
			CLCD_Puts(8, 1, str);
 80028aa:	4a08      	ldr	r2, [pc, #32]	@ (80028cc <Clock_display_operation+0x418>)
 80028ac:	2101      	movs	r1, #1
 80028ae:	2008      	movs	r0, #8
 80028b0:	f7fe fd22 	bl	80012f8 <CLCD_Puts>
}
 80028b4:	bf00      	nop
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	20000003 	.word	0x20000003
 80028c0:	cccccccd 	.word	0xcccccccd
 80028c4:	20000005 	.word	0x20000005
 80028c8:	080070d0 	.word	0x080070d0
 80028cc:	20000130 	.word	0x20000130
 80028d0:	080070d8 	.word	0x080070d8
 80028d4:	20000006 	.word	0x20000006
 80028d8:	20000008 	.word	0x20000008
 80028dc:	20000009 	.word	0x20000009
 80028e0:	080070a4 	.word	0x080070a4
 80028e4:	080070e0 	.word	0x080070e0
 80028e8:	20000004 	.word	0x20000004
 80028ec:	20000001 	.word	0x20000001
 80028f0:	20000002 	.word	0x20000002
 80028f4:	080070e8 	.word	0x080070e8
 80028f8:	08007078 	.word	0x08007078
 80028fc:	0800707c 	.word	0x0800707c
 8002900:	080070f8 	.word	0x080070f8

08002904 <Clock_button_operation>:
void Clock_button_operation() {
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
	if (sw1_debounced) {
 8002908:	4b67      	ldr	r3, [pc, #412]	@ (8002aa8 <Clock_button_operation+0x1a4>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d018      	beq.n	8002942 <Clock_button_operation+0x3e>
		if (Press_Mode >= 2) {
 8002910:	4b66      	ldr	r3, [pc, #408]	@ (8002aac <Clock_button_operation+0x1a8>)
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d911      	bls.n	800293c <Clock_button_operation+0x38>
			clock_setmode = !clock_setmode; // Toggle timer setting mode
 8002918:	4b65      	ldr	r3, [pc, #404]	@ (8002ab0 <Clock_button_operation+0x1ac>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	bf14      	ite	ne
 8002920:	2301      	movne	r3, #1
 8002922:	2300      	moveq	r3, #0
 8002924:	b2db      	uxtb	r3, r3
 8002926:	f083 0301 	eor.w	r3, r3, #1
 800292a:	b2db      	uxtb	r3, r3
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	b2da      	uxtb	r2, r3
 8002932:	4b5f      	ldr	r3, [pc, #380]	@ (8002ab0 <Clock_button_operation+0x1ac>)
 8002934:	701a      	strb	r2, [r3, #0]
			Press_Mode = 0;
 8002936:	4b5d      	ldr	r3, [pc, #372]	@ (8002aac <Clock_button_operation+0x1a8>)
 8002938:	2200      	movs	r2, #0
 800293a:	701a      	strb	r2, [r3, #0]
		}
		sw1_debounced = false;
 800293c:	4b5a      	ldr	r3, [pc, #360]	@ (8002aa8 <Clock_button_operation+0x1a4>)
 800293e:	2200      	movs	r2, #0
 8002940:	701a      	strb	r2, [r3, #0]
	}

	if (clock_setmode) {
 8002942:	4b5b      	ldr	r3, [pc, #364]	@ (8002ab0 <Clock_button_operation+0x1ac>)
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d071      	beq.n	8002a2e <Clock_button_operation+0x12a>
		if (sw2_debounced == true) {
 800294a:	4b5a      	ldr	r3, [pc, #360]	@ (8002ab4 <Clock_button_operation+0x1b0>)
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d004      	beq.n	800295c <Clock_button_operation+0x58>
			updateTime();
 8002952:	f000 f8f3 	bl	8002b3c <updateTime>
			sw2_debounced = false;
 8002956:	4b57      	ldr	r3, [pc, #348]	@ (8002ab4 <Clock_button_operation+0x1b0>)
 8002958:	2200      	movs	r2, #0
 800295a:	701a      	strb	r2, [r3, #0]
		}

		if (sw2 == true) {
 800295c:	4b56      	ldr	r3, [pc, #344]	@ (8002ab8 <Clock_button_operation+0x1b4>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d029      	beq.n	80029b8 <Clock_button_operation+0xb4>
			if (Press_Mode == 2) {
 8002964:	4b51      	ldr	r3, [pc, #324]	@ (8002aac <Clock_button_operation+0x1a8>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	2b02      	cmp	r3, #2
 800296a:	d111      	bne.n	8002990 <Clock_button_operation+0x8c>
				if (time >= 500) {
 800296c:	4b53      	ldr	r3, [pc, #332]	@ (8002abc <Clock_button_operation+0x1b8>)
 800296e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002972:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 8002976:	f173 0300 	sbcs.w	r3, r3, #0
 800297a:	d31d      	bcc.n	80029b8 <Clock_button_operation+0xb4>
					updateTime();
 800297c:	f000 f8de 	bl	8002b3c <updateTime>
					time = 0;
 8002980:	494e      	ldr	r1, [pc, #312]	@ (8002abc <Clock_button_operation+0x1b8>)
 8002982:	f04f 0200 	mov.w	r2, #0
 8002986:	f04f 0300 	mov.w	r3, #0
 800298a:	e9c1 2300 	strd	r2, r3, [r1]
 800298e:	e013      	b.n	80029b8 <Clock_button_operation+0xb4>
				}
			} else if (Press_Mode == 3) {
 8002990:	4b46      	ldr	r3, [pc, #280]	@ (8002aac <Clock_button_operation+0x1a8>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	2b03      	cmp	r3, #3
 8002996:	d10f      	bne.n	80029b8 <Clock_button_operation+0xb4>
				if (time >= 200) {
 8002998:	4b48      	ldr	r3, [pc, #288]	@ (8002abc <Clock_button_operation+0x1b8>)
 800299a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299e:	2ac8      	cmp	r2, #200	@ 0xc8
 80029a0:	f173 0300 	sbcs.w	r3, r3, #0
 80029a4:	d308      	bcc.n	80029b8 <Clock_button_operation+0xb4>
					updateTime();
 80029a6:	f000 f8c9 	bl	8002b3c <updateTime>
					time = 0;
 80029aa:	4944      	ldr	r1, [pc, #272]	@ (8002abc <Clock_button_operation+0x1b8>)
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	f04f 0300 	mov.w	r3, #0
 80029b4:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
		}

		if (sw3_debounced == true) {
 80029b8:	4b41      	ldr	r3, [pc, #260]	@ (8002ac0 <Clock_button_operation+0x1bc>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d007      	beq.n	80029d0 <Clock_button_operation+0xcc>
			updateTime2(item_select);
 80029c0:	4b40      	ldr	r3, [pc, #256]	@ (8002ac4 <Clock_button_operation+0x1c0>)
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f000 f99b 	bl	8002d00 <updateTime2>
			sw3_debounced = false;
 80029ca:	4b3d      	ldr	r3, [pc, #244]	@ (8002ac0 <Clock_button_operation+0x1bc>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	701a      	strb	r2, [r3, #0]
		}

		if (sw3 == true) {
 80029d0:	4b3d      	ldr	r3, [pc, #244]	@ (8002ac8 <Clock_button_operation+0x1c4>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d064      	beq.n	8002aa2 <Clock_button_operation+0x19e>
			if (Press_Mode == 2) {
 80029d8:	4b34      	ldr	r3, [pc, #208]	@ (8002aac <Clock_button_operation+0x1a8>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d111      	bne.n	8002a04 <Clock_button_operation+0x100>
				if (time >= 500) {
 80029e0:	4b36      	ldr	r3, [pc, #216]	@ (8002abc <Clock_button_operation+0x1b8>)
 80029e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e6:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 80029ea:	f173 0300 	sbcs.w	r3, r3, #0
 80029ee:	d358      	bcc.n	8002aa2 <Clock_button_operation+0x19e>
					updateTime2();
 80029f0:	f000 f986 	bl	8002d00 <updateTime2>
					time = 0;
 80029f4:	4931      	ldr	r1, [pc, #196]	@ (8002abc <Clock_button_operation+0x1b8>)
 80029f6:	f04f 0200 	mov.w	r2, #0
 80029fa:	f04f 0300 	mov.w	r3, #0
 80029fe:	e9c1 2300 	strd	r2, r3, [r1]
			sw3_debounced = false;
		}

	}

}
 8002a02:	e04e      	b.n	8002aa2 <Clock_button_operation+0x19e>
			} else if (Press_Mode == 3) {
 8002a04:	4b29      	ldr	r3, [pc, #164]	@ (8002aac <Clock_button_operation+0x1a8>)
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b03      	cmp	r3, #3
 8002a0a:	d14a      	bne.n	8002aa2 <Clock_button_operation+0x19e>
				if (time >= 200) {
 8002a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8002abc <Clock_button_operation+0x1b8>)
 8002a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a12:	2ac8      	cmp	r2, #200	@ 0xc8
 8002a14:	f173 0300 	sbcs.w	r3, r3, #0
 8002a18:	d343      	bcc.n	8002aa2 <Clock_button_operation+0x19e>
					updateTime2();
 8002a1a:	f000 f971 	bl	8002d00 <updateTime2>
					time = 0;
 8002a1e:	4927      	ldr	r1, [pc, #156]	@ (8002abc <Clock_button_operation+0x1b8>)
 8002a20:	f04f 0200 	mov.w	r2, #0
 8002a24:	f04f 0300 	mov.w	r3, #0
 8002a28:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002a2c:	e039      	b.n	8002aa2 <Clock_button_operation+0x19e>
		if (sw4_debounced == true) {
 8002a2e:	4b27      	ldr	r3, [pc, #156]	@ (8002acc <Clock_button_operation+0x1c8>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d011      	beq.n	8002a5a <Clock_button_operation+0x156>
			changed = !changed;
 8002a36:	4b26      	ldr	r3, [pc, #152]	@ (8002ad0 <Clock_button_operation+0x1cc>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	bf14      	ite	ne
 8002a3e:	2301      	movne	r3, #1
 8002a40:	2300      	moveq	r3, #0
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	f083 0301 	eor.w	r3, r3, #1
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	b2da      	uxtb	r2, r3
 8002a50:	4b1f      	ldr	r3, [pc, #124]	@ (8002ad0 <Clock_button_operation+0x1cc>)
 8002a52:	701a      	strb	r2, [r3, #0]
			sw4_debounced = false;
 8002a54:	4b1d      	ldr	r3, [pc, #116]	@ (8002acc <Clock_button_operation+0x1c8>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	701a      	strb	r2, [r3, #0]
		if (sw2_debounced == true && !clock_setmode) {
 8002a5a:	4b16      	ldr	r3, [pc, #88]	@ (8002ab4 <Clock_button_operation+0x1b0>)
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d018      	beq.n	8002a94 <Clock_button_operation+0x190>
 8002a62:	4b13      	ldr	r3, [pc, #76]	@ (8002ab0 <Clock_button_operation+0x1ac>)
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	f083 0301 	eor.w	r3, r3, #1
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d011      	beq.n	8002a94 <Clock_button_operation+0x190>
			buzzer = !buzzer;
 8002a70:	4b18      	ldr	r3, [pc, #96]	@ (8002ad4 <Clock_button_operation+0x1d0>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	bf14      	ite	ne
 8002a78:	2301      	movne	r3, #1
 8002a7a:	2300      	moveq	r3, #0
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	f083 0301 	eor.w	r3, r3, #1
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	b2da      	uxtb	r2, r3
 8002a8a:	4b12      	ldr	r3, [pc, #72]	@ (8002ad4 <Clock_button_operation+0x1d0>)
 8002a8c:	701a      	strb	r2, [r3, #0]
			sw2_debounced = false;
 8002a8e:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <Clock_button_operation+0x1b0>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]
		if (sw3_debounced) {
 8002a94:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac0 <Clock_button_operation+0x1bc>)
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d002      	beq.n	8002aa2 <Clock_button_operation+0x19e>
			sw3_debounced = false;
 8002a9c:	4b08      	ldr	r3, [pc, #32]	@ (8002ac0 <Clock_button_operation+0x1bc>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	701a      	strb	r2, [r3, #0]
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	20000120 	.word	0x20000120
 8002aac:	20000146 	.word	0x20000146
 8002ab0:	20000150 	.word	0x20000150
 8002ab4:	20000121 	.word	0x20000121
 8002ab8:	2000011d 	.word	0x2000011d
 8002abc:	20000128 	.word	0x20000128
 8002ac0:	20000123 	.word	0x20000123
 8002ac4:	20000151 	.word	0x20000151
 8002ac8:	2000011e 	.word	0x2000011e
 8002acc:	20000124 	.word	0x20000124
 8002ad0:	20000004 	.word	0x20000004
 8002ad4:	20000005 	.word	0x20000005

08002ad8 <isLeapYear>:

bool isLeapYear(uint16_t year) {
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	80fb      	strh	r3, [r7, #6]
	return (year % 4 == 0 && year % 100 != 0) || (year % 400 == 0);
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	f003 0303 	and.w	r3, r3, #3
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10b      	bne.n	8002b06 <isLeapYear+0x2e>
 8002aee:	88fb      	ldrh	r3, [r7, #6]
 8002af0:	4a11      	ldr	r2, [pc, #68]	@ (8002b38 <isLeapYear+0x60>)
 8002af2:	fba2 1203 	umull	r1, r2, r2, r3
 8002af6:	0952      	lsrs	r2, r2, #5
 8002af8:	2164      	movs	r1, #100	@ 0x64
 8002afa:	fb01 f202 	mul.w	r2, r1, r2
 8002afe:	1a9b      	subs	r3, r3, r2
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10c      	bne.n	8002b20 <isLeapYear+0x48>
 8002b06:	88fb      	ldrh	r3, [r7, #6]
 8002b08:	4a0b      	ldr	r2, [pc, #44]	@ (8002b38 <isLeapYear+0x60>)
 8002b0a:	fba2 1203 	umull	r1, r2, r2, r3
 8002b0e:	09d2      	lsrs	r2, r2, #7
 8002b10:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002b14:	fb01 f202 	mul.w	r2, r1, r2
 8002b18:	1a9b      	subs	r3, r3, r2
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <isLeapYear+0x4c>
 8002b20:	2301      	movs	r3, #1
 8002b22:	e000      	b.n	8002b26 <isLeapYear+0x4e>
 8002b24:	2300      	movs	r3, #0
 8002b26:	f003 0301 	and.w	r3, r3, #1
 8002b2a:	b2db      	uxtb	r3, r3
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	51eb851f 	.word	0x51eb851f

08002b3c <updateTime>:

void updateTime() {
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
	switch (item_select) {
 8002b40:	4b68      	ldr	r3, [pc, #416]	@ (8002ce4 <updateTime+0x1a8>)
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	2b05      	cmp	r3, #5
 8002b46:	f200 80cb 	bhi.w	8002ce0 <updateTime+0x1a4>
 8002b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8002b50 <updateTime+0x14>)
 8002b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b50:	08002b69 	.word	0x08002b69
 8002b54:	08002b8b 	.word	0x08002b8b
 8002b58:	08002ba9 	.word	0x08002ba9
 8002b5c:	08002c87 	.word	0x08002c87
 8002b60:	08002ca5 	.word	0x08002ca5
 8002b64:	08002cc3 	.word	0x08002cc3
	case 0:
		if (year == 9999) {
 8002b68:	4b5f      	ldr	r3, [pc, #380]	@ (8002ce8 <updateTime+0x1ac>)
 8002b6a:	881b      	ldrh	r3, [r3, #0]
 8002b6c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d103      	bne.n	8002b7c <updateTime+0x40>
			year = 0;
 8002b74:	4b5c      	ldr	r3, [pc, #368]	@ (8002ce8 <updateTime+0x1ac>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	801a      	strh	r2, [r3, #0]
		} else {
			year++;
		}
		break;
 8002b7a:	e0b1      	b.n	8002ce0 <updateTime+0x1a4>
			year++;
 8002b7c:	4b5a      	ldr	r3, [pc, #360]	@ (8002ce8 <updateTime+0x1ac>)
 8002b7e:	881b      	ldrh	r3, [r3, #0]
 8002b80:	3301      	adds	r3, #1
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	4b58      	ldr	r3, [pc, #352]	@ (8002ce8 <updateTime+0x1ac>)
 8002b86:	801a      	strh	r2, [r3, #0]
		break;
 8002b88:	e0aa      	b.n	8002ce0 <updateTime+0x1a4>
	case 1:
		if (month == 12) {
 8002b8a:	4b58      	ldr	r3, [pc, #352]	@ (8002cec <updateTime+0x1b0>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	2b0c      	cmp	r3, #12
 8002b90:	d103      	bne.n	8002b9a <updateTime+0x5e>
			month = 1;
 8002b92:	4b56      	ldr	r3, [pc, #344]	@ (8002cec <updateTime+0x1b0>)
 8002b94:	2201      	movs	r2, #1
 8002b96:	701a      	strb	r2, [r3, #0]
		} else {
			month++;
		}
		break;
 8002b98:	e0a2      	b.n	8002ce0 <updateTime+0x1a4>
			month++;
 8002b9a:	4b54      	ldr	r3, [pc, #336]	@ (8002cec <updateTime+0x1b0>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	4b52      	ldr	r3, [pc, #328]	@ (8002cec <updateTime+0x1b0>)
 8002ba4:	701a      	strb	r2, [r3, #0]
		break;
 8002ba6:	e09b      	b.n	8002ce0 <updateTime+0x1a4>
	case 2:
		if (isLeapYear(year) && day == 29 && month == 2) {
 8002ba8:	4b4f      	ldr	r3, [pc, #316]	@ (8002ce8 <updateTime+0x1ac>)
 8002baa:	881b      	ldrh	r3, [r3, #0]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff ff93 	bl	8002ad8 <isLeapYear>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00b      	beq.n	8002bd0 <updateTime+0x94>
 8002bb8:	4b4d      	ldr	r3, [pc, #308]	@ (8002cf0 <updateTime+0x1b4>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2b1d      	cmp	r3, #29
 8002bbe:	d107      	bne.n	8002bd0 <updateTime+0x94>
 8002bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8002cec <updateTime+0x1b0>)
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d103      	bne.n	8002bd0 <updateTime+0x94>
			day = 1;
 8002bc8:	4b49      	ldr	r3, [pc, #292]	@ (8002cf0 <updateTime+0x1b4>)
 8002bca:	2201      	movs	r2, #1
 8002bcc:	701a      	strb	r2, [r3, #0]
 8002bce:	e059      	b.n	8002c84 <updateTime+0x148>
		}

		else if (!isLeapYear(year) && day == 28 && month == 2) {
 8002bd0:	4b45      	ldr	r3, [pc, #276]	@ (8002ce8 <updateTime+0x1ac>)
 8002bd2:	881b      	ldrh	r3, [r3, #0]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff ff7f 	bl	8002ad8 <isLeapYear>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	f083 0301 	eor.w	r3, r3, #1
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00b      	beq.n	8002bfe <updateTime+0xc2>
 8002be6:	4b42      	ldr	r3, [pc, #264]	@ (8002cf0 <updateTime+0x1b4>)
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	2b1c      	cmp	r3, #28
 8002bec:	d107      	bne.n	8002bfe <updateTime+0xc2>
 8002bee:	4b3f      	ldr	r3, [pc, #252]	@ (8002cec <updateTime+0x1b0>)
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d103      	bne.n	8002bfe <updateTime+0xc2>
			day = 1;
 8002bf6:	4b3e      	ldr	r3, [pc, #248]	@ (8002cf0 <updateTime+0x1b4>)
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	701a      	strb	r2, [r3, #0]
 8002bfc:	e042      	b.n	8002c84 <updateTime+0x148>
		}

		else if (day == 31
 8002bfe:	4b3c      	ldr	r3, [pc, #240]	@ (8002cf0 <updateTime+0x1b4>)
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	2b1f      	cmp	r3, #31
 8002c04:	d11f      	bne.n	8002c46 <updateTime+0x10a>
				&& (month == 1 || month == 3 || month == 5 || month == 7
 8002c06:	4b39      	ldr	r3, [pc, #228]	@ (8002cec <updateTime+0x1b0>)
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d017      	beq.n	8002c3e <updateTime+0x102>
 8002c0e:	4b37      	ldr	r3, [pc, #220]	@ (8002cec <updateTime+0x1b0>)
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	d013      	beq.n	8002c3e <updateTime+0x102>
 8002c16:	4b35      	ldr	r3, [pc, #212]	@ (8002cec <updateTime+0x1b0>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b05      	cmp	r3, #5
 8002c1c:	d00f      	beq.n	8002c3e <updateTime+0x102>
 8002c1e:	4b33      	ldr	r3, [pc, #204]	@ (8002cec <updateTime+0x1b0>)
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	2b07      	cmp	r3, #7
 8002c24:	d00b      	beq.n	8002c3e <updateTime+0x102>
						|| month == 8 || month == 10 || month == 12)) {
 8002c26:	4b31      	ldr	r3, [pc, #196]	@ (8002cec <updateTime+0x1b0>)
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	2b08      	cmp	r3, #8
 8002c2c:	d007      	beq.n	8002c3e <updateTime+0x102>
 8002c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8002cec <updateTime+0x1b0>)
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	2b0a      	cmp	r3, #10
 8002c34:	d003      	beq.n	8002c3e <updateTime+0x102>
 8002c36:	4b2d      	ldr	r3, [pc, #180]	@ (8002cec <updateTime+0x1b0>)
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	2b0c      	cmp	r3, #12
 8002c3c:	d103      	bne.n	8002c46 <updateTime+0x10a>
			day = 1;
 8002c3e:	4b2c      	ldr	r3, [pc, #176]	@ (8002cf0 <updateTime+0x1b4>)
 8002c40:	2201      	movs	r2, #1
 8002c42:	701a      	strb	r2, [r3, #0]
 8002c44:	e01e      	b.n	8002c84 <updateTime+0x148>
		}

		else if (day == 30
 8002c46:	4b2a      	ldr	r3, [pc, #168]	@ (8002cf0 <updateTime+0x1b4>)
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	2b1e      	cmp	r3, #30
 8002c4c:	d113      	bne.n	8002c76 <updateTime+0x13a>
				&& (month == 4 || month == 6 || month == 9 || month == 11)) {
 8002c4e:	4b27      	ldr	r3, [pc, #156]	@ (8002cec <updateTime+0x1b0>)
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	2b04      	cmp	r3, #4
 8002c54:	d00b      	beq.n	8002c6e <updateTime+0x132>
 8002c56:	4b25      	ldr	r3, [pc, #148]	@ (8002cec <updateTime+0x1b0>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b06      	cmp	r3, #6
 8002c5c:	d007      	beq.n	8002c6e <updateTime+0x132>
 8002c5e:	4b23      	ldr	r3, [pc, #140]	@ (8002cec <updateTime+0x1b0>)
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	2b09      	cmp	r3, #9
 8002c64:	d003      	beq.n	8002c6e <updateTime+0x132>
 8002c66:	4b21      	ldr	r3, [pc, #132]	@ (8002cec <updateTime+0x1b0>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	2b0b      	cmp	r3, #11
 8002c6c:	d103      	bne.n	8002c76 <updateTime+0x13a>
			day = 1;
 8002c6e:	4b20      	ldr	r3, [pc, #128]	@ (8002cf0 <updateTime+0x1b4>)
 8002c70:	2201      	movs	r2, #1
 8002c72:	701a      	strb	r2, [r3, #0]
 8002c74:	e006      	b.n	8002c84 <updateTime+0x148>
		}

		else {
			day++;
 8002c76:	4b1e      	ldr	r3, [pc, #120]	@ (8002cf0 <updateTime+0x1b4>)
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	b2da      	uxtb	r2, r3
 8002c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8002cf0 <updateTime+0x1b4>)
 8002c80:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002c82:	e02d      	b.n	8002ce0 <updateTime+0x1a4>
 8002c84:	e02c      	b.n	8002ce0 <updateTime+0x1a4>
	case 3:
		if (hour == 23) {
 8002c86:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf4 <updateTime+0x1b8>)
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b17      	cmp	r3, #23
 8002c8c:	d103      	bne.n	8002c96 <updateTime+0x15a>
			hour = 0;
 8002c8e:	4b19      	ldr	r3, [pc, #100]	@ (8002cf4 <updateTime+0x1b8>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	701a      	strb	r2, [r3, #0]
		} else {
			hour++;
		}
		break;
 8002c94:	e024      	b.n	8002ce0 <updateTime+0x1a4>
			hour++;
 8002c96:	4b17      	ldr	r3, [pc, #92]	@ (8002cf4 <updateTime+0x1b8>)
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	4b15      	ldr	r3, [pc, #84]	@ (8002cf4 <updateTime+0x1b8>)
 8002ca0:	701a      	strb	r2, [r3, #0]
		break;
 8002ca2:	e01d      	b.n	8002ce0 <updateTime+0x1a4>
	case 4:
		if (minute == 59) {
 8002ca4:	4b14      	ldr	r3, [pc, #80]	@ (8002cf8 <updateTime+0x1bc>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b3b      	cmp	r3, #59	@ 0x3b
 8002caa:	d103      	bne.n	8002cb4 <updateTime+0x178>
			minute = 0;
 8002cac:	4b12      	ldr	r3, [pc, #72]	@ (8002cf8 <updateTime+0x1bc>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	701a      	strb	r2, [r3, #0]
		} else {
			minute++;
		}
		break;
 8002cb2:	e015      	b.n	8002ce0 <updateTime+0x1a4>
			minute++;
 8002cb4:	4b10      	ldr	r3, [pc, #64]	@ (8002cf8 <updateTime+0x1bc>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	b2da      	uxtb	r2, r3
 8002cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf8 <updateTime+0x1bc>)
 8002cbe:	701a      	strb	r2, [r3, #0]
		break;
 8002cc0:	e00e      	b.n	8002ce0 <updateTime+0x1a4>
	case 5:
		if (second == 59) {
 8002cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8002cfc <updateTime+0x1c0>)
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	2b3b      	cmp	r3, #59	@ 0x3b
 8002cc8:	d103      	bne.n	8002cd2 <updateTime+0x196>
			second = 0;
 8002cca:	4b0c      	ldr	r3, [pc, #48]	@ (8002cfc <updateTime+0x1c0>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	701a      	strb	r2, [r3, #0]
		} else {
			second++;
		}
		break;
 8002cd0:	e005      	b.n	8002cde <updateTime+0x1a2>
			second++;
 8002cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8002cfc <updateTime+0x1c0>)
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	b2da      	uxtb	r2, r3
 8002cda:	4b08      	ldr	r3, [pc, #32]	@ (8002cfc <updateTime+0x1c0>)
 8002cdc:	701a      	strb	r2, [r3, #0]
		break;
 8002cde:	bf00      	nop
	}

}
 8002ce0:	bf00      	nop
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20000151 	.word	0x20000151
 8002ce8:	20000006 	.word	0x20000006
 8002cec:	20000008 	.word	0x20000008
 8002cf0:	20000009 	.word	0x20000009
 8002cf4:	20000001 	.word	0x20000001
 8002cf8:	20000002 	.word	0x20000002
 8002cfc:	20000003 	.word	0x20000003

08002d00 <updateTime2>:

void updateTime2() {
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0

	switch (item_select) {
 8002d04:	4b67      	ldr	r3, [pc, #412]	@ (8002ea4 <updateTime2+0x1a4>)
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b05      	cmp	r3, #5
 8002d0a:	f200 80c9 	bhi.w	8002ea0 <updateTime2+0x1a0>
 8002d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8002d14 <updateTime2+0x14>)
 8002d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d14:	08002d2d 	.word	0x08002d2d
 8002d18:	08002d4b 	.word	0x08002d4b
 8002d1c:	08002d69 	.word	0x08002d69
 8002d20:	08002e47 	.word	0x08002e47
 8002d24:	08002e65 	.word	0x08002e65
 8002d28:	08002e83 	.word	0x08002e83
	case 0:
		if (year == 0) {
 8002d2c:	4b5e      	ldr	r3, [pc, #376]	@ (8002ea8 <updateTime2+0x1a8>)
 8002d2e:	881b      	ldrh	r3, [r3, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d103      	bne.n	8002d3c <updateTime2+0x3c>
			year = 0;
 8002d34:	4b5c      	ldr	r3, [pc, #368]	@ (8002ea8 <updateTime2+0x1a8>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	801a      	strh	r2, [r3, #0]
		} else {
			year--;
		}
		break;
 8002d3a:	e0b1      	b.n	8002ea0 <updateTime2+0x1a0>
			year--;
 8002d3c:	4b5a      	ldr	r3, [pc, #360]	@ (8002ea8 <updateTime2+0x1a8>)
 8002d3e:	881b      	ldrh	r3, [r3, #0]
 8002d40:	3b01      	subs	r3, #1
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	4b58      	ldr	r3, [pc, #352]	@ (8002ea8 <updateTime2+0x1a8>)
 8002d46:	801a      	strh	r2, [r3, #0]
		break;
 8002d48:	e0aa      	b.n	8002ea0 <updateTime2+0x1a0>
	case 1:
		if (month == 1) {
 8002d4a:	4b58      	ldr	r3, [pc, #352]	@ (8002eac <updateTime2+0x1ac>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d103      	bne.n	8002d5a <updateTime2+0x5a>
			month = 12;
 8002d52:	4b56      	ldr	r3, [pc, #344]	@ (8002eac <updateTime2+0x1ac>)
 8002d54:	220c      	movs	r2, #12
 8002d56:	701a      	strb	r2, [r3, #0]
		} else {
			month--;
		}
		break;
 8002d58:	e0a2      	b.n	8002ea0 <updateTime2+0x1a0>
			month--;
 8002d5a:	4b54      	ldr	r3, [pc, #336]	@ (8002eac <updateTime2+0x1ac>)
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	b2da      	uxtb	r2, r3
 8002d62:	4b52      	ldr	r3, [pc, #328]	@ (8002eac <updateTime2+0x1ac>)
 8002d64:	701a      	strb	r2, [r3, #0]
		break;
 8002d66:	e09b      	b.n	8002ea0 <updateTime2+0x1a0>
	case 2:
		if (isLeapYear(year) && day == 1 && month == 2) {
 8002d68:	4b4f      	ldr	r3, [pc, #316]	@ (8002ea8 <updateTime2+0x1a8>)
 8002d6a:	881b      	ldrh	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff feb3 	bl	8002ad8 <isLeapYear>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00b      	beq.n	8002d90 <updateTime2+0x90>
 8002d78:	4b4d      	ldr	r3, [pc, #308]	@ (8002eb0 <updateTime2+0x1b0>)
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d107      	bne.n	8002d90 <updateTime2+0x90>
 8002d80:	4b4a      	ldr	r3, [pc, #296]	@ (8002eac <updateTime2+0x1ac>)
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d103      	bne.n	8002d90 <updateTime2+0x90>
			day = 29;
 8002d88:	4b49      	ldr	r3, [pc, #292]	@ (8002eb0 <updateTime2+0x1b0>)
 8002d8a:	221d      	movs	r2, #29
 8002d8c:	701a      	strb	r2, [r3, #0]
 8002d8e:	e059      	b.n	8002e44 <updateTime2+0x144>
		}

		else if (!isLeapYear(year) && day == 1 && month == 2) {
 8002d90:	4b45      	ldr	r3, [pc, #276]	@ (8002ea8 <updateTime2+0x1a8>)
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7ff fe9f 	bl	8002ad8 <isLeapYear>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	f083 0301 	eor.w	r3, r3, #1
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00b      	beq.n	8002dbe <updateTime2+0xbe>
 8002da6:	4b42      	ldr	r3, [pc, #264]	@ (8002eb0 <updateTime2+0x1b0>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d107      	bne.n	8002dbe <updateTime2+0xbe>
 8002dae:	4b3f      	ldr	r3, [pc, #252]	@ (8002eac <updateTime2+0x1ac>)
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d103      	bne.n	8002dbe <updateTime2+0xbe>
			day = 28;
 8002db6:	4b3e      	ldr	r3, [pc, #248]	@ (8002eb0 <updateTime2+0x1b0>)
 8002db8:	221c      	movs	r2, #28
 8002dba:	701a      	strb	r2, [r3, #0]
 8002dbc:	e042      	b.n	8002e44 <updateTime2+0x144>
		}

		else if (day == 1
 8002dbe:	4b3c      	ldr	r3, [pc, #240]	@ (8002eb0 <updateTime2+0x1b0>)
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d11f      	bne.n	8002e06 <updateTime2+0x106>
				&& (month == 1 || month == 3 || month == 5 || month == 7
 8002dc6:	4b39      	ldr	r3, [pc, #228]	@ (8002eac <updateTime2+0x1ac>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d017      	beq.n	8002dfe <updateTime2+0xfe>
 8002dce:	4b37      	ldr	r3, [pc, #220]	@ (8002eac <updateTime2+0x1ac>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	2b03      	cmp	r3, #3
 8002dd4:	d013      	beq.n	8002dfe <updateTime2+0xfe>
 8002dd6:	4b35      	ldr	r3, [pc, #212]	@ (8002eac <updateTime2+0x1ac>)
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	2b05      	cmp	r3, #5
 8002ddc:	d00f      	beq.n	8002dfe <updateTime2+0xfe>
 8002dde:	4b33      	ldr	r3, [pc, #204]	@ (8002eac <updateTime2+0x1ac>)
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	2b07      	cmp	r3, #7
 8002de4:	d00b      	beq.n	8002dfe <updateTime2+0xfe>
						|| month == 8 || month == 10 || month == 12)) {
 8002de6:	4b31      	ldr	r3, [pc, #196]	@ (8002eac <updateTime2+0x1ac>)
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	2b08      	cmp	r3, #8
 8002dec:	d007      	beq.n	8002dfe <updateTime2+0xfe>
 8002dee:	4b2f      	ldr	r3, [pc, #188]	@ (8002eac <updateTime2+0x1ac>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b0a      	cmp	r3, #10
 8002df4:	d003      	beq.n	8002dfe <updateTime2+0xfe>
 8002df6:	4b2d      	ldr	r3, [pc, #180]	@ (8002eac <updateTime2+0x1ac>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	2b0c      	cmp	r3, #12
 8002dfc:	d103      	bne.n	8002e06 <updateTime2+0x106>
			day = 31;
 8002dfe:	4b2c      	ldr	r3, [pc, #176]	@ (8002eb0 <updateTime2+0x1b0>)
 8002e00:	221f      	movs	r2, #31
 8002e02:	701a      	strb	r2, [r3, #0]
 8002e04:	e01e      	b.n	8002e44 <updateTime2+0x144>
		}

		else if (day == 1
 8002e06:	4b2a      	ldr	r3, [pc, #168]	@ (8002eb0 <updateTime2+0x1b0>)
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d113      	bne.n	8002e36 <updateTime2+0x136>
				&& (month == 4 || month == 6 || month == 9 || month == 11)) {
 8002e0e:	4b27      	ldr	r3, [pc, #156]	@ (8002eac <updateTime2+0x1ac>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	2b04      	cmp	r3, #4
 8002e14:	d00b      	beq.n	8002e2e <updateTime2+0x12e>
 8002e16:	4b25      	ldr	r3, [pc, #148]	@ (8002eac <updateTime2+0x1ac>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b06      	cmp	r3, #6
 8002e1c:	d007      	beq.n	8002e2e <updateTime2+0x12e>
 8002e1e:	4b23      	ldr	r3, [pc, #140]	@ (8002eac <updateTime2+0x1ac>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2b09      	cmp	r3, #9
 8002e24:	d003      	beq.n	8002e2e <updateTime2+0x12e>
 8002e26:	4b21      	ldr	r3, [pc, #132]	@ (8002eac <updateTime2+0x1ac>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b0b      	cmp	r3, #11
 8002e2c:	d103      	bne.n	8002e36 <updateTime2+0x136>
			day = 30;
 8002e2e:	4b20      	ldr	r3, [pc, #128]	@ (8002eb0 <updateTime2+0x1b0>)
 8002e30:	221e      	movs	r2, #30
 8002e32:	701a      	strb	r2, [r3, #0]
 8002e34:	e006      	b.n	8002e44 <updateTime2+0x144>
		}

		else {
			day--;
 8002e36:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb0 <updateTime2+0x1b0>)
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	b2da      	uxtb	r2, r3
 8002e3e:	4b1c      	ldr	r3, [pc, #112]	@ (8002eb0 <updateTime2+0x1b0>)
 8002e40:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002e42:	e02d      	b.n	8002ea0 <updateTime2+0x1a0>
 8002e44:	e02c      	b.n	8002ea0 <updateTime2+0x1a0>
	case 3:
		if (hour == 0) {
 8002e46:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb4 <updateTime2+0x1b4>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d103      	bne.n	8002e56 <updateTime2+0x156>
			hour = 23;
 8002e4e:	4b19      	ldr	r3, [pc, #100]	@ (8002eb4 <updateTime2+0x1b4>)
 8002e50:	2217      	movs	r2, #23
 8002e52:	701a      	strb	r2, [r3, #0]
		} else {
			hour--;
		}
		break;
 8002e54:	e024      	b.n	8002ea0 <updateTime2+0x1a0>
			hour--;
 8002e56:	4b17      	ldr	r3, [pc, #92]	@ (8002eb4 <updateTime2+0x1b4>)
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	b2da      	uxtb	r2, r3
 8002e5e:	4b15      	ldr	r3, [pc, #84]	@ (8002eb4 <updateTime2+0x1b4>)
 8002e60:	701a      	strb	r2, [r3, #0]
		break;
 8002e62:	e01d      	b.n	8002ea0 <updateTime2+0x1a0>
	case 4:
		if (minute == 0) {
 8002e64:	4b14      	ldr	r3, [pc, #80]	@ (8002eb8 <updateTime2+0x1b8>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d103      	bne.n	8002e74 <updateTime2+0x174>
			minute = 59;
 8002e6c:	4b12      	ldr	r3, [pc, #72]	@ (8002eb8 <updateTime2+0x1b8>)
 8002e6e:	223b      	movs	r2, #59	@ 0x3b
 8002e70:	701a      	strb	r2, [r3, #0]
		} else {
			minute--;
		}
		break;
 8002e72:	e015      	b.n	8002ea0 <updateTime2+0x1a0>
			minute--;
 8002e74:	4b10      	ldr	r3, [pc, #64]	@ (8002eb8 <updateTime2+0x1b8>)
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	b2da      	uxtb	r2, r3
 8002e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb8 <updateTime2+0x1b8>)
 8002e7e:	701a      	strb	r2, [r3, #0]
		break;
 8002e80:	e00e      	b.n	8002ea0 <updateTime2+0x1a0>
	case 5:
		if (second == 0) {
 8002e82:	4b0e      	ldr	r3, [pc, #56]	@ (8002ebc <updateTime2+0x1bc>)
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d103      	bne.n	8002e92 <updateTime2+0x192>
			second = 59;
 8002e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8002ebc <updateTime2+0x1bc>)
 8002e8c:	223b      	movs	r2, #59	@ 0x3b
 8002e8e:	701a      	strb	r2, [r3, #0]
		} else {
			second--;
		}
		break;
 8002e90:	e005      	b.n	8002e9e <updateTime2+0x19e>
			second--;
 8002e92:	4b0a      	ldr	r3, [pc, #40]	@ (8002ebc <updateTime2+0x1bc>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	3b01      	subs	r3, #1
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	4b08      	ldr	r3, [pc, #32]	@ (8002ebc <updateTime2+0x1bc>)
 8002e9c:	701a      	strb	r2, [r3, #0]
		break;
 8002e9e:	bf00      	nop
	}

}
 8002ea0:	bf00      	nop
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	20000151 	.word	0x20000151
 8002ea8:	20000006 	.word	0x20000006
 8002eac:	20000008 	.word	0x20000008
 8002eb0:	20000009 	.word	0x20000009
 8002eb4:	20000001 	.word	0x20000001
 8002eb8:	20000002 	.word	0x20000002
 8002ebc:	20000003 	.word	0x20000003

08002ec0 <Stopwatch_basic_operation>:

void Stopwatch_basic_operation() {
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0

}
 8002ec4:	bf00      	nop
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
	...

08002ed0 <Stopwatch_display_operation>:
void Stopwatch_display_operation() {
 8002ed0:	b5b0      	push	{r4, r5, r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af04      	add	r7, sp, #16
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
			(int) (stopwatch_time / 1000) / 3600,
 8002ed6:	4b5e      	ldr	r3, [pc, #376]	@ (8003050 <Stopwatch_display_operation+0x180>)
 8002ed8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002edc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ee0:	f04f 0300 	mov.w	r3, #0
 8002ee4:	f7fd f9c4 	bl	8000270 <__aeabi_uldivmod>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	460b      	mov	r3, r1
 8002eec:	4613      	mov	r3, r2
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 8002eee:	4a59      	ldr	r2, [pc, #356]	@ (8003054 <Stopwatch_display_operation+0x184>)
 8002ef0:	fb82 1203 	smull	r1, r2, r2, r3
 8002ef4:	441a      	add	r2, r3
 8002ef6:	12d2      	asrs	r2, r2, #11
 8002ef8:	17db      	asrs	r3, r3, #31
 8002efa:	1ad5      	subs	r5, r2, r3
			(int) ((stopwatch_time / 1000) / 60) % 60,
 8002efc:	4b54      	ldr	r3, [pc, #336]	@ (8003050 <Stopwatch_display_operation+0x180>)
 8002efe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f02:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8002f06:	f04f 0300 	mov.w	r3, #0
 8002f0a:	f7fd f9b1 	bl	8000270 <__aeabi_uldivmod>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 8002f12:	4b51      	ldr	r3, [pc, #324]	@ (8003058 <Stopwatch_display_operation+0x188>)
 8002f14:	fb83 1302 	smull	r1, r3, r3, r2
 8002f18:	4413      	add	r3, r2
 8002f1a:	1159      	asrs	r1, r3, #5
 8002f1c:	17d3      	asrs	r3, r2, #31
 8002f1e:	1acc      	subs	r4, r1, r3
 8002f20:	4623      	mov	r3, r4
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	1b1b      	subs	r3, r3, r4
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	1ad4      	subs	r4, r2, r3
			(int) (stopwatch_time / 1000) % 60, (int) stopwatch_time % 1000);
 8002f2a:	4b49      	ldr	r3, [pc, #292]	@ (8003050 <Stopwatch_display_operation+0x180>)
 8002f2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f30:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002f34:	f04f 0300 	mov.w	r3, #0
 8002f38:	f7fd f99a 	bl	8000270 <__aeabi_uldivmod>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	460b      	mov	r3, r1
 8002f40:	4611      	mov	r1, r2
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 8002f42:	4b45      	ldr	r3, [pc, #276]	@ (8003058 <Stopwatch_display_operation+0x188>)
 8002f44:	fb83 2301 	smull	r2, r3, r3, r1
 8002f48:	440b      	add	r3, r1
 8002f4a:	115a      	asrs	r2, r3, #5
 8002f4c:	17cb      	asrs	r3, r1, #31
 8002f4e:	1ad2      	subs	r2, r2, r3
 8002f50:	4613      	mov	r3, r2
 8002f52:	011b      	lsls	r3, r3, #4
 8002f54:	1a9b      	subs	r3, r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	1aca      	subs	r2, r1, r3
			(int) (stopwatch_time / 1000) % 60, (int) stopwatch_time % 1000);
 8002f5a:	4b3d      	ldr	r3, [pc, #244]	@ (8003050 <Stopwatch_display_operation+0x180>)
 8002f5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f60:	4601      	mov	r1, r0
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 8002f62:	4b3e      	ldr	r3, [pc, #248]	@ (800305c <Stopwatch_display_operation+0x18c>)
 8002f64:	fb83 0301 	smull	r0, r3, r3, r1
 8002f68:	1198      	asrs	r0, r3, #6
 8002f6a:	17cb      	asrs	r3, r1, #31
 8002f6c:	1ac3      	subs	r3, r0, r3
 8002f6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002f72:	fb00 f303 	mul.w	r3, r0, r3
 8002f76:	1acb      	subs	r3, r1, r3
 8002f78:	9302      	str	r3, [sp, #8]
 8002f7a:	9201      	str	r2, [sp, #4]
 8002f7c:	9400      	str	r4, [sp, #0]
 8002f7e:	462b      	mov	r3, r5
 8002f80:	4a37      	ldr	r2, [pc, #220]	@ (8003060 <Stopwatch_display_operation+0x190>)
 8002f82:	4938      	ldr	r1, [pc, #224]	@ (8003064 <Stopwatch_display_operation+0x194>)
 8002f84:	4838      	ldr	r0, [pc, #224]	@ (8003068 <Stopwatch_display_operation+0x198>)
 8002f86:	f003 fba1 	bl	80066cc <siprintf>
	CLCD_Puts(0, 0, str);
 8002f8a:	4a37      	ldr	r2, [pc, #220]	@ (8003068 <Stopwatch_display_operation+0x198>)
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	2000      	movs	r0, #0
 8002f90:	f7fe f9b2 	bl	80012f8 <CLCD_Puts>

//0.1, 0.01  7SEG 
	if (stopwatch_time % 1000 / 100 > 4) { // 0.5 7SEG 
 8002f94:	4b2e      	ldr	r3, [pc, #184]	@ (8003050 <Stopwatch_display_operation+0x180>)
 8002f96:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002f9e:	f04f 0300 	mov.w	r3, #0
 8002fa2:	f7fd f965 	bl	8000270 <__aeabi_uldivmod>
 8002fa6:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 8002faa:	f173 0300 	sbcs.w	r3, r3, #0
 8002fae:	d319      	bcc.n	8002fe4 <Stopwatch_display_operation+0x114>
		_7SEG_SetNumber(DGT1, stopwatch_time / 1000 % 10, OFF);
 8002fb0:	4b27      	ldr	r3, [pc, #156]	@ (8003050 <Stopwatch_display_operation+0x180>)
 8002fb2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002fb6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002fba:	f04f 0300 	mov.w	r3, #0
 8002fbe:	f7fd f957 	bl	8000270 <__aeabi_uldivmod>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	4610      	mov	r0, r2
 8002fc8:	4619      	mov	r1, r3
 8002fca:	f04f 020a 	mov.w	r2, #10
 8002fce:	f04f 0300 	mov.w	r3, #0
 8002fd2:	f7fd f94d 	bl	8000270 <__aeabi_uldivmod>
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	2200      	movs	r2, #0
 8002fda:	4619      	mov	r1, r3
 8002fdc:	2000      	movs	r0, #0
 8002fde:	f7fd fba5 	bl	800072c <_7SEG_SetNumber>
 8002fe2:	e018      	b.n	8003016 <Stopwatch_display_operation+0x146>
	} else {
		_7SEG_SetNumber(DGT1, stopwatch_time / 1000 % 10, ON);
 8002fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8003050 <Stopwatch_display_operation+0x180>)
 8002fe6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002fea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002fee:	f04f 0300 	mov.w	r3, #0
 8002ff2:	f7fd f93d 	bl	8000270 <__aeabi_uldivmod>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	4610      	mov	r0, r2
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	f04f 020a 	mov.w	r2, #10
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	f7fd f933 	bl	8000270 <__aeabi_uldivmod>
 800300a:	4613      	mov	r3, r2
 800300c:	2201      	movs	r2, #1
 800300e:	4619      	mov	r1, r3
 8003010:	2000      	movs	r0, #0
 8003012:	f7fd fb8b 	bl	800072c <_7SEG_SetNumber>
	}
	_7SEG_SetNumber(DGT2, stopwatch_time % 1000 / 100, OFF);
 8003016:	4b0e      	ldr	r3, [pc, #56]	@ (8003050 <Stopwatch_display_operation+0x180>)
 8003018:	e9d3 0100 	ldrd	r0, r1, [r3]
 800301c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003020:	f04f 0300 	mov.w	r3, #0
 8003024:	f7fd f924 	bl	8000270 <__aeabi_uldivmod>
 8003028:	4610      	mov	r0, r2
 800302a:	4619      	mov	r1, r3
 800302c:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003030:	f04f 0300 	mov.w	r3, #0
 8003034:	f7fd f91c 	bl	8000270 <__aeabi_uldivmod>
 8003038:	4602      	mov	r2, r0
 800303a:	460b      	mov	r3, r1
 800303c:	4613      	mov	r3, r2
 800303e:	2200      	movs	r2, #0
 8003040:	4619      	mov	r1, r3
 8003042:	2001      	movs	r0, #1
 8003044:	f7fd fb72 	bl	800072c <_7SEG_SetNumber>
}
 8003048:	bf00      	nop
 800304a:	46bd      	mov	sp, r7
 800304c:	bdb0      	pop	{r4, r5, r7, pc}
 800304e:	bf00      	nop
 8003050:	20000168 	.word	0x20000168
 8003054:	91a2b3c5 	.word	0x91a2b3c5
 8003058:	88888889 	.word	0x88888889
 800305c:	10624dd3 	.word	0x10624dd3
 8003060:	08007108 	.word	0x08007108
 8003064:	08007110 	.word	0x08007110
 8003068:	20000130 	.word	0x20000130

0800306c <Stopwatch_button_operation>:
void Stopwatch_button_operation() {
 800306c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003070:	b084      	sub	sp, #16
 8003072:	af04      	add	r7, sp, #16
	if (sw2_debounced == true) {
 8003074:	4bb8      	ldr	r3, [pc, #736]	@ (8003358 <Stopwatch_button_operation+0x2ec>)
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d01f      	beq.n	80030bc <Stopwatch_button_operation+0x50>
		if (lap_time_index == 0) {
 800307c:	4bb7      	ldr	r3, [pc, #732]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d109      	bne.n	8003098 <Stopwatch_button_operation+0x2c>
			sprintf(str, "%16s", ""); //   1ms  LCD 
 8003084:	4ab6      	ldr	r2, [pc, #728]	@ (8003360 <Stopwatch_button_operation+0x2f4>)
 8003086:	49b7      	ldr	r1, [pc, #732]	@ (8003364 <Stopwatch_button_operation+0x2f8>)
 8003088:	48b7      	ldr	r0, [pc, #732]	@ (8003368 <Stopwatch_button_operation+0x2fc>)
 800308a:	f003 fb1f 	bl	80066cc <siprintf>
			CLCD_Puts(0, 1, str);
 800308e:	4ab6      	ldr	r2, [pc, #728]	@ (8003368 <Stopwatch_button_operation+0x2fc>)
 8003090:	2101      	movs	r1, #1
 8003092:	2000      	movs	r0, #0
 8003094:	f7fe f930 	bl	80012f8 <CLCD_Puts>
		}
		stopwatch_running = !stopwatch_running;
 8003098:	4bb4      	ldr	r3, [pc, #720]	@ (800336c <Stopwatch_button_operation+0x300>)
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	bf14      	ite	ne
 80030a0:	2301      	movne	r3, #1
 80030a2:	2300      	moveq	r3, #0
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	f083 0301 	eor.w	r3, r3, #1
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	4bae      	ldr	r3, [pc, #696]	@ (800336c <Stopwatch_button_operation+0x300>)
 80030b4:	701a      	strb	r2, [r3, #0]
		sw2_debounced = false;
 80030b6:	4ba8      	ldr	r3, [pc, #672]	@ (8003358 <Stopwatch_button_operation+0x2ec>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]
	}

	if (stopwatch_running == false && sw3_debounced2 == true) {
 80030bc:	4bab      	ldr	r3, [pc, #684]	@ (800336c <Stopwatch_button_operation+0x300>)
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	f083 0301 	eor.w	r3, r3, #1
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d01b      	beq.n	8003102 <Stopwatch_button_operation+0x96>
 80030ca:	4ba9      	ldr	r3, [pc, #676]	@ (8003370 <Stopwatch_button_operation+0x304>)
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d017      	beq.n	8003102 <Stopwatch_button_operation+0x96>
		stopwatch_time = 0;
 80030d2:	49a8      	ldr	r1, [pc, #672]	@ (8003374 <Stopwatch_button_operation+0x308>)
 80030d4:	f04f 0200 	mov.w	r2, #0
 80030d8:	f04f 0300 	mov.w	r3, #0
 80030dc:	e9c1 2300 	strd	r2, r3, [r1]
		lap_time_index = 0;
 80030e0:	4b9e      	ldr	r3, [pc, #632]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	701a      	strb	r2, [r3, #0]
		sprintf(str, "%16s", ""); //   1ms  LCD 
 80030e6:	4a9e      	ldr	r2, [pc, #632]	@ (8003360 <Stopwatch_button_operation+0x2f4>)
 80030e8:	499e      	ldr	r1, [pc, #632]	@ (8003364 <Stopwatch_button_operation+0x2f8>)
 80030ea:	489f      	ldr	r0, [pc, #636]	@ (8003368 <Stopwatch_button_operation+0x2fc>)
 80030ec:	f003 faee 	bl	80066cc <siprintf>
		CLCD_Puts(0, 1, str);
 80030f0:	4a9d      	ldr	r2, [pc, #628]	@ (8003368 <Stopwatch_button_operation+0x2fc>)
 80030f2:	2101      	movs	r1, #1
 80030f4:	2000      	movs	r0, #0
 80030f6:	f7fe f8ff 	bl	80012f8 <CLCD_Puts>
		sw3_debounced2 = false;
 80030fa:	4b9d      	ldr	r3, [pc, #628]	@ (8003370 <Stopwatch_button_operation+0x304>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	701a      	strb	r2, [r3, #0]
 8003100:	e091      	b.n	8003226 <Stopwatch_button_operation+0x1ba>
	}

	else if (stopwatch_running == true && sw3_debounced2 == true) {
 8003102:	4b9a      	ldr	r3, [pc, #616]	@ (800336c <Stopwatch_button_operation+0x300>)
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	f000 808d 	beq.w	8003226 <Stopwatch_button_operation+0x1ba>
 800310c:	4b98      	ldr	r3, [pc, #608]	@ (8003370 <Stopwatch_button_operation+0x304>)
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 8088 	beq.w	8003226 <Stopwatch_button_operation+0x1ba>
		lap_time_click = 0;
 8003116:	4b98      	ldr	r3, [pc, #608]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 8003118:	2200      	movs	r2, #0
 800311a:	701a      	strb	r2, [r3, #0]

		if (lap_time_index < 9) {
 800311c:	4b8f      	ldr	r3, [pc, #572]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	2b08      	cmp	r3, #8
 8003122:	d873      	bhi.n	800320c <Stopwatch_button_operation+0x1a0>
			lap_time_index++;
 8003124:	4b8d      	ldr	r3, [pc, #564]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	3301      	adds	r3, #1
 800312a:	b2da      	uxtb	r2, r3
 800312c:	4b8b      	ldr	r3, [pc, #556]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 800312e:	701a      	strb	r2, [r3, #0]
			lap_time[lap_time_index] = stopwatch_time;
 8003130:	4b8a      	ldr	r3, [pc, #552]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	4619      	mov	r1, r3
 8003136:	4b8f      	ldr	r3, [pc, #572]	@ (8003374 <Stopwatch_button_operation+0x308>)
 8003138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313c:	488f      	ldr	r0, [pc, #572]	@ (800337c <Stopwatch_button_operation+0x310>)
 800313e:	00c9      	lsls	r1, r1, #3
 8003140:	4401      	add	r1, r0
 8003142:	e9c1 2300 	strd	r2, r3, [r1]
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 8003146:	4b85      	ldr	r3, [pc, #532]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	461e      	mov	r6, r3
					(int) (stopwatch_time / 1000) / 3600,
 800314c:	4b89      	ldr	r3, [pc, #548]	@ (8003374 <Stopwatch_button_operation+0x308>)
 800314e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003152:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003156:	f04f 0300 	mov.w	r3, #0
 800315a:	f7fd f889 	bl	8000270 <__aeabi_uldivmod>
 800315e:	4602      	mov	r2, r0
 8003160:	460b      	mov	r3, r1
 8003162:	4613      	mov	r3, r2
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 8003164:	4a86      	ldr	r2, [pc, #536]	@ (8003380 <Stopwatch_button_operation+0x314>)
 8003166:	fb82 1203 	smull	r1, r2, r2, r3
 800316a:	441a      	add	r2, r3
 800316c:	12d2      	asrs	r2, r2, #11
 800316e:	17db      	asrs	r3, r3, #31
 8003170:	1ad5      	subs	r5, r2, r3
					(int) ((stopwatch_time / 1000) / 60) % 60,
 8003172:	4b80      	ldr	r3, [pc, #512]	@ (8003374 <Stopwatch_button_operation+0x308>)
 8003174:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003178:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800317c:	f04f 0300 	mov.w	r3, #0
 8003180:	f7fd f876 	bl	8000270 <__aeabi_uldivmod>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 8003188:	4b7e      	ldr	r3, [pc, #504]	@ (8003384 <Stopwatch_button_operation+0x318>)
 800318a:	fb83 1302 	smull	r1, r3, r3, r2
 800318e:	4413      	add	r3, r2
 8003190:	1159      	asrs	r1, r3, #5
 8003192:	17d3      	asrs	r3, r2, #31
 8003194:	1acc      	subs	r4, r1, r3
 8003196:	4623      	mov	r3, r4
 8003198:	011b      	lsls	r3, r3, #4
 800319a:	1b1b      	subs	r3, r3, r4
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	1ad4      	subs	r4, r2, r3
					(int) (stopwatch_time / 1000) % 60,
 80031a0:	4b74      	ldr	r3, [pc, #464]	@ (8003374 <Stopwatch_button_operation+0x308>)
 80031a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031a6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031aa:	f04f 0300 	mov.w	r3, #0
 80031ae:	f7fd f85f 	bl	8000270 <__aeabi_uldivmod>
 80031b2:	4602      	mov	r2, r0
 80031b4:	460b      	mov	r3, r1
 80031b6:	4611      	mov	r1, r2
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 80031b8:	4b72      	ldr	r3, [pc, #456]	@ (8003384 <Stopwatch_button_operation+0x318>)
 80031ba:	fb83 2301 	smull	r2, r3, r3, r1
 80031be:	440b      	add	r3, r1
 80031c0:	115a      	asrs	r2, r3, #5
 80031c2:	17cb      	asrs	r3, r1, #31
 80031c4:	1ad2      	subs	r2, r2, r3
 80031c6:	4613      	mov	r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	1a9b      	subs	r3, r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	1aca      	subs	r2, r1, r3
					(int) stopwatch_time % 1000);
 80031d0:	4b68      	ldr	r3, [pc, #416]	@ (8003374 <Stopwatch_button_operation+0x308>)
 80031d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031d6:	4601      	mov	r1, r0
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 80031d8:	4b6b      	ldr	r3, [pc, #428]	@ (8003388 <Stopwatch_button_operation+0x31c>)
 80031da:	fb83 0301 	smull	r0, r3, r3, r1
 80031de:	1198      	asrs	r0, r3, #6
 80031e0:	17cb      	asrs	r3, r1, #31
 80031e2:	1ac3      	subs	r3, r0, r3
 80031e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80031e8:	fb00 f303 	mul.w	r3, r0, r3
 80031ec:	1acb      	subs	r3, r1, r3
 80031ee:	9302      	str	r3, [sp, #8]
 80031f0:	9201      	str	r2, [sp, #4]
 80031f2:	9400      	str	r4, [sp, #0]
 80031f4:	462b      	mov	r3, r5
 80031f6:	4632      	mov	r2, r6
 80031f8:	4964      	ldr	r1, [pc, #400]	@ (800338c <Stopwatch_button_operation+0x320>)
 80031fa:	485b      	ldr	r0, [pc, #364]	@ (8003368 <Stopwatch_button_operation+0x2fc>)
 80031fc:	f003 fa66 	bl	80066cc <siprintf>
			CLCD_Puts(0, 1, str);
 8003200:	4a59      	ldr	r2, [pc, #356]	@ (8003368 <Stopwatch_button_operation+0x2fc>)
 8003202:	2101      	movs	r1, #1
 8003204:	2000      	movs	r0, #0
 8003206:	f7fe f877 	bl	80012f8 <CLCD_Puts>
 800320a:	e009      	b.n	8003220 <Stopwatch_button_operation+0x1b4>

		}

		else {
			sprintf(str, "%16s", "LAP FULL(9/9)   "); //   1ms  LCD 
 800320c:	4a60      	ldr	r2, [pc, #384]	@ (8003390 <Stopwatch_button_operation+0x324>)
 800320e:	4955      	ldr	r1, [pc, #340]	@ (8003364 <Stopwatch_button_operation+0x2f8>)
 8003210:	4855      	ldr	r0, [pc, #340]	@ (8003368 <Stopwatch_button_operation+0x2fc>)
 8003212:	f003 fa5b 	bl	80066cc <siprintf>
			CLCD_Puts(0, 1, str);
 8003216:	4a54      	ldr	r2, [pc, #336]	@ (8003368 <Stopwatch_button_operation+0x2fc>)
 8003218:	2101      	movs	r1, #1
 800321a:	2000      	movs	r0, #0
 800321c:	f7fe f86c 	bl	80012f8 <CLCD_Puts>
		}
		sw3_debounced2 = false;
 8003220:	4b53      	ldr	r3, [pc, #332]	@ (8003370 <Stopwatch_button_operation+0x304>)
 8003222:	2200      	movs	r2, #0
 8003224:	701a      	strb	r2, [r3, #0]
	}

	if (lap_time_index != 0 && sw4_debounced == true) {
 8003226:	4b4d      	ldr	r3, [pc, #308]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	2b00      	cmp	r3, #0
 800322c:	f000 80b6 	beq.w	800339c <Stopwatch_button_operation+0x330>
 8003230:	4b58      	ldr	r3, [pc, #352]	@ (8003394 <Stopwatch_button_operation+0x328>)
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 80b1 	beq.w	800339c <Stopwatch_button_operation+0x330>
		lap_time_click++;
 800323a:	4b4f      	ldr	r3, [pc, #316]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	3301      	adds	r3, #1
 8003240:	b2da      	uxtb	r2, r3
 8003242:	4b4d      	ldr	r3, [pc, #308]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 8003244:	701a      	strb	r2, [r3, #0]
		if (lap_time_click <= lap_time_index) {
 8003246:	4b4c      	ldr	r3, [pc, #304]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 8003248:	781a      	ldrb	r2, [r3, #0]
 800324a:	4b44      	ldr	r3, [pc, #272]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	429a      	cmp	r2, r3
 8003250:	d87e      	bhi.n	8003350 <Stopwatch_button_operation+0x2e4>
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 8003252:	4b49      	ldr	r3, [pc, #292]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	461e      	mov	r6, r3
 8003258:	4b40      	ldr	r3, [pc, #256]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	4698      	mov	r8, r3
					lap_time_index,
					(int) (lap_time[lap_time_click] / 1000) / 3600,
 800325e:	4b46      	ldr	r3, [pc, #280]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	4a46      	ldr	r2, [pc, #280]	@ (800337c <Stopwatch_button_operation+0x310>)
 8003264:	00db      	lsls	r3, r3, #3
 8003266:	4413      	add	r3, r2
 8003268:	e9d3 0100 	ldrd	r0, r1, [r3]
 800326c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003270:	f04f 0300 	mov.w	r3, #0
 8003274:	f7fc fffc 	bl	8000270 <__aeabi_uldivmod>
 8003278:	4602      	mov	r2, r0
 800327a:	460b      	mov	r3, r1
 800327c:	4613      	mov	r3, r2
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 800327e:	4a40      	ldr	r2, [pc, #256]	@ (8003380 <Stopwatch_button_operation+0x314>)
 8003280:	fb82 1203 	smull	r1, r2, r2, r3
 8003284:	441a      	add	r2, r3
 8003286:	12d2      	asrs	r2, r2, #11
 8003288:	17db      	asrs	r3, r3, #31
 800328a:	1ad5      	subs	r5, r2, r3
					(int) ((lap_time[lap_time_click] / 1000) / 60) % 60,
 800328c:	4b3a      	ldr	r3, [pc, #232]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	4a3a      	ldr	r2, [pc, #232]	@ (800337c <Stopwatch_button_operation+0x310>)
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	4413      	add	r3, r2
 8003296:	e9d3 0100 	ldrd	r0, r1, [r3]
 800329a:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800329e:	f04f 0300 	mov.w	r3, #0
 80032a2:	f7fc ffe5 	bl	8000270 <__aeabi_uldivmod>
 80032a6:	4602      	mov	r2, r0
 80032a8:	460b      	mov	r3, r1
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 80032aa:	4b36      	ldr	r3, [pc, #216]	@ (8003384 <Stopwatch_button_operation+0x318>)
 80032ac:	fb83 1302 	smull	r1, r3, r3, r2
 80032b0:	4413      	add	r3, r2
 80032b2:	1159      	asrs	r1, r3, #5
 80032b4:	17d3      	asrs	r3, r2, #31
 80032b6:	1acc      	subs	r4, r1, r3
 80032b8:	4623      	mov	r3, r4
 80032ba:	011b      	lsls	r3, r3, #4
 80032bc:	1b1b      	subs	r3, r3, r4
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	1ad4      	subs	r4, r2, r3
					(int) (lap_time[lap_time_click] / 1000) % 60,
 80032c2:	4b2d      	ldr	r3, [pc, #180]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	4a2d      	ldr	r2, [pc, #180]	@ (800337c <Stopwatch_button_operation+0x310>)
 80032c8:	00db      	lsls	r3, r3, #3
 80032ca:	4413      	add	r3, r2
 80032cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032d0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80032d4:	f04f 0300 	mov.w	r3, #0
 80032d8:	f7fc ffca 	bl	8000270 <__aeabi_uldivmod>
 80032dc:	4602      	mov	r2, r0
 80032de:	460b      	mov	r3, r1
 80032e0:	4611      	mov	r1, r2
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 80032e2:	4b28      	ldr	r3, [pc, #160]	@ (8003384 <Stopwatch_button_operation+0x318>)
 80032e4:	fb83 2301 	smull	r2, r3, r3, r1
 80032e8:	440b      	add	r3, r1
 80032ea:	115a      	asrs	r2, r3, #5
 80032ec:	17cb      	asrs	r3, r1, #31
 80032ee:	1ad2      	subs	r2, r2, r3
 80032f0:	4613      	mov	r3, r2
 80032f2:	011b      	lsls	r3, r3, #4
 80032f4:	1a9b      	subs	r3, r3, r2
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	1aca      	subs	r2, r1, r3
					(int) lap_time[lap_time_click] % 1000);
 80032fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	491f      	ldr	r1, [pc, #124]	@ (800337c <Stopwatch_button_operation+0x310>)
 8003300:	00db      	lsls	r3, r3, #3
 8003302:	440b      	add	r3, r1
 8003304:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003308:	4601      	mov	r1, r0
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 800330a:	4b1f      	ldr	r3, [pc, #124]	@ (8003388 <Stopwatch_button_operation+0x31c>)
 800330c:	fb83 0301 	smull	r0, r3, r3, r1
 8003310:	1198      	asrs	r0, r3, #6
 8003312:	17cb      	asrs	r3, r1, #31
 8003314:	1ac3      	subs	r3, r0, r3
 8003316:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800331a:	fb00 f303 	mul.w	r3, r0, r3
 800331e:	1acb      	subs	r3, r1, r3
 8003320:	9303      	str	r3, [sp, #12]
 8003322:	9202      	str	r2, [sp, #8]
 8003324:	9401      	str	r4, [sp, #4]
 8003326:	9500      	str	r5, [sp, #0]
 8003328:	4643      	mov	r3, r8
 800332a:	4632      	mov	r2, r6
 800332c:	491a      	ldr	r1, [pc, #104]	@ (8003398 <Stopwatch_button_operation+0x32c>)
 800332e:	480e      	ldr	r0, [pc, #56]	@ (8003368 <Stopwatch_button_operation+0x2fc>)
 8003330:	f003 f9cc 	bl	80066cc <siprintf>
			CLCD_Puts(0, 1, str);
 8003334:	4a0c      	ldr	r2, [pc, #48]	@ (8003368 <Stopwatch_button_operation+0x2fc>)
 8003336:	2101      	movs	r1, #1
 8003338:	2000      	movs	r0, #0
 800333a:	f7fd ffdd 	bl	80012f8 <CLCD_Puts>
			if (lap_time_click == lap_time_index) {
 800333e:	4b0e      	ldr	r3, [pc, #56]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 8003340:	781a      	ldrb	r2, [r3, #0]
 8003342:	4b06      	ldr	r3, [pc, #24]	@ (800335c <Stopwatch_button_operation+0x2f0>)
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	429a      	cmp	r2, r3
 8003348:	d102      	bne.n	8003350 <Stopwatch_button_operation+0x2e4>
				lap_time_click = 0;
 800334a:	4b0b      	ldr	r3, [pc, #44]	@ (8003378 <Stopwatch_button_operation+0x30c>)
 800334c:	2200      	movs	r2, #0
 800334e:	701a      	strb	r2, [r3, #0]
			}
		}

		sw4_debounced = false;
 8003350:	4b10      	ldr	r3, [pc, #64]	@ (8003394 <Stopwatch_button_operation+0x328>)
 8003352:	2200      	movs	r2, #0
 8003354:	701a      	strb	r2, [r3, #0]
		sprintf(str, "%16s", "NO LAP          "); //   1ms  LCD 
		CLCD_Puts(0, 1, str);
		sw4_debounced = false;
	}

}
 8003356:	e036      	b.n	80033c6 <Stopwatch_button_operation+0x35a>
 8003358:	20000121 	.word	0x20000121
 800335c:	200001c0 	.word	0x200001c0
 8003360:	08007128 	.word	0x08007128
 8003364:	0800712c 	.word	0x0800712c
 8003368:	20000130 	.word	0x20000130
 800336c:	200001c2 	.word	0x200001c2
 8003370:	20000122 	.word	0x20000122
 8003374:	20000168 	.word	0x20000168
 8003378:	200001c1 	.word	0x200001c1
 800337c:	20000170 	.word	0x20000170
 8003380:	91a2b3c5 	.word	0x91a2b3c5
 8003384:	88888889 	.word	0x88888889
 8003388:	10624dd3 	.word	0x10624dd3
 800338c:	08007134 	.word	0x08007134
 8003390:	08007150 	.word	0x08007150
 8003394:	20000124 	.word	0x20000124
 8003398:	08007164 	.word	0x08007164
	else if (lap_time_index == 0 && sw4_debounced == true) {
 800339c:	4b0c      	ldr	r3, [pc, #48]	@ (80033d0 <Stopwatch_button_operation+0x364>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d110      	bne.n	80033c6 <Stopwatch_button_operation+0x35a>
 80033a4:	4b0b      	ldr	r3, [pc, #44]	@ (80033d4 <Stopwatch_button_operation+0x368>)
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00c      	beq.n	80033c6 <Stopwatch_button_operation+0x35a>
		sprintf(str, "%16s", "NO LAP          "); //   1ms  LCD 
 80033ac:	4a0a      	ldr	r2, [pc, #40]	@ (80033d8 <Stopwatch_button_operation+0x36c>)
 80033ae:	490b      	ldr	r1, [pc, #44]	@ (80033dc <Stopwatch_button_operation+0x370>)
 80033b0:	480b      	ldr	r0, [pc, #44]	@ (80033e0 <Stopwatch_button_operation+0x374>)
 80033b2:	f003 f98b 	bl	80066cc <siprintf>
		CLCD_Puts(0, 1, str);
 80033b6:	4a0a      	ldr	r2, [pc, #40]	@ (80033e0 <Stopwatch_button_operation+0x374>)
 80033b8:	2101      	movs	r1, #1
 80033ba:	2000      	movs	r0, #0
 80033bc:	f7fd ff9c 	bl	80012f8 <CLCD_Puts>
		sw4_debounced = false;
 80033c0:	4b04      	ldr	r3, [pc, #16]	@ (80033d4 <Stopwatch_button_operation+0x368>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	701a      	strb	r2, [r3, #0]
}
 80033c6:	bf00      	nop
 80033c8:	46bd      	mov	sp, r7
 80033ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033ce:	bf00      	nop
 80033d0:	200001c0 	.word	0x200001c0
 80033d4:	20000124 	.word	0x20000124
 80033d8:	08007180 	.word	0x08007180
 80033dc:	0800712c 	.word	0x0800712c
 80033e0:	20000130 	.word	0x20000130

080033e4 <Timer_button_operation>:

bool timer_start = false;

void Timer_button_operation() {
 80033e4:	b580      	push	{r7, lr}
 80033e6:	af00      	add	r7, sp, #0
// Enter timer setting mode on long press of button 1 (sw1)
	if (sw1_debounced) {
 80033e8:	4b75      	ldr	r3, [pc, #468]	@ (80035c0 <Timer_button_operation+0x1dc>)
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d01a      	beq.n	8003426 <Timer_button_operation+0x42>
		if (Press_Mode >= 2) {
 80033f0:	4b74      	ldr	r3, [pc, #464]	@ (80035c4 <Timer_button_operation+0x1e0>)
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d913      	bls.n	8003420 <Timer_button_operation+0x3c>
			CLCD_Clear();
 80033f8:	f7fd ffc5 	bl	8001386 <CLCD_Clear>
			timer_setmode = !timer_setmode; // Toggle timer setting mode
 80033fc:	4b72      	ldr	r3, [pc, #456]	@ (80035c8 <Timer_button_operation+0x1e4>)
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	2b00      	cmp	r3, #0
 8003402:	bf14      	ite	ne
 8003404:	2301      	movne	r3, #1
 8003406:	2300      	moveq	r3, #0
 8003408:	b2db      	uxtb	r3, r3
 800340a:	f083 0301 	eor.w	r3, r3, #1
 800340e:	b2db      	uxtb	r3, r3
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	b2da      	uxtb	r2, r3
 8003416:	4b6c      	ldr	r3, [pc, #432]	@ (80035c8 <Timer_button_operation+0x1e4>)
 8003418:	701a      	strb	r2, [r3, #0]
			Press_Mode = 0;
 800341a:	4b6a      	ldr	r3, [pc, #424]	@ (80035c4 <Timer_button_operation+0x1e0>)
 800341c:	2200      	movs	r2, #0
 800341e:	701a      	strb	r2, [r3, #0]
		}
		sw1_debounced = false;
 8003420:	4b67      	ldr	r3, [pc, #412]	@ (80035c0 <Timer_button_operation+0x1dc>)
 8003422:	2200      	movs	r2, #0
 8003424:	701a      	strb	r2, [r3, #0]
	}

// Setting mode adjustments
	if (timer_setmode) {
 8003426:	4b68      	ldr	r3, [pc, #416]	@ (80035c8 <Timer_button_operation+0x1e4>)
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	f000 8087 	beq.w	800353e <Timer_button_operation+0x15a>
		// Adjusting the timer settings using buttons (assuming sw2 to increase hours, sw3 to increase minutes, sw4 to increase seconds)
		if (sw2_debounced) {
 8003430:	4b66      	ldr	r3, [pc, #408]	@ (80035cc <Timer_button_operation+0x1e8>)
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d007      	beq.n	8003448 <Timer_button_operation+0x64>
			updateTime3(item_select2);
 8003438:	4b65      	ldr	r3, [pc, #404]	@ (80035d0 <Timer_button_operation+0x1ec>)
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	4618      	mov	r0, r3
 800343e:	f000 f8d9 	bl	80035f4 <updateTime3>
			sw2_debounced = false;
 8003442:	4b62      	ldr	r3, [pc, #392]	@ (80035cc <Timer_button_operation+0x1e8>)
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]
		}

		if (sw2 == true) {
 8003448:	4b62      	ldr	r3, [pc, #392]	@ (80035d4 <Timer_button_operation+0x1f0>)
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d02f      	beq.n	80034b0 <Timer_button_operation+0xcc>
			if (Press_Mode == 2) {
 8003450:	4b5c      	ldr	r3, [pc, #368]	@ (80035c4 <Timer_button_operation+0x1e0>)
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b02      	cmp	r3, #2
 8003456:	d114      	bne.n	8003482 <Timer_button_operation+0x9e>
				if (time >= 500) {
 8003458:	4b5f      	ldr	r3, [pc, #380]	@ (80035d8 <Timer_button_operation+0x1f4>)
 800345a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345e:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 8003462:	f173 0300 	sbcs.w	r3, r3, #0
 8003466:	d323      	bcc.n	80034b0 <Timer_button_operation+0xcc>
					updateTime3(item_select2);
 8003468:	4b59      	ldr	r3, [pc, #356]	@ (80035d0 <Timer_button_operation+0x1ec>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	4618      	mov	r0, r3
 800346e:	f000 f8c1 	bl	80035f4 <updateTime3>
					time = 0;
 8003472:	4959      	ldr	r1, [pc, #356]	@ (80035d8 <Timer_button_operation+0x1f4>)
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	f04f 0300 	mov.w	r3, #0
 800347c:	e9c1 2300 	strd	r2, r3, [r1]
 8003480:	e016      	b.n	80034b0 <Timer_button_operation+0xcc>
				}
			} else if (Press_Mode == 3) {
 8003482:	4b50      	ldr	r3, [pc, #320]	@ (80035c4 <Timer_button_operation+0x1e0>)
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	2b03      	cmp	r3, #3
 8003488:	d112      	bne.n	80034b0 <Timer_button_operation+0xcc>
				if (time >= 200) {
 800348a:	4b53      	ldr	r3, [pc, #332]	@ (80035d8 <Timer_button_operation+0x1f4>)
 800348c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003490:	2ac8      	cmp	r2, #200	@ 0xc8
 8003492:	f173 0300 	sbcs.w	r3, r3, #0
 8003496:	d30b      	bcc.n	80034b0 <Timer_button_operation+0xcc>
					updateTime3(item_select2);
 8003498:	4b4d      	ldr	r3, [pc, #308]	@ (80035d0 <Timer_button_operation+0x1ec>)
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	4618      	mov	r0, r3
 800349e:	f000 f8a9 	bl	80035f4 <updateTime3>
					time = 0;
 80034a2:	494d      	ldr	r1, [pc, #308]	@ (80035d8 <Timer_button_operation+0x1f4>)
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	f04f 0300 	mov.w	r3, #0
 80034ac:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
		}

		if (sw3_debounced) {
 80034b0:	4b4a      	ldr	r3, [pc, #296]	@ (80035dc <Timer_button_operation+0x1f8>)
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d007      	beq.n	80034c8 <Timer_button_operation+0xe4>
			updateTime4(item_select2);
 80034b8:	4b45      	ldr	r3, [pc, #276]	@ (80035d0 <Timer_button_operation+0x1ec>)
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 f8d5 	bl	800366c <updateTime4>
			sw3_debounced = false;
 80034c2:	4b46      	ldr	r3, [pc, #280]	@ (80035dc <Timer_button_operation+0x1f8>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	701a      	strb	r2, [r3, #0]
		}

		if (sw3 == true) {
 80034c8:	4b45      	ldr	r3, [pc, #276]	@ (80035e0 <Timer_button_operation+0x1fc>)
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d02f      	beq.n	8003530 <Timer_button_operation+0x14c>
			if (Press_Mode == 2) {
 80034d0:	4b3c      	ldr	r3, [pc, #240]	@ (80035c4 <Timer_button_operation+0x1e0>)
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d114      	bne.n	8003502 <Timer_button_operation+0x11e>
				if (time >= 500) {
 80034d8:	4b3f      	ldr	r3, [pc, #252]	@ (80035d8 <Timer_button_operation+0x1f4>)
 80034da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034de:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 80034e2:	f173 0300 	sbcs.w	r3, r3, #0
 80034e6:	d323      	bcc.n	8003530 <Timer_button_operation+0x14c>
					updateTime4(item_select2);
 80034e8:	4b39      	ldr	r3, [pc, #228]	@ (80035d0 <Timer_button_operation+0x1ec>)
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f000 f8bd 	bl	800366c <updateTime4>
					time = 0;
 80034f2:	4939      	ldr	r1, [pc, #228]	@ (80035d8 <Timer_button_operation+0x1f4>)
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	e9c1 2300 	strd	r2, r3, [r1]
 8003500:	e016      	b.n	8003530 <Timer_button_operation+0x14c>
				}
			} else if (Press_Mode == 3) {
 8003502:	4b30      	ldr	r3, [pc, #192]	@ (80035c4 <Timer_button_operation+0x1e0>)
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	2b03      	cmp	r3, #3
 8003508:	d112      	bne.n	8003530 <Timer_button_operation+0x14c>
				if (time >= 200) {
 800350a:	4b33      	ldr	r3, [pc, #204]	@ (80035d8 <Timer_button_operation+0x1f4>)
 800350c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003510:	2ac8      	cmp	r2, #200	@ 0xc8
 8003512:	f173 0300 	sbcs.w	r3, r3, #0
 8003516:	d30b      	bcc.n	8003530 <Timer_button_operation+0x14c>
					updateTime4(item_select2);
 8003518:	4b2d      	ldr	r3, [pc, #180]	@ (80035d0 <Timer_button_operation+0x1ec>)
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	4618      	mov	r0, r3
 800351e:	f000 f8a5 	bl	800366c <updateTime4>
					time = 0;
 8003522:	492d      	ldr	r1, [pc, #180]	@ (80035d8 <Timer_button_operation+0x1f4>)
 8003524:	f04f 0200 	mov.w	r2, #0
 8003528:	f04f 0300 	mov.w	r3, #0
 800352c:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
		}
		timer_time = timer_time_tmp;
 8003530:	4b2c      	ldr	r3, [pc, #176]	@ (80035e4 <Timer_button_operation+0x200>)
 8003532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003536:	492c      	ldr	r1, [pc, #176]	@ (80035e8 <Timer_button_operation+0x204>)
 8003538:	e9c1 2300 	strd	r2, r3, [r1]
		if (sw4_debounced) {
			sw4_debounced = false;
		}
	}

}
 800353c:	e03d      	b.n	80035ba <Timer_button_operation+0x1d6>
		if (sw2_debounced) {
 800353e:	4b23      	ldr	r3, [pc, #140]	@ (80035cc <Timer_button_operation+0x1e8>)
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d016      	beq.n	8003574 <Timer_button_operation+0x190>
			if (timer_time != 0) {
 8003546:	4b28      	ldr	r3, [pc, #160]	@ (80035e8 <Timer_button_operation+0x204>)
 8003548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354c:	4313      	orrs	r3, r2
 800354e:	d00e      	beq.n	800356e <Timer_button_operation+0x18a>
				timer_start = !timer_start;
 8003550:	4b26      	ldr	r3, [pc, #152]	@ (80035ec <Timer_button_operation+0x208>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	bf14      	ite	ne
 8003558:	2301      	movne	r3, #1
 800355a:	2300      	moveq	r3, #0
 800355c:	b2db      	uxtb	r3, r3
 800355e:	f083 0301 	eor.w	r3, r3, #1
 8003562:	b2db      	uxtb	r3, r3
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	b2da      	uxtb	r2, r3
 800356a:	4b20      	ldr	r3, [pc, #128]	@ (80035ec <Timer_button_operation+0x208>)
 800356c:	701a      	strb	r2, [r3, #0]
			sw2_debounced = false;
 800356e:	4b17      	ldr	r3, [pc, #92]	@ (80035cc <Timer_button_operation+0x1e8>)
 8003570:	2200      	movs	r2, #0
 8003572:	701a      	strb	r2, [r3, #0]
		if (sw3_debounced) {
 8003574:	4b19      	ldr	r3, [pc, #100]	@ (80035dc <Timer_button_operation+0x1f8>)
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d017      	beq.n	80035ac <Timer_button_operation+0x1c8>
			if (!timer_start) {
 800357c:	4b1b      	ldr	r3, [pc, #108]	@ (80035ec <Timer_button_operation+0x208>)
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	f083 0301 	eor.w	r3, r3, #1
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00d      	beq.n	80035a6 <Timer_button_operation+0x1c2>
				timer_time = 0;
 800358a:	4917      	ldr	r1, [pc, #92]	@ (80035e8 <Timer_button_operation+0x204>)
 800358c:	f04f 0200 	mov.w	r2, #0
 8003590:	f04f 0300 	mov.w	r3, #0
 8003594:	e9c1 2300 	strd	r2, r3, [r1]
				timer_time_tmp = 0;
 8003598:	4912      	ldr	r1, [pc, #72]	@ (80035e4 <Timer_button_operation+0x200>)
 800359a:	f04f 0200 	mov.w	r2, #0
 800359e:	f04f 0300 	mov.w	r3, #0
 80035a2:	e9c1 2300 	strd	r2, r3, [r1]
			sw3_debounced = false;
 80035a6:	4b0d      	ldr	r3, [pc, #52]	@ (80035dc <Timer_button_operation+0x1f8>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	701a      	strb	r2, [r3, #0]
		if (sw4_debounced) {
 80035ac:	4b10      	ldr	r3, [pc, #64]	@ (80035f0 <Timer_button_operation+0x20c>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <Timer_button_operation+0x1d6>
			sw4_debounced = false;
 80035b4:	4b0e      	ldr	r3, [pc, #56]	@ (80035f0 <Timer_button_operation+0x20c>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	701a      	strb	r2, [r3, #0]
}
 80035ba:	bf00      	nop
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20000120 	.word	0x20000120
 80035c4:	20000146 	.word	0x20000146
 80035c8:	200001d8 	.word	0x200001d8
 80035cc:	20000121 	.word	0x20000121
 80035d0:	200001d9 	.word	0x200001d9
 80035d4:	2000011d 	.word	0x2000011d
 80035d8:	20000128 	.word	0x20000128
 80035dc:	20000123 	.word	0x20000123
 80035e0:	2000011e 	.word	0x2000011e
 80035e4:	200001d0 	.word	0x200001d0
 80035e8:	200001c8 	.word	0x200001c8
 80035ec:	200001da 	.word	0x200001da
 80035f0:	20000124 	.word	0x20000124

080035f4 <updateTime3>:

void updateTime3() {
 80035f4:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80035f8:	af00      	add	r7, sp, #0
	switch (item_select2) {
 80035fa:	4b19      	ldr	r3, [pc, #100]	@ (8003660 <updateTime3+0x6c>)
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d01e      	beq.n	8003640 <updateTime3+0x4c>
 8003602:	2b02      	cmp	r3, #2
 8003604:	dc27      	bgt.n	8003656 <updateTime3+0x62>
 8003606:	2b00      	cmp	r3, #0
 8003608:	d002      	beq.n	8003610 <updateTime3+0x1c>
 800360a:	2b01      	cmp	r3, #1
 800360c:	d00c      	beq.n	8003628 <updateTime3+0x34>
		break;
	case 2:
		timer_time_tmp += 1000;
		break;
	}
}
 800360e:	e022      	b.n	8003656 <updateTime3+0x62>
		timer_time_tmp += 3600000; // Increase hours
 8003610:	4b14      	ldr	r3, [pc, #80]	@ (8003664 <updateTime3+0x70>)
 8003612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003616:	4914      	ldr	r1, [pc, #80]	@ (8003668 <updateTime3+0x74>)
 8003618:	eb12 0801 	adds.w	r8, r2, r1
 800361c:	f143 0900 	adc.w	r9, r3, #0
 8003620:	4b10      	ldr	r3, [pc, #64]	@ (8003664 <updateTime3+0x70>)
 8003622:	e9c3 8900 	strd	r8, r9, [r3]
		break;
 8003626:	e016      	b.n	8003656 <updateTime3+0x62>
		timer_time_tmp += 60000;
 8003628:	4b0e      	ldr	r3, [pc, #56]	@ (8003664 <updateTime3+0x70>)
 800362a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800362e:	f64e 2160 	movw	r1, #60000	@ 0xea60
 8003632:	1854      	adds	r4, r2, r1
 8003634:	f143 0500 	adc.w	r5, r3, #0
 8003638:	4b0a      	ldr	r3, [pc, #40]	@ (8003664 <updateTime3+0x70>)
 800363a:	e9c3 4500 	strd	r4, r5, [r3]
		break;
 800363e:	e00a      	b.n	8003656 <updateTime3+0x62>
		timer_time_tmp += 1000;
 8003640:	4b08      	ldr	r3, [pc, #32]	@ (8003664 <updateTime3+0x70>)
 8003642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003646:	f512 707a 	adds.w	r0, r2, #1000	@ 0x3e8
 800364a:	f143 0100 	adc.w	r1, r3, #0
 800364e:	4b05      	ldr	r3, [pc, #20]	@ (8003664 <updateTime3+0x70>)
 8003650:	e9c3 0100 	strd	r0, r1, [r3]
		break;
 8003654:	bf00      	nop
}
 8003656:	bf00      	nop
 8003658:	46bd      	mov	sp, r7
 800365a:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 800365e:	4770      	bx	lr
 8003660:	200001d9 	.word	0x200001d9
 8003664:	200001d0 	.word	0x200001d0
 8003668:	0036ee80 	.word	0x0036ee80

0800366c <updateTime4>:
void updateTime4() {
 800366c:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8003670:	af00      	add	r7, sp, #0
	switch (item_select2) {
 8003672:	4b28      	ldr	r3, [pc, #160]	@ (8003714 <updateTime4+0xa8>)
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d02e      	beq.n	80036d8 <updateTime4+0x6c>
 800367a:	2b02      	cmp	r3, #2
 800367c:	dc44      	bgt.n	8003708 <updateTime4+0x9c>
 800367e:	2b00      	cmp	r3, #0
 8003680:	d002      	beq.n	8003688 <updateTime4+0x1c>
 8003682:	2b01      	cmp	r3, #1
 8003684:	d014      	beq.n	80036b0 <updateTime4+0x44>
		if (timer_time_tmp >= 1000) {
			timer_time_tmp -= 1000; // Increase hours
		}
		break;
	}
}
 8003686:	e03f      	b.n	8003708 <updateTime4+0x9c>
		if (timer_time_tmp >= 3600000) {
 8003688:	4b23      	ldr	r3, [pc, #140]	@ (8003718 <updateTime4+0xac>)
 800368a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368e:	4923      	ldr	r1, [pc, #140]	@ (800371c <updateTime4+0xb0>)
 8003690:	428a      	cmp	r2, r1
 8003692:	f173 0300 	sbcs.w	r3, r3, #0
 8003696:	d332      	bcc.n	80036fe <updateTime4+0x92>
			timer_time_tmp -= 3600000; // Increase hours
 8003698:	4b1f      	ldr	r3, [pc, #124]	@ (8003718 <updateTime4+0xac>)
 800369a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369e:	4920      	ldr	r1, [pc, #128]	@ (8003720 <updateTime4+0xb4>)
 80036a0:	eb12 0801 	adds.w	r8, r2, r1
 80036a4:	f143 39ff 	adc.w	r9, r3, #4294967295
 80036a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003718 <updateTime4+0xac>)
 80036aa:	e9c3 8900 	strd	r8, r9, [r3]
		break;
 80036ae:	e026      	b.n	80036fe <updateTime4+0x92>
		if (timer_time_tmp >= 60000) {
 80036b0:	4b19      	ldr	r3, [pc, #100]	@ (8003718 <updateTime4+0xac>)
 80036b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b6:	f64e 2160 	movw	r1, #60000	@ 0xea60
 80036ba:	428a      	cmp	r2, r1
 80036bc:	f173 0300 	sbcs.w	r3, r3, #0
 80036c0:	d31f      	bcc.n	8003702 <updateTime4+0x96>
			timer_time_tmp -= 60000; // Increase hours
 80036c2:	4b15      	ldr	r3, [pc, #84]	@ (8003718 <updateTime4+0xac>)
 80036c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c8:	4916      	ldr	r1, [pc, #88]	@ (8003724 <updateTime4+0xb8>)
 80036ca:	1854      	adds	r4, r2, r1
 80036cc:	f143 35ff 	adc.w	r5, r3, #4294967295
 80036d0:	4b11      	ldr	r3, [pc, #68]	@ (8003718 <updateTime4+0xac>)
 80036d2:	e9c3 4500 	strd	r4, r5, [r3]
		break;
 80036d6:	e014      	b.n	8003702 <updateTime4+0x96>
		if (timer_time_tmp >= 1000) {
 80036d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003718 <updateTime4+0xac>)
 80036da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036de:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 80036e2:	f173 0300 	sbcs.w	r3, r3, #0
 80036e6:	d30e      	bcc.n	8003706 <updateTime4+0x9a>
			timer_time_tmp -= 1000; // Increase hours
 80036e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003718 <updateTime4+0xac>)
 80036ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ee:	f5b2 707a 	subs.w	r0, r2, #1000	@ 0x3e8
 80036f2:	f143 31ff 	adc.w	r1, r3, #4294967295
 80036f6:	4b08      	ldr	r3, [pc, #32]	@ (8003718 <updateTime4+0xac>)
 80036f8:	e9c3 0100 	strd	r0, r1, [r3]
		break;
 80036fc:	e003      	b.n	8003706 <updateTime4+0x9a>
		break;
 80036fe:	bf00      	nop
 8003700:	e002      	b.n	8003708 <updateTime4+0x9c>
		break;
 8003702:	bf00      	nop
 8003704:	e000      	b.n	8003708 <updateTime4+0x9c>
		break;
 8003706:	bf00      	nop
}
 8003708:	bf00      	nop
 800370a:	46bd      	mov	sp, r7
 800370c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	200001d9 	.word	0x200001d9
 8003718:	200001d0 	.word	0x200001d0
 800371c:	0036ee80 	.word	0x0036ee80
 8003720:	ffc91180 	.word	0xffc91180
 8003724:	ffff15a0 	.word	0xffff15a0

08003728 <Timer_basic_operation>:
void Timer_basic_operation() {
 8003728:	b580      	push	{r7, lr}
 800372a:	af00      	add	r7, sp, #0
// If the timer is running, decrement the timer

	if (!timer_start) {
 800372c:	4b2d      	ldr	r3, [pc, #180]	@ (80037e4 <Timer_basic_operation+0xbc>)
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	f083 0301 	eor.w	r3, r3, #1
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d033      	beq.n	80037a2 <Timer_basic_operation+0x7a>
		if (timer_setmode) {
 800373a:	4b2b      	ldr	r3, [pc, #172]	@ (80037e8 <Timer_basic_operation+0xc0>)
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d013      	beq.n	800376a <Timer_basic_operation+0x42>
			sprintf(str, "SET");
 8003742:	492a      	ldr	r1, [pc, #168]	@ (80037ec <Timer_basic_operation+0xc4>)
 8003744:	482a      	ldr	r0, [pc, #168]	@ (80037f0 <Timer_basic_operation+0xc8>)
 8003746:	f002 ffc1 	bl	80066cc <siprintf>
			CLCD_Puts(0, 1, str);
 800374a:	4a29      	ldr	r2, [pc, #164]	@ (80037f0 <Timer_basic_operation+0xc8>)
 800374c:	2101      	movs	r1, #1
 800374e:	2000      	movs	r0, #0
 8003750:	f7fd fdd2 	bl	80012f8 <CLCD_Puts>
			sprintf(str, "%16s", "TIMER           ");
 8003754:	4a27      	ldr	r2, [pc, #156]	@ (80037f4 <Timer_basic_operation+0xcc>)
 8003756:	4928      	ldr	r1, [pc, #160]	@ (80037f8 <Timer_basic_operation+0xd0>)
 8003758:	4825      	ldr	r0, [pc, #148]	@ (80037f0 <Timer_basic_operation+0xc8>)
 800375a:	f002 ffb7 	bl	80066cc <siprintf>
			CLCD_Puts(0, 0, str);
 800375e:	4a24      	ldr	r2, [pc, #144]	@ (80037f0 <Timer_basic_operation+0xc8>)
 8003760:	2100      	movs	r1, #0
 8003762:	2000      	movs	r0, #0
 8003764:	f7fd fdc8 	bl	80012f8 <CLCD_Puts>
			sprintf(str, "%16s", "TIMER    RUNNING");
			CLCD_Puts(0, 0, str);
		}
	}

}
 8003768:	e03a      	b.n	80037e0 <Timer_basic_operation+0xb8>
			sprintf(str, "%16s", "TIMER      START");
 800376a:	4a24      	ldr	r2, [pc, #144]	@ (80037fc <Timer_basic_operation+0xd4>)
 800376c:	4922      	ldr	r1, [pc, #136]	@ (80037f8 <Timer_basic_operation+0xd0>)
 800376e:	4820      	ldr	r0, [pc, #128]	@ (80037f0 <Timer_basic_operation+0xc8>)
 8003770:	f002 ffac 	bl	80066cc <siprintf>
			CLCD_Puts(0, 0, str);
 8003774:	4a1e      	ldr	r2, [pc, #120]	@ (80037f0 <Timer_basic_operation+0xc8>)
 8003776:	2100      	movs	r1, #0
 8003778:	2000      	movs	r0, #0
 800377a:	f7fd fdbd 	bl	80012f8 <CLCD_Puts>
			if (timer_time_tmp == 0) {
 800377e:	4b20      	ldr	r3, [pc, #128]	@ (8003800 <Timer_basic_operation+0xd8>)
 8003780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003784:	4313      	orrs	r3, r2
 8003786:	d105      	bne.n	8003794 <Timer_basic_operation+0x6c>
				timer_time_tmp = timer_time;
 8003788:	4b1e      	ldr	r3, [pc, #120]	@ (8003804 <Timer_basic_operation+0xdc>)
 800378a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378e:	491c      	ldr	r1, [pc, #112]	@ (8003800 <Timer_basic_operation+0xd8>)
 8003790:	e9c1 2300 	strd	r2, r3, [r1]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8003794:	2201      	movs	r2, #1
 8003796:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800379a:	481b      	ldr	r0, [pc, #108]	@ (8003808 <Timer_basic_operation+0xe0>)
 800379c:	f001 fa46 	bl	8004c2c <HAL_GPIO_WritePin>
}
 80037a0:	e01e      	b.n	80037e0 <Timer_basic_operation+0xb8>
		if (timer_time_tmp == 0) {
 80037a2:	4b17      	ldr	r3, [pc, #92]	@ (8003800 <Timer_basic_operation+0xd8>)
 80037a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	d10a      	bne.n	80037c2 <Timer_basic_operation+0x9a>
			sprintf(str, "%16s", "TIMER   FINISHED");
 80037ac:	4a17      	ldr	r2, [pc, #92]	@ (800380c <Timer_basic_operation+0xe4>)
 80037ae:	4912      	ldr	r1, [pc, #72]	@ (80037f8 <Timer_basic_operation+0xd0>)
 80037b0:	480f      	ldr	r0, [pc, #60]	@ (80037f0 <Timer_basic_operation+0xc8>)
 80037b2:	f002 ff8b 	bl	80066cc <siprintf>
			CLCD_Puts(0, 0, str);
 80037b6:	4a0e      	ldr	r2, [pc, #56]	@ (80037f0 <Timer_basic_operation+0xc8>)
 80037b8:	2100      	movs	r1, #0
 80037ba:	2000      	movs	r0, #0
 80037bc:	f7fd fd9c 	bl	80012f8 <CLCD_Puts>
}
 80037c0:	e00e      	b.n	80037e0 <Timer_basic_operation+0xb8>
		else if (timer_time_tmp != 0) {
 80037c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003800 <Timer_basic_operation+0xd8>)
 80037c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	d009      	beq.n	80037e0 <Timer_basic_operation+0xb8>
			sprintf(str, "%16s", "TIMER    RUNNING");
 80037cc:	4a10      	ldr	r2, [pc, #64]	@ (8003810 <Timer_basic_operation+0xe8>)
 80037ce:	490a      	ldr	r1, [pc, #40]	@ (80037f8 <Timer_basic_operation+0xd0>)
 80037d0:	4807      	ldr	r0, [pc, #28]	@ (80037f0 <Timer_basic_operation+0xc8>)
 80037d2:	f002 ff7b 	bl	80066cc <siprintf>
			CLCD_Puts(0, 0, str);
 80037d6:	4a06      	ldr	r2, [pc, #24]	@ (80037f0 <Timer_basic_operation+0xc8>)
 80037d8:	2100      	movs	r1, #0
 80037da:	2000      	movs	r0, #0
 80037dc:	f7fd fd8c 	bl	80012f8 <CLCD_Puts>
}
 80037e0:	bf00      	nop
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	200001da 	.word	0x200001da
 80037e8:	200001d8 	.word	0x200001d8
 80037ec:	08007048 	.word	0x08007048
 80037f0:	20000130 	.word	0x20000130
 80037f4:	08007194 	.word	0x08007194
 80037f8:	0800712c 	.word	0x0800712c
 80037fc:	080071a8 	.word	0x080071a8
 8003800:	200001d0 	.word	0x200001d0
 8003804:	200001c8 	.word	0x200001c8
 8003808:	40020c00 	.word	0x40020c00
 800380c:	080071bc 	.word	0x080071bc
 8003810:	080071d0 	.word	0x080071d0

08003814 <Timer_display_operation>:

void Timer_display_operation() {
 8003814:	b5b0      	push	{r4, r5, r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af02      	add	r7, sp, #8
// Display the timer settings or countdown based on mode
	if (timer_setmode) {
 800381a:	4bbe      	ldr	r3, [pc, #760]	@ (8003b14 <Timer_display_operation+0x300>)
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	f000 80f2 	beq.w	8003a08 <Timer_display_operation+0x1f4>

		if (clock_time / 100 > 5) {
 8003824:	4bbc      	ldr	r3, [pc, #752]	@ (8003b18 <Timer_display_operation+0x304>)
 8003826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800382a:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 800382e:	f173 0300 	sbcs.w	r3, r3, #0
 8003832:	f0c0 808a 	bcc.w	800394a <Timer_display_operation+0x136>
			if (item_select2 == 0) {
 8003836:	4bb9      	ldr	r3, [pc, #740]	@ (8003b1c <Timer_display_operation+0x308>)
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d12a      	bne.n	8003894 <Timer_display_operation+0x80>
				sprintf(str, "%02d", (int) (timer_time_tmp / 1000) % 60);
 800383e:	4bb8      	ldr	r3, [pc, #736]	@ (8003b20 <Timer_display_operation+0x30c>)
 8003840:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003844:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003848:	f04f 0300 	mov.w	r3, #0
 800384c:	f7fc fd10 	bl	8000270 <__aeabi_uldivmod>
 8003850:	4602      	mov	r2, r0
 8003852:	460b      	mov	r3, r1
 8003854:	4bb3      	ldr	r3, [pc, #716]	@ (8003b24 <Timer_display_operation+0x310>)
 8003856:	fb83 1302 	smull	r1, r3, r3, r2
 800385a:	4413      	add	r3, r2
 800385c:	1159      	asrs	r1, r3, #5
 800385e:	17d3      	asrs	r3, r2, #31
 8003860:	1ac9      	subs	r1, r1, r3
 8003862:	460b      	mov	r3, r1
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	1a5b      	subs	r3, r3, r1
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	1ad1      	subs	r1, r2, r3
 800386c:	460a      	mov	r2, r1
 800386e:	49ae      	ldr	r1, [pc, #696]	@ (8003b28 <Timer_display_operation+0x314>)
 8003870:	48ae      	ldr	r0, [pc, #696]	@ (8003b2c <Timer_display_operation+0x318>)
 8003872:	f002 ff2b 	bl	80066cc <siprintf>
				CLCD_Puts(14, 1, str);
 8003876:	4aad      	ldr	r2, [pc, #692]	@ (8003b2c <Timer_display_operation+0x318>)
 8003878:	2101      	movs	r1, #1
 800387a:	200e      	movs	r0, #14
 800387c:	f7fd fd3c 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8003880:	49ab      	ldr	r1, [pc, #684]	@ (8003b30 <Timer_display_operation+0x31c>)
 8003882:	48aa      	ldr	r0, [pc, #680]	@ (8003b2c <Timer_display_operation+0x318>)
 8003884:	f002 ff22 	bl	80066cc <siprintf>
				CLCD_Puts(8, 1, str);
 8003888:	4aa8      	ldr	r2, [pc, #672]	@ (8003b2c <Timer_display_operation+0x318>)
 800388a:	2101      	movs	r1, #1
 800388c:	2008      	movs	r0, #8
 800388e:	f7fd fd33 	bl	80012f8 <CLCD_Puts>
 8003892:	e117      	b.n	8003ac4 <Timer_display_operation+0x2b0>
			}

			else if (item_select2 == 1) {
 8003894:	4ba1      	ldr	r3, [pc, #644]	@ (8003b1c <Timer_display_operation+0x308>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d126      	bne.n	80038ea <Timer_display_operation+0xd6>
				sprintf(str, "%02d", (int) (timer_time_tmp / 1000) / 3600);
 800389c:	4ba0      	ldr	r3, [pc, #640]	@ (8003b20 <Timer_display_operation+0x30c>)
 800389e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80038a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80038a6:	f04f 0300 	mov.w	r3, #0
 80038aa:	f7fc fce1 	bl	8000270 <__aeabi_uldivmod>
 80038ae:	4602      	mov	r2, r0
 80038b0:	460b      	mov	r3, r1
 80038b2:	4613      	mov	r3, r2
 80038b4:	4a9f      	ldr	r2, [pc, #636]	@ (8003b34 <Timer_display_operation+0x320>)
 80038b6:	fb82 1203 	smull	r1, r2, r2, r3
 80038ba:	441a      	add	r2, r3
 80038bc:	12d2      	asrs	r2, r2, #11
 80038be:	17db      	asrs	r3, r3, #31
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	4998      	ldr	r1, [pc, #608]	@ (8003b28 <Timer_display_operation+0x314>)
 80038c6:	4899      	ldr	r0, [pc, #612]	@ (8003b2c <Timer_display_operation+0x318>)
 80038c8:	f002 ff00 	bl	80066cc <siprintf>
				CLCD_Puts(8, 1, str);
 80038cc:	4a97      	ldr	r2, [pc, #604]	@ (8003b2c <Timer_display_operation+0x318>)
 80038ce:	2101      	movs	r1, #1
 80038d0:	2008      	movs	r0, #8
 80038d2:	f7fd fd11 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 80038d6:	4996      	ldr	r1, [pc, #600]	@ (8003b30 <Timer_display_operation+0x31c>)
 80038d8:	4894      	ldr	r0, [pc, #592]	@ (8003b2c <Timer_display_operation+0x318>)
 80038da:	f002 fef7 	bl	80066cc <siprintf>
				CLCD_Puts(11, 1, str);
 80038de:	4a93      	ldr	r2, [pc, #588]	@ (8003b2c <Timer_display_operation+0x318>)
 80038e0:	2101      	movs	r1, #1
 80038e2:	200b      	movs	r0, #11
 80038e4:	f7fd fd08 	bl	80012f8 <CLCD_Puts>
 80038e8:	e0ec      	b.n	8003ac4 <Timer_display_operation+0x2b0>
			}

			else if (item_select2 == 2) {
 80038ea:	4b8c      	ldr	r3, [pc, #560]	@ (8003b1c <Timer_display_operation+0x308>)
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	f040 80e8 	bne.w	8003ac4 <Timer_display_operation+0x2b0>
				sprintf(str, "%02d", (int) ((timer_time_tmp / 1000) / 60) % 60);
 80038f4:	4b8a      	ldr	r3, [pc, #552]	@ (8003b20 <Timer_display_operation+0x30c>)
 80038f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80038fa:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80038fe:	f04f 0300 	mov.w	r3, #0
 8003902:	f7fc fcb5 	bl	8000270 <__aeabi_uldivmod>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4b86      	ldr	r3, [pc, #536]	@ (8003b24 <Timer_display_operation+0x310>)
 800390c:	fb83 1302 	smull	r1, r3, r3, r2
 8003910:	4413      	add	r3, r2
 8003912:	1159      	asrs	r1, r3, #5
 8003914:	17d3      	asrs	r3, r2, #31
 8003916:	1ac9      	subs	r1, r1, r3
 8003918:	460b      	mov	r3, r1
 800391a:	011b      	lsls	r3, r3, #4
 800391c:	1a5b      	subs	r3, r3, r1
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	1ad1      	subs	r1, r2, r3
 8003922:	460a      	mov	r2, r1
 8003924:	4980      	ldr	r1, [pc, #512]	@ (8003b28 <Timer_display_operation+0x314>)
 8003926:	4881      	ldr	r0, [pc, #516]	@ (8003b2c <Timer_display_operation+0x318>)
 8003928:	f002 fed0 	bl	80066cc <siprintf>
				CLCD_Puts(11, 1, str);
 800392c:	4a7f      	ldr	r2, [pc, #508]	@ (8003b2c <Timer_display_operation+0x318>)
 800392e:	2101      	movs	r1, #1
 8003930:	200b      	movs	r0, #11
 8003932:	f7fd fce1 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8003936:	497e      	ldr	r1, [pc, #504]	@ (8003b30 <Timer_display_operation+0x31c>)
 8003938:	487c      	ldr	r0, [pc, #496]	@ (8003b2c <Timer_display_operation+0x318>)
 800393a:	f002 fec7 	bl	80066cc <siprintf>
				CLCD_Puts(14, 1, str);
 800393e:	4a7b      	ldr	r2, [pc, #492]	@ (8003b2c <Timer_display_operation+0x318>)
 8003940:	2101      	movs	r1, #1
 8003942:	200e      	movs	r0, #14
 8003944:	f7fd fcd8 	bl	80012f8 <CLCD_Puts>
 8003948:	e0bc      	b.n	8003ac4 <Timer_display_operation+0x2b0>
			}
		}

		else {
			sprintf(str, "%02d:%02d:%02d", (int) (timer_time_tmp / 1000) / 3600,
 800394a:	4b75      	ldr	r3, [pc, #468]	@ (8003b20 <Timer_display_operation+0x30c>)
 800394c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003950:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003954:	f04f 0300 	mov.w	r3, #0
 8003958:	f7fc fc8a 	bl	8000270 <__aeabi_uldivmod>
 800395c:	4602      	mov	r2, r0
 800395e:	460b      	mov	r3, r1
 8003960:	4613      	mov	r3, r2
 8003962:	4a74      	ldr	r2, [pc, #464]	@ (8003b34 <Timer_display_operation+0x320>)
 8003964:	fb82 1203 	smull	r1, r2, r2, r3
 8003968:	441a      	add	r2, r3
 800396a:	12d2      	asrs	r2, r2, #11
 800396c:	17db      	asrs	r3, r3, #31
 800396e:	1ad5      	subs	r5, r2, r3
					(int) ((timer_time_tmp / 1000) / 60) % 60,
 8003970:	4b6b      	ldr	r3, [pc, #428]	@ (8003b20 <Timer_display_operation+0x30c>)
 8003972:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003976:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800397a:	f04f 0300 	mov.w	r3, #0
 800397e:	f7fc fc77 	bl	8000270 <__aeabi_uldivmod>
 8003982:	4602      	mov	r2, r0
 8003984:	460b      	mov	r3, r1
			sprintf(str, "%02d:%02d:%02d", (int) (timer_time_tmp / 1000) / 3600,
 8003986:	4b67      	ldr	r3, [pc, #412]	@ (8003b24 <Timer_display_operation+0x310>)
 8003988:	fb83 1302 	smull	r1, r3, r3, r2
 800398c:	4413      	add	r3, r2
 800398e:	1159      	asrs	r1, r3, #5
 8003990:	17d3      	asrs	r3, r2, #31
 8003992:	1acc      	subs	r4, r1, r3
 8003994:	4623      	mov	r3, r4
 8003996:	011b      	lsls	r3, r3, #4
 8003998:	1b1b      	subs	r3, r3, r4
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	1ad4      	subs	r4, r2, r3
					(int) (timer_time_tmp / 1000) % 60,
 800399e:	4b60      	ldr	r3, [pc, #384]	@ (8003b20 <Timer_display_operation+0x30c>)
 80039a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80039a8:	f04f 0300 	mov.w	r3, #0
 80039ac:	f7fc fc60 	bl	8000270 <__aeabi_uldivmod>
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	4611      	mov	r1, r2
			sprintf(str, "%02d:%02d:%02d", (int) (timer_time_tmp / 1000) / 3600,
 80039b6:	4b5b      	ldr	r3, [pc, #364]	@ (8003b24 <Timer_display_operation+0x310>)
 80039b8:	fb83 2301 	smull	r2, r3, r3, r1
 80039bc:	440b      	add	r3, r1
 80039be:	115a      	asrs	r2, r3, #5
 80039c0:	17cb      	asrs	r3, r1, #31
 80039c2:	1ad2      	subs	r2, r2, r3
 80039c4:	4613      	mov	r3, r2
 80039c6:	011b      	lsls	r3, r3, #4
 80039c8:	1a9b      	subs	r3, r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	1aca      	subs	r2, r1, r3
					(int) timer_time_tmp % 1000);
 80039ce:	4b54      	ldr	r3, [pc, #336]	@ (8003b20 <Timer_display_operation+0x30c>)
 80039d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039d4:	4601      	mov	r1, r0
			sprintf(str, "%02d:%02d:%02d", (int) (timer_time_tmp / 1000) / 3600,
 80039d6:	4b58      	ldr	r3, [pc, #352]	@ (8003b38 <Timer_display_operation+0x324>)
 80039d8:	fb83 0301 	smull	r0, r3, r3, r1
 80039dc:	1198      	asrs	r0, r3, #6
 80039de:	17cb      	asrs	r3, r1, #31
 80039e0:	1ac3      	subs	r3, r0, r3
 80039e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80039e6:	fb00 f303 	mul.w	r3, r0, r3
 80039ea:	1acb      	subs	r3, r1, r3
 80039ec:	9301      	str	r3, [sp, #4]
 80039ee:	9200      	str	r2, [sp, #0]
 80039f0:	4623      	mov	r3, r4
 80039f2:	462a      	mov	r2, r5
 80039f4:	4951      	ldr	r1, [pc, #324]	@ (8003b3c <Timer_display_operation+0x328>)
 80039f6:	484d      	ldr	r0, [pc, #308]	@ (8003b2c <Timer_display_operation+0x318>)
 80039f8:	f002 fe68 	bl	80066cc <siprintf>
			CLCD_Puts(8, 1, str);
 80039fc:	4a4b      	ldr	r2, [pc, #300]	@ (8003b2c <Timer_display_operation+0x318>)
 80039fe:	2101      	movs	r1, #1
 8003a00:	2008      	movs	r0, #8
 8003a02:	f7fd fc79 	bl	80012f8 <CLCD_Puts>
 8003a06:	e05d      	b.n	8003ac4 <Timer_display_operation+0x2b0>
		}
	}

	else {
		sprintf(str, "    %02d:%02d:%02d.%03d",
				(int) (timer_time_tmp / 1000) / 3600,
 8003a08:	4b45      	ldr	r3, [pc, #276]	@ (8003b20 <Timer_display_operation+0x30c>)
 8003a0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a0e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a12:	f04f 0300 	mov.w	r3, #0
 8003a16:	f7fc fc2b 	bl	8000270 <__aeabi_uldivmod>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	4613      	mov	r3, r2
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8003a20:	4a44      	ldr	r2, [pc, #272]	@ (8003b34 <Timer_display_operation+0x320>)
 8003a22:	fb82 1203 	smull	r1, r2, r2, r3
 8003a26:	441a      	add	r2, r3
 8003a28:	12d2      	asrs	r2, r2, #11
 8003a2a:	17db      	asrs	r3, r3, #31
 8003a2c:	1ad5      	subs	r5, r2, r3
				(int) ((timer_time_tmp / 1000) / 60) % 60,
 8003a2e:	4b3c      	ldr	r3, [pc, #240]	@ (8003b20 <Timer_display_operation+0x30c>)
 8003a30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a34:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003a38:	f04f 0300 	mov.w	r3, #0
 8003a3c:	f7fc fc18 	bl	8000270 <__aeabi_uldivmod>
 8003a40:	4602      	mov	r2, r0
 8003a42:	460b      	mov	r3, r1
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8003a44:	4b37      	ldr	r3, [pc, #220]	@ (8003b24 <Timer_display_operation+0x310>)
 8003a46:	fb83 1302 	smull	r1, r3, r3, r2
 8003a4a:	4413      	add	r3, r2
 8003a4c:	1159      	asrs	r1, r3, #5
 8003a4e:	17d3      	asrs	r3, r2, #31
 8003a50:	1acc      	subs	r4, r1, r3
 8003a52:	4623      	mov	r3, r4
 8003a54:	011b      	lsls	r3, r3, #4
 8003a56:	1b1b      	subs	r3, r3, r4
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	1ad4      	subs	r4, r2, r3
				(int) (timer_time_tmp / 1000) % 60,
 8003a5c:	4b30      	ldr	r3, [pc, #192]	@ (8003b20 <Timer_display_operation+0x30c>)
 8003a5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a62:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a66:	f04f 0300 	mov.w	r3, #0
 8003a6a:	f7fc fc01 	bl	8000270 <__aeabi_uldivmod>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	460b      	mov	r3, r1
 8003a72:	4611      	mov	r1, r2
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8003a74:	4b2b      	ldr	r3, [pc, #172]	@ (8003b24 <Timer_display_operation+0x310>)
 8003a76:	fb83 2301 	smull	r2, r3, r3, r1
 8003a7a:	440b      	add	r3, r1
 8003a7c:	115a      	asrs	r2, r3, #5
 8003a7e:	17cb      	asrs	r3, r1, #31
 8003a80:	1ad2      	subs	r2, r2, r3
 8003a82:	4613      	mov	r3, r2
 8003a84:	011b      	lsls	r3, r3, #4
 8003a86:	1a9b      	subs	r3, r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	1aca      	subs	r2, r1, r3
				(int) timer_time_tmp % 1000);
 8003a8c:	4b24      	ldr	r3, [pc, #144]	@ (8003b20 <Timer_display_operation+0x30c>)
 8003a8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a92:	4601      	mov	r1, r0
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8003a94:	4b28      	ldr	r3, [pc, #160]	@ (8003b38 <Timer_display_operation+0x324>)
 8003a96:	fb83 0301 	smull	r0, r3, r3, r1
 8003a9a:	1198      	asrs	r0, r3, #6
 8003a9c:	17cb      	asrs	r3, r1, #31
 8003a9e:	1ac3      	subs	r3, r0, r3
 8003aa0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003aa4:	fb00 f303 	mul.w	r3, r0, r3
 8003aa8:	1acb      	subs	r3, r1, r3
 8003aaa:	9301      	str	r3, [sp, #4]
 8003aac:	9200      	str	r2, [sp, #0]
 8003aae:	4623      	mov	r3, r4
 8003ab0:	462a      	mov	r2, r5
 8003ab2:	4923      	ldr	r1, [pc, #140]	@ (8003b40 <Timer_display_operation+0x32c>)
 8003ab4:	481d      	ldr	r0, [pc, #116]	@ (8003b2c <Timer_display_operation+0x318>)
 8003ab6:	f002 fe09 	bl	80066cc <siprintf>
		CLCD_Puts(0, 1, str);
 8003aba:	4a1c      	ldr	r2, [pc, #112]	@ (8003b2c <Timer_display_operation+0x318>)
 8003abc:	2101      	movs	r1, #1
 8003abe:	2000      	movs	r0, #0
 8003ac0:	f7fd fc1a 	bl	80012f8 <CLCD_Puts>
	}

//0.1, 0.01  7SEG 

	if (timer_time_tmp % 1000 / 100 > 5) { // 0.5 7SEG 
 8003ac4:	4b16      	ldr	r3, [pc, #88]	@ (8003b20 <Timer_display_operation+0x30c>)
 8003ac6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003aca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003ace:	f04f 0300 	mov.w	r3, #0
 8003ad2:	f7fc fbcd 	bl	8000270 <__aeabi_uldivmod>
 8003ad6:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8003ada:	f173 0300 	sbcs.w	r3, r3, #0
 8003ade:	d331      	bcc.n	8003b44 <Timer_display_operation+0x330>
		_7SEG_SetNumber(DGT1, timer_time_tmp % 1000 / 100, OFF);
 8003ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8003b20 <Timer_display_operation+0x30c>)
 8003ae2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ae6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003aea:	f04f 0300 	mov.w	r3, #0
 8003aee:	f7fc fbbf 	bl	8000270 <__aeabi_uldivmod>
 8003af2:	4610      	mov	r0, r2
 8003af4:	4619      	mov	r1, r3
 8003af6:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003afa:	f04f 0300 	mov.w	r3, #0
 8003afe:	f7fc fbb7 	bl	8000270 <__aeabi_uldivmod>
 8003b02:	4602      	mov	r2, r0
 8003b04:	460b      	mov	r3, r1
 8003b06:	4613      	mov	r3, r2
 8003b08:	2200      	movs	r2, #0
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	2000      	movs	r0, #0
 8003b0e:	f7fc fe0d 	bl	800072c <_7SEG_SetNumber>
 8003b12:	e030      	b.n	8003b76 <Timer_display_operation+0x362>
 8003b14:	200001d8 	.word	0x200001d8
 8003b18:	20000148 	.word	0x20000148
 8003b1c:	200001d9 	.word	0x200001d9
 8003b20:	200001d0 	.word	0x200001d0
 8003b24:	88888889 	.word	0x88888889
 8003b28:	0800704c 	.word	0x0800704c
 8003b2c:	20000130 	.word	0x20000130
 8003b30:	08007068 	.word	0x08007068
 8003b34:	91a2b3c5 	.word	0x91a2b3c5
 8003b38:	10624dd3 	.word	0x10624dd3
 8003b3c:	080070bc 	.word	0x080070bc
 8003b40:	080071e4 	.word	0x080071e4
	} else {
		_7SEG_SetNumber(DGT1, timer_time_tmp % 1000 / 100, ON);
 8003b44:	4b1a      	ldr	r3, [pc, #104]	@ (8003bb0 <Timer_display_operation+0x39c>)
 8003b46:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b4a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003b4e:	f04f 0300 	mov.w	r3, #0
 8003b52:	f7fc fb8d 	bl	8000270 <__aeabi_uldivmod>
 8003b56:	4610      	mov	r0, r2
 8003b58:	4619      	mov	r1, r3
 8003b5a:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003b5e:	f04f 0300 	mov.w	r3, #0
 8003b62:	f7fc fb85 	bl	8000270 <__aeabi_uldivmod>
 8003b66:	4602      	mov	r2, r0
 8003b68:	460b      	mov	r3, r1
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	4619      	mov	r1, r3
 8003b70:	2000      	movs	r0, #0
 8003b72:	f7fc fddb 	bl	800072c <_7SEG_SetNumber>
	}
	_7SEG_SetNumber(DGT2, timer_time_tmp % 100 / 10, OFF);
 8003b76:	4b0e      	ldr	r3, [pc, #56]	@ (8003bb0 <Timer_display_operation+0x39c>)
 8003b78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b7c:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003b80:	f04f 0300 	mov.w	r3, #0
 8003b84:	f7fc fb74 	bl	8000270 <__aeabi_uldivmod>
 8003b88:	4610      	mov	r0, r2
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	f04f 020a 	mov.w	r2, #10
 8003b90:	f04f 0300 	mov.w	r3, #0
 8003b94:	f7fc fb6c 	bl	8000270 <__aeabi_uldivmod>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	2001      	movs	r0, #1
 8003ba4:	f7fc fdc2 	bl	800072c <_7SEG_SetNumber>
}
 8003ba8:	bf00      	nop
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bdb0      	pop	{r4, r5, r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	200001d0 	.word	0x200001d0

08003bb4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { //  
 8003bb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bb8:	b084      	sub	sp, #16
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	60f8      	str	r0, [r7, #12]
	if (htim->Instance == TIM7) { //1ms   
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4aa0      	ldr	r2, [pc, #640]	@ (8003e44 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	f040 81b7 	bne.w	8003f38 <HAL_TIM_PeriodElapsedCallback+0x384>
		time++; //  
 8003bca:	4b9f      	ldr	r3, [pc, #636]	@ (8003e48 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd0:	1c51      	adds	r1, r2, #1
 8003bd2:	6039      	str	r1, [r7, #0]
 8003bd4:	f143 0300 	adc.w	r3, r3, #0
 8003bd8:	607b      	str	r3, [r7, #4]
 8003bda:	4b9b      	ldr	r3, [pc, #620]	@ (8003e48 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003bdc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003be0:	e9c3 1200 	strd	r1, r2, [r3]
		clock_time++; //   
 8003be4:	4b99      	ldr	r3, [pc, #612]	@ (8003e4c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bea:	f112 0a01 	adds.w	sl, r2, #1
 8003bee:	f143 0b00 	adc.w	fp, r3, #0
 8003bf2:	4b96      	ldr	r3, [pc, #600]	@ (8003e4c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003bf4:	e9c3 ab00 	strd	sl, fp, [r3]

		if (clock_time == 1000) {
 8003bf8:	4b94      	ldr	r3, [pc, #592]	@ (8003e4c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bfe:	f5a2 717a 	sub.w	r1, r2, #1000	@ 0x3e8
 8003c02:	430b      	orrs	r3, r1
 8003c04:	d119      	bne.n	8003c3a <HAL_TIM_PeriodElapsedCallback+0x86>
			second++;
 8003c06:	4b92      	ldr	r3, [pc, #584]	@ (8003e50 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	4b90      	ldr	r3, [pc, #576]	@ (8003e50 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003c10:	701a      	strb	r2, [r3, #0]
			if (second == 60) {
 8003c12:	4b8f      	ldr	r3, [pc, #572]	@ (8003e50 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	2b3c      	cmp	r3, #60	@ 0x3c
 8003c18:	d108      	bne.n	8003c2c <HAL_TIM_PeriodElapsedCallback+0x78>
				second = 0;
 8003c1a:	4b8d      	ldr	r3, [pc, #564]	@ (8003e50 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	701a      	strb	r2, [r3, #0]
				minute++;
 8003c20:	4b8c      	ldr	r3, [pc, #560]	@ (8003e54 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	3301      	adds	r3, #1
 8003c26:	b2da      	uxtb	r2, r3
 8003c28:	4b8a      	ldr	r3, [pc, #552]	@ (8003e54 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003c2a:	701a      	strb	r2, [r3, #0]
			}
			clock_time = 0;
 8003c2c:	4987      	ldr	r1, [pc, #540]	@ (8003e4c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003c2e:	f04f 0200 	mov.w	r2, #0
 8003c32:	f04f 0300 	mov.w	r3, #0
 8003c36:	e9c1 2300 	strd	r2, r3, [r1]
		}

		if (sw1 == true && Press_Time <= 2610) { //  press  
 8003c3a:	4b87      	ldr	r3, [pc, #540]	@ (8003e58 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00b      	beq.n	8003c5a <HAL_TIM_PeriodElapsedCallback+0xa6>
 8003c42:	4b86      	ldr	r3, [pc, #536]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c44:	881b      	ldrh	r3, [r3, #0]
 8003c46:	f640 2232 	movw	r2, #2610	@ 0xa32
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d805      	bhi.n	8003c5a <HAL_TIM_PeriodElapsedCallback+0xa6>
			Press_Time++;
 8003c4e:	4b83      	ldr	r3, [pc, #524]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c50:	881b      	ldrh	r3, [r3, #0]
 8003c52:	3301      	adds	r3, #1
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	4b81      	ldr	r3, [pc, #516]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c58:	801a      	strh	r2, [r3, #0]
		}
		if (sw2 == true && Press_Time <= 2610) { //  press  
 8003c5a:	4b81      	ldr	r3, [pc, #516]	@ (8003e60 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00b      	beq.n	8003c7a <HAL_TIM_PeriodElapsedCallback+0xc6>
 8003c62:	4b7e      	ldr	r3, [pc, #504]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c64:	881b      	ldrh	r3, [r3, #0]
 8003c66:	f640 2232 	movw	r2, #2610	@ 0xa32
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d805      	bhi.n	8003c7a <HAL_TIM_PeriodElapsedCallback+0xc6>
			Press_Time++;
 8003c6e:	4b7b      	ldr	r3, [pc, #492]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c70:	881b      	ldrh	r3, [r3, #0]
 8003c72:	3301      	adds	r3, #1
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	4b79      	ldr	r3, [pc, #484]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c78:	801a      	strh	r2, [r3, #0]
		}
		if (sw3 == true && Press_Time <= 2610) { //  press  
 8003c7a:	4b7a      	ldr	r3, [pc, #488]	@ (8003e64 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00b      	beq.n	8003c9a <HAL_TIM_PeriodElapsedCallback+0xe6>
 8003c82:	4b76      	ldr	r3, [pc, #472]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c84:	881b      	ldrh	r3, [r3, #0]
 8003c86:	f640 2232 	movw	r2, #2610	@ 0xa32
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d805      	bhi.n	8003c9a <HAL_TIM_PeriodElapsedCallback+0xe6>
			Press_Time++;
 8003c8e:	4b73      	ldr	r3, [pc, #460]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c90:	881b      	ldrh	r3, [r3, #0]
 8003c92:	3301      	adds	r3, #1
 8003c94:	b29a      	uxth	r2, r3
 8003c96:	4b71      	ldr	r3, [pc, #452]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003c98:	801a      	strh	r2, [r3, #0]
		}
		if (sw4 == true && Press_Time <= 2610) { //  press  
 8003c9a:	4b73      	ldr	r3, [pc, #460]	@ (8003e68 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00b      	beq.n	8003cba <HAL_TIM_PeriodElapsedCallback+0x106>
 8003ca2:	4b6e      	ldr	r3, [pc, #440]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003ca4:	881b      	ldrh	r3, [r3, #0]
 8003ca6:	f640 2232 	movw	r2, #2610	@ 0xa32
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d805      	bhi.n	8003cba <HAL_TIM_PeriodElapsedCallback+0x106>
			Press_Time++;
 8003cae:	4b6b      	ldr	r3, [pc, #428]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	4b69      	ldr	r3, [pc, #420]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003cb8:	801a      	strh	r2, [r3, #0]
		}

		if (stopwatch_running == true) {
 8003cba:	4b6c      	ldr	r3, [pc, #432]	@ (8003e6c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d009      	beq.n	8003cd6 <HAL_TIM_PeriodElapsedCallback+0x122>
			stopwatch_time++;
 8003cc2:	4b6b      	ldr	r3, [pc, #428]	@ (8003e70 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc8:	f112 0801 	adds.w	r8, r2, #1
 8003ccc:	f143 0900 	adc.w	r9, r3, #0
 8003cd0:	4b67      	ldr	r3, [pc, #412]	@ (8003e70 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003cd2:	e9c3 8900 	strd	r8, r9, [r3]
		}
		if (timer_start && timer_time_tmp > 0) {
 8003cd6:	4b67      	ldr	r3, [pc, #412]	@ (8003e74 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00d      	beq.n	8003cfa <HAL_TIM_PeriodElapsedCallback+0x146>
 8003cde:	4b66      	ldr	r3, [pc, #408]	@ (8003e78 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	d008      	beq.n	8003cfa <HAL_TIM_PeriodElapsedCallback+0x146>
			timer_time_tmp--;
 8003ce8:	4b63      	ldr	r3, [pc, #396]	@ (8003e78 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cee:	1e54      	subs	r4, r2, #1
 8003cf0:	f143 35ff 	adc.w	r5, r3, #4294967295
 8003cf4:	4b60      	ldr	r3, [pc, #384]	@ (8003e78 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003cf6:	e9c3 4500 	strd	r4, r5, [r3]
		}

		if (minute >= 60) {
 8003cfa:	4b56      	ldr	r3, [pc, #344]	@ (8003e54 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	2b3b      	cmp	r3, #59	@ 0x3b
 8003d00:	d908      	bls.n	8003d14 <HAL_TIM_PeriodElapsedCallback+0x160>
			minute = 0;
 8003d02:	4b54      	ldr	r3, [pc, #336]	@ (8003e54 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	701a      	strb	r2, [r3, #0]
			hour++;
 8003d08:	4b5c      	ldr	r3, [pc, #368]	@ (8003e7c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	b2da      	uxtb	r2, r3
 8003d10:	4b5a      	ldr	r3, [pc, #360]	@ (8003e7c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003d12:	701a      	strb	r2, [r3, #0]
		}

		if (hour >= 24) {
 8003d14:	4b59      	ldr	r3, [pc, #356]	@ (8003e7c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2b17      	cmp	r3, #23
 8003d1a:	d908      	bls.n	8003d2e <HAL_TIM_PeriodElapsedCallback+0x17a>
			hour = 0;
 8003d1c:	4b57      	ldr	r3, [pc, #348]	@ (8003e7c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	701a      	strb	r2, [r3, #0]
			day++;
 8003d22:	4b57      	ldr	r3, [pc, #348]	@ (8003e80 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	3301      	adds	r3, #1
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	4b55      	ldr	r3, [pc, #340]	@ (8003e80 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8003d2c:	701a      	strb	r2, [r3, #0]
		}
		if (buzzer) {
 8003d2e:	4b55      	ldr	r3, [pc, #340]	@ (8003e84 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d057      	beq.n	8003de6 <HAL_TIM_PeriodElapsedCallback+0x232>
			if (Press_Time > 0 && Press_Time <= 100) {
 8003d36:	4b49      	ldr	r3, [pc, #292]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003d38:	881b      	ldrh	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d012      	beq.n	8003d64 <HAL_TIM_PeriodElapsedCallback+0x1b0>
 8003d3e:	4b47      	ldr	r3, [pc, #284]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003d40:	881b      	ldrh	r3, [r3, #0]
 8003d42:	2b64      	cmp	r3, #100	@ 0x64
 8003d44:	d80e      	bhi.n	8003d64 <HAL_TIM_PeriodElapsedCallback+0x1b0>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM  
 8003d46:	2100      	movs	r1, #0
 8003d48:	484f      	ldr	r0, [pc, #316]	@ (8003e88 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003d4a:	f001 fd39 	bl	80057c0 <HAL_TIM_PWM_Start>
				TIM2->ARR = 1000 - 1; //   
 8003d4e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003d52:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003d56:	62da      	str	r2, [r3, #44]	@ 0x2c
				TIM2->CCR1 = 500; //    
 8003d58:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003d5c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003d60:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d62:	e040      	b.n	8003de6 <HAL_TIM_PeriodElapsedCallback+0x232>
			} else if (Press_Time >= 700 && Press_Time <= 800) {
 8003d64:	4b3d      	ldr	r3, [pc, #244]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003d66:	881b      	ldrh	r3, [r3, #0]
 8003d68:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8003d6c:	d313      	bcc.n	8003d96 <HAL_TIM_PeriodElapsedCallback+0x1e2>
 8003d6e:	4b3b      	ldr	r3, [pc, #236]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003d70:	881b      	ldrh	r3, [r3, #0]
 8003d72:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8003d76:	d80e      	bhi.n	8003d96 <HAL_TIM_PeriodElapsedCallback+0x1e2>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM  
 8003d78:	2100      	movs	r1, #0
 8003d7a:	4843      	ldr	r0, [pc, #268]	@ (8003e88 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003d7c:	f001 fd20 	bl	80057c0 <HAL_TIM_PWM_Start>
				TIM2->ARR = 800 - 1; //  
 8003d80:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003d84:	f240 321f 	movw	r2, #799	@ 0x31f
 8003d88:	62da      	str	r2, [r3, #44]	@ 0x2c
				TIM2->CCR1 = 400; //    (50% duty cycle)
 8003d8a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003d8e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003d92:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d94:	e027      	b.n	8003de6 <HAL_TIM_PeriodElapsedCallback+0x232>
			} else if (Press_Time >= 2500 && Press_Time <= 2600) {
 8003d96:	4b31      	ldr	r3, [pc, #196]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003d98:	881b      	ldrh	r3, [r3, #0]
 8003d9a:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d914      	bls.n	8003dcc <HAL_TIM_PeriodElapsedCallback+0x218>
 8003da2:	4b2e      	ldr	r3, [pc, #184]	@ (8003e5c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003da4:	881b      	ldrh	r3, [r3, #0]
 8003da6:	f640 2228 	movw	r2, #2600	@ 0xa28
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d80e      	bhi.n	8003dcc <HAL_TIM_PeriodElapsedCallback+0x218>
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM  
 8003dae:	2100      	movs	r1, #0
 8003db0:	4835      	ldr	r0, [pc, #212]	@ (8003e88 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003db2:	f001 fd05 	bl	80057c0 <HAL_TIM_PWM_Start>
				TIM2->ARR = 600 - 1; //   
 8003db6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003dba:	f240 2257 	movw	r2, #599	@ 0x257
 8003dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
				TIM2->CCR1 = 300; //    
 8003dc0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003dc4:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003dc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dca:	e00c      	b.n	8003de6 <HAL_TIM_PeriodElapsedCallback+0x232>
			} else {
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1); // PWM  
 8003dcc:	2100      	movs	r1, #0
 8003dce:	482e      	ldr	r0, [pc, #184]	@ (8003e88 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003dd0:	f001 fdbe 	bl	8005950 <HAL_TIM_PWM_Stop>
				TIM2->ARR = 1000 - 1; //   
 8003dd4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003dd8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003ddc:	62da      	str	r2, [r3, #44]	@ 0x2c
				TIM2->CCR1 = 0; //   0 
 8003dde:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003de2:	2200      	movs	r2, #0
 8003de4:	635a      	str	r2, [r3, #52]	@ 0x34
			}
		}

		if (alarm_ring && !alarm_setmode) {
 8003de6:	4b29      	ldr	r3, [pc, #164]	@ (8003e8c <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d065      	beq.n	8003eba <HAL_TIM_PeriodElapsedCallback+0x306>
 8003dee:	4b28      	ldr	r3, [pc, #160]	@ (8003e90 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	f083 0301 	eor.w	r3, r3, #1
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d05e      	beq.n	8003eba <HAL_TIM_PeriodElapsedCallback+0x306>
			if (clock_time % 100 < 50) { // 0.1  /
 8003dfc:	4b13      	ldr	r3, [pc, #76]	@ (8003e4c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003dfe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e02:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003e06:	f04f 0300 	mov.w	r3, #0
 8003e0a:	f7fc fa31 	bl	8000270 <__aeabi_uldivmod>
 8003e0e:	2a32      	cmp	r2, #50	@ 0x32
 8003e10:	f173 0300 	sbcs.w	r3, r3, #0
 8003e14:	d240      	bcs.n	8003e98 <HAL_TIM_PeriodElapsedCallback+0x2e4>
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8003e16:	2101      	movs	r1, #1
 8003e18:	481e      	ldr	r0, [pc, #120]	@ (8003e94 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003e1a:	f000 ff20 	bl	8004c5e <HAL_GPIO_TogglePin>
				if (buzzer) {
 8003e1e:	4b19      	ldr	r3, [pc, #100]	@ (8003e84 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d049      	beq.n	8003eba <HAL_TIM_PeriodElapsedCallback+0x306>
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM  
 8003e26:	2100      	movs	r1, #0
 8003e28:	4817      	ldr	r0, [pc, #92]	@ (8003e88 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003e2a:	f001 fcc9 	bl	80057c0 <HAL_TIM_PWM_Start>
					TIM2->ARR = 1000 - 1; //   
 8003e2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003e32:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003e36:	62da      	str	r2, [r3, #44]	@ 0x2c
					TIM2->CCR1 = 500; //    
 8003e38:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003e3c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003e40:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e42:	e03a      	b.n	8003eba <HAL_TIM_PeriodElapsedCallback+0x306>
 8003e44:	40001400 	.word	0x40001400
 8003e48:	20000128 	.word	0x20000128
 8003e4c:	20000148 	.word	0x20000148
 8003e50:	20000003 	.word	0x20000003
 8003e54:	20000002 	.word	0x20000002
 8003e58:	2000011c 	.word	0x2000011c
 8003e5c:	20000144 	.word	0x20000144
 8003e60:	2000011d 	.word	0x2000011d
 8003e64:	2000011e 	.word	0x2000011e
 8003e68:	2000011f 	.word	0x2000011f
 8003e6c:	200001c2 	.word	0x200001c2
 8003e70:	20000168 	.word	0x20000168
 8003e74:	200001da 	.word	0x200001da
 8003e78:	200001d0 	.word	0x200001d0
 8003e7c:	20000001 	.word	0x20000001
 8003e80:	20000009 	.word	0x20000009
 8003e84:	20000005 	.word	0x20000005
 8003e88:	2000008c 	.word	0x2000008c
 8003e8c:	20000163 	.word	0x20000163
 8003e90:	20000152 	.word	0x20000152
 8003e94:	40020400 	.word	0x40020400
				}
			} else {
				if (buzzer) {
 8003e98:	4b2a      	ldr	r3, [pc, #168]	@ (8003f44 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00c      	beq.n	8003eba <HAL_TIM_PeriodElapsedCallback+0x306>
					HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1); // PWM  
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	4829      	ldr	r0, [pc, #164]	@ (8003f48 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8003ea4:	f001 fd54 	bl	8005950 <HAL_TIM_PWM_Stop>
					TIM2->ARR = 1000 - 1; //   
 8003ea8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003eac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
					TIM2->CCR1 = 0; //   0 
 8003eb2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	635a      	str	r2, [r3, #52]	@ 0x34
				}
			}
		}

		if (timer_time_tmp == 0 && timer_start) {
 8003eba:	4b24      	ldr	r3, [pc, #144]	@ (8003f4c <HAL_TIM_PeriodElapsedCallback+0x398>)
 8003ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	d139      	bne.n	8003f38 <HAL_TIM_PeriodElapsedCallback+0x384>
 8003ec4:	4b22      	ldr	r3, [pc, #136]	@ (8003f50 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d035      	beq.n	8003f38 <HAL_TIM_PeriodElapsedCallback+0x384>
			if (clock_time % 100 < 50) { // 0.1  /
 8003ecc:	4b21      	ldr	r3, [pc, #132]	@ (8003f54 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8003ece:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ed2:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003ed6:	f04f 0300 	mov.w	r3, #0
 8003eda:	f7fc f9c9 	bl	8000270 <__aeabi_uldivmod>
 8003ede:	2a32      	cmp	r2, #50	@ 0x32
 8003ee0:	f173 0300 	sbcs.w	r3, r3, #0
 8003ee4:	d217      	bcs.n	8003f16 <HAL_TIM_PeriodElapsedCallback+0x362>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8003ee6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003eea:	481b      	ldr	r0, [pc, #108]	@ (8003f58 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8003eec:	f000 feb7 	bl	8004c5e <HAL_GPIO_TogglePin>
				if (buzzer) {
 8003ef0:	4b14      	ldr	r3, [pc, #80]	@ (8003f44 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d01f      	beq.n	8003f38 <HAL_TIM_PeriodElapsedCallback+0x384>
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM  
 8003ef8:	2100      	movs	r1, #0
 8003efa:	4813      	ldr	r0, [pc, #76]	@ (8003f48 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8003efc:	f001 fc60 	bl	80057c0 <HAL_TIM_PWM_Start>
					TIM2->ARR = 1000 - 1; //   
 8003f00:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003f04:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003f08:	62da      	str	r2, [r3, #44]	@ 0x2c
					TIM2->CCR1 = 500; //    
 8003f0a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003f0e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003f12:	635a      	str	r2, [r3, #52]	@ 0x34
				}
			}
		}

	}
}
 8003f14:	e010      	b.n	8003f38 <HAL_TIM_PeriodElapsedCallback+0x384>
				if (buzzer) {
 8003f16:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00c      	beq.n	8003f38 <HAL_TIM_PeriodElapsedCallback+0x384>
					HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1); // PWM  
 8003f1e:	2100      	movs	r1, #0
 8003f20:	4809      	ldr	r0, [pc, #36]	@ (8003f48 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8003f22:	f001 fd15 	bl	8005950 <HAL_TIM_PWM_Stop>
					TIM2->ARR = 1000 - 1; //   
 8003f26:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003f2a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
					TIM2->CCR1 = 0; //   0 
 8003f30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003f34:	2200      	movs	r2, #0
 8003f36:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003f38:	bf00      	nop
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f42:	bf00      	nop
 8003f44:	20000005 	.word	0x20000005
 8003f48:	2000008c 	.word	0x2000008c
 8003f4c:	200001d0 	.word	0x200001d0
 8003f50:	200001da 	.word	0x200001da
 8003f54:	20000148 	.word	0x20000148
 8003f58:	40020c00 	.word	0x40020c00

08003f5c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) { //  
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_3) {
 8003f66:	88fb      	ldrh	r3, [r7, #6]
 8003f68:	2b08      	cmp	r3, #8
 8003f6a:	f040 80ab 	bne.w	80040c4 <HAL_GPIO_EXTI_Callback+0x168>
		if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3) == GPIO_PIN_SET) { // GPIOE  GPIO_PIN_3    (  ) 
 8003f6e:	2108      	movs	r1, #8
 8003f70:	4898      	ldr	r0, [pc, #608]	@ (80041d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8003f72:	f000 fe43 	bl	8004bfc <HAL_GPIO_ReadPin>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d113      	bne.n	8003fa4 <HAL_GPIO_EXTI_Callback+0x48>
			if (sw1 == false) { //     
 8003f7c:	4b96      	ldr	r3, [pc, #600]	@ (80041d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	f083 0301 	eor.w	r3, r3, #1
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 8184 	beq.w	8004294 <HAL_GPIO_EXTI_Callback+0x338>
				sw1 = true; //     (  )
 8003f8c:	4b92      	ldr	r3, [pc, #584]	@ (80041d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8003f8e:	2201      	movs	r2, #1
 8003f90:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8003f92:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003f96:	4891      	ldr	r0, [pc, #580]	@ (80041dc <HAL_GPIO_EXTI_Callback+0x280>)
 8003f98:	f000 fe61 	bl	8004c5e <HAL_GPIO_TogglePin>
				Press_Time = 0; // sw1   Press_Time 
 8003f9c:	4b90      	ldr	r3, [pc, #576]	@ (80041e0 <HAL_GPIO_EXTI_Callback+0x284>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	801a      	strh	r2, [r3, #0]
				sw4_debounced = true;
				Press_Time = 0;
			}
		}
	}
}
 8003fa2:	e177      	b.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
			if (sw1 == true) {	//    
 8003fa4:	4b8c      	ldr	r3, [pc, #560]	@ (80041d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 8173 	beq.w	8004294 <HAL_GPIO_EXTI_Callback+0x338>
				sw1 = false; //     (  )
 8003fae:	4b8a      	ldr	r3, [pc, #552]	@ (80041d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8003fb4:	2140      	movs	r1, #64	@ 0x40
 8003fb6:	488b      	ldr	r0, [pc, #556]	@ (80041e4 <HAL_GPIO_EXTI_Callback+0x288>)
 8003fb8:	f000 fe51 	bl	8004c5e <HAL_GPIO_TogglePin>
				sw1_debounced = true; // sw1_debounced  true     
 8003fbc:	4b8a      	ldr	r3, [pc, #552]	@ (80041e8 <HAL_GPIO_EXTI_Callback+0x28c>)
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	701a      	strb	r2, [r3, #0]
				Press_Time = 0;	// sw1   Press_Time 
 8003fc2:	4b87      	ldr	r3, [pc, #540]	@ (80041e0 <HAL_GPIO_EXTI_Callback+0x284>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	801a      	strh	r2, [r3, #0]
				if (!alarm_ring) {
 8003fc8:	4b88      	ldr	r3, [pc, #544]	@ (80041ec <HAL_GPIO_EXTI_Callback+0x290>)
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	f083 0301 	eor.w	r3, r3, #1
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d060      	beq.n	8004098 <HAL_GPIO_EXTI_Callback+0x13c>
					if (Press_Mode == 1 && !clock_setmode && !timer_setmode
 8003fd6:	4b86      	ldr	r3, [pc, #536]	@ (80041f0 <HAL_GPIO_EXTI_Callback+0x294>)
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d11d      	bne.n	800401a <HAL_GPIO_EXTI_Callback+0xbe>
 8003fde:	4b85      	ldr	r3, [pc, #532]	@ (80041f4 <HAL_GPIO_EXTI_Callback+0x298>)
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	f083 0301 	eor.w	r3, r3, #1
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d016      	beq.n	800401a <HAL_GPIO_EXTI_Callback+0xbe>
 8003fec:	4b82      	ldr	r3, [pc, #520]	@ (80041f8 <HAL_GPIO_EXTI_Callback+0x29c>)
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	f083 0301 	eor.w	r3, r3, #1
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00f      	beq.n	800401a <HAL_GPIO_EXTI_Callback+0xbe>
							&& !alarm_setmode) { //     
 8003ffa:	4b80      	ldr	r3, [pc, #512]	@ (80041fc <HAL_GPIO_EXTI_Callback+0x2a0>)
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	f083 0301 	eor.w	r3, r3, #1
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	d008      	beq.n	800401a <HAL_GPIO_EXTI_Callback+0xbe>
						mode++;
 8004008:	4b7d      	ldr	r3, [pc, #500]	@ (8004200 <HAL_GPIO_EXTI_Callback+0x2a4>)
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	3301      	adds	r3, #1
 800400e:	b2da      	uxtb	r2, r3
 8004010:	4b7b      	ldr	r3, [pc, #492]	@ (8004200 <HAL_GPIO_EXTI_Callback+0x2a4>)
 8004012:	701a      	strb	r2, [r3, #0]
						mode_changed = true;
 8004014:	4b7b      	ldr	r3, [pc, #492]	@ (8004204 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8004016:	2201      	movs	r2, #1
 8004018:	701a      	strb	r2, [r3, #0]
					if (Press_Mode == 1 && clock_setmode) { //    
 800401a:	4b75      	ldr	r3, [pc, #468]	@ (80041f0 <HAL_GPIO_EXTI_Callback+0x294>)
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d110      	bne.n	8004044 <HAL_GPIO_EXTI_Callback+0xe8>
 8004022:	4b74      	ldr	r3, [pc, #464]	@ (80041f4 <HAL_GPIO_EXTI_Callback+0x298>)
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00c      	beq.n	8004044 <HAL_GPIO_EXTI_Callback+0xe8>
						item_select++;
 800402a:	4b77      	ldr	r3, [pc, #476]	@ (8004208 <HAL_GPIO_EXTI_Callback+0x2ac>)
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	3301      	adds	r3, #1
 8004030:	b2da      	uxtb	r2, r3
 8004032:	4b75      	ldr	r3, [pc, #468]	@ (8004208 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8004034:	701a      	strb	r2, [r3, #0]
						if (item_select == 6) {
 8004036:	4b74      	ldr	r3, [pc, #464]	@ (8004208 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	2b06      	cmp	r3, #6
 800403c:	d102      	bne.n	8004044 <HAL_GPIO_EXTI_Callback+0xe8>
							item_select = 0;
 800403e:	4b72      	ldr	r3, [pc, #456]	@ (8004208 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8004040:	2200      	movs	r2, #0
 8004042:	701a      	strb	r2, [r3, #0]
					if (Press_Mode == 1 && timer_setmode) { //    
 8004044:	4b6a      	ldr	r3, [pc, #424]	@ (80041f0 <HAL_GPIO_EXTI_Callback+0x294>)
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d110      	bne.n	800406e <HAL_GPIO_EXTI_Callback+0x112>
 800404c:	4b6a      	ldr	r3, [pc, #424]	@ (80041f8 <HAL_GPIO_EXTI_Callback+0x29c>)
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d00c      	beq.n	800406e <HAL_GPIO_EXTI_Callback+0x112>
						item_select2++;
 8004054:	4b6d      	ldr	r3, [pc, #436]	@ (800420c <HAL_GPIO_EXTI_Callback+0x2b0>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	3301      	adds	r3, #1
 800405a:	b2da      	uxtb	r2, r3
 800405c:	4b6b      	ldr	r3, [pc, #428]	@ (800420c <HAL_GPIO_EXTI_Callback+0x2b0>)
 800405e:	701a      	strb	r2, [r3, #0]
						if (item_select2 == 3) {
 8004060:	4b6a      	ldr	r3, [pc, #424]	@ (800420c <HAL_GPIO_EXTI_Callback+0x2b0>)
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	2b03      	cmp	r3, #3
 8004066:	d102      	bne.n	800406e <HAL_GPIO_EXTI_Callback+0x112>
							item_select2 = 0;
 8004068:	4b68      	ldr	r3, [pc, #416]	@ (800420c <HAL_GPIO_EXTI_Callback+0x2b0>)
 800406a:	2200      	movs	r2, #0
 800406c:	701a      	strb	r2, [r3, #0]
					if (Press_Mode == 1 && alarm_setmode) { //    
 800406e:	4b60      	ldr	r3, [pc, #384]	@ (80041f0 <HAL_GPIO_EXTI_Callback+0x294>)
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d110      	bne.n	8004098 <HAL_GPIO_EXTI_Callback+0x13c>
 8004076:	4b61      	ldr	r3, [pc, #388]	@ (80041fc <HAL_GPIO_EXTI_Callback+0x2a0>)
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00c      	beq.n	8004098 <HAL_GPIO_EXTI_Callback+0x13c>
						item_select3++;
 800407e:	4b64      	ldr	r3, [pc, #400]	@ (8004210 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	3301      	adds	r3, #1
 8004084:	b2da      	uxtb	r2, r3
 8004086:	4b62      	ldr	r3, [pc, #392]	@ (8004210 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8004088:	701a      	strb	r2, [r3, #0]
						if (item_select3 == 4) {
 800408a:	4b61      	ldr	r3, [pc, #388]	@ (8004210 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	2b04      	cmp	r3, #4
 8004090:	d102      	bne.n	8004098 <HAL_GPIO_EXTI_Callback+0x13c>
							item_select3 = 0;
 8004092:	4b5f      	ldr	r3, [pc, #380]	@ (8004210 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8004094:	2200      	movs	r2, #0
 8004096:	701a      	strb	r2, [r3, #0]
				if (alarm_ring && !alarm_setmode) {
 8004098:	4b54      	ldr	r3, [pc, #336]	@ (80041ec <HAL_GPIO_EXTI_Callback+0x290>)
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 80f9 	beq.w	8004294 <HAL_GPIO_EXTI_Callback+0x338>
 80040a2:	4b56      	ldr	r3, [pc, #344]	@ (80041fc <HAL_GPIO_EXTI_Callback+0x2a0>)
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	f083 0301 	eor.w	r3, r3, #1
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 80f1 	beq.w	8004294 <HAL_GPIO_EXTI_Callback+0x338>
					alarm_ring = false;
 80040b2:	4b4e      	ldr	r3, [pc, #312]	@ (80041ec <HAL_GPIO_EXTI_Callback+0x290>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80040b8:	2201      	movs	r2, #1
 80040ba:	2101      	movs	r1, #1
 80040bc:	4855      	ldr	r0, [pc, #340]	@ (8004214 <HAL_GPIO_EXTI_Callback+0x2b8>)
 80040be:	f000 fdb5 	bl	8004c2c <HAL_GPIO_WritePin>
}
 80040c2:	e0e7      	b.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
	else if (GPIO_Pin == GPIO_PIN_15) {
 80040c4:	88fb      	ldrh	r3, [r7, #6]
 80040c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040ca:	d14d      	bne.n	8004168 <HAL_GPIO_EXTI_Callback+0x20c>
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_SET) { // GPIOC  GPIO_PIN_15    (  ) 
 80040cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80040d0:	4844      	ldr	r0, [pc, #272]	@ (80041e4 <HAL_GPIO_EXTI_Callback+0x288>)
 80040d2:	f000 fd93 	bl	8004bfc <HAL_GPIO_ReadPin>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d113      	bne.n	8004104 <HAL_GPIO_EXTI_Callback+0x1a8>
			if (sw2 == false) { 	//     
 80040dc:	4b4e      	ldr	r3, [pc, #312]	@ (8004218 <HAL_GPIO_EXTI_Callback+0x2bc>)
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	f083 0301 	eor.w	r3, r3, #1
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	f000 80d4 	beq.w	8004294 <HAL_GPIO_EXTI_Callback+0x338>
				sw2 = true; 	//     (  )
 80040ec:	4b4a      	ldr	r3, [pc, #296]	@ (8004218 <HAL_GPIO_EXTI_Callback+0x2bc>)
 80040ee:	2201      	movs	r2, #1
 80040f0:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80040f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80040f6:	4839      	ldr	r0, [pc, #228]	@ (80041dc <HAL_GPIO_EXTI_Callback+0x280>)
 80040f8:	f000 fdb1 	bl	8004c5e <HAL_GPIO_TogglePin>
				Press_Time = 0; 	// sw2   Press_Time 
 80040fc:	4b38      	ldr	r3, [pc, #224]	@ (80041e0 <HAL_GPIO_EXTI_Callback+0x284>)
 80040fe:	2200      	movs	r2, #0
 8004100:	801a      	strh	r2, [r3, #0]
}
 8004102:	e0c7      	b.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
			if (sw2 == true) { 	//    
 8004104:	4b44      	ldr	r3, [pc, #272]	@ (8004218 <HAL_GPIO_EXTI_Callback+0x2bc>)
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	f000 80c3 	beq.w	8004294 <HAL_GPIO_EXTI_Callback+0x338>
				sw2 = false; 	//     (  )
 800410e:	4b42      	ldr	r3, [pc, #264]	@ (8004218 <HAL_GPIO_EXTI_Callback+0x2bc>)
 8004110:	2200      	movs	r2, #0
 8004112:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8004114:	2140      	movs	r1, #64	@ 0x40
 8004116:	4833      	ldr	r0, [pc, #204]	@ (80041e4 <HAL_GPIO_EXTI_Callback+0x288>)
 8004118:	f000 fda1 	bl	8004c5e <HAL_GPIO_TogglePin>
				sw2_debounced = true; // sw2_debounced  true     
 800411c:	4b3f      	ldr	r3, [pc, #252]	@ (800421c <HAL_GPIO_EXTI_Callback+0x2c0>)
 800411e:	2201      	movs	r2, #1
 8004120:	701a      	strb	r2, [r3, #0]
				Press_Time = 0; 	// sw1   Press_Time 
 8004122:	4b2f      	ldr	r3, [pc, #188]	@ (80041e0 <HAL_GPIO_EXTI_Callback+0x284>)
 8004124:	2200      	movs	r2, #0
 8004126:	801a      	strh	r2, [r3, #0]
				if (timer_time_tmp == 0 && timer_start && mode != 4) {
 8004128:	4b3d      	ldr	r3, [pc, #244]	@ (8004220 <HAL_GPIO_EXTI_Callback+0x2c4>)
 800412a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412e:	4313      	orrs	r3, r2
 8004130:	f040 80b0 	bne.w	8004294 <HAL_GPIO_EXTI_Callback+0x338>
 8004134:	4b3b      	ldr	r3, [pc, #236]	@ (8004224 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	2b00      	cmp	r3, #0
 800413a:	f000 80ab 	beq.w	8004294 <HAL_GPIO_EXTI_Callback+0x338>
 800413e:	4b30      	ldr	r3, [pc, #192]	@ (8004200 <HAL_GPIO_EXTI_Callback+0x2a4>)
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2b04      	cmp	r3, #4
 8004144:	f000 80a6 	beq.w	8004294 <HAL_GPIO_EXTI_Callback+0x338>
					timer_start = !timer_start;
 8004148:	4b36      	ldr	r3, [pc, #216]	@ (8004224 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	2b00      	cmp	r3, #0
 800414e:	bf14      	ite	ne
 8004150:	2301      	movne	r3, #1
 8004152:	2300      	moveq	r3, #0
 8004154:	b2db      	uxtb	r3, r3
 8004156:	f083 0301 	eor.w	r3, r3, #1
 800415a:	b2db      	uxtb	r3, r3
 800415c:	f003 0301 	and.w	r3, r3, #1
 8004160:	b2da      	uxtb	r2, r3
 8004162:	4b30      	ldr	r3, [pc, #192]	@ (8004224 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8004164:	701a      	strb	r2, [r3, #0]
}
 8004166:	e095      	b.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
	else if (GPIO_Pin == GPIO_PIN_4) {
 8004168:	88fb      	ldrh	r3, [r7, #6]
 800416a:	2b10      	cmp	r3, #16
 800416c:	d162      	bne.n	8004234 <HAL_GPIO_EXTI_Callback+0x2d8>
		if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4) == GPIO_PIN_SET) {
 800416e:	2110      	movs	r1, #16
 8004170:	481a      	ldr	r0, [pc, #104]	@ (80041dc <HAL_GPIO_EXTI_Callback+0x280>)
 8004172:	f000 fd43 	bl	8004bfc <HAL_GPIO_ReadPin>
 8004176:	4603      	mov	r3, r0
 8004178:	2b01      	cmp	r3, #1
 800417a:	d116      	bne.n	80041aa <HAL_GPIO_EXTI_Callback+0x24e>
			if (sw3 == false) {
 800417c:	4b2a      	ldr	r3, [pc, #168]	@ (8004228 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	f083 0301 	eor.w	r3, r3, #1
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 8084 	beq.w	8004294 <HAL_GPIO_EXTI_Callback+0x338>
				sw3 = true;
 800418c:	4b26      	ldr	r3, [pc, #152]	@ (8004228 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800418e:	2201      	movs	r2, #1
 8004190:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8004192:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004196:	4811      	ldr	r0, [pc, #68]	@ (80041dc <HAL_GPIO_EXTI_Callback+0x280>)
 8004198:	f000 fd61 	bl	8004c5e <HAL_GPIO_TogglePin>
				sw3_debounced2 = true;
 800419c:	4b23      	ldr	r3, [pc, #140]	@ (800422c <HAL_GPIO_EXTI_Callback+0x2d0>)
 800419e:	2201      	movs	r2, #1
 80041a0:	701a      	strb	r2, [r3, #0]
				Press_Time = 0; // sw1   Press_Time 
 80041a2:	4b0f      	ldr	r3, [pc, #60]	@ (80041e0 <HAL_GPIO_EXTI_Callback+0x284>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	801a      	strh	r2, [r3, #0]
}
 80041a8:	e074      	b.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
			if (sw3 == true) {
 80041aa:	4b1f      	ldr	r3, [pc, #124]	@ (8004228 <HAL_GPIO_EXTI_Callback+0x2cc>)
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d070      	beq.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
				sw3 = false;
 80041b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004228 <HAL_GPIO_EXTI_Callback+0x2cc>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	701a      	strb	r2, [r3, #0]
				sw3_debounced2 = false;
 80041b8:	4b1c      	ldr	r3, [pc, #112]	@ (800422c <HAL_GPIO_EXTI_Callback+0x2d0>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	701a      	strb	r2, [r3, #0]
				sw3_debounced = true;
 80041be:	4b1c      	ldr	r3, [pc, #112]	@ (8004230 <HAL_GPIO_EXTI_Callback+0x2d4>)
 80041c0:	2201      	movs	r2, #1
 80041c2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 80041c4:	2140      	movs	r1, #64	@ 0x40
 80041c6:	4807      	ldr	r0, [pc, #28]	@ (80041e4 <HAL_GPIO_EXTI_Callback+0x288>)
 80041c8:	f000 fd49 	bl	8004c5e <HAL_GPIO_TogglePin>
				Press_Time = 0;
 80041cc:	4b04      	ldr	r3, [pc, #16]	@ (80041e0 <HAL_GPIO_EXTI_Callback+0x284>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	801a      	strh	r2, [r3, #0]
}
 80041d2:	e05f      	b.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
 80041d4:	40021000 	.word	0x40021000
 80041d8:	2000011c 	.word	0x2000011c
 80041dc:	40020c00 	.word	0x40020c00
 80041e0:	20000144 	.word	0x20000144
 80041e4:	40020800 	.word	0x40020800
 80041e8:	20000120 	.word	0x20000120
 80041ec:	20000163 	.word	0x20000163
 80041f0:	20000146 	.word	0x20000146
 80041f4:	20000150 	.word	0x20000150
 80041f8:	200001d8 	.word	0x200001d8
 80041fc:	20000152 	.word	0x20000152
 8004200:	20000000 	.word	0x20000000
 8004204:	20000147 	.word	0x20000147
 8004208:	20000151 	.word	0x20000151
 800420c:	200001d9 	.word	0x200001d9
 8004210:	20000162 	.word	0x20000162
 8004214:	40020400 	.word	0x40020400
 8004218:	2000011d 	.word	0x2000011d
 800421c:	20000121 	.word	0x20000121
 8004220:	200001d0 	.word	0x200001d0
 8004224:	200001da 	.word	0x200001da
 8004228:	2000011e 	.word	0x2000011e
 800422c:	20000122 	.word	0x20000122
 8004230:	20000123 	.word	0x20000123
	else if (GPIO_Pin == GPIO_PIN_10) {
 8004234:	88fb      	ldrh	r3, [r7, #6]
 8004236:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800423a:	d12b      	bne.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
		if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_10) == GPIO_PIN_SET) {
 800423c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004240:	4816      	ldr	r0, [pc, #88]	@ (800429c <HAL_GPIO_EXTI_Callback+0x340>)
 8004242:	f000 fcdb 	bl	8004bfc <HAL_GPIO_ReadPin>
 8004246:	4603      	mov	r3, r0
 8004248:	2b01      	cmp	r3, #1
 800424a:	d112      	bne.n	8004272 <HAL_GPIO_EXTI_Callback+0x316>
			if (sw4 == false) {
 800424c:	4b14      	ldr	r3, [pc, #80]	@ (80042a0 <HAL_GPIO_EXTI_Callback+0x344>)
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	f083 0301 	eor.w	r3, r3, #1
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d01c      	beq.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
				sw4 = true;
 800425a:	4b11      	ldr	r3, [pc, #68]	@ (80042a0 <HAL_GPIO_EXTI_Callback+0x344>)
 800425c:	2201      	movs	r2, #1
 800425e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8004260:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004264:	480d      	ldr	r0, [pc, #52]	@ (800429c <HAL_GPIO_EXTI_Callback+0x340>)
 8004266:	f000 fcfa 	bl	8004c5e <HAL_GPIO_TogglePin>
				Press_Time = 0; // sw1   Press_Time 
 800426a:	4b0e      	ldr	r3, [pc, #56]	@ (80042a4 <HAL_GPIO_EXTI_Callback+0x348>)
 800426c:	2200      	movs	r2, #0
 800426e:	801a      	strh	r2, [r3, #0]
}
 8004270:	e010      	b.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
			if (sw4 == true) {
 8004272:	4b0b      	ldr	r3, [pc, #44]	@ (80042a0 <HAL_GPIO_EXTI_Callback+0x344>)
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00c      	beq.n	8004294 <HAL_GPIO_EXTI_Callback+0x338>
				sw4 = false;
 800427a:	4b09      	ldr	r3, [pc, #36]	@ (80042a0 <HAL_GPIO_EXTI_Callback+0x344>)
 800427c:	2200      	movs	r2, #0
 800427e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8004280:	2140      	movs	r1, #64	@ 0x40
 8004282:	4809      	ldr	r0, [pc, #36]	@ (80042a8 <HAL_GPIO_EXTI_Callback+0x34c>)
 8004284:	f000 fceb 	bl	8004c5e <HAL_GPIO_TogglePin>
				sw4_debounced = true;
 8004288:	4b08      	ldr	r3, [pc, #32]	@ (80042ac <HAL_GPIO_EXTI_Callback+0x350>)
 800428a:	2201      	movs	r2, #1
 800428c:	701a      	strb	r2, [r3, #0]
				Press_Time = 0;
 800428e:	4b05      	ldr	r3, [pc, #20]	@ (80042a4 <HAL_GPIO_EXTI_Callback+0x348>)
 8004290:	2200      	movs	r2, #0
 8004292:	801a      	strh	r2, [r3, #0]
}
 8004294:	bf00      	nop
 8004296:	3708      	adds	r7, #8
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40020c00 	.word	0x40020c00
 80042a0:	2000011f 	.word	0x2000011f
 80042a4:	20000144 	.word	0x20000144
 80042a8:	40020800 	.word	0x40020800
 80042ac:	20000124 	.word	0x20000124

080042b0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042b4:	b672      	cpsid	i
}
 80042b6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80042b8:	bf00      	nop
 80042ba:	e7fd      	b.n	80042b8 <Error_Handler+0x8>

080042bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042c2:	2300      	movs	r3, #0
 80042c4:	607b      	str	r3, [r7, #4]
 80042c6:	4b10      	ldr	r3, [pc, #64]	@ (8004308 <HAL_MspInit+0x4c>)
 80042c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ca:	4a0f      	ldr	r2, [pc, #60]	@ (8004308 <HAL_MspInit+0x4c>)
 80042cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80042d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004308 <HAL_MspInit+0x4c>)
 80042d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042da:	607b      	str	r3, [r7, #4]
 80042dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042de:	2300      	movs	r3, #0
 80042e0:	603b      	str	r3, [r7, #0]
 80042e2:	4b09      	ldr	r3, [pc, #36]	@ (8004308 <HAL_MspInit+0x4c>)
 80042e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e6:	4a08      	ldr	r2, [pc, #32]	@ (8004308 <HAL_MspInit+0x4c>)
 80042e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80042ee:	4b06      	ldr	r3, [pc, #24]	@ (8004308 <HAL_MspInit+0x4c>)
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042f6:	603b      	str	r3, [r7, #0]
 80042f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	40023800 	.word	0x40023800

0800430c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800431c:	d10e      	bne.n	800433c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800431e:	2300      	movs	r3, #0
 8004320:	60fb      	str	r3, [r7, #12]
 8004322:	4b13      	ldr	r3, [pc, #76]	@ (8004370 <HAL_TIM_Base_MspInit+0x64>)
 8004324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004326:	4a12      	ldr	r2, [pc, #72]	@ (8004370 <HAL_TIM_Base_MspInit+0x64>)
 8004328:	f043 0301 	orr.w	r3, r3, #1
 800432c:	6413      	str	r3, [r2, #64]	@ 0x40
 800432e:	4b10      	ldr	r3, [pc, #64]	@ (8004370 <HAL_TIM_Base_MspInit+0x64>)
 8004330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	60fb      	str	r3, [r7, #12]
 8004338:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800433a:	e012      	b.n	8004362 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM7)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a0c      	ldr	r2, [pc, #48]	@ (8004374 <HAL_TIM_Base_MspInit+0x68>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d10d      	bne.n	8004362 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004346:	2300      	movs	r3, #0
 8004348:	60bb      	str	r3, [r7, #8]
 800434a:	4b09      	ldr	r3, [pc, #36]	@ (8004370 <HAL_TIM_Base_MspInit+0x64>)
 800434c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434e:	4a08      	ldr	r2, [pc, #32]	@ (8004370 <HAL_TIM_Base_MspInit+0x64>)
 8004350:	f043 0320 	orr.w	r3, r3, #32
 8004354:	6413      	str	r3, [r2, #64]	@ 0x40
 8004356:	4b06      	ldr	r3, [pc, #24]	@ (8004370 <HAL_TIM_Base_MspInit+0x64>)
 8004358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435a:	f003 0320 	and.w	r3, r3, #32
 800435e:	60bb      	str	r3, [r7, #8]
 8004360:	68bb      	ldr	r3, [r7, #8]
}
 8004362:	bf00      	nop
 8004364:	3714      	adds	r7, #20
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop
 8004370:	40023800 	.word	0x40023800
 8004374:	40001400 	.word	0x40001400

08004378 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b088      	sub	sp, #32
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004380:	f107 030c 	add.w	r3, r7, #12
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	609a      	str	r2, [r3, #8]
 800438c:	60da      	str	r2, [r3, #12]
 800438e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004398:	d11d      	bne.n	80043d6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800439a:	2300      	movs	r3, #0
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	4b10      	ldr	r3, [pc, #64]	@ (80043e0 <HAL_TIM_MspPostInit+0x68>)
 80043a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a2:	4a0f      	ldr	r2, [pc, #60]	@ (80043e0 <HAL_TIM_MspPostInit+0x68>)
 80043a4:	f043 0301 	orr.w	r3, r3, #1
 80043a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80043aa:	4b0d      	ldr	r3, [pc, #52]	@ (80043e0 <HAL_TIM_MspPostInit+0x68>)
 80043ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	60bb      	str	r3, [r7, #8]
 80043b4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80043b6:	2320      	movs	r3, #32
 80043b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ba:	2302      	movs	r3, #2
 80043bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043be:	2300      	movs	r3, #0
 80043c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043c2:	2300      	movs	r3, #0
 80043c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80043c6:	2301      	movs	r3, #1
 80043c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ca:	f107 030c 	add.w	r3, r7, #12
 80043ce:	4619      	mov	r1, r3
 80043d0:	4804      	ldr	r0, [pc, #16]	@ (80043e4 <HAL_TIM_MspPostInit+0x6c>)
 80043d2:	f000 fa77 	bl	80048c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80043d6:	bf00      	nop
 80043d8:	3720      	adds	r7, #32
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	40023800 	.word	0x40023800
 80043e4:	40020000 	.word	0x40020000

080043e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043e8:	b480      	push	{r7}
 80043ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80043ec:	bf00      	nop
 80043ee:	e7fd      	b.n	80043ec <NMI_Handler+0x4>

080043f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043f4:	bf00      	nop
 80043f6:	e7fd      	b.n	80043f4 <HardFault_Handler+0x4>

080043f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043fc:	bf00      	nop
 80043fe:	e7fd      	b.n	80043fc <MemManage_Handler+0x4>

08004400 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004404:	bf00      	nop
 8004406:	e7fd      	b.n	8004404 <BusFault_Handler+0x4>

08004408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004408:	b480      	push	{r7}
 800440a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800440c:	bf00      	nop
 800440e:	e7fd      	b.n	800440c <UsageFault_Handler+0x4>

08004410 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004410:	b480      	push	{r7}
 8004412:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004414:	bf00      	nop
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr

0800441e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800441e:	b480      	push	{r7}
 8004420:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004422:	bf00      	nop
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800442c:	b480      	push	{r7}
 800442e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004430:	bf00      	nop
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800443e:	f000 f8eb 	bl	8004618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004442:	bf00      	nop
 8004444:	bd80      	pop	{r7, pc}

08004446 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004446:	b580      	push	{r7, lr}
 8004448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800444a:	2008      	movs	r0, #8
 800444c:	f000 fc22 	bl	8004c94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004450:	bf00      	nop
 8004452:	bd80      	pop	{r7, pc}

08004454 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004458:	2010      	movs	r0, #16
 800445a:	f000 fc1b 	bl	8004c94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800445e:	bf00      	nop
 8004460:	bd80      	pop	{r7, pc}

08004462 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004466:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800446a:	f000 fc13 	bl	8004c94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800446e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004472:	f000 fc0f 	bl	8004c94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004476:	bf00      	nop
 8004478:	bd80      	pop	{r7, pc}
	...

0800447c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004480:	4802      	ldr	r0, [pc, #8]	@ (800448c <TIM7_IRQHandler+0x10>)
 8004482:	f001 fad5 	bl	8005a30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004486:	bf00      	nop
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	200000d4 	.word	0x200000d4

08004490 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004498:	4a14      	ldr	r2, [pc, #80]	@ (80044ec <_sbrk+0x5c>)
 800449a:	4b15      	ldr	r3, [pc, #84]	@ (80044f0 <_sbrk+0x60>)
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80044a4:	4b13      	ldr	r3, [pc, #76]	@ (80044f4 <_sbrk+0x64>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d102      	bne.n	80044b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80044ac:	4b11      	ldr	r3, [pc, #68]	@ (80044f4 <_sbrk+0x64>)
 80044ae:	4a12      	ldr	r2, [pc, #72]	@ (80044f8 <_sbrk+0x68>)
 80044b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80044b2:	4b10      	ldr	r3, [pc, #64]	@ (80044f4 <_sbrk+0x64>)
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4413      	add	r3, r2
 80044ba:	693a      	ldr	r2, [r7, #16]
 80044bc:	429a      	cmp	r2, r3
 80044be:	d207      	bcs.n	80044d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80044c0:	f002 f92c 	bl	800671c <__errno>
 80044c4:	4603      	mov	r3, r0
 80044c6:	220c      	movs	r2, #12
 80044c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80044ca:	f04f 33ff 	mov.w	r3, #4294967295
 80044ce:	e009      	b.n	80044e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80044d0:	4b08      	ldr	r3, [pc, #32]	@ (80044f4 <_sbrk+0x64>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80044d6:	4b07      	ldr	r3, [pc, #28]	@ (80044f4 <_sbrk+0x64>)
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4413      	add	r3, r2
 80044de:	4a05      	ldr	r2, [pc, #20]	@ (80044f4 <_sbrk+0x64>)
 80044e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80044e2:	68fb      	ldr	r3, [r7, #12]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3718      	adds	r7, #24
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	20020000 	.word	0x20020000
 80044f0:	00000400 	.word	0x00000400
 80044f4:	200001dc 	.word	0x200001dc
 80044f8:	20000330 	.word	0x20000330

080044fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044fc:	b480      	push	{r7}
 80044fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004500:	4b06      	ldr	r3, [pc, #24]	@ (800451c <SystemInit+0x20>)
 8004502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004506:	4a05      	ldr	r2, [pc, #20]	@ (800451c <SystemInit+0x20>)
 8004508:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800450c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004510:	bf00      	nop
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	e000ed00 	.word	0xe000ed00

08004520 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004520:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004558 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004524:	f7ff ffea 	bl	80044fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004528:	480c      	ldr	r0, [pc, #48]	@ (800455c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800452a:	490d      	ldr	r1, [pc, #52]	@ (8004560 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800452c:	4a0d      	ldr	r2, [pc, #52]	@ (8004564 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800452e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004530:	e002      	b.n	8004538 <LoopCopyDataInit>

08004532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004536:	3304      	adds	r3, #4

08004538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800453a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800453c:	d3f9      	bcc.n	8004532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800453e:	4a0a      	ldr	r2, [pc, #40]	@ (8004568 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004540:	4c0a      	ldr	r4, [pc, #40]	@ (800456c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004544:	e001      	b.n	800454a <LoopFillZerobss>

08004546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004548:	3204      	adds	r2, #4

0800454a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800454a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800454c:	d3fb      	bcc.n	8004546 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800454e:	f002 f8eb 	bl	8006728 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004552:	f7fc ff23 	bl	800139c <main>
  bx  lr    
 8004556:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004558:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800455c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004560:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8004564:	08007250 	.word	0x08007250
  ldr r2, =_sbss
 8004568:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800456c:	2000032c 	.word	0x2000032c

08004570 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004570:	e7fe      	b.n	8004570 <ADC_IRQHandler>
	...

08004574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004578:	4b0e      	ldr	r3, [pc, #56]	@ (80045b4 <HAL_Init+0x40>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a0d      	ldr	r2, [pc, #52]	@ (80045b4 <HAL_Init+0x40>)
 800457e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004582:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004584:	4b0b      	ldr	r3, [pc, #44]	@ (80045b4 <HAL_Init+0x40>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a0a      	ldr	r2, [pc, #40]	@ (80045b4 <HAL_Init+0x40>)
 800458a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800458e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004590:	4b08      	ldr	r3, [pc, #32]	@ (80045b4 <HAL_Init+0x40>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a07      	ldr	r2, [pc, #28]	@ (80045b4 <HAL_Init+0x40>)
 8004596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800459a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800459c:	2003      	movs	r0, #3
 800459e:	f000 f94f 	bl	8004840 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80045a2:	200f      	movs	r0, #15
 80045a4:	f000 f808 	bl	80045b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80045a8:	f7ff fe88 	bl	80042bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	40023c00 	.word	0x40023c00

080045b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80045c0:	4b12      	ldr	r3, [pc, #72]	@ (800460c <HAL_InitTick+0x54>)
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	4b12      	ldr	r3, [pc, #72]	@ (8004610 <HAL_InitTick+0x58>)
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	4619      	mov	r1, r3
 80045ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80045ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80045d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d6:	4618      	mov	r0, r3
 80045d8:	f000 f967 	bl	80048aa <HAL_SYSTICK_Config>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e00e      	b.n	8004604 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2b0f      	cmp	r3, #15
 80045ea:	d80a      	bhi.n	8004602 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045ec:	2200      	movs	r2, #0
 80045ee:	6879      	ldr	r1, [r7, #4]
 80045f0:	f04f 30ff 	mov.w	r0, #4294967295
 80045f4:	f000 f92f 	bl	8004856 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80045f8:	4a06      	ldr	r2, [pc, #24]	@ (8004614 <HAL_InitTick+0x5c>)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
 8004600:	e000      	b.n	8004604 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
}
 8004604:	4618      	mov	r0, r3
 8004606:	3708      	adds	r7, #8
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	20000014 	.word	0x20000014
 8004610:	2000001c 	.word	0x2000001c
 8004614:	20000018 	.word	0x20000018

08004618 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004618:	b480      	push	{r7}
 800461a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800461c:	4b06      	ldr	r3, [pc, #24]	@ (8004638 <HAL_IncTick+0x20>)
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	461a      	mov	r2, r3
 8004622:	4b06      	ldr	r3, [pc, #24]	@ (800463c <HAL_IncTick+0x24>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4413      	add	r3, r2
 8004628:	4a04      	ldr	r2, [pc, #16]	@ (800463c <HAL_IncTick+0x24>)
 800462a:	6013      	str	r3, [r2, #0]
}
 800462c:	bf00      	nop
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	2000001c 	.word	0x2000001c
 800463c:	200001e0 	.word	0x200001e0

08004640 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
  return uwTick;
 8004644:	4b03      	ldr	r3, [pc, #12]	@ (8004654 <HAL_GetTick+0x14>)
 8004646:	681b      	ldr	r3, [r3, #0]
}
 8004648:	4618      	mov	r0, r3
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	200001e0 	.word	0x200001e0

08004658 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004660:	f7ff ffee 	bl	8004640 <HAL_GetTick>
 8004664:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004670:	d005      	beq.n	800467e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004672:	4b0a      	ldr	r3, [pc, #40]	@ (800469c <HAL_Delay+0x44>)
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	461a      	mov	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	4413      	add	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800467e:	bf00      	nop
 8004680:	f7ff ffde 	bl	8004640 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	429a      	cmp	r2, r3
 800468e:	d8f7      	bhi.n	8004680 <HAL_Delay+0x28>
  {
  }
}
 8004690:	bf00      	nop
 8004692:	bf00      	nop
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	2000001c 	.word	0x2000001c

080046a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f003 0307 	and.w	r3, r3, #7
 80046ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046b0:	4b0c      	ldr	r3, [pc, #48]	@ (80046e4 <__NVIC_SetPriorityGrouping+0x44>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80046bc:	4013      	ands	r3, r2
 80046be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80046c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80046cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80046d2:	4a04      	ldr	r2, [pc, #16]	@ (80046e4 <__NVIC_SetPriorityGrouping+0x44>)
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	60d3      	str	r3, [r2, #12]
}
 80046d8:	bf00      	nop
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	e000ed00 	.word	0xe000ed00

080046e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046e8:	b480      	push	{r7}
 80046ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046ec:	4b04      	ldr	r3, [pc, #16]	@ (8004700 <__NVIC_GetPriorityGrouping+0x18>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	0a1b      	lsrs	r3, r3, #8
 80046f2:	f003 0307 	and.w	r3, r3, #7
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr
 8004700:	e000ed00 	.word	0xe000ed00

08004704 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	4603      	mov	r3, r0
 800470c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800470e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004712:	2b00      	cmp	r3, #0
 8004714:	db0b      	blt.n	800472e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	f003 021f 	and.w	r2, r3, #31
 800471c:	4907      	ldr	r1, [pc, #28]	@ (800473c <__NVIC_EnableIRQ+0x38>)
 800471e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004722:	095b      	lsrs	r3, r3, #5
 8004724:	2001      	movs	r0, #1
 8004726:	fa00 f202 	lsl.w	r2, r0, r2
 800472a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800472e:	bf00      	nop
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	e000e100 	.word	0xe000e100

08004740 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	4603      	mov	r3, r0
 8004748:	6039      	str	r1, [r7, #0]
 800474a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800474c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004750:	2b00      	cmp	r3, #0
 8004752:	db0a      	blt.n	800476a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	b2da      	uxtb	r2, r3
 8004758:	490c      	ldr	r1, [pc, #48]	@ (800478c <__NVIC_SetPriority+0x4c>)
 800475a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800475e:	0112      	lsls	r2, r2, #4
 8004760:	b2d2      	uxtb	r2, r2
 8004762:	440b      	add	r3, r1
 8004764:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004768:	e00a      	b.n	8004780 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	b2da      	uxtb	r2, r3
 800476e:	4908      	ldr	r1, [pc, #32]	@ (8004790 <__NVIC_SetPriority+0x50>)
 8004770:	79fb      	ldrb	r3, [r7, #7]
 8004772:	f003 030f 	and.w	r3, r3, #15
 8004776:	3b04      	subs	r3, #4
 8004778:	0112      	lsls	r2, r2, #4
 800477a:	b2d2      	uxtb	r2, r2
 800477c:	440b      	add	r3, r1
 800477e:	761a      	strb	r2, [r3, #24]
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr
 800478c:	e000e100 	.word	0xe000e100
 8004790:	e000ed00 	.word	0xe000ed00

08004794 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004794:	b480      	push	{r7}
 8004796:	b089      	sub	sp, #36	@ 0x24
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f003 0307 	and.w	r3, r3, #7
 80047a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	f1c3 0307 	rsb	r3, r3, #7
 80047ae:	2b04      	cmp	r3, #4
 80047b0:	bf28      	it	cs
 80047b2:	2304      	movcs	r3, #4
 80047b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	3304      	adds	r3, #4
 80047ba:	2b06      	cmp	r3, #6
 80047bc:	d902      	bls.n	80047c4 <NVIC_EncodePriority+0x30>
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	3b03      	subs	r3, #3
 80047c2:	e000      	b.n	80047c6 <NVIC_EncodePriority+0x32>
 80047c4:	2300      	movs	r3, #0
 80047c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047c8:	f04f 32ff 	mov.w	r2, #4294967295
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	fa02 f303 	lsl.w	r3, r2, r3
 80047d2:	43da      	mvns	r2, r3
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	401a      	ands	r2, r3
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047dc:	f04f 31ff 	mov.w	r1, #4294967295
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	fa01 f303 	lsl.w	r3, r1, r3
 80047e6:	43d9      	mvns	r1, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047ec:	4313      	orrs	r3, r2
         );
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3724      	adds	r7, #36	@ 0x24
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
	...

080047fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	3b01      	subs	r3, #1
 8004808:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800480c:	d301      	bcc.n	8004812 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800480e:	2301      	movs	r3, #1
 8004810:	e00f      	b.n	8004832 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004812:	4a0a      	ldr	r2, [pc, #40]	@ (800483c <SysTick_Config+0x40>)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	3b01      	subs	r3, #1
 8004818:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800481a:	210f      	movs	r1, #15
 800481c:	f04f 30ff 	mov.w	r0, #4294967295
 8004820:	f7ff ff8e 	bl	8004740 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004824:	4b05      	ldr	r3, [pc, #20]	@ (800483c <SysTick_Config+0x40>)
 8004826:	2200      	movs	r2, #0
 8004828:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800482a:	4b04      	ldr	r3, [pc, #16]	@ (800483c <SysTick_Config+0x40>)
 800482c:	2207      	movs	r2, #7
 800482e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3708      	adds	r7, #8
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	e000e010 	.word	0xe000e010

08004840 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b082      	sub	sp, #8
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f7ff ff29 	bl	80046a0 <__NVIC_SetPriorityGrouping>
}
 800484e:	bf00      	nop
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004856:	b580      	push	{r7, lr}
 8004858:	b086      	sub	sp, #24
 800485a:	af00      	add	r7, sp, #0
 800485c:	4603      	mov	r3, r0
 800485e:	60b9      	str	r1, [r7, #8]
 8004860:	607a      	str	r2, [r7, #4]
 8004862:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004864:	2300      	movs	r3, #0
 8004866:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004868:	f7ff ff3e 	bl	80046e8 <__NVIC_GetPriorityGrouping>
 800486c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	68b9      	ldr	r1, [r7, #8]
 8004872:	6978      	ldr	r0, [r7, #20]
 8004874:	f7ff ff8e 	bl	8004794 <NVIC_EncodePriority>
 8004878:	4602      	mov	r2, r0
 800487a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800487e:	4611      	mov	r1, r2
 8004880:	4618      	mov	r0, r3
 8004882:	f7ff ff5d 	bl	8004740 <__NVIC_SetPriority>
}
 8004886:	bf00      	nop
 8004888:	3718      	adds	r7, #24
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b082      	sub	sp, #8
 8004892:	af00      	add	r7, sp, #0
 8004894:	4603      	mov	r3, r0
 8004896:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800489c:	4618      	mov	r0, r3
 800489e:	f7ff ff31 	bl	8004704 <__NVIC_EnableIRQ>
}
 80048a2:	bf00      	nop
 80048a4:	3708      	adds	r7, #8
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b082      	sub	sp, #8
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f7ff ffa2 	bl	80047fc <SysTick_Config>
 80048b8:	4603      	mov	r3, r0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b089      	sub	sp, #36	@ 0x24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80048ce:	2300      	movs	r3, #0
 80048d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048da:	2300      	movs	r3, #0
 80048dc:	61fb      	str	r3, [r7, #28]
 80048de:	e16b      	b.n	8004bb8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80048e0:	2201      	movs	r2, #1
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	fa02 f303 	lsl.w	r3, r2, r3
 80048e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4013      	ands	r3, r2
 80048f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048f4:	693a      	ldr	r2, [r7, #16]
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	f040 815a 	bne.w	8004bb2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f003 0303 	and.w	r3, r3, #3
 8004906:	2b01      	cmp	r3, #1
 8004908:	d005      	beq.n	8004916 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004912:	2b02      	cmp	r3, #2
 8004914:	d130      	bne.n	8004978 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	2203      	movs	r2, #3
 8004922:	fa02 f303 	lsl.w	r3, r2, r3
 8004926:	43db      	mvns	r3, r3
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	4013      	ands	r3, r2
 800492c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68da      	ldr	r2, [r3, #12]
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	69ba      	ldr	r2, [r7, #24]
 800493c:	4313      	orrs	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800494c:	2201      	movs	r2, #1
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	fa02 f303 	lsl.w	r3, r2, r3
 8004954:	43db      	mvns	r3, r3
 8004956:	69ba      	ldr	r2, [r7, #24]
 8004958:	4013      	ands	r3, r2
 800495a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	091b      	lsrs	r3, r3, #4
 8004962:	f003 0201 	and.w	r2, r3, #1
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	fa02 f303 	lsl.w	r3, r2, r3
 800496c:	69ba      	ldr	r2, [r7, #24]
 800496e:	4313      	orrs	r3, r2
 8004970:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	69ba      	ldr	r2, [r7, #24]
 8004976:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 0303 	and.w	r3, r3, #3
 8004980:	2b03      	cmp	r3, #3
 8004982:	d017      	beq.n	80049b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	005b      	lsls	r3, r3, #1
 800498e:	2203      	movs	r2, #3
 8004990:	fa02 f303 	lsl.w	r3, r2, r3
 8004994:	43db      	mvns	r3, r3
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	4013      	ands	r3, r2
 800499a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	fa02 f303 	lsl.w	r3, r2, r3
 80049a8:	69ba      	ldr	r2, [r7, #24]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f003 0303 	and.w	r3, r3, #3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d123      	bne.n	8004a08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	08da      	lsrs	r2, r3, #3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	3208      	adds	r2, #8
 80049c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	f003 0307 	and.w	r3, r3, #7
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	220f      	movs	r2, #15
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	43db      	mvns	r3, r3
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	4013      	ands	r3, r2
 80049e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	691a      	ldr	r2, [r3, #16]
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	fa02 f303 	lsl.w	r3, r2, r3
 80049f4:	69ba      	ldr	r2, [r7, #24]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	08da      	lsrs	r2, r3, #3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	3208      	adds	r2, #8
 8004a02:	69b9      	ldr	r1, [r7, #24]
 8004a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	2203      	movs	r2, #3
 8004a14:	fa02 f303 	lsl.w	r3, r2, r3
 8004a18:	43db      	mvns	r3, r3
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f003 0203 	and.w	r2, r3, #3
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a30:	69ba      	ldr	r2, [r7, #24]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f000 80b4 	beq.w	8004bb2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	60fb      	str	r3, [r7, #12]
 8004a4e:	4b60      	ldr	r3, [pc, #384]	@ (8004bd0 <HAL_GPIO_Init+0x30c>)
 8004a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a52:	4a5f      	ldr	r2, [pc, #380]	@ (8004bd0 <HAL_GPIO_Init+0x30c>)
 8004a54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a5a:	4b5d      	ldr	r3, [pc, #372]	@ (8004bd0 <HAL_GPIO_Init+0x30c>)
 8004a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a62:	60fb      	str	r3, [r7, #12]
 8004a64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a66:	4a5b      	ldr	r2, [pc, #364]	@ (8004bd4 <HAL_GPIO_Init+0x310>)
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	089b      	lsrs	r3, r3, #2
 8004a6c:	3302      	adds	r3, #2
 8004a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	f003 0303 	and.w	r3, r3, #3
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	220f      	movs	r2, #15
 8004a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a82:	43db      	mvns	r3, r3
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	4013      	ands	r3, r2
 8004a88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a52      	ldr	r2, [pc, #328]	@ (8004bd8 <HAL_GPIO_Init+0x314>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d02b      	beq.n	8004aea <HAL_GPIO_Init+0x226>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a51      	ldr	r2, [pc, #324]	@ (8004bdc <HAL_GPIO_Init+0x318>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d025      	beq.n	8004ae6 <HAL_GPIO_Init+0x222>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a50      	ldr	r2, [pc, #320]	@ (8004be0 <HAL_GPIO_Init+0x31c>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d01f      	beq.n	8004ae2 <HAL_GPIO_Init+0x21e>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a4f      	ldr	r2, [pc, #316]	@ (8004be4 <HAL_GPIO_Init+0x320>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d019      	beq.n	8004ade <HAL_GPIO_Init+0x21a>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a4e      	ldr	r2, [pc, #312]	@ (8004be8 <HAL_GPIO_Init+0x324>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d013      	beq.n	8004ada <HAL_GPIO_Init+0x216>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a4d      	ldr	r2, [pc, #308]	@ (8004bec <HAL_GPIO_Init+0x328>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d00d      	beq.n	8004ad6 <HAL_GPIO_Init+0x212>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a4c      	ldr	r2, [pc, #304]	@ (8004bf0 <HAL_GPIO_Init+0x32c>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d007      	beq.n	8004ad2 <HAL_GPIO_Init+0x20e>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a4b      	ldr	r2, [pc, #300]	@ (8004bf4 <HAL_GPIO_Init+0x330>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d101      	bne.n	8004ace <HAL_GPIO_Init+0x20a>
 8004aca:	2307      	movs	r3, #7
 8004acc:	e00e      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ace:	2308      	movs	r3, #8
 8004ad0:	e00c      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ad2:	2306      	movs	r3, #6
 8004ad4:	e00a      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ad6:	2305      	movs	r3, #5
 8004ad8:	e008      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ada:	2304      	movs	r3, #4
 8004adc:	e006      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e004      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	e002      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e000      	b.n	8004aec <HAL_GPIO_Init+0x228>
 8004aea:	2300      	movs	r3, #0
 8004aec:	69fa      	ldr	r2, [r7, #28]
 8004aee:	f002 0203 	and.w	r2, r2, #3
 8004af2:	0092      	lsls	r2, r2, #2
 8004af4:	4093      	lsls	r3, r2
 8004af6:	69ba      	ldr	r2, [r7, #24]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004afc:	4935      	ldr	r1, [pc, #212]	@ (8004bd4 <HAL_GPIO_Init+0x310>)
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	089b      	lsrs	r3, r3, #2
 8004b02:	3302      	adds	r3, #2
 8004b04:	69ba      	ldr	r2, [r7, #24]
 8004b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b0a:	4b3b      	ldr	r3, [pc, #236]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	43db      	mvns	r3, r3
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	4013      	ands	r3, r2
 8004b18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d003      	beq.n	8004b2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004b26:	69ba      	ldr	r2, [r7, #24]
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b2e:	4a32      	ldr	r2, [pc, #200]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b30:	69bb      	ldr	r3, [r7, #24]
 8004b32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b34:	4b30      	ldr	r3, [pc, #192]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	43db      	mvns	r3, r3
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	4013      	ands	r3, r2
 8004b42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d003      	beq.n	8004b58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004b50:	69ba      	ldr	r2, [r7, #24]
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b58:	4a27      	ldr	r2, [pc, #156]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b5e:	4b26      	ldr	r3, [pc, #152]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	43db      	mvns	r3, r3
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d003      	beq.n	8004b82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004b7a:	69ba      	ldr	r2, [r7, #24]
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b82:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b88:	4b1b      	ldr	r3, [pc, #108]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	43db      	mvns	r3, r3
 8004b92:	69ba      	ldr	r2, [r7, #24]
 8004b94:	4013      	ands	r3, r2
 8004b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d003      	beq.n	8004bac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004bac:	4a12      	ldr	r2, [pc, #72]	@ (8004bf8 <HAL_GPIO_Init+0x334>)
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	61fb      	str	r3, [r7, #28]
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	2b0f      	cmp	r3, #15
 8004bbc:	f67f ae90 	bls.w	80048e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004bc0:	bf00      	nop
 8004bc2:	bf00      	nop
 8004bc4:	3724      	adds	r7, #36	@ 0x24
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	40023800 	.word	0x40023800
 8004bd4:	40013800 	.word	0x40013800
 8004bd8:	40020000 	.word	0x40020000
 8004bdc:	40020400 	.word	0x40020400
 8004be0:	40020800 	.word	0x40020800
 8004be4:	40020c00 	.word	0x40020c00
 8004be8:	40021000 	.word	0x40021000
 8004bec:	40021400 	.word	0x40021400
 8004bf0:	40021800 	.word	0x40021800
 8004bf4:	40021c00 	.word	0x40021c00
 8004bf8:	40013c00 	.word	0x40013c00

08004bfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	460b      	mov	r3, r1
 8004c06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	691a      	ldr	r2, [r3, #16]
 8004c0c:	887b      	ldrh	r3, [r7, #2]
 8004c0e:	4013      	ands	r3, r2
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d002      	beq.n	8004c1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004c14:	2301      	movs	r3, #1
 8004c16:	73fb      	strb	r3, [r7, #15]
 8004c18:	e001      	b.n	8004c1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3714      	adds	r7, #20
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr

08004c2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	460b      	mov	r3, r1
 8004c36:	807b      	strh	r3, [r7, #2]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004c3c:	787b      	ldrb	r3, [r7, #1]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c42:	887a      	ldrh	r2, [r7, #2]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004c48:	e003      	b.n	8004c52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004c4a:	887b      	ldrh	r3, [r7, #2]
 8004c4c:	041a      	lsls	r2, r3, #16
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	619a      	str	r2, [r3, #24]
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b085      	sub	sp, #20
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
 8004c66:	460b      	mov	r3, r1
 8004c68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004c70:	887a      	ldrh	r2, [r7, #2]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	4013      	ands	r3, r2
 8004c76:	041a      	lsls	r2, r3, #16
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	43d9      	mvns	r1, r3
 8004c7c:	887b      	ldrh	r3, [r7, #2]
 8004c7e:	400b      	ands	r3, r1
 8004c80:	431a      	orrs	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	619a      	str	r2, [r3, #24]
}
 8004c86:	bf00      	nop
 8004c88:	3714      	adds	r7, #20
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
	...

08004c94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b082      	sub	sp, #8
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004c9e:	4b08      	ldr	r3, [pc, #32]	@ (8004cc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ca0:	695a      	ldr	r2, [r3, #20]
 8004ca2:	88fb      	ldrh	r3, [r7, #6]
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d006      	beq.n	8004cb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004caa:	4a05      	ldr	r2, [pc, #20]	@ (8004cc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004cac:	88fb      	ldrh	r3, [r7, #6]
 8004cae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004cb0:	88fb      	ldrh	r3, [r7, #6]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7ff f952 	bl	8003f5c <HAL_GPIO_EXTI_Callback>
  }
}
 8004cb8:	bf00      	nop
 8004cba:	3708      	adds	r7, #8
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40013c00 	.word	0x40013c00

08004cc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e267      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0301 	and.w	r3, r3, #1
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d075      	beq.n	8004dce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ce2:	4b88      	ldr	r3, [pc, #544]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f003 030c 	and.w	r3, r3, #12
 8004cea:	2b04      	cmp	r3, #4
 8004cec:	d00c      	beq.n	8004d08 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cee:	4b85      	ldr	r3, [pc, #532]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004cf6:	2b08      	cmp	r3, #8
 8004cf8:	d112      	bne.n	8004d20 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cfa:	4b82      	ldr	r3, [pc, #520]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d06:	d10b      	bne.n	8004d20 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d08:	4b7e      	ldr	r3, [pc, #504]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d05b      	beq.n	8004dcc <HAL_RCC_OscConfig+0x108>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d157      	bne.n	8004dcc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e242      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d28:	d106      	bne.n	8004d38 <HAL_RCC_OscConfig+0x74>
 8004d2a:	4b76      	ldr	r3, [pc, #472]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a75      	ldr	r2, [pc, #468]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d34:	6013      	str	r3, [r2, #0]
 8004d36:	e01d      	b.n	8004d74 <HAL_RCC_OscConfig+0xb0>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d40:	d10c      	bne.n	8004d5c <HAL_RCC_OscConfig+0x98>
 8004d42:	4b70      	ldr	r3, [pc, #448]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a6f      	ldr	r2, [pc, #444]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d4c:	6013      	str	r3, [r2, #0]
 8004d4e:	4b6d      	ldr	r3, [pc, #436]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a6c      	ldr	r2, [pc, #432]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d58:	6013      	str	r3, [r2, #0]
 8004d5a:	e00b      	b.n	8004d74 <HAL_RCC_OscConfig+0xb0>
 8004d5c:	4b69      	ldr	r3, [pc, #420]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a68      	ldr	r2, [pc, #416]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d66:	6013      	str	r3, [r2, #0]
 8004d68:	4b66      	ldr	r3, [pc, #408]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a65      	ldr	r2, [pc, #404]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d013      	beq.n	8004da4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d7c:	f7ff fc60 	bl	8004640 <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d84:	f7ff fc5c 	bl	8004640 <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b64      	cmp	r3, #100	@ 0x64
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e207      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d96:	4b5b      	ldr	r3, [pc, #364]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d0f0      	beq.n	8004d84 <HAL_RCC_OscConfig+0xc0>
 8004da2:	e014      	b.n	8004dce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da4:	f7ff fc4c 	bl	8004640 <HAL_GetTick>
 8004da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004daa:	e008      	b.n	8004dbe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dac:	f7ff fc48 	bl	8004640 <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b64      	cmp	r3, #100	@ 0x64
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e1f3      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dbe:	4b51      	ldr	r3, [pc, #324]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1f0      	bne.n	8004dac <HAL_RCC_OscConfig+0xe8>
 8004dca:	e000      	b.n	8004dce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d063      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004dda:	4b4a      	ldr	r3, [pc, #296]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	f003 030c 	and.w	r3, r3, #12
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00b      	beq.n	8004dfe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004de6:	4b47      	ldr	r3, [pc, #284]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004dee:	2b08      	cmp	r3, #8
 8004df0:	d11c      	bne.n	8004e2c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004df2:	4b44      	ldr	r3, [pc, #272]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d116      	bne.n	8004e2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dfe:	4b41      	ldr	r3, [pc, #260]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0302 	and.w	r3, r3, #2
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d005      	beq.n	8004e16 <HAL_RCC_OscConfig+0x152>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d001      	beq.n	8004e16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e1c7      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e16:	4b3b      	ldr	r3, [pc, #236]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	00db      	lsls	r3, r3, #3
 8004e24:	4937      	ldr	r1, [pc, #220]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004e26:	4313      	orrs	r3, r2
 8004e28:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e2a:	e03a      	b.n	8004ea2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d020      	beq.n	8004e76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e34:	4b34      	ldr	r3, [pc, #208]	@ (8004f08 <HAL_RCC_OscConfig+0x244>)
 8004e36:	2201      	movs	r2, #1
 8004e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e3a:	f7ff fc01 	bl	8004640 <HAL_GetTick>
 8004e3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e40:	e008      	b.n	8004e54 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e42:	f7ff fbfd 	bl	8004640 <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d901      	bls.n	8004e54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e1a8      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e54:	4b2b      	ldr	r3, [pc, #172]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0302 	and.w	r3, r3, #2
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d0f0      	beq.n	8004e42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e60:	4b28      	ldr	r3, [pc, #160]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	00db      	lsls	r3, r3, #3
 8004e6e:	4925      	ldr	r1, [pc, #148]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	600b      	str	r3, [r1, #0]
 8004e74:	e015      	b.n	8004ea2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e76:	4b24      	ldr	r3, [pc, #144]	@ (8004f08 <HAL_RCC_OscConfig+0x244>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7c:	f7ff fbe0 	bl	8004640 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e82:	e008      	b.n	8004e96 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e84:	f7ff fbdc 	bl	8004640 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e187      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e96:	4b1b      	ldr	r3, [pc, #108]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1f0      	bne.n	8004e84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0308 	and.w	r3, r3, #8
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d036      	beq.n	8004f1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d016      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004eb6:	4b15      	ldr	r3, [pc, #84]	@ (8004f0c <HAL_RCC_OscConfig+0x248>)
 8004eb8:	2201      	movs	r2, #1
 8004eba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ebc:	f7ff fbc0 	bl	8004640 <HAL_GetTick>
 8004ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ec4:	f7ff fbbc 	bl	8004640 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e167      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8004f04 <HAL_RCC_OscConfig+0x240>)
 8004ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d0f0      	beq.n	8004ec4 <HAL_RCC_OscConfig+0x200>
 8004ee2:	e01b      	b.n	8004f1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ee4:	4b09      	ldr	r3, [pc, #36]	@ (8004f0c <HAL_RCC_OscConfig+0x248>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eea:	f7ff fba9 	bl	8004640 <HAL_GetTick>
 8004eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ef0:	e00e      	b.n	8004f10 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ef2:	f7ff fba5 	bl	8004640 <HAL_GetTick>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d907      	bls.n	8004f10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e150      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
 8004f04:	40023800 	.word	0x40023800
 8004f08:	42470000 	.word	0x42470000
 8004f0c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f10:	4b88      	ldr	r3, [pc, #544]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004f12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f14:	f003 0302 	and.w	r3, r3, #2
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1ea      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0304 	and.w	r3, r3, #4
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	f000 8097 	beq.w	8005058 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f2e:	4b81      	ldr	r3, [pc, #516]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d10f      	bne.n	8004f5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	60bb      	str	r3, [r7, #8]
 8004f3e:	4b7d      	ldr	r3, [pc, #500]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f42:	4a7c      	ldr	r2, [pc, #496]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004f44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f4a:	4b7a      	ldr	r3, [pc, #488]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f52:	60bb      	str	r3, [r7, #8]
 8004f54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f56:	2301      	movs	r3, #1
 8004f58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f5a:	4b77      	ldr	r3, [pc, #476]	@ (8005138 <HAL_RCC_OscConfig+0x474>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d118      	bne.n	8004f98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f66:	4b74      	ldr	r3, [pc, #464]	@ (8005138 <HAL_RCC_OscConfig+0x474>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a73      	ldr	r2, [pc, #460]	@ (8005138 <HAL_RCC_OscConfig+0x474>)
 8004f6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f72:	f7ff fb65 	bl	8004640 <HAL_GetTick>
 8004f76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f78:	e008      	b.n	8004f8c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f7a:	f7ff fb61 	bl	8004640 <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	2b02      	cmp	r3, #2
 8004f86:	d901      	bls.n	8004f8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e10c      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f8c:	4b6a      	ldr	r3, [pc, #424]	@ (8005138 <HAL_RCC_OscConfig+0x474>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d0f0      	beq.n	8004f7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d106      	bne.n	8004fae <HAL_RCC_OscConfig+0x2ea>
 8004fa0:	4b64      	ldr	r3, [pc, #400]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa4:	4a63      	ldr	r2, [pc, #396]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004fa6:	f043 0301 	orr.w	r3, r3, #1
 8004faa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fac:	e01c      	b.n	8004fe8 <HAL_RCC_OscConfig+0x324>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	2b05      	cmp	r3, #5
 8004fb4:	d10c      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x30c>
 8004fb6:	4b5f      	ldr	r3, [pc, #380]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fba:	4a5e      	ldr	r2, [pc, #376]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004fbc:	f043 0304 	orr.w	r3, r3, #4
 8004fc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fc2:	4b5c      	ldr	r3, [pc, #368]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fc6:	4a5b      	ldr	r2, [pc, #364]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004fc8:	f043 0301 	orr.w	r3, r3, #1
 8004fcc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fce:	e00b      	b.n	8004fe8 <HAL_RCC_OscConfig+0x324>
 8004fd0:	4b58      	ldr	r3, [pc, #352]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004fd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd4:	4a57      	ldr	r2, [pc, #348]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004fd6:	f023 0301 	bic.w	r3, r3, #1
 8004fda:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fdc:	4b55      	ldr	r3, [pc, #340]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004fde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe0:	4a54      	ldr	r2, [pc, #336]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8004fe2:	f023 0304 	bic.w	r3, r3, #4
 8004fe6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d015      	beq.n	800501c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ff0:	f7ff fb26 	bl	8004640 <HAL_GetTick>
 8004ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ff6:	e00a      	b.n	800500e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ff8:	f7ff fb22 	bl	8004640 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005006:	4293      	cmp	r3, r2
 8005008:	d901      	bls.n	800500e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e0cb      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800500e:	4b49      	ldr	r3, [pc, #292]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8005010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d0ee      	beq.n	8004ff8 <HAL_RCC_OscConfig+0x334>
 800501a:	e014      	b.n	8005046 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800501c:	f7ff fb10 	bl	8004640 <HAL_GetTick>
 8005020:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005022:	e00a      	b.n	800503a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005024:	f7ff fb0c 	bl	8004640 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005032:	4293      	cmp	r3, r2
 8005034:	d901      	bls.n	800503a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e0b5      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800503a:	4b3e      	ldr	r3, [pc, #248]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 800503c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1ee      	bne.n	8005024 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005046:	7dfb      	ldrb	r3, [r7, #23]
 8005048:	2b01      	cmp	r3, #1
 800504a:	d105      	bne.n	8005058 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800504c:	4b39      	ldr	r3, [pc, #228]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 800504e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005050:	4a38      	ldr	r2, [pc, #224]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8005052:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005056:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	2b00      	cmp	r3, #0
 800505e:	f000 80a1 	beq.w	80051a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005062:	4b34      	ldr	r3, [pc, #208]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f003 030c 	and.w	r3, r3, #12
 800506a:	2b08      	cmp	r3, #8
 800506c:	d05c      	beq.n	8005128 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	699b      	ldr	r3, [r3, #24]
 8005072:	2b02      	cmp	r3, #2
 8005074:	d141      	bne.n	80050fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005076:	4b31      	ldr	r3, [pc, #196]	@ (800513c <HAL_RCC_OscConfig+0x478>)
 8005078:	2200      	movs	r2, #0
 800507a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800507c:	f7ff fae0 	bl	8004640 <HAL_GetTick>
 8005080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005082:	e008      	b.n	8005096 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005084:	f7ff fadc 	bl	8004640 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	2b02      	cmp	r3, #2
 8005090:	d901      	bls.n	8005096 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e087      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005096:	4b27      	ldr	r3, [pc, #156]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1f0      	bne.n	8005084 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	69da      	ldr	r2, [r3, #28]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	431a      	orrs	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b0:	019b      	lsls	r3, r3, #6
 80050b2:	431a      	orrs	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b8:	085b      	lsrs	r3, r3, #1
 80050ba:	3b01      	subs	r3, #1
 80050bc:	041b      	lsls	r3, r3, #16
 80050be:	431a      	orrs	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c4:	061b      	lsls	r3, r3, #24
 80050c6:	491b      	ldr	r1, [pc, #108]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050cc:	4b1b      	ldr	r3, [pc, #108]	@ (800513c <HAL_RCC_OscConfig+0x478>)
 80050ce:	2201      	movs	r2, #1
 80050d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d2:	f7ff fab5 	bl	8004640 <HAL_GetTick>
 80050d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050d8:	e008      	b.n	80050ec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050da:	f7ff fab1 	bl	8004640 <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d901      	bls.n	80050ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e05c      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050ec:	4b11      	ldr	r3, [pc, #68]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0f0      	beq.n	80050da <HAL_RCC_OscConfig+0x416>
 80050f8:	e054      	b.n	80051a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050fa:	4b10      	ldr	r3, [pc, #64]	@ (800513c <HAL_RCC_OscConfig+0x478>)
 80050fc:	2200      	movs	r2, #0
 80050fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005100:	f7ff fa9e 	bl	8004640 <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005106:	e008      	b.n	800511a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005108:	f7ff fa9a 	bl	8004640 <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e045      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800511a:	4b06      	ldr	r3, [pc, #24]	@ (8005134 <HAL_RCC_OscConfig+0x470>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1f0      	bne.n	8005108 <HAL_RCC_OscConfig+0x444>
 8005126:	e03d      	b.n	80051a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	2b01      	cmp	r3, #1
 800512e:	d107      	bne.n	8005140 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e038      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
 8005134:	40023800 	.word	0x40023800
 8005138:	40007000 	.word	0x40007000
 800513c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005140:	4b1b      	ldr	r3, [pc, #108]	@ (80051b0 <HAL_RCC_OscConfig+0x4ec>)
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	2b01      	cmp	r3, #1
 800514c:	d028      	beq.n	80051a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005158:	429a      	cmp	r2, r3
 800515a:	d121      	bne.n	80051a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005166:	429a      	cmp	r2, r3
 8005168:	d11a      	bne.n	80051a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005170:	4013      	ands	r3, r2
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005176:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005178:	4293      	cmp	r3, r2
 800517a:	d111      	bne.n	80051a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005186:	085b      	lsrs	r3, r3, #1
 8005188:	3b01      	subs	r3, #1
 800518a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800518c:	429a      	cmp	r2, r3
 800518e:	d107      	bne.n	80051a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800519c:	429a      	cmp	r2, r3
 800519e:	d001      	beq.n	80051a4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e000      	b.n	80051a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3718      	adds	r7, #24
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	40023800 	.word	0x40023800

080051b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d101      	bne.n	80051c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e0cc      	b.n	8005362 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051c8:	4b68      	ldr	r3, [pc, #416]	@ (800536c <HAL_RCC_ClockConfig+0x1b8>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0307 	and.w	r3, r3, #7
 80051d0:	683a      	ldr	r2, [r7, #0]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d90c      	bls.n	80051f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051d6:	4b65      	ldr	r3, [pc, #404]	@ (800536c <HAL_RCC_ClockConfig+0x1b8>)
 80051d8:	683a      	ldr	r2, [r7, #0]
 80051da:	b2d2      	uxtb	r2, r2
 80051dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051de:	4b63      	ldr	r3, [pc, #396]	@ (800536c <HAL_RCC_ClockConfig+0x1b8>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0307 	and.w	r3, r3, #7
 80051e6:	683a      	ldr	r2, [r7, #0]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d001      	beq.n	80051f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e0b8      	b.n	8005362 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d020      	beq.n	800523e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0304 	and.w	r3, r3, #4
 8005204:	2b00      	cmp	r3, #0
 8005206:	d005      	beq.n	8005214 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005208:	4b59      	ldr	r3, [pc, #356]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	4a58      	ldr	r2, [pc, #352]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 800520e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005212:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0308 	and.w	r3, r3, #8
 800521c:	2b00      	cmp	r3, #0
 800521e:	d005      	beq.n	800522c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005220:	4b53      	ldr	r3, [pc, #332]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	4a52      	ldr	r2, [pc, #328]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 8005226:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800522a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800522c:	4b50      	ldr	r3, [pc, #320]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	494d      	ldr	r1, [pc, #308]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 800523a:	4313      	orrs	r3, r2
 800523c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b00      	cmp	r3, #0
 8005248:	d044      	beq.n	80052d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d107      	bne.n	8005262 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005252:	4b47      	ldr	r3, [pc, #284]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d119      	bne.n	8005292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e07f      	b.n	8005362 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	2b02      	cmp	r3, #2
 8005268:	d003      	beq.n	8005272 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800526e:	2b03      	cmp	r3, #3
 8005270:	d107      	bne.n	8005282 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005272:	4b3f      	ldr	r3, [pc, #252]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d109      	bne.n	8005292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e06f      	b.n	8005362 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005282:	4b3b      	ldr	r3, [pc, #236]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0302 	and.w	r3, r3, #2
 800528a:	2b00      	cmp	r3, #0
 800528c:	d101      	bne.n	8005292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e067      	b.n	8005362 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005292:	4b37      	ldr	r3, [pc, #220]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f023 0203 	bic.w	r2, r3, #3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	4934      	ldr	r1, [pc, #208]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052a4:	f7ff f9cc 	bl	8004640 <HAL_GetTick>
 80052a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052aa:	e00a      	b.n	80052c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052ac:	f7ff f9c8 	bl	8004640 <HAL_GetTick>
 80052b0:	4602      	mov	r2, r0
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e04f      	b.n	8005362 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052c2:	4b2b      	ldr	r3, [pc, #172]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f003 020c 	and.w	r2, r3, #12
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d1eb      	bne.n	80052ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052d4:	4b25      	ldr	r3, [pc, #148]	@ (800536c <HAL_RCC_ClockConfig+0x1b8>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	683a      	ldr	r2, [r7, #0]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d20c      	bcs.n	80052fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052e2:	4b22      	ldr	r3, [pc, #136]	@ (800536c <HAL_RCC_ClockConfig+0x1b8>)
 80052e4:	683a      	ldr	r2, [r7, #0]
 80052e6:	b2d2      	uxtb	r2, r2
 80052e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ea:	4b20      	ldr	r3, [pc, #128]	@ (800536c <HAL_RCC_ClockConfig+0x1b8>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0307 	and.w	r3, r3, #7
 80052f2:	683a      	ldr	r2, [r7, #0]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d001      	beq.n	80052fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e032      	b.n	8005362 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0304 	and.w	r3, r3, #4
 8005304:	2b00      	cmp	r3, #0
 8005306:	d008      	beq.n	800531a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005308:	4b19      	ldr	r3, [pc, #100]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	4916      	ldr	r1, [pc, #88]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 8005316:	4313      	orrs	r3, r2
 8005318:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 0308 	and.w	r3, r3, #8
 8005322:	2b00      	cmp	r3, #0
 8005324:	d009      	beq.n	800533a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005326:	4b12      	ldr	r3, [pc, #72]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	490e      	ldr	r1, [pc, #56]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 8005336:	4313      	orrs	r3, r2
 8005338:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800533a:	f000 f821 	bl	8005380 <HAL_RCC_GetSysClockFreq>
 800533e:	4602      	mov	r2, r0
 8005340:	4b0b      	ldr	r3, [pc, #44]	@ (8005370 <HAL_RCC_ClockConfig+0x1bc>)
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	091b      	lsrs	r3, r3, #4
 8005346:	f003 030f 	and.w	r3, r3, #15
 800534a:	490a      	ldr	r1, [pc, #40]	@ (8005374 <HAL_RCC_ClockConfig+0x1c0>)
 800534c:	5ccb      	ldrb	r3, [r1, r3]
 800534e:	fa22 f303 	lsr.w	r3, r2, r3
 8005352:	4a09      	ldr	r2, [pc, #36]	@ (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 8005354:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005356:	4b09      	ldr	r3, [pc, #36]	@ (800537c <HAL_RCC_ClockConfig+0x1c8>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff f92c 	bl	80045b8 <HAL_InitTick>

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	40023c00 	.word	0x40023c00
 8005370:	40023800 	.word	0x40023800
 8005374:	080071fc 	.word	0x080071fc
 8005378:	20000014 	.word	0x20000014
 800537c:	20000018 	.word	0x20000018

08005380 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005380:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005384:	b094      	sub	sp, #80	@ 0x50
 8005386:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005388:	2300      	movs	r3, #0
 800538a:	647b      	str	r3, [r7, #68]	@ 0x44
 800538c:	2300      	movs	r3, #0
 800538e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005390:	2300      	movs	r3, #0
 8005392:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005394:	2300      	movs	r3, #0
 8005396:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005398:	4b79      	ldr	r3, [pc, #484]	@ (8005580 <HAL_RCC_GetSysClockFreq+0x200>)
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f003 030c 	and.w	r3, r3, #12
 80053a0:	2b08      	cmp	r3, #8
 80053a2:	d00d      	beq.n	80053c0 <HAL_RCC_GetSysClockFreq+0x40>
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	f200 80e1 	bhi.w	800556c <HAL_RCC_GetSysClockFreq+0x1ec>
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d002      	beq.n	80053b4 <HAL_RCC_GetSysClockFreq+0x34>
 80053ae:	2b04      	cmp	r3, #4
 80053b0:	d003      	beq.n	80053ba <HAL_RCC_GetSysClockFreq+0x3a>
 80053b2:	e0db      	b.n	800556c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053b4:	4b73      	ldr	r3, [pc, #460]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x204>)
 80053b6:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80053b8:	e0db      	b.n	8005572 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80053ba:	4b73      	ldr	r3, [pc, #460]	@ (8005588 <HAL_RCC_GetSysClockFreq+0x208>)
 80053bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053be:	e0d8      	b.n	8005572 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80053c0:	4b6f      	ldr	r3, [pc, #444]	@ (8005580 <HAL_RCC_GetSysClockFreq+0x200>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053ca:	4b6d      	ldr	r3, [pc, #436]	@ (8005580 <HAL_RCC_GetSysClockFreq+0x200>)
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d063      	beq.n	800549e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053d6:	4b6a      	ldr	r3, [pc, #424]	@ (8005580 <HAL_RCC_GetSysClockFreq+0x200>)
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	099b      	lsrs	r3, r3, #6
 80053dc:	2200      	movs	r2, #0
 80053de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80053e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80053e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80053ea:	2300      	movs	r3, #0
 80053ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80053ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80053f2:	4622      	mov	r2, r4
 80053f4:	462b      	mov	r3, r5
 80053f6:	f04f 0000 	mov.w	r0, #0
 80053fa:	f04f 0100 	mov.w	r1, #0
 80053fe:	0159      	lsls	r1, r3, #5
 8005400:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005404:	0150      	lsls	r0, r2, #5
 8005406:	4602      	mov	r2, r0
 8005408:	460b      	mov	r3, r1
 800540a:	4621      	mov	r1, r4
 800540c:	1a51      	subs	r1, r2, r1
 800540e:	6139      	str	r1, [r7, #16]
 8005410:	4629      	mov	r1, r5
 8005412:	eb63 0301 	sbc.w	r3, r3, r1
 8005416:	617b      	str	r3, [r7, #20]
 8005418:	f04f 0200 	mov.w	r2, #0
 800541c:	f04f 0300 	mov.w	r3, #0
 8005420:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005424:	4659      	mov	r1, fp
 8005426:	018b      	lsls	r3, r1, #6
 8005428:	4651      	mov	r1, sl
 800542a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800542e:	4651      	mov	r1, sl
 8005430:	018a      	lsls	r2, r1, #6
 8005432:	4651      	mov	r1, sl
 8005434:	ebb2 0801 	subs.w	r8, r2, r1
 8005438:	4659      	mov	r1, fp
 800543a:	eb63 0901 	sbc.w	r9, r3, r1
 800543e:	f04f 0200 	mov.w	r2, #0
 8005442:	f04f 0300 	mov.w	r3, #0
 8005446:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800544a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800544e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005452:	4690      	mov	r8, r2
 8005454:	4699      	mov	r9, r3
 8005456:	4623      	mov	r3, r4
 8005458:	eb18 0303 	adds.w	r3, r8, r3
 800545c:	60bb      	str	r3, [r7, #8]
 800545e:	462b      	mov	r3, r5
 8005460:	eb49 0303 	adc.w	r3, r9, r3
 8005464:	60fb      	str	r3, [r7, #12]
 8005466:	f04f 0200 	mov.w	r2, #0
 800546a:	f04f 0300 	mov.w	r3, #0
 800546e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005472:	4629      	mov	r1, r5
 8005474:	024b      	lsls	r3, r1, #9
 8005476:	4621      	mov	r1, r4
 8005478:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800547c:	4621      	mov	r1, r4
 800547e:	024a      	lsls	r2, r1, #9
 8005480:	4610      	mov	r0, r2
 8005482:	4619      	mov	r1, r3
 8005484:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005486:	2200      	movs	r2, #0
 8005488:	62bb      	str	r3, [r7, #40]	@ 0x28
 800548a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800548c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005490:	f7fa feee 	bl	8000270 <__aeabi_uldivmod>
 8005494:	4602      	mov	r2, r0
 8005496:	460b      	mov	r3, r1
 8005498:	4613      	mov	r3, r2
 800549a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800549c:	e058      	b.n	8005550 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800549e:	4b38      	ldr	r3, [pc, #224]	@ (8005580 <HAL_RCC_GetSysClockFreq+0x200>)
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	099b      	lsrs	r3, r3, #6
 80054a4:	2200      	movs	r2, #0
 80054a6:	4618      	mov	r0, r3
 80054a8:	4611      	mov	r1, r2
 80054aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80054ae:	623b      	str	r3, [r7, #32]
 80054b0:	2300      	movs	r3, #0
 80054b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80054b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80054b8:	4642      	mov	r2, r8
 80054ba:	464b      	mov	r3, r9
 80054bc:	f04f 0000 	mov.w	r0, #0
 80054c0:	f04f 0100 	mov.w	r1, #0
 80054c4:	0159      	lsls	r1, r3, #5
 80054c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054ca:	0150      	lsls	r0, r2, #5
 80054cc:	4602      	mov	r2, r0
 80054ce:	460b      	mov	r3, r1
 80054d0:	4641      	mov	r1, r8
 80054d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80054d6:	4649      	mov	r1, r9
 80054d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80054dc:	f04f 0200 	mov.w	r2, #0
 80054e0:	f04f 0300 	mov.w	r3, #0
 80054e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80054e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80054ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80054f0:	ebb2 040a 	subs.w	r4, r2, sl
 80054f4:	eb63 050b 	sbc.w	r5, r3, fp
 80054f8:	f04f 0200 	mov.w	r2, #0
 80054fc:	f04f 0300 	mov.w	r3, #0
 8005500:	00eb      	lsls	r3, r5, #3
 8005502:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005506:	00e2      	lsls	r2, r4, #3
 8005508:	4614      	mov	r4, r2
 800550a:	461d      	mov	r5, r3
 800550c:	4643      	mov	r3, r8
 800550e:	18e3      	adds	r3, r4, r3
 8005510:	603b      	str	r3, [r7, #0]
 8005512:	464b      	mov	r3, r9
 8005514:	eb45 0303 	adc.w	r3, r5, r3
 8005518:	607b      	str	r3, [r7, #4]
 800551a:	f04f 0200 	mov.w	r2, #0
 800551e:	f04f 0300 	mov.w	r3, #0
 8005522:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005526:	4629      	mov	r1, r5
 8005528:	028b      	lsls	r3, r1, #10
 800552a:	4621      	mov	r1, r4
 800552c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005530:	4621      	mov	r1, r4
 8005532:	028a      	lsls	r2, r1, #10
 8005534:	4610      	mov	r0, r2
 8005536:	4619      	mov	r1, r3
 8005538:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800553a:	2200      	movs	r2, #0
 800553c:	61bb      	str	r3, [r7, #24]
 800553e:	61fa      	str	r2, [r7, #28]
 8005540:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005544:	f7fa fe94 	bl	8000270 <__aeabi_uldivmod>
 8005548:	4602      	mov	r2, r0
 800554a:	460b      	mov	r3, r1
 800554c:	4613      	mov	r3, r2
 800554e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005550:	4b0b      	ldr	r3, [pc, #44]	@ (8005580 <HAL_RCC_GetSysClockFreq+0x200>)
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	0c1b      	lsrs	r3, r3, #16
 8005556:	f003 0303 	and.w	r3, r3, #3
 800555a:	3301      	adds	r3, #1
 800555c:	005b      	lsls	r3, r3, #1
 800555e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8005560:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005562:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005564:	fbb2 f3f3 	udiv	r3, r2, r3
 8005568:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800556a:	e002      	b.n	8005572 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800556c:	4b05      	ldr	r3, [pc, #20]	@ (8005584 <HAL_RCC_GetSysClockFreq+0x204>)
 800556e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005570:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005572:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005574:	4618      	mov	r0, r3
 8005576:	3750      	adds	r7, #80	@ 0x50
 8005578:	46bd      	mov	sp, r7
 800557a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800557e:	bf00      	nop
 8005580:	40023800 	.word	0x40023800
 8005584:	00f42400 	.word	0x00f42400
 8005588:	007a1200 	.word	0x007a1200

0800558c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e041      	b.n	8005622 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d106      	bne.n	80055b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f7fe feaa 	bl	800430c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2202      	movs	r2, #2
 80055bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	3304      	adds	r3, #4
 80055c8:	4619      	mov	r1, r3
 80055ca:	4610      	mov	r0, r2
 80055cc:	f000 fcd2 	bl	8005f74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3708      	adds	r7, #8
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
	...

0800562c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800562c:	b480      	push	{r7}
 800562e:	b085      	sub	sp, #20
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b01      	cmp	r3, #1
 800563e:	d001      	beq.n	8005644 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e04e      	b.n	80056e2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2202      	movs	r2, #2
 8005648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68da      	ldr	r2, [r3, #12]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f042 0201 	orr.w	r2, r2, #1
 800565a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a23      	ldr	r2, [pc, #140]	@ (80056f0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d022      	beq.n	80056ac <HAL_TIM_Base_Start_IT+0x80>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800566e:	d01d      	beq.n	80056ac <HAL_TIM_Base_Start_IT+0x80>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a1f      	ldr	r2, [pc, #124]	@ (80056f4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d018      	beq.n	80056ac <HAL_TIM_Base_Start_IT+0x80>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a1e      	ldr	r2, [pc, #120]	@ (80056f8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d013      	beq.n	80056ac <HAL_TIM_Base_Start_IT+0x80>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a1c      	ldr	r2, [pc, #112]	@ (80056fc <HAL_TIM_Base_Start_IT+0xd0>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d00e      	beq.n	80056ac <HAL_TIM_Base_Start_IT+0x80>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a1b      	ldr	r2, [pc, #108]	@ (8005700 <HAL_TIM_Base_Start_IT+0xd4>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d009      	beq.n	80056ac <HAL_TIM_Base_Start_IT+0x80>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a19      	ldr	r2, [pc, #100]	@ (8005704 <HAL_TIM_Base_Start_IT+0xd8>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d004      	beq.n	80056ac <HAL_TIM_Base_Start_IT+0x80>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a18      	ldr	r2, [pc, #96]	@ (8005708 <HAL_TIM_Base_Start_IT+0xdc>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d111      	bne.n	80056d0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 0307 	and.w	r3, r3, #7
 80056b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2b06      	cmp	r3, #6
 80056bc:	d010      	beq.n	80056e0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f042 0201 	orr.w	r2, r2, #1
 80056cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ce:	e007      	b.n	80056e0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0201 	orr.w	r2, r2, #1
 80056de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3714      	adds	r7, #20
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	40010000 	.word	0x40010000
 80056f4:	40000400 	.word	0x40000400
 80056f8:	40000800 	.word	0x40000800
 80056fc:	40000c00 	.word	0x40000c00
 8005700:	40010400 	.word	0x40010400
 8005704:	40014000 	.word	0x40014000
 8005708:	40001800 	.word	0x40001800

0800570c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b082      	sub	sp, #8
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d101      	bne.n	800571e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e041      	b.n	80057a2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005724:	b2db      	uxtb	r3, r3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d106      	bne.n	8005738 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f839 	bl	80057aa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2202      	movs	r2, #2
 800573c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	3304      	adds	r3, #4
 8005748:	4619      	mov	r1, r3
 800574a:	4610      	mov	r0, r2
 800574c:	f000 fc12 	bl	8005f74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3708      	adds	r7, #8
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}

080057aa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80057aa:	b480      	push	{r7}
 80057ac:	b083      	sub	sp, #12
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80057b2:	bf00      	nop
 80057b4:	370c      	adds	r7, #12
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr
	...

080057c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d109      	bne.n	80057e4 <HAL_TIM_PWM_Start+0x24>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b01      	cmp	r3, #1
 80057da:	bf14      	ite	ne
 80057dc:	2301      	movne	r3, #1
 80057de:	2300      	moveq	r3, #0
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	e022      	b.n	800582a <HAL_TIM_PWM_Start+0x6a>
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	2b04      	cmp	r3, #4
 80057e8:	d109      	bne.n	80057fe <HAL_TIM_PWM_Start+0x3e>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	bf14      	ite	ne
 80057f6:	2301      	movne	r3, #1
 80057f8:	2300      	moveq	r3, #0
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	e015      	b.n	800582a <HAL_TIM_PWM_Start+0x6a>
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	2b08      	cmp	r3, #8
 8005802:	d109      	bne.n	8005818 <HAL_TIM_PWM_Start+0x58>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800580a:	b2db      	uxtb	r3, r3
 800580c:	2b01      	cmp	r3, #1
 800580e:	bf14      	ite	ne
 8005810:	2301      	movne	r3, #1
 8005812:	2300      	moveq	r3, #0
 8005814:	b2db      	uxtb	r3, r3
 8005816:	e008      	b.n	800582a <HAL_TIM_PWM_Start+0x6a>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800581e:	b2db      	uxtb	r3, r3
 8005820:	2b01      	cmp	r3, #1
 8005822:	bf14      	ite	ne
 8005824:	2301      	movne	r3, #1
 8005826:	2300      	moveq	r3, #0
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b00      	cmp	r3, #0
 800582c:	d001      	beq.n	8005832 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e07c      	b.n	800592c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d104      	bne.n	8005842 <HAL_TIM_PWM_Start+0x82>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2202      	movs	r2, #2
 800583c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005840:	e013      	b.n	800586a <HAL_TIM_PWM_Start+0xaa>
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	2b04      	cmp	r3, #4
 8005846:	d104      	bne.n	8005852 <HAL_TIM_PWM_Start+0x92>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2202      	movs	r2, #2
 800584c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005850:	e00b      	b.n	800586a <HAL_TIM_PWM_Start+0xaa>
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2b08      	cmp	r3, #8
 8005856:	d104      	bne.n	8005862 <HAL_TIM_PWM_Start+0xa2>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2202      	movs	r2, #2
 800585c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005860:	e003      	b.n	800586a <HAL_TIM_PWM_Start+0xaa>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2202      	movs	r2, #2
 8005866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2201      	movs	r2, #1
 8005870:	6839      	ldr	r1, [r7, #0]
 8005872:	4618      	mov	r0, r3
 8005874:	f000 fe74 	bl	8006560 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a2d      	ldr	r2, [pc, #180]	@ (8005934 <HAL_TIM_PWM_Start+0x174>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d004      	beq.n	800588c <HAL_TIM_PWM_Start+0xcc>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a2c      	ldr	r2, [pc, #176]	@ (8005938 <HAL_TIM_PWM_Start+0x178>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d101      	bne.n	8005890 <HAL_TIM_PWM_Start+0xd0>
 800588c:	2301      	movs	r3, #1
 800588e:	e000      	b.n	8005892 <HAL_TIM_PWM_Start+0xd2>
 8005890:	2300      	movs	r3, #0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d007      	beq.n	80058a6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a22      	ldr	r2, [pc, #136]	@ (8005934 <HAL_TIM_PWM_Start+0x174>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d022      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x136>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058b8:	d01d      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x136>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a1f      	ldr	r2, [pc, #124]	@ (800593c <HAL_TIM_PWM_Start+0x17c>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d018      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x136>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a1d      	ldr	r2, [pc, #116]	@ (8005940 <HAL_TIM_PWM_Start+0x180>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d013      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x136>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a1c      	ldr	r2, [pc, #112]	@ (8005944 <HAL_TIM_PWM_Start+0x184>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d00e      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x136>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a16      	ldr	r2, [pc, #88]	@ (8005938 <HAL_TIM_PWM_Start+0x178>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d009      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x136>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a18      	ldr	r2, [pc, #96]	@ (8005948 <HAL_TIM_PWM_Start+0x188>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d004      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x136>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a16      	ldr	r2, [pc, #88]	@ (800594c <HAL_TIM_PWM_Start+0x18c>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d111      	bne.n	800591a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2b06      	cmp	r3, #6
 8005906:	d010      	beq.n	800592a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f042 0201 	orr.w	r2, r2, #1
 8005916:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005918:	e007      	b.n	800592a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f042 0201 	orr.w	r2, r2, #1
 8005928:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800592a:	2300      	movs	r3, #0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	40010000 	.word	0x40010000
 8005938:	40010400 	.word	0x40010400
 800593c:	40000400 	.word	0x40000400
 8005940:	40000800 	.word	0x40000800
 8005944:	40000c00 	.word	0x40000c00
 8005948:	40014000 	.word	0x40014000
 800594c:	40001800 	.word	0x40001800

08005950 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b082      	sub	sp, #8
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2200      	movs	r2, #0
 8005960:	6839      	ldr	r1, [r7, #0]
 8005962:	4618      	mov	r0, r3
 8005964:	f000 fdfc 	bl	8006560 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a2e      	ldr	r2, [pc, #184]	@ (8005a28 <HAL_TIM_PWM_Stop+0xd8>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d004      	beq.n	800597c <HAL_TIM_PWM_Stop+0x2c>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a2d      	ldr	r2, [pc, #180]	@ (8005a2c <HAL_TIM_PWM_Stop+0xdc>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d101      	bne.n	8005980 <HAL_TIM_PWM_Stop+0x30>
 800597c:	2301      	movs	r3, #1
 800597e:	e000      	b.n	8005982 <HAL_TIM_PWM_Stop+0x32>
 8005980:	2300      	movs	r3, #0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d017      	beq.n	80059b6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	6a1a      	ldr	r2, [r3, #32]
 800598c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005990:	4013      	ands	r3, r2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d10f      	bne.n	80059b6 <HAL_TIM_PWM_Stop+0x66>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6a1a      	ldr	r2, [r3, #32]
 800599c:	f240 4344 	movw	r3, #1092	@ 0x444
 80059a0:	4013      	ands	r3, r2
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d107      	bne.n	80059b6 <HAL_TIM_PWM_Stop+0x66>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80059b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	6a1a      	ldr	r2, [r3, #32]
 80059bc:	f241 1311 	movw	r3, #4369	@ 0x1111
 80059c0:	4013      	ands	r3, r2
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10f      	bne.n	80059e6 <HAL_TIM_PWM_Stop+0x96>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	6a1a      	ldr	r2, [r3, #32]
 80059cc:	f240 4344 	movw	r3, #1092	@ 0x444
 80059d0:	4013      	ands	r3, r2
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d107      	bne.n	80059e6 <HAL_TIM_PWM_Stop+0x96>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f022 0201 	bic.w	r2, r2, #1
 80059e4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d104      	bne.n	80059f6 <HAL_TIM_PWM_Stop+0xa6>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059f4:	e013      	b.n	8005a1e <HAL_TIM_PWM_Stop+0xce>
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	2b04      	cmp	r3, #4
 80059fa:	d104      	bne.n	8005a06 <HAL_TIM_PWM_Stop+0xb6>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a04:	e00b      	b.n	8005a1e <HAL_TIM_PWM_Stop+0xce>
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	2b08      	cmp	r3, #8
 8005a0a:	d104      	bne.n	8005a16 <HAL_TIM_PWM_Stop+0xc6>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a14:	e003      	b.n	8005a1e <HAL_TIM_PWM_Stop+0xce>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3708      	adds	r7, #8
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	40010000 	.word	0x40010000
 8005a2c:	40010400 	.word	0x40010400

08005a30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	691b      	ldr	r3, [r3, #16]
 8005a46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d020      	beq.n	8005a94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f003 0302 	and.w	r3, r3, #2
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d01b      	beq.n	8005a94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f06f 0202 	mvn.w	r2, #2
 8005a64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	f003 0303 	and.w	r3, r3, #3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d003      	beq.n	8005a82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 fa5b 	bl	8005f36 <HAL_TIM_IC_CaptureCallback>
 8005a80:	e005      	b.n	8005a8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 fa4d 	bl	8005f22 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fa5e 	bl	8005f4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	f003 0304 	and.w	r3, r3, #4
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d020      	beq.n	8005ae0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f003 0304 	and.w	r3, r3, #4
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01b      	beq.n	8005ae0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f06f 0204 	mvn.w	r2, #4
 8005ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2202      	movs	r2, #2
 8005ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d003      	beq.n	8005ace <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 fa35 	bl	8005f36 <HAL_TIM_IC_CaptureCallback>
 8005acc:	e005      	b.n	8005ada <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 fa27 	bl	8005f22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 fa38 	bl	8005f4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	f003 0308 	and.w	r3, r3, #8
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d020      	beq.n	8005b2c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f003 0308 	and.w	r3, r3, #8
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d01b      	beq.n	8005b2c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f06f 0208 	mvn.w	r2, #8
 8005afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2204      	movs	r2, #4
 8005b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	69db      	ldr	r3, [r3, #28]
 8005b0a:	f003 0303 	and.w	r3, r3, #3
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d003      	beq.n	8005b1a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f000 fa0f 	bl	8005f36 <HAL_TIM_IC_CaptureCallback>
 8005b18:	e005      	b.n	8005b26 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 fa01 	bl	8005f22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f000 fa12 	bl	8005f4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	f003 0310 	and.w	r3, r3, #16
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d020      	beq.n	8005b78 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f003 0310 	and.w	r3, r3, #16
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d01b      	beq.n	8005b78 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f06f 0210 	mvn.w	r2, #16
 8005b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2208      	movs	r2, #8
 8005b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	69db      	ldr	r3, [r3, #28]
 8005b56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d003      	beq.n	8005b66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 f9e9 	bl	8005f36 <HAL_TIM_IC_CaptureCallback>
 8005b64:	e005      	b.n	8005b72 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 f9db 	bl	8005f22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f000 f9ec 	bl	8005f4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	f003 0301 	and.w	r3, r3, #1
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00c      	beq.n	8005b9c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f003 0301 	and.w	r3, r3, #1
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d007      	beq.n	8005b9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f06f 0201 	mvn.w	r2, #1
 8005b94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f7fe f80c 	bl	8003bb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00c      	beq.n	8005bc0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d007      	beq.n	8005bc0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 fd7c 	bl	80066b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00c      	beq.n	8005be4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d007      	beq.n	8005be4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f9bd 	bl	8005f5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f003 0320 	and.w	r3, r3, #32
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00c      	beq.n	8005c08 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	f003 0320 	and.w	r3, r3, #32
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d007      	beq.n	8005c08 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f06f 0220 	mvn.w	r2, #32
 8005c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 fd4e 	bl	80066a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c08:	bf00      	nop
 8005c0a:	3710      	adds	r7, #16
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b086      	sub	sp, #24
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d101      	bne.n	8005c2e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c2a:	2302      	movs	r3, #2
 8005c2c:	e0ae      	b.n	8005d8c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2b0c      	cmp	r3, #12
 8005c3a:	f200 809f 	bhi.w	8005d7c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005c3e:	a201      	add	r2, pc, #4	@ (adr r2, 8005c44 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c44:	08005c79 	.word	0x08005c79
 8005c48:	08005d7d 	.word	0x08005d7d
 8005c4c:	08005d7d 	.word	0x08005d7d
 8005c50:	08005d7d 	.word	0x08005d7d
 8005c54:	08005cb9 	.word	0x08005cb9
 8005c58:	08005d7d 	.word	0x08005d7d
 8005c5c:	08005d7d 	.word	0x08005d7d
 8005c60:	08005d7d 	.word	0x08005d7d
 8005c64:	08005cfb 	.word	0x08005cfb
 8005c68:	08005d7d 	.word	0x08005d7d
 8005c6c:	08005d7d 	.word	0x08005d7d
 8005c70:	08005d7d 	.word	0x08005d7d
 8005c74:	08005d3b 	.word	0x08005d3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68b9      	ldr	r1, [r7, #8]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 fa24 	bl	80060cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	699a      	ldr	r2, [r3, #24]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f042 0208 	orr.w	r2, r2, #8
 8005c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	699a      	ldr	r2, [r3, #24]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0204 	bic.w	r2, r2, #4
 8005ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6999      	ldr	r1, [r3, #24]
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	691a      	ldr	r2, [r3, #16]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	619a      	str	r2, [r3, #24]
      break;
 8005cb6:	e064      	b.n	8005d82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68b9      	ldr	r1, [r7, #8]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fa74 	bl	80061ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	699a      	ldr	r2, [r3, #24]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	699a      	ldr	r2, [r3, #24]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ce2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	6999      	ldr	r1, [r3, #24]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	021a      	lsls	r2, r3, #8
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	619a      	str	r2, [r3, #24]
      break;
 8005cf8:	e043      	b.n	8005d82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	68b9      	ldr	r1, [r7, #8]
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 fac9 	bl	8006298 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	69da      	ldr	r2, [r3, #28]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f042 0208 	orr.w	r2, r2, #8
 8005d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	69da      	ldr	r2, [r3, #28]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f022 0204 	bic.w	r2, r2, #4
 8005d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	69d9      	ldr	r1, [r3, #28]
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	691a      	ldr	r2, [r3, #16]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	61da      	str	r2, [r3, #28]
      break;
 8005d38:	e023      	b.n	8005d82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68b9      	ldr	r1, [r7, #8]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f000 fb1d 	bl	8006380 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	69da      	ldr	r2, [r3, #28]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	69da      	ldr	r2, [r3, #28]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	69d9      	ldr	r1, [r3, #28]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	021a      	lsls	r2, r3, #8
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	430a      	orrs	r2, r1
 8005d78:	61da      	str	r2, [r3, #28]
      break;
 8005d7a:	e002      	b.n	8005d82 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	75fb      	strb	r3, [r7, #23]
      break;
 8005d80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3718      	adds	r7, #24
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d101      	bne.n	8005db0 <HAL_TIM_ConfigClockSource+0x1c>
 8005dac:	2302      	movs	r3, #2
 8005dae:	e0b4      	b.n	8005f1a <HAL_TIM_ConfigClockSource+0x186>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2202      	movs	r2, #2
 8005dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005dce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005dd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005de8:	d03e      	beq.n	8005e68 <HAL_TIM_ConfigClockSource+0xd4>
 8005dea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dee:	f200 8087 	bhi.w	8005f00 <HAL_TIM_ConfigClockSource+0x16c>
 8005df2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005df6:	f000 8086 	beq.w	8005f06 <HAL_TIM_ConfigClockSource+0x172>
 8005dfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dfe:	d87f      	bhi.n	8005f00 <HAL_TIM_ConfigClockSource+0x16c>
 8005e00:	2b70      	cmp	r3, #112	@ 0x70
 8005e02:	d01a      	beq.n	8005e3a <HAL_TIM_ConfigClockSource+0xa6>
 8005e04:	2b70      	cmp	r3, #112	@ 0x70
 8005e06:	d87b      	bhi.n	8005f00 <HAL_TIM_ConfigClockSource+0x16c>
 8005e08:	2b60      	cmp	r3, #96	@ 0x60
 8005e0a:	d050      	beq.n	8005eae <HAL_TIM_ConfigClockSource+0x11a>
 8005e0c:	2b60      	cmp	r3, #96	@ 0x60
 8005e0e:	d877      	bhi.n	8005f00 <HAL_TIM_ConfigClockSource+0x16c>
 8005e10:	2b50      	cmp	r3, #80	@ 0x50
 8005e12:	d03c      	beq.n	8005e8e <HAL_TIM_ConfigClockSource+0xfa>
 8005e14:	2b50      	cmp	r3, #80	@ 0x50
 8005e16:	d873      	bhi.n	8005f00 <HAL_TIM_ConfigClockSource+0x16c>
 8005e18:	2b40      	cmp	r3, #64	@ 0x40
 8005e1a:	d058      	beq.n	8005ece <HAL_TIM_ConfigClockSource+0x13a>
 8005e1c:	2b40      	cmp	r3, #64	@ 0x40
 8005e1e:	d86f      	bhi.n	8005f00 <HAL_TIM_ConfigClockSource+0x16c>
 8005e20:	2b30      	cmp	r3, #48	@ 0x30
 8005e22:	d064      	beq.n	8005eee <HAL_TIM_ConfigClockSource+0x15a>
 8005e24:	2b30      	cmp	r3, #48	@ 0x30
 8005e26:	d86b      	bhi.n	8005f00 <HAL_TIM_ConfigClockSource+0x16c>
 8005e28:	2b20      	cmp	r3, #32
 8005e2a:	d060      	beq.n	8005eee <HAL_TIM_ConfigClockSource+0x15a>
 8005e2c:	2b20      	cmp	r3, #32
 8005e2e:	d867      	bhi.n	8005f00 <HAL_TIM_ConfigClockSource+0x16c>
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d05c      	beq.n	8005eee <HAL_TIM_ConfigClockSource+0x15a>
 8005e34:	2b10      	cmp	r3, #16
 8005e36:	d05a      	beq.n	8005eee <HAL_TIM_ConfigClockSource+0x15a>
 8005e38:	e062      	b.n	8005f00 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e4a:	f000 fb69 	bl	8006520 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68ba      	ldr	r2, [r7, #8]
 8005e64:	609a      	str	r2, [r3, #8]
      break;
 8005e66:	e04f      	b.n	8005f08 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e78:	f000 fb52 	bl	8006520 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689a      	ldr	r2, [r3, #8]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e8a:	609a      	str	r2, [r3, #8]
      break;
 8005e8c:	e03c      	b.n	8005f08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	f000 fac6 	bl	800642c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2150      	movs	r1, #80	@ 0x50
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 fb1f 	bl	80064ea <TIM_ITRx_SetConfig>
      break;
 8005eac:	e02c      	b.n	8005f08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005eba:	461a      	mov	r2, r3
 8005ebc:	f000 fae5 	bl	800648a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2160      	movs	r1, #96	@ 0x60
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 fb0f 	bl	80064ea <TIM_ITRx_SetConfig>
      break;
 8005ecc:	e01c      	b.n	8005f08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eda:	461a      	mov	r2, r3
 8005edc:	f000 faa6 	bl	800642c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2140      	movs	r1, #64	@ 0x40
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f000 faff 	bl	80064ea <TIM_ITRx_SetConfig>
      break;
 8005eec:	e00c      	b.n	8005f08 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4619      	mov	r1, r3
 8005ef8:	4610      	mov	r0, r2
 8005efa:	f000 faf6 	bl	80064ea <TIM_ITRx_SetConfig>
      break;
 8005efe:	e003      	b.n	8005f08 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	73fb      	strb	r3, [r7, #15]
      break;
 8005f04:	e000      	b.n	8005f08 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005f06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f22:	b480      	push	{r7}
 8005f24:	b083      	sub	sp, #12
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f2a:	bf00      	nop
 8005f2c:	370c      	adds	r7, #12
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr

08005f36 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f36:	b480      	push	{r7}
 8005f38:	b083      	sub	sp, #12
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f3e:	bf00      	nop
 8005f40:	370c      	adds	r7, #12
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr

08005f4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f4a:	b480      	push	{r7}
 8005f4c:	b083      	sub	sp, #12
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f52:	bf00      	nop
 8005f54:	370c      	adds	r7, #12
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr

08005f5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f5e:	b480      	push	{r7}
 8005f60:	b083      	sub	sp, #12
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f66:	bf00      	nop
 8005f68:	370c      	adds	r7, #12
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
	...

08005f74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a46      	ldr	r2, [pc, #280]	@ (80060a0 <TIM_Base_SetConfig+0x12c>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d013      	beq.n	8005fb4 <TIM_Base_SetConfig+0x40>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f92:	d00f      	beq.n	8005fb4 <TIM_Base_SetConfig+0x40>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	4a43      	ldr	r2, [pc, #268]	@ (80060a4 <TIM_Base_SetConfig+0x130>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d00b      	beq.n	8005fb4 <TIM_Base_SetConfig+0x40>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a42      	ldr	r2, [pc, #264]	@ (80060a8 <TIM_Base_SetConfig+0x134>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d007      	beq.n	8005fb4 <TIM_Base_SetConfig+0x40>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a41      	ldr	r2, [pc, #260]	@ (80060ac <TIM_Base_SetConfig+0x138>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d003      	beq.n	8005fb4 <TIM_Base_SetConfig+0x40>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	4a40      	ldr	r2, [pc, #256]	@ (80060b0 <TIM_Base_SetConfig+0x13c>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d108      	bne.n	8005fc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a35      	ldr	r2, [pc, #212]	@ (80060a0 <TIM_Base_SetConfig+0x12c>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d02b      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fd4:	d027      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a32      	ldr	r2, [pc, #200]	@ (80060a4 <TIM_Base_SetConfig+0x130>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d023      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a31      	ldr	r2, [pc, #196]	@ (80060a8 <TIM_Base_SetConfig+0x134>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d01f      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a30      	ldr	r2, [pc, #192]	@ (80060ac <TIM_Base_SetConfig+0x138>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d01b      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a2f      	ldr	r2, [pc, #188]	@ (80060b0 <TIM_Base_SetConfig+0x13c>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d017      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a2e      	ldr	r2, [pc, #184]	@ (80060b4 <TIM_Base_SetConfig+0x140>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d013      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a2d      	ldr	r2, [pc, #180]	@ (80060b8 <TIM_Base_SetConfig+0x144>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d00f      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a2c      	ldr	r2, [pc, #176]	@ (80060bc <TIM_Base_SetConfig+0x148>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d00b      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a2b      	ldr	r2, [pc, #172]	@ (80060c0 <TIM_Base_SetConfig+0x14c>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d007      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a2a      	ldr	r2, [pc, #168]	@ (80060c4 <TIM_Base_SetConfig+0x150>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d003      	beq.n	8006026 <TIM_Base_SetConfig+0xb2>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a29      	ldr	r2, [pc, #164]	@ (80060c8 <TIM_Base_SetConfig+0x154>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d108      	bne.n	8006038 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800602c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	68db      	ldr	r3, [r3, #12]
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	4313      	orrs	r3, r2
 8006036:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	695b      	ldr	r3, [r3, #20]
 8006042:	4313      	orrs	r3, r2
 8006044:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	689a      	ldr	r2, [r3, #8]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a10      	ldr	r2, [pc, #64]	@ (80060a0 <TIM_Base_SetConfig+0x12c>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d003      	beq.n	800606c <TIM_Base_SetConfig+0xf8>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a12      	ldr	r2, [pc, #72]	@ (80060b0 <TIM_Base_SetConfig+0x13c>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d103      	bne.n	8006074 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	691a      	ldr	r2, [r3, #16]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	f003 0301 	and.w	r3, r3, #1
 8006082:	2b01      	cmp	r3, #1
 8006084:	d105      	bne.n	8006092 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	691b      	ldr	r3, [r3, #16]
 800608a:	f023 0201 	bic.w	r2, r3, #1
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	611a      	str	r2, [r3, #16]
  }
}
 8006092:	bf00      	nop
 8006094:	3714      	adds	r7, #20
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	40010000 	.word	0x40010000
 80060a4:	40000400 	.word	0x40000400
 80060a8:	40000800 	.word	0x40000800
 80060ac:	40000c00 	.word	0x40000c00
 80060b0:	40010400 	.word	0x40010400
 80060b4:	40014000 	.word	0x40014000
 80060b8:	40014400 	.word	0x40014400
 80060bc:	40014800 	.word	0x40014800
 80060c0:	40001800 	.word	0x40001800
 80060c4:	40001c00 	.word	0x40001c00
 80060c8:	40002000 	.word	0x40002000

080060cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b087      	sub	sp, #28
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a1b      	ldr	r3, [r3, #32]
 80060da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6a1b      	ldr	r3, [r3, #32]
 80060e0:	f023 0201 	bic.w	r2, r3, #1
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	699b      	ldr	r3, [r3, #24]
 80060f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f023 0303 	bic.w	r3, r3, #3
 8006102:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	4313      	orrs	r3, r2
 800610c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	f023 0302 	bic.w	r3, r3, #2
 8006114:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	697a      	ldr	r2, [r7, #20]
 800611c:	4313      	orrs	r3, r2
 800611e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a20      	ldr	r2, [pc, #128]	@ (80061a4 <TIM_OC1_SetConfig+0xd8>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d003      	beq.n	8006130 <TIM_OC1_SetConfig+0x64>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a1f      	ldr	r2, [pc, #124]	@ (80061a8 <TIM_OC1_SetConfig+0xdc>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d10c      	bne.n	800614a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f023 0308 	bic.w	r3, r3, #8
 8006136:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	4313      	orrs	r3, r2
 8006140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	f023 0304 	bic.w	r3, r3, #4
 8006148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a15      	ldr	r2, [pc, #84]	@ (80061a4 <TIM_OC1_SetConfig+0xd8>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d003      	beq.n	800615a <TIM_OC1_SetConfig+0x8e>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a14      	ldr	r2, [pc, #80]	@ (80061a8 <TIM_OC1_SetConfig+0xdc>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d111      	bne.n	800617e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006160:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006168:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	695b      	ldr	r3, [r3, #20]
 800616e:	693a      	ldr	r2, [r7, #16]
 8006170:	4313      	orrs	r3, r2
 8006172:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	4313      	orrs	r3, r2
 800617c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	68fa      	ldr	r2, [r7, #12]
 8006188:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	697a      	ldr	r2, [r7, #20]
 8006196:	621a      	str	r2, [r3, #32]
}
 8006198:	bf00      	nop
 800619a:	371c      	adds	r7, #28
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr
 80061a4:	40010000 	.word	0x40010000
 80061a8:	40010400 	.word	0x40010400

080061ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b087      	sub	sp, #28
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a1b      	ldr	r3, [r3, #32]
 80061c0:	f023 0210 	bic.w	r2, r3, #16
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	021b      	lsls	r3, r3, #8
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	f023 0320 	bic.w	r3, r3, #32
 80061f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	011b      	lsls	r3, r3, #4
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	4313      	orrs	r3, r2
 8006202:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a22      	ldr	r2, [pc, #136]	@ (8006290 <TIM_OC2_SetConfig+0xe4>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d003      	beq.n	8006214 <TIM_OC2_SetConfig+0x68>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a21      	ldr	r2, [pc, #132]	@ (8006294 <TIM_OC2_SetConfig+0xe8>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d10d      	bne.n	8006230 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800621a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	011b      	lsls	r3, r3, #4
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	4313      	orrs	r3, r2
 8006226:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800622e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a17      	ldr	r2, [pc, #92]	@ (8006290 <TIM_OC2_SetConfig+0xe4>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d003      	beq.n	8006240 <TIM_OC2_SetConfig+0x94>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a16      	ldr	r2, [pc, #88]	@ (8006294 <TIM_OC2_SetConfig+0xe8>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d113      	bne.n	8006268 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006246:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800624e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	695b      	ldr	r3, [r3, #20]
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	4313      	orrs	r3, r2
 800625a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	699b      	ldr	r3, [r3, #24]
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	4313      	orrs	r3, r2
 8006266:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	693a      	ldr	r2, [r7, #16]
 800626c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	697a      	ldr	r2, [r7, #20]
 8006280:	621a      	str	r2, [r3, #32]
}
 8006282:	bf00      	nop
 8006284:	371c      	adds	r7, #28
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	40010000 	.word	0x40010000
 8006294:	40010400 	.word	0x40010400

08006298 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006298:	b480      	push	{r7}
 800629a:	b087      	sub	sp, #28
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	69db      	ldr	r3, [r3, #28]
 80062be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f023 0303 	bic.w	r3, r3, #3
 80062ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	021b      	lsls	r3, r3, #8
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4a21      	ldr	r2, [pc, #132]	@ (8006378 <TIM_OC3_SetConfig+0xe0>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d003      	beq.n	80062fe <TIM_OC3_SetConfig+0x66>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a20      	ldr	r2, [pc, #128]	@ (800637c <TIM_OC3_SetConfig+0xe4>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d10d      	bne.n	800631a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006304:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	021b      	lsls	r3, r3, #8
 800630c:	697a      	ldr	r2, [r7, #20]
 800630e:	4313      	orrs	r3, r2
 8006310:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006318:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a16      	ldr	r2, [pc, #88]	@ (8006378 <TIM_OC3_SetConfig+0xe0>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d003      	beq.n	800632a <TIM_OC3_SetConfig+0x92>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a15      	ldr	r2, [pc, #84]	@ (800637c <TIM_OC3_SetConfig+0xe4>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d113      	bne.n	8006352 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006330:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006338:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	011b      	lsls	r3, r3, #4
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	4313      	orrs	r3, r2
 8006344:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	011b      	lsls	r3, r3, #4
 800634c:	693a      	ldr	r2, [r7, #16]
 800634e:	4313      	orrs	r3, r2
 8006350:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	693a      	ldr	r2, [r7, #16]
 8006356:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	685a      	ldr	r2, [r3, #4]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	621a      	str	r2, [r3, #32]
}
 800636c:	bf00      	nop
 800636e:	371c      	adds	r7, #28
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr
 8006378:	40010000 	.word	0x40010000
 800637c:	40010400 	.word	0x40010400

08006380 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006380:	b480      	push	{r7}
 8006382:	b087      	sub	sp, #28
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a1b      	ldr	r3, [r3, #32]
 800638e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6a1b      	ldr	r3, [r3, #32]
 8006394:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	69db      	ldr	r3, [r3, #28]
 80063a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	021b      	lsls	r3, r3, #8
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	031b      	lsls	r3, r3, #12
 80063d2:	693a      	ldr	r2, [r7, #16]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	4a12      	ldr	r2, [pc, #72]	@ (8006424 <TIM_OC4_SetConfig+0xa4>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d003      	beq.n	80063e8 <TIM_OC4_SetConfig+0x68>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	4a11      	ldr	r2, [pc, #68]	@ (8006428 <TIM_OC4_SetConfig+0xa8>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d109      	bne.n	80063fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	695b      	ldr	r3, [r3, #20]
 80063f4:	019b      	lsls	r3, r3, #6
 80063f6:	697a      	ldr	r2, [r7, #20]
 80063f8:	4313      	orrs	r3, r2
 80063fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	697a      	ldr	r2, [r7, #20]
 8006400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	685a      	ldr	r2, [r3, #4]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	693a      	ldr	r2, [r7, #16]
 8006414:	621a      	str	r2, [r3, #32]
}
 8006416:	bf00      	nop
 8006418:	371c      	adds	r7, #28
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	40010000 	.word	0x40010000
 8006428:	40010400 	.word	0x40010400

0800642c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	6a1b      	ldr	r3, [r3, #32]
 8006442:	f023 0201 	bic.w	r2, r3, #1
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006456:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	011b      	lsls	r3, r3, #4
 800645c:	693a      	ldr	r2, [r7, #16]
 800645e:	4313      	orrs	r3, r2
 8006460:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	f023 030a 	bic.w	r3, r3, #10
 8006468:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	4313      	orrs	r3, r2
 8006470:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	693a      	ldr	r2, [r7, #16]
 8006476:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	621a      	str	r2, [r3, #32]
}
 800647e:	bf00      	nop
 8006480:	371c      	adds	r7, #28
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800648a:	b480      	push	{r7}
 800648c:	b087      	sub	sp, #28
 800648e:	af00      	add	r7, sp, #0
 8006490:	60f8      	str	r0, [r7, #12]
 8006492:	60b9      	str	r1, [r7, #8]
 8006494:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6a1b      	ldr	r3, [r3, #32]
 800649a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6a1b      	ldr	r3, [r3, #32]
 80064a0:	f023 0210 	bic.w	r2, r3, #16
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	699b      	ldr	r3, [r3, #24]
 80064ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80064b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	031b      	lsls	r3, r3, #12
 80064ba:	693a      	ldr	r2, [r7, #16]
 80064bc:	4313      	orrs	r3, r2
 80064be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80064c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	011b      	lsls	r3, r3, #4
 80064cc:	697a      	ldr	r2, [r7, #20]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	693a      	ldr	r2, [r7, #16]
 80064d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	697a      	ldr	r2, [r7, #20]
 80064dc:	621a      	str	r2, [r3, #32]
}
 80064de:	bf00      	nop
 80064e0:	371c      	adds	r7, #28
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr

080064ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80064ea:	b480      	push	{r7}
 80064ec:	b085      	sub	sp, #20
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
 80064f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006500:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006502:	683a      	ldr	r2, [r7, #0]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	4313      	orrs	r3, r2
 8006508:	f043 0307 	orr.w	r3, r3, #7
 800650c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68fa      	ldr	r2, [r7, #12]
 8006512:	609a      	str	r2, [r3, #8]
}
 8006514:	bf00      	nop
 8006516:	3714      	adds	r7, #20
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr

08006520 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006520:	b480      	push	{r7}
 8006522:	b087      	sub	sp, #28
 8006524:	af00      	add	r7, sp, #0
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	607a      	str	r2, [r7, #4]
 800652c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800653a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	021a      	lsls	r2, r3, #8
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	431a      	orrs	r2, r3
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	4313      	orrs	r3, r2
 8006548:	697a      	ldr	r2, [r7, #20]
 800654a:	4313      	orrs	r3, r2
 800654c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	609a      	str	r2, [r3, #8]
}
 8006554:	bf00      	nop
 8006556:	371c      	adds	r7, #28
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006560:	b480      	push	{r7}
 8006562:	b087      	sub	sp, #28
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	f003 031f 	and.w	r3, r3, #31
 8006572:	2201      	movs	r2, #1
 8006574:	fa02 f303 	lsl.w	r3, r2, r3
 8006578:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6a1a      	ldr	r2, [r3, #32]
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	43db      	mvns	r3, r3
 8006582:	401a      	ands	r2, r3
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6a1a      	ldr	r2, [r3, #32]
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f003 031f 	and.w	r3, r3, #31
 8006592:	6879      	ldr	r1, [r7, #4]
 8006594:	fa01 f303 	lsl.w	r3, r1, r3
 8006598:	431a      	orrs	r2, r3
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	621a      	str	r2, [r3, #32]
}
 800659e:	bf00      	nop
 80065a0:	371c      	adds	r7, #28
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
	...

080065ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b085      	sub	sp, #20
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d101      	bne.n	80065c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065c0:	2302      	movs	r3, #2
 80065c2:	e05a      	b.n	800667a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2202      	movs	r2, #2
 80065d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68fa      	ldr	r2, [r7, #12]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68fa      	ldr	r2, [r7, #12]
 80065fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a21      	ldr	r2, [pc, #132]	@ (8006688 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d022      	beq.n	800664e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006610:	d01d      	beq.n	800664e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a1d      	ldr	r2, [pc, #116]	@ (800668c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d018      	beq.n	800664e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a1b      	ldr	r2, [pc, #108]	@ (8006690 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d013      	beq.n	800664e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a1a      	ldr	r2, [pc, #104]	@ (8006694 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d00e      	beq.n	800664e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a18      	ldr	r2, [pc, #96]	@ (8006698 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d009      	beq.n	800664e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a17      	ldr	r2, [pc, #92]	@ (800669c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d004      	beq.n	800664e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a15      	ldr	r2, [pc, #84]	@ (80066a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d10c      	bne.n	8006668 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006654:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	68ba      	ldr	r2, [r7, #8]
 800665c:	4313      	orrs	r3, r2
 800665e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68ba      	ldr	r2, [r7, #8]
 8006666:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3714      	adds	r7, #20
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr
 8006686:	bf00      	nop
 8006688:	40010000 	.word	0x40010000
 800668c:	40000400 	.word	0x40000400
 8006690:	40000800 	.word	0x40000800
 8006694:	40000c00 	.word	0x40000c00
 8006698:	40010400 	.word	0x40010400
 800669c:	40014000 	.word	0x40014000
 80066a0:	40001800 	.word	0x40001800

080066a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b083      	sub	sp, #12
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066ac:	bf00      	nop
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066c0:	bf00      	nop
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <siprintf>:
 80066cc:	b40e      	push	{r1, r2, r3}
 80066ce:	b500      	push	{lr}
 80066d0:	b09c      	sub	sp, #112	@ 0x70
 80066d2:	ab1d      	add	r3, sp, #116	@ 0x74
 80066d4:	9002      	str	r0, [sp, #8]
 80066d6:	9006      	str	r0, [sp, #24]
 80066d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80066dc:	4809      	ldr	r0, [pc, #36]	@ (8006704 <siprintf+0x38>)
 80066de:	9107      	str	r1, [sp, #28]
 80066e0:	9104      	str	r1, [sp, #16]
 80066e2:	4909      	ldr	r1, [pc, #36]	@ (8006708 <siprintf+0x3c>)
 80066e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80066e8:	9105      	str	r1, [sp, #20]
 80066ea:	6800      	ldr	r0, [r0, #0]
 80066ec:	9301      	str	r3, [sp, #4]
 80066ee:	a902      	add	r1, sp, #8
 80066f0:	f000 f994 	bl	8006a1c <_svfiprintf_r>
 80066f4:	9b02      	ldr	r3, [sp, #8]
 80066f6:	2200      	movs	r2, #0
 80066f8:	701a      	strb	r2, [r3, #0]
 80066fa:	b01c      	add	sp, #112	@ 0x70
 80066fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006700:	b003      	add	sp, #12
 8006702:	4770      	bx	lr
 8006704:	20000020 	.word	0x20000020
 8006708:	ffff0208 	.word	0xffff0208

0800670c <memset>:
 800670c:	4402      	add	r2, r0
 800670e:	4603      	mov	r3, r0
 8006710:	4293      	cmp	r3, r2
 8006712:	d100      	bne.n	8006716 <memset+0xa>
 8006714:	4770      	bx	lr
 8006716:	f803 1b01 	strb.w	r1, [r3], #1
 800671a:	e7f9      	b.n	8006710 <memset+0x4>

0800671c <__errno>:
 800671c:	4b01      	ldr	r3, [pc, #4]	@ (8006724 <__errno+0x8>)
 800671e:	6818      	ldr	r0, [r3, #0]
 8006720:	4770      	bx	lr
 8006722:	bf00      	nop
 8006724:	20000020 	.word	0x20000020

08006728 <__libc_init_array>:
 8006728:	b570      	push	{r4, r5, r6, lr}
 800672a:	4d0d      	ldr	r5, [pc, #52]	@ (8006760 <__libc_init_array+0x38>)
 800672c:	4c0d      	ldr	r4, [pc, #52]	@ (8006764 <__libc_init_array+0x3c>)
 800672e:	1b64      	subs	r4, r4, r5
 8006730:	10a4      	asrs	r4, r4, #2
 8006732:	2600      	movs	r6, #0
 8006734:	42a6      	cmp	r6, r4
 8006736:	d109      	bne.n	800674c <__libc_init_array+0x24>
 8006738:	4d0b      	ldr	r5, [pc, #44]	@ (8006768 <__libc_init_array+0x40>)
 800673a:	4c0c      	ldr	r4, [pc, #48]	@ (800676c <__libc_init_array+0x44>)
 800673c:	f000 fc66 	bl	800700c <_init>
 8006740:	1b64      	subs	r4, r4, r5
 8006742:	10a4      	asrs	r4, r4, #2
 8006744:	2600      	movs	r6, #0
 8006746:	42a6      	cmp	r6, r4
 8006748:	d105      	bne.n	8006756 <__libc_init_array+0x2e>
 800674a:	bd70      	pop	{r4, r5, r6, pc}
 800674c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006750:	4798      	blx	r3
 8006752:	3601      	adds	r6, #1
 8006754:	e7ee      	b.n	8006734 <__libc_init_array+0xc>
 8006756:	f855 3b04 	ldr.w	r3, [r5], #4
 800675a:	4798      	blx	r3
 800675c:	3601      	adds	r6, #1
 800675e:	e7f2      	b.n	8006746 <__libc_init_array+0x1e>
 8006760:	08007248 	.word	0x08007248
 8006764:	08007248 	.word	0x08007248
 8006768:	08007248 	.word	0x08007248
 800676c:	0800724c 	.word	0x0800724c

08006770 <__retarget_lock_acquire_recursive>:
 8006770:	4770      	bx	lr

08006772 <__retarget_lock_release_recursive>:
 8006772:	4770      	bx	lr

08006774 <_free_r>:
 8006774:	b538      	push	{r3, r4, r5, lr}
 8006776:	4605      	mov	r5, r0
 8006778:	2900      	cmp	r1, #0
 800677a:	d041      	beq.n	8006800 <_free_r+0x8c>
 800677c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006780:	1f0c      	subs	r4, r1, #4
 8006782:	2b00      	cmp	r3, #0
 8006784:	bfb8      	it	lt
 8006786:	18e4      	addlt	r4, r4, r3
 8006788:	f000 f8e0 	bl	800694c <__malloc_lock>
 800678c:	4a1d      	ldr	r2, [pc, #116]	@ (8006804 <_free_r+0x90>)
 800678e:	6813      	ldr	r3, [r2, #0]
 8006790:	b933      	cbnz	r3, 80067a0 <_free_r+0x2c>
 8006792:	6063      	str	r3, [r4, #4]
 8006794:	6014      	str	r4, [r2, #0]
 8006796:	4628      	mov	r0, r5
 8006798:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800679c:	f000 b8dc 	b.w	8006958 <__malloc_unlock>
 80067a0:	42a3      	cmp	r3, r4
 80067a2:	d908      	bls.n	80067b6 <_free_r+0x42>
 80067a4:	6820      	ldr	r0, [r4, #0]
 80067a6:	1821      	adds	r1, r4, r0
 80067a8:	428b      	cmp	r3, r1
 80067aa:	bf01      	itttt	eq
 80067ac:	6819      	ldreq	r1, [r3, #0]
 80067ae:	685b      	ldreq	r3, [r3, #4]
 80067b0:	1809      	addeq	r1, r1, r0
 80067b2:	6021      	streq	r1, [r4, #0]
 80067b4:	e7ed      	b.n	8006792 <_free_r+0x1e>
 80067b6:	461a      	mov	r2, r3
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	b10b      	cbz	r3, 80067c0 <_free_r+0x4c>
 80067bc:	42a3      	cmp	r3, r4
 80067be:	d9fa      	bls.n	80067b6 <_free_r+0x42>
 80067c0:	6811      	ldr	r1, [r2, #0]
 80067c2:	1850      	adds	r0, r2, r1
 80067c4:	42a0      	cmp	r0, r4
 80067c6:	d10b      	bne.n	80067e0 <_free_r+0x6c>
 80067c8:	6820      	ldr	r0, [r4, #0]
 80067ca:	4401      	add	r1, r0
 80067cc:	1850      	adds	r0, r2, r1
 80067ce:	4283      	cmp	r3, r0
 80067d0:	6011      	str	r1, [r2, #0]
 80067d2:	d1e0      	bne.n	8006796 <_free_r+0x22>
 80067d4:	6818      	ldr	r0, [r3, #0]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	6053      	str	r3, [r2, #4]
 80067da:	4408      	add	r0, r1
 80067dc:	6010      	str	r0, [r2, #0]
 80067de:	e7da      	b.n	8006796 <_free_r+0x22>
 80067e0:	d902      	bls.n	80067e8 <_free_r+0x74>
 80067e2:	230c      	movs	r3, #12
 80067e4:	602b      	str	r3, [r5, #0]
 80067e6:	e7d6      	b.n	8006796 <_free_r+0x22>
 80067e8:	6820      	ldr	r0, [r4, #0]
 80067ea:	1821      	adds	r1, r4, r0
 80067ec:	428b      	cmp	r3, r1
 80067ee:	bf04      	itt	eq
 80067f0:	6819      	ldreq	r1, [r3, #0]
 80067f2:	685b      	ldreq	r3, [r3, #4]
 80067f4:	6063      	str	r3, [r4, #4]
 80067f6:	bf04      	itt	eq
 80067f8:	1809      	addeq	r1, r1, r0
 80067fa:	6021      	streq	r1, [r4, #0]
 80067fc:	6054      	str	r4, [r2, #4]
 80067fe:	e7ca      	b.n	8006796 <_free_r+0x22>
 8006800:	bd38      	pop	{r3, r4, r5, pc}
 8006802:	bf00      	nop
 8006804:	20000328 	.word	0x20000328

08006808 <sbrk_aligned>:
 8006808:	b570      	push	{r4, r5, r6, lr}
 800680a:	4e0f      	ldr	r6, [pc, #60]	@ (8006848 <sbrk_aligned+0x40>)
 800680c:	460c      	mov	r4, r1
 800680e:	6831      	ldr	r1, [r6, #0]
 8006810:	4605      	mov	r5, r0
 8006812:	b911      	cbnz	r1, 800681a <sbrk_aligned+0x12>
 8006814:	f000 fba6 	bl	8006f64 <_sbrk_r>
 8006818:	6030      	str	r0, [r6, #0]
 800681a:	4621      	mov	r1, r4
 800681c:	4628      	mov	r0, r5
 800681e:	f000 fba1 	bl	8006f64 <_sbrk_r>
 8006822:	1c43      	adds	r3, r0, #1
 8006824:	d103      	bne.n	800682e <sbrk_aligned+0x26>
 8006826:	f04f 34ff 	mov.w	r4, #4294967295
 800682a:	4620      	mov	r0, r4
 800682c:	bd70      	pop	{r4, r5, r6, pc}
 800682e:	1cc4      	adds	r4, r0, #3
 8006830:	f024 0403 	bic.w	r4, r4, #3
 8006834:	42a0      	cmp	r0, r4
 8006836:	d0f8      	beq.n	800682a <sbrk_aligned+0x22>
 8006838:	1a21      	subs	r1, r4, r0
 800683a:	4628      	mov	r0, r5
 800683c:	f000 fb92 	bl	8006f64 <_sbrk_r>
 8006840:	3001      	adds	r0, #1
 8006842:	d1f2      	bne.n	800682a <sbrk_aligned+0x22>
 8006844:	e7ef      	b.n	8006826 <sbrk_aligned+0x1e>
 8006846:	bf00      	nop
 8006848:	20000324 	.word	0x20000324

0800684c <_malloc_r>:
 800684c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006850:	1ccd      	adds	r5, r1, #3
 8006852:	f025 0503 	bic.w	r5, r5, #3
 8006856:	3508      	adds	r5, #8
 8006858:	2d0c      	cmp	r5, #12
 800685a:	bf38      	it	cc
 800685c:	250c      	movcc	r5, #12
 800685e:	2d00      	cmp	r5, #0
 8006860:	4606      	mov	r6, r0
 8006862:	db01      	blt.n	8006868 <_malloc_r+0x1c>
 8006864:	42a9      	cmp	r1, r5
 8006866:	d904      	bls.n	8006872 <_malloc_r+0x26>
 8006868:	230c      	movs	r3, #12
 800686a:	6033      	str	r3, [r6, #0]
 800686c:	2000      	movs	r0, #0
 800686e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006872:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006948 <_malloc_r+0xfc>
 8006876:	f000 f869 	bl	800694c <__malloc_lock>
 800687a:	f8d8 3000 	ldr.w	r3, [r8]
 800687e:	461c      	mov	r4, r3
 8006880:	bb44      	cbnz	r4, 80068d4 <_malloc_r+0x88>
 8006882:	4629      	mov	r1, r5
 8006884:	4630      	mov	r0, r6
 8006886:	f7ff ffbf 	bl	8006808 <sbrk_aligned>
 800688a:	1c43      	adds	r3, r0, #1
 800688c:	4604      	mov	r4, r0
 800688e:	d158      	bne.n	8006942 <_malloc_r+0xf6>
 8006890:	f8d8 4000 	ldr.w	r4, [r8]
 8006894:	4627      	mov	r7, r4
 8006896:	2f00      	cmp	r7, #0
 8006898:	d143      	bne.n	8006922 <_malloc_r+0xd6>
 800689a:	2c00      	cmp	r4, #0
 800689c:	d04b      	beq.n	8006936 <_malloc_r+0xea>
 800689e:	6823      	ldr	r3, [r4, #0]
 80068a0:	4639      	mov	r1, r7
 80068a2:	4630      	mov	r0, r6
 80068a4:	eb04 0903 	add.w	r9, r4, r3
 80068a8:	f000 fb5c 	bl	8006f64 <_sbrk_r>
 80068ac:	4581      	cmp	r9, r0
 80068ae:	d142      	bne.n	8006936 <_malloc_r+0xea>
 80068b0:	6821      	ldr	r1, [r4, #0]
 80068b2:	1a6d      	subs	r5, r5, r1
 80068b4:	4629      	mov	r1, r5
 80068b6:	4630      	mov	r0, r6
 80068b8:	f7ff ffa6 	bl	8006808 <sbrk_aligned>
 80068bc:	3001      	adds	r0, #1
 80068be:	d03a      	beq.n	8006936 <_malloc_r+0xea>
 80068c0:	6823      	ldr	r3, [r4, #0]
 80068c2:	442b      	add	r3, r5
 80068c4:	6023      	str	r3, [r4, #0]
 80068c6:	f8d8 3000 	ldr.w	r3, [r8]
 80068ca:	685a      	ldr	r2, [r3, #4]
 80068cc:	bb62      	cbnz	r2, 8006928 <_malloc_r+0xdc>
 80068ce:	f8c8 7000 	str.w	r7, [r8]
 80068d2:	e00f      	b.n	80068f4 <_malloc_r+0xa8>
 80068d4:	6822      	ldr	r2, [r4, #0]
 80068d6:	1b52      	subs	r2, r2, r5
 80068d8:	d420      	bmi.n	800691c <_malloc_r+0xd0>
 80068da:	2a0b      	cmp	r2, #11
 80068dc:	d917      	bls.n	800690e <_malloc_r+0xc2>
 80068de:	1961      	adds	r1, r4, r5
 80068e0:	42a3      	cmp	r3, r4
 80068e2:	6025      	str	r5, [r4, #0]
 80068e4:	bf18      	it	ne
 80068e6:	6059      	strne	r1, [r3, #4]
 80068e8:	6863      	ldr	r3, [r4, #4]
 80068ea:	bf08      	it	eq
 80068ec:	f8c8 1000 	streq.w	r1, [r8]
 80068f0:	5162      	str	r2, [r4, r5]
 80068f2:	604b      	str	r3, [r1, #4]
 80068f4:	4630      	mov	r0, r6
 80068f6:	f000 f82f 	bl	8006958 <__malloc_unlock>
 80068fa:	f104 000b 	add.w	r0, r4, #11
 80068fe:	1d23      	adds	r3, r4, #4
 8006900:	f020 0007 	bic.w	r0, r0, #7
 8006904:	1ac2      	subs	r2, r0, r3
 8006906:	bf1c      	itt	ne
 8006908:	1a1b      	subne	r3, r3, r0
 800690a:	50a3      	strne	r3, [r4, r2]
 800690c:	e7af      	b.n	800686e <_malloc_r+0x22>
 800690e:	6862      	ldr	r2, [r4, #4]
 8006910:	42a3      	cmp	r3, r4
 8006912:	bf0c      	ite	eq
 8006914:	f8c8 2000 	streq.w	r2, [r8]
 8006918:	605a      	strne	r2, [r3, #4]
 800691a:	e7eb      	b.n	80068f4 <_malloc_r+0xa8>
 800691c:	4623      	mov	r3, r4
 800691e:	6864      	ldr	r4, [r4, #4]
 8006920:	e7ae      	b.n	8006880 <_malloc_r+0x34>
 8006922:	463c      	mov	r4, r7
 8006924:	687f      	ldr	r7, [r7, #4]
 8006926:	e7b6      	b.n	8006896 <_malloc_r+0x4a>
 8006928:	461a      	mov	r2, r3
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	42a3      	cmp	r3, r4
 800692e:	d1fb      	bne.n	8006928 <_malloc_r+0xdc>
 8006930:	2300      	movs	r3, #0
 8006932:	6053      	str	r3, [r2, #4]
 8006934:	e7de      	b.n	80068f4 <_malloc_r+0xa8>
 8006936:	230c      	movs	r3, #12
 8006938:	6033      	str	r3, [r6, #0]
 800693a:	4630      	mov	r0, r6
 800693c:	f000 f80c 	bl	8006958 <__malloc_unlock>
 8006940:	e794      	b.n	800686c <_malloc_r+0x20>
 8006942:	6005      	str	r5, [r0, #0]
 8006944:	e7d6      	b.n	80068f4 <_malloc_r+0xa8>
 8006946:	bf00      	nop
 8006948:	20000328 	.word	0x20000328

0800694c <__malloc_lock>:
 800694c:	4801      	ldr	r0, [pc, #4]	@ (8006954 <__malloc_lock+0x8>)
 800694e:	f7ff bf0f 	b.w	8006770 <__retarget_lock_acquire_recursive>
 8006952:	bf00      	nop
 8006954:	20000320 	.word	0x20000320

08006958 <__malloc_unlock>:
 8006958:	4801      	ldr	r0, [pc, #4]	@ (8006960 <__malloc_unlock+0x8>)
 800695a:	f7ff bf0a 	b.w	8006772 <__retarget_lock_release_recursive>
 800695e:	bf00      	nop
 8006960:	20000320 	.word	0x20000320

08006964 <__ssputs_r>:
 8006964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006968:	688e      	ldr	r6, [r1, #8]
 800696a:	461f      	mov	r7, r3
 800696c:	42be      	cmp	r6, r7
 800696e:	680b      	ldr	r3, [r1, #0]
 8006970:	4682      	mov	sl, r0
 8006972:	460c      	mov	r4, r1
 8006974:	4690      	mov	r8, r2
 8006976:	d82d      	bhi.n	80069d4 <__ssputs_r+0x70>
 8006978:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800697c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006980:	d026      	beq.n	80069d0 <__ssputs_r+0x6c>
 8006982:	6965      	ldr	r5, [r4, #20]
 8006984:	6909      	ldr	r1, [r1, #16]
 8006986:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800698a:	eba3 0901 	sub.w	r9, r3, r1
 800698e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006992:	1c7b      	adds	r3, r7, #1
 8006994:	444b      	add	r3, r9
 8006996:	106d      	asrs	r5, r5, #1
 8006998:	429d      	cmp	r5, r3
 800699a:	bf38      	it	cc
 800699c:	461d      	movcc	r5, r3
 800699e:	0553      	lsls	r3, r2, #21
 80069a0:	d527      	bpl.n	80069f2 <__ssputs_r+0x8e>
 80069a2:	4629      	mov	r1, r5
 80069a4:	f7ff ff52 	bl	800684c <_malloc_r>
 80069a8:	4606      	mov	r6, r0
 80069aa:	b360      	cbz	r0, 8006a06 <__ssputs_r+0xa2>
 80069ac:	6921      	ldr	r1, [r4, #16]
 80069ae:	464a      	mov	r2, r9
 80069b0:	f000 fae8 	bl	8006f84 <memcpy>
 80069b4:	89a3      	ldrh	r3, [r4, #12]
 80069b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80069ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069be:	81a3      	strh	r3, [r4, #12]
 80069c0:	6126      	str	r6, [r4, #16]
 80069c2:	6165      	str	r5, [r4, #20]
 80069c4:	444e      	add	r6, r9
 80069c6:	eba5 0509 	sub.w	r5, r5, r9
 80069ca:	6026      	str	r6, [r4, #0]
 80069cc:	60a5      	str	r5, [r4, #8]
 80069ce:	463e      	mov	r6, r7
 80069d0:	42be      	cmp	r6, r7
 80069d2:	d900      	bls.n	80069d6 <__ssputs_r+0x72>
 80069d4:	463e      	mov	r6, r7
 80069d6:	6820      	ldr	r0, [r4, #0]
 80069d8:	4632      	mov	r2, r6
 80069da:	4641      	mov	r1, r8
 80069dc:	f000 faa8 	bl	8006f30 <memmove>
 80069e0:	68a3      	ldr	r3, [r4, #8]
 80069e2:	1b9b      	subs	r3, r3, r6
 80069e4:	60a3      	str	r3, [r4, #8]
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	4433      	add	r3, r6
 80069ea:	6023      	str	r3, [r4, #0]
 80069ec:	2000      	movs	r0, #0
 80069ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069f2:	462a      	mov	r2, r5
 80069f4:	f000 fad4 	bl	8006fa0 <_realloc_r>
 80069f8:	4606      	mov	r6, r0
 80069fa:	2800      	cmp	r0, #0
 80069fc:	d1e0      	bne.n	80069c0 <__ssputs_r+0x5c>
 80069fe:	6921      	ldr	r1, [r4, #16]
 8006a00:	4650      	mov	r0, sl
 8006a02:	f7ff feb7 	bl	8006774 <_free_r>
 8006a06:	230c      	movs	r3, #12
 8006a08:	f8ca 3000 	str.w	r3, [sl]
 8006a0c:	89a3      	ldrh	r3, [r4, #12]
 8006a0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a12:	81a3      	strh	r3, [r4, #12]
 8006a14:	f04f 30ff 	mov.w	r0, #4294967295
 8006a18:	e7e9      	b.n	80069ee <__ssputs_r+0x8a>
	...

08006a1c <_svfiprintf_r>:
 8006a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a20:	4698      	mov	r8, r3
 8006a22:	898b      	ldrh	r3, [r1, #12]
 8006a24:	061b      	lsls	r3, r3, #24
 8006a26:	b09d      	sub	sp, #116	@ 0x74
 8006a28:	4607      	mov	r7, r0
 8006a2a:	460d      	mov	r5, r1
 8006a2c:	4614      	mov	r4, r2
 8006a2e:	d510      	bpl.n	8006a52 <_svfiprintf_r+0x36>
 8006a30:	690b      	ldr	r3, [r1, #16]
 8006a32:	b973      	cbnz	r3, 8006a52 <_svfiprintf_r+0x36>
 8006a34:	2140      	movs	r1, #64	@ 0x40
 8006a36:	f7ff ff09 	bl	800684c <_malloc_r>
 8006a3a:	6028      	str	r0, [r5, #0]
 8006a3c:	6128      	str	r0, [r5, #16]
 8006a3e:	b930      	cbnz	r0, 8006a4e <_svfiprintf_r+0x32>
 8006a40:	230c      	movs	r3, #12
 8006a42:	603b      	str	r3, [r7, #0]
 8006a44:	f04f 30ff 	mov.w	r0, #4294967295
 8006a48:	b01d      	add	sp, #116	@ 0x74
 8006a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4e:	2340      	movs	r3, #64	@ 0x40
 8006a50:	616b      	str	r3, [r5, #20]
 8006a52:	2300      	movs	r3, #0
 8006a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a56:	2320      	movs	r3, #32
 8006a58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a60:	2330      	movs	r3, #48	@ 0x30
 8006a62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006c00 <_svfiprintf_r+0x1e4>
 8006a66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a6a:	f04f 0901 	mov.w	r9, #1
 8006a6e:	4623      	mov	r3, r4
 8006a70:	469a      	mov	sl, r3
 8006a72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a76:	b10a      	cbz	r2, 8006a7c <_svfiprintf_r+0x60>
 8006a78:	2a25      	cmp	r2, #37	@ 0x25
 8006a7a:	d1f9      	bne.n	8006a70 <_svfiprintf_r+0x54>
 8006a7c:	ebba 0b04 	subs.w	fp, sl, r4
 8006a80:	d00b      	beq.n	8006a9a <_svfiprintf_r+0x7e>
 8006a82:	465b      	mov	r3, fp
 8006a84:	4622      	mov	r2, r4
 8006a86:	4629      	mov	r1, r5
 8006a88:	4638      	mov	r0, r7
 8006a8a:	f7ff ff6b 	bl	8006964 <__ssputs_r>
 8006a8e:	3001      	adds	r0, #1
 8006a90:	f000 80a7 	beq.w	8006be2 <_svfiprintf_r+0x1c6>
 8006a94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a96:	445a      	add	r2, fp
 8006a98:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a9a:	f89a 3000 	ldrb.w	r3, [sl]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	f000 809f 	beq.w	8006be2 <_svfiprintf_r+0x1c6>
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	f04f 32ff 	mov.w	r2, #4294967295
 8006aaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006aae:	f10a 0a01 	add.w	sl, sl, #1
 8006ab2:	9304      	str	r3, [sp, #16]
 8006ab4:	9307      	str	r3, [sp, #28]
 8006ab6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006aba:	931a      	str	r3, [sp, #104]	@ 0x68
 8006abc:	4654      	mov	r4, sl
 8006abe:	2205      	movs	r2, #5
 8006ac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ac4:	484e      	ldr	r0, [pc, #312]	@ (8006c00 <_svfiprintf_r+0x1e4>)
 8006ac6:	f7f9 fb83 	bl	80001d0 <memchr>
 8006aca:	9a04      	ldr	r2, [sp, #16]
 8006acc:	b9d8      	cbnz	r0, 8006b06 <_svfiprintf_r+0xea>
 8006ace:	06d0      	lsls	r0, r2, #27
 8006ad0:	bf44      	itt	mi
 8006ad2:	2320      	movmi	r3, #32
 8006ad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ad8:	0711      	lsls	r1, r2, #28
 8006ada:	bf44      	itt	mi
 8006adc:	232b      	movmi	r3, #43	@ 0x2b
 8006ade:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ae2:	f89a 3000 	ldrb.w	r3, [sl]
 8006ae6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ae8:	d015      	beq.n	8006b16 <_svfiprintf_r+0xfa>
 8006aea:	9a07      	ldr	r2, [sp, #28]
 8006aec:	4654      	mov	r4, sl
 8006aee:	2000      	movs	r0, #0
 8006af0:	f04f 0c0a 	mov.w	ip, #10
 8006af4:	4621      	mov	r1, r4
 8006af6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006afa:	3b30      	subs	r3, #48	@ 0x30
 8006afc:	2b09      	cmp	r3, #9
 8006afe:	d94b      	bls.n	8006b98 <_svfiprintf_r+0x17c>
 8006b00:	b1b0      	cbz	r0, 8006b30 <_svfiprintf_r+0x114>
 8006b02:	9207      	str	r2, [sp, #28]
 8006b04:	e014      	b.n	8006b30 <_svfiprintf_r+0x114>
 8006b06:	eba0 0308 	sub.w	r3, r0, r8
 8006b0a:	fa09 f303 	lsl.w	r3, r9, r3
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	9304      	str	r3, [sp, #16]
 8006b12:	46a2      	mov	sl, r4
 8006b14:	e7d2      	b.n	8006abc <_svfiprintf_r+0xa0>
 8006b16:	9b03      	ldr	r3, [sp, #12]
 8006b18:	1d19      	adds	r1, r3, #4
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	9103      	str	r1, [sp, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	bfbb      	ittet	lt
 8006b22:	425b      	neglt	r3, r3
 8006b24:	f042 0202 	orrlt.w	r2, r2, #2
 8006b28:	9307      	strge	r3, [sp, #28]
 8006b2a:	9307      	strlt	r3, [sp, #28]
 8006b2c:	bfb8      	it	lt
 8006b2e:	9204      	strlt	r2, [sp, #16]
 8006b30:	7823      	ldrb	r3, [r4, #0]
 8006b32:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b34:	d10a      	bne.n	8006b4c <_svfiprintf_r+0x130>
 8006b36:	7863      	ldrb	r3, [r4, #1]
 8006b38:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b3a:	d132      	bne.n	8006ba2 <_svfiprintf_r+0x186>
 8006b3c:	9b03      	ldr	r3, [sp, #12]
 8006b3e:	1d1a      	adds	r2, r3, #4
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	9203      	str	r2, [sp, #12]
 8006b44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b48:	3402      	adds	r4, #2
 8006b4a:	9305      	str	r3, [sp, #20]
 8006b4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006c10 <_svfiprintf_r+0x1f4>
 8006b50:	7821      	ldrb	r1, [r4, #0]
 8006b52:	2203      	movs	r2, #3
 8006b54:	4650      	mov	r0, sl
 8006b56:	f7f9 fb3b 	bl	80001d0 <memchr>
 8006b5a:	b138      	cbz	r0, 8006b6c <_svfiprintf_r+0x150>
 8006b5c:	9b04      	ldr	r3, [sp, #16]
 8006b5e:	eba0 000a 	sub.w	r0, r0, sl
 8006b62:	2240      	movs	r2, #64	@ 0x40
 8006b64:	4082      	lsls	r2, r0
 8006b66:	4313      	orrs	r3, r2
 8006b68:	3401      	adds	r4, #1
 8006b6a:	9304      	str	r3, [sp, #16]
 8006b6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b70:	4824      	ldr	r0, [pc, #144]	@ (8006c04 <_svfiprintf_r+0x1e8>)
 8006b72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b76:	2206      	movs	r2, #6
 8006b78:	f7f9 fb2a 	bl	80001d0 <memchr>
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	d036      	beq.n	8006bee <_svfiprintf_r+0x1d2>
 8006b80:	4b21      	ldr	r3, [pc, #132]	@ (8006c08 <_svfiprintf_r+0x1ec>)
 8006b82:	bb1b      	cbnz	r3, 8006bcc <_svfiprintf_r+0x1b0>
 8006b84:	9b03      	ldr	r3, [sp, #12]
 8006b86:	3307      	adds	r3, #7
 8006b88:	f023 0307 	bic.w	r3, r3, #7
 8006b8c:	3308      	adds	r3, #8
 8006b8e:	9303      	str	r3, [sp, #12]
 8006b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b92:	4433      	add	r3, r6
 8006b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b96:	e76a      	b.n	8006a6e <_svfiprintf_r+0x52>
 8006b98:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	2001      	movs	r0, #1
 8006ba0:	e7a8      	b.n	8006af4 <_svfiprintf_r+0xd8>
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	3401      	adds	r4, #1
 8006ba6:	9305      	str	r3, [sp, #20]
 8006ba8:	4619      	mov	r1, r3
 8006baa:	f04f 0c0a 	mov.w	ip, #10
 8006bae:	4620      	mov	r0, r4
 8006bb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bb4:	3a30      	subs	r2, #48	@ 0x30
 8006bb6:	2a09      	cmp	r2, #9
 8006bb8:	d903      	bls.n	8006bc2 <_svfiprintf_r+0x1a6>
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d0c6      	beq.n	8006b4c <_svfiprintf_r+0x130>
 8006bbe:	9105      	str	r1, [sp, #20]
 8006bc0:	e7c4      	b.n	8006b4c <_svfiprintf_r+0x130>
 8006bc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bc6:	4604      	mov	r4, r0
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e7f0      	b.n	8006bae <_svfiprintf_r+0x192>
 8006bcc:	ab03      	add	r3, sp, #12
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	462a      	mov	r2, r5
 8006bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8006c0c <_svfiprintf_r+0x1f0>)
 8006bd4:	a904      	add	r1, sp, #16
 8006bd6:	4638      	mov	r0, r7
 8006bd8:	f3af 8000 	nop.w
 8006bdc:	1c42      	adds	r2, r0, #1
 8006bde:	4606      	mov	r6, r0
 8006be0:	d1d6      	bne.n	8006b90 <_svfiprintf_r+0x174>
 8006be2:	89ab      	ldrh	r3, [r5, #12]
 8006be4:	065b      	lsls	r3, r3, #25
 8006be6:	f53f af2d 	bmi.w	8006a44 <_svfiprintf_r+0x28>
 8006bea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bec:	e72c      	b.n	8006a48 <_svfiprintf_r+0x2c>
 8006bee:	ab03      	add	r3, sp, #12
 8006bf0:	9300      	str	r3, [sp, #0]
 8006bf2:	462a      	mov	r2, r5
 8006bf4:	4b05      	ldr	r3, [pc, #20]	@ (8006c0c <_svfiprintf_r+0x1f0>)
 8006bf6:	a904      	add	r1, sp, #16
 8006bf8:	4638      	mov	r0, r7
 8006bfa:	f000 f879 	bl	8006cf0 <_printf_i>
 8006bfe:	e7ed      	b.n	8006bdc <_svfiprintf_r+0x1c0>
 8006c00:	0800720c 	.word	0x0800720c
 8006c04:	08007216 	.word	0x08007216
 8006c08:	00000000 	.word	0x00000000
 8006c0c:	08006965 	.word	0x08006965
 8006c10:	08007212 	.word	0x08007212

08006c14 <_printf_common>:
 8006c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c18:	4616      	mov	r6, r2
 8006c1a:	4698      	mov	r8, r3
 8006c1c:	688a      	ldr	r2, [r1, #8]
 8006c1e:	690b      	ldr	r3, [r1, #16]
 8006c20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c24:	4293      	cmp	r3, r2
 8006c26:	bfb8      	it	lt
 8006c28:	4613      	movlt	r3, r2
 8006c2a:	6033      	str	r3, [r6, #0]
 8006c2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c30:	4607      	mov	r7, r0
 8006c32:	460c      	mov	r4, r1
 8006c34:	b10a      	cbz	r2, 8006c3a <_printf_common+0x26>
 8006c36:	3301      	adds	r3, #1
 8006c38:	6033      	str	r3, [r6, #0]
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	0699      	lsls	r1, r3, #26
 8006c3e:	bf42      	ittt	mi
 8006c40:	6833      	ldrmi	r3, [r6, #0]
 8006c42:	3302      	addmi	r3, #2
 8006c44:	6033      	strmi	r3, [r6, #0]
 8006c46:	6825      	ldr	r5, [r4, #0]
 8006c48:	f015 0506 	ands.w	r5, r5, #6
 8006c4c:	d106      	bne.n	8006c5c <_printf_common+0x48>
 8006c4e:	f104 0a19 	add.w	sl, r4, #25
 8006c52:	68e3      	ldr	r3, [r4, #12]
 8006c54:	6832      	ldr	r2, [r6, #0]
 8006c56:	1a9b      	subs	r3, r3, r2
 8006c58:	42ab      	cmp	r3, r5
 8006c5a:	dc26      	bgt.n	8006caa <_printf_common+0x96>
 8006c5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c60:	6822      	ldr	r2, [r4, #0]
 8006c62:	3b00      	subs	r3, #0
 8006c64:	bf18      	it	ne
 8006c66:	2301      	movne	r3, #1
 8006c68:	0692      	lsls	r2, r2, #26
 8006c6a:	d42b      	bmi.n	8006cc4 <_printf_common+0xb0>
 8006c6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c70:	4641      	mov	r1, r8
 8006c72:	4638      	mov	r0, r7
 8006c74:	47c8      	blx	r9
 8006c76:	3001      	adds	r0, #1
 8006c78:	d01e      	beq.n	8006cb8 <_printf_common+0xa4>
 8006c7a:	6823      	ldr	r3, [r4, #0]
 8006c7c:	6922      	ldr	r2, [r4, #16]
 8006c7e:	f003 0306 	and.w	r3, r3, #6
 8006c82:	2b04      	cmp	r3, #4
 8006c84:	bf02      	ittt	eq
 8006c86:	68e5      	ldreq	r5, [r4, #12]
 8006c88:	6833      	ldreq	r3, [r6, #0]
 8006c8a:	1aed      	subeq	r5, r5, r3
 8006c8c:	68a3      	ldr	r3, [r4, #8]
 8006c8e:	bf0c      	ite	eq
 8006c90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c94:	2500      	movne	r5, #0
 8006c96:	4293      	cmp	r3, r2
 8006c98:	bfc4      	itt	gt
 8006c9a:	1a9b      	subgt	r3, r3, r2
 8006c9c:	18ed      	addgt	r5, r5, r3
 8006c9e:	2600      	movs	r6, #0
 8006ca0:	341a      	adds	r4, #26
 8006ca2:	42b5      	cmp	r5, r6
 8006ca4:	d11a      	bne.n	8006cdc <_printf_common+0xc8>
 8006ca6:	2000      	movs	r0, #0
 8006ca8:	e008      	b.n	8006cbc <_printf_common+0xa8>
 8006caa:	2301      	movs	r3, #1
 8006cac:	4652      	mov	r2, sl
 8006cae:	4641      	mov	r1, r8
 8006cb0:	4638      	mov	r0, r7
 8006cb2:	47c8      	blx	r9
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	d103      	bne.n	8006cc0 <_printf_common+0xac>
 8006cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cc0:	3501      	adds	r5, #1
 8006cc2:	e7c6      	b.n	8006c52 <_printf_common+0x3e>
 8006cc4:	18e1      	adds	r1, r4, r3
 8006cc6:	1c5a      	adds	r2, r3, #1
 8006cc8:	2030      	movs	r0, #48	@ 0x30
 8006cca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cce:	4422      	add	r2, r4
 8006cd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cd8:	3302      	adds	r3, #2
 8006cda:	e7c7      	b.n	8006c6c <_printf_common+0x58>
 8006cdc:	2301      	movs	r3, #1
 8006cde:	4622      	mov	r2, r4
 8006ce0:	4641      	mov	r1, r8
 8006ce2:	4638      	mov	r0, r7
 8006ce4:	47c8      	blx	r9
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	d0e6      	beq.n	8006cb8 <_printf_common+0xa4>
 8006cea:	3601      	adds	r6, #1
 8006cec:	e7d9      	b.n	8006ca2 <_printf_common+0x8e>
	...

08006cf0 <_printf_i>:
 8006cf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf4:	7e0f      	ldrb	r7, [r1, #24]
 8006cf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cf8:	2f78      	cmp	r7, #120	@ 0x78
 8006cfa:	4691      	mov	r9, r2
 8006cfc:	4680      	mov	r8, r0
 8006cfe:	460c      	mov	r4, r1
 8006d00:	469a      	mov	sl, r3
 8006d02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d06:	d807      	bhi.n	8006d18 <_printf_i+0x28>
 8006d08:	2f62      	cmp	r7, #98	@ 0x62
 8006d0a:	d80a      	bhi.n	8006d22 <_printf_i+0x32>
 8006d0c:	2f00      	cmp	r7, #0
 8006d0e:	f000 80d2 	beq.w	8006eb6 <_printf_i+0x1c6>
 8006d12:	2f58      	cmp	r7, #88	@ 0x58
 8006d14:	f000 80b9 	beq.w	8006e8a <_printf_i+0x19a>
 8006d18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d20:	e03a      	b.n	8006d98 <_printf_i+0xa8>
 8006d22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d26:	2b15      	cmp	r3, #21
 8006d28:	d8f6      	bhi.n	8006d18 <_printf_i+0x28>
 8006d2a:	a101      	add	r1, pc, #4	@ (adr r1, 8006d30 <_printf_i+0x40>)
 8006d2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d30:	08006d89 	.word	0x08006d89
 8006d34:	08006d9d 	.word	0x08006d9d
 8006d38:	08006d19 	.word	0x08006d19
 8006d3c:	08006d19 	.word	0x08006d19
 8006d40:	08006d19 	.word	0x08006d19
 8006d44:	08006d19 	.word	0x08006d19
 8006d48:	08006d9d 	.word	0x08006d9d
 8006d4c:	08006d19 	.word	0x08006d19
 8006d50:	08006d19 	.word	0x08006d19
 8006d54:	08006d19 	.word	0x08006d19
 8006d58:	08006d19 	.word	0x08006d19
 8006d5c:	08006e9d 	.word	0x08006e9d
 8006d60:	08006dc7 	.word	0x08006dc7
 8006d64:	08006e57 	.word	0x08006e57
 8006d68:	08006d19 	.word	0x08006d19
 8006d6c:	08006d19 	.word	0x08006d19
 8006d70:	08006ebf 	.word	0x08006ebf
 8006d74:	08006d19 	.word	0x08006d19
 8006d78:	08006dc7 	.word	0x08006dc7
 8006d7c:	08006d19 	.word	0x08006d19
 8006d80:	08006d19 	.word	0x08006d19
 8006d84:	08006e5f 	.word	0x08006e5f
 8006d88:	6833      	ldr	r3, [r6, #0]
 8006d8a:	1d1a      	adds	r2, r3, #4
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	6032      	str	r2, [r6, #0]
 8006d90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e09d      	b.n	8006ed8 <_printf_i+0x1e8>
 8006d9c:	6833      	ldr	r3, [r6, #0]
 8006d9e:	6820      	ldr	r0, [r4, #0]
 8006da0:	1d19      	adds	r1, r3, #4
 8006da2:	6031      	str	r1, [r6, #0]
 8006da4:	0606      	lsls	r6, r0, #24
 8006da6:	d501      	bpl.n	8006dac <_printf_i+0xbc>
 8006da8:	681d      	ldr	r5, [r3, #0]
 8006daa:	e003      	b.n	8006db4 <_printf_i+0xc4>
 8006dac:	0645      	lsls	r5, r0, #25
 8006dae:	d5fb      	bpl.n	8006da8 <_printf_i+0xb8>
 8006db0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006db4:	2d00      	cmp	r5, #0
 8006db6:	da03      	bge.n	8006dc0 <_printf_i+0xd0>
 8006db8:	232d      	movs	r3, #45	@ 0x2d
 8006dba:	426d      	negs	r5, r5
 8006dbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dc0:	4859      	ldr	r0, [pc, #356]	@ (8006f28 <_printf_i+0x238>)
 8006dc2:	230a      	movs	r3, #10
 8006dc4:	e011      	b.n	8006dea <_printf_i+0xfa>
 8006dc6:	6821      	ldr	r1, [r4, #0]
 8006dc8:	6833      	ldr	r3, [r6, #0]
 8006dca:	0608      	lsls	r0, r1, #24
 8006dcc:	f853 5b04 	ldr.w	r5, [r3], #4
 8006dd0:	d402      	bmi.n	8006dd8 <_printf_i+0xe8>
 8006dd2:	0649      	lsls	r1, r1, #25
 8006dd4:	bf48      	it	mi
 8006dd6:	b2ad      	uxthmi	r5, r5
 8006dd8:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dda:	4853      	ldr	r0, [pc, #332]	@ (8006f28 <_printf_i+0x238>)
 8006ddc:	6033      	str	r3, [r6, #0]
 8006dde:	bf14      	ite	ne
 8006de0:	230a      	movne	r3, #10
 8006de2:	2308      	moveq	r3, #8
 8006de4:	2100      	movs	r1, #0
 8006de6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006dea:	6866      	ldr	r6, [r4, #4]
 8006dec:	60a6      	str	r6, [r4, #8]
 8006dee:	2e00      	cmp	r6, #0
 8006df0:	bfa2      	ittt	ge
 8006df2:	6821      	ldrge	r1, [r4, #0]
 8006df4:	f021 0104 	bicge.w	r1, r1, #4
 8006df8:	6021      	strge	r1, [r4, #0]
 8006dfa:	b90d      	cbnz	r5, 8006e00 <_printf_i+0x110>
 8006dfc:	2e00      	cmp	r6, #0
 8006dfe:	d04b      	beq.n	8006e98 <_printf_i+0x1a8>
 8006e00:	4616      	mov	r6, r2
 8006e02:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e06:	fb03 5711 	mls	r7, r3, r1, r5
 8006e0a:	5dc7      	ldrb	r7, [r0, r7]
 8006e0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e10:	462f      	mov	r7, r5
 8006e12:	42bb      	cmp	r3, r7
 8006e14:	460d      	mov	r5, r1
 8006e16:	d9f4      	bls.n	8006e02 <_printf_i+0x112>
 8006e18:	2b08      	cmp	r3, #8
 8006e1a:	d10b      	bne.n	8006e34 <_printf_i+0x144>
 8006e1c:	6823      	ldr	r3, [r4, #0]
 8006e1e:	07df      	lsls	r7, r3, #31
 8006e20:	d508      	bpl.n	8006e34 <_printf_i+0x144>
 8006e22:	6923      	ldr	r3, [r4, #16]
 8006e24:	6861      	ldr	r1, [r4, #4]
 8006e26:	4299      	cmp	r1, r3
 8006e28:	bfde      	ittt	le
 8006e2a:	2330      	movle	r3, #48	@ 0x30
 8006e2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e30:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e34:	1b92      	subs	r2, r2, r6
 8006e36:	6122      	str	r2, [r4, #16]
 8006e38:	f8cd a000 	str.w	sl, [sp]
 8006e3c:	464b      	mov	r3, r9
 8006e3e:	aa03      	add	r2, sp, #12
 8006e40:	4621      	mov	r1, r4
 8006e42:	4640      	mov	r0, r8
 8006e44:	f7ff fee6 	bl	8006c14 <_printf_common>
 8006e48:	3001      	adds	r0, #1
 8006e4a:	d14a      	bne.n	8006ee2 <_printf_i+0x1f2>
 8006e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e50:	b004      	add	sp, #16
 8006e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e56:	6823      	ldr	r3, [r4, #0]
 8006e58:	f043 0320 	orr.w	r3, r3, #32
 8006e5c:	6023      	str	r3, [r4, #0]
 8006e5e:	4833      	ldr	r0, [pc, #204]	@ (8006f2c <_printf_i+0x23c>)
 8006e60:	2778      	movs	r7, #120	@ 0x78
 8006e62:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e66:	6823      	ldr	r3, [r4, #0]
 8006e68:	6831      	ldr	r1, [r6, #0]
 8006e6a:	061f      	lsls	r7, r3, #24
 8006e6c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e70:	d402      	bmi.n	8006e78 <_printf_i+0x188>
 8006e72:	065f      	lsls	r7, r3, #25
 8006e74:	bf48      	it	mi
 8006e76:	b2ad      	uxthmi	r5, r5
 8006e78:	6031      	str	r1, [r6, #0]
 8006e7a:	07d9      	lsls	r1, r3, #31
 8006e7c:	bf44      	itt	mi
 8006e7e:	f043 0320 	orrmi.w	r3, r3, #32
 8006e82:	6023      	strmi	r3, [r4, #0]
 8006e84:	b11d      	cbz	r5, 8006e8e <_printf_i+0x19e>
 8006e86:	2310      	movs	r3, #16
 8006e88:	e7ac      	b.n	8006de4 <_printf_i+0xf4>
 8006e8a:	4827      	ldr	r0, [pc, #156]	@ (8006f28 <_printf_i+0x238>)
 8006e8c:	e7e9      	b.n	8006e62 <_printf_i+0x172>
 8006e8e:	6823      	ldr	r3, [r4, #0]
 8006e90:	f023 0320 	bic.w	r3, r3, #32
 8006e94:	6023      	str	r3, [r4, #0]
 8006e96:	e7f6      	b.n	8006e86 <_printf_i+0x196>
 8006e98:	4616      	mov	r6, r2
 8006e9a:	e7bd      	b.n	8006e18 <_printf_i+0x128>
 8006e9c:	6833      	ldr	r3, [r6, #0]
 8006e9e:	6825      	ldr	r5, [r4, #0]
 8006ea0:	6961      	ldr	r1, [r4, #20]
 8006ea2:	1d18      	adds	r0, r3, #4
 8006ea4:	6030      	str	r0, [r6, #0]
 8006ea6:	062e      	lsls	r6, r5, #24
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	d501      	bpl.n	8006eb0 <_printf_i+0x1c0>
 8006eac:	6019      	str	r1, [r3, #0]
 8006eae:	e002      	b.n	8006eb6 <_printf_i+0x1c6>
 8006eb0:	0668      	lsls	r0, r5, #25
 8006eb2:	d5fb      	bpl.n	8006eac <_printf_i+0x1bc>
 8006eb4:	8019      	strh	r1, [r3, #0]
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	6123      	str	r3, [r4, #16]
 8006eba:	4616      	mov	r6, r2
 8006ebc:	e7bc      	b.n	8006e38 <_printf_i+0x148>
 8006ebe:	6833      	ldr	r3, [r6, #0]
 8006ec0:	1d1a      	adds	r2, r3, #4
 8006ec2:	6032      	str	r2, [r6, #0]
 8006ec4:	681e      	ldr	r6, [r3, #0]
 8006ec6:	6862      	ldr	r2, [r4, #4]
 8006ec8:	2100      	movs	r1, #0
 8006eca:	4630      	mov	r0, r6
 8006ecc:	f7f9 f980 	bl	80001d0 <memchr>
 8006ed0:	b108      	cbz	r0, 8006ed6 <_printf_i+0x1e6>
 8006ed2:	1b80      	subs	r0, r0, r6
 8006ed4:	6060      	str	r0, [r4, #4]
 8006ed6:	6863      	ldr	r3, [r4, #4]
 8006ed8:	6123      	str	r3, [r4, #16]
 8006eda:	2300      	movs	r3, #0
 8006edc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ee0:	e7aa      	b.n	8006e38 <_printf_i+0x148>
 8006ee2:	6923      	ldr	r3, [r4, #16]
 8006ee4:	4632      	mov	r2, r6
 8006ee6:	4649      	mov	r1, r9
 8006ee8:	4640      	mov	r0, r8
 8006eea:	47d0      	blx	sl
 8006eec:	3001      	adds	r0, #1
 8006eee:	d0ad      	beq.n	8006e4c <_printf_i+0x15c>
 8006ef0:	6823      	ldr	r3, [r4, #0]
 8006ef2:	079b      	lsls	r3, r3, #30
 8006ef4:	d413      	bmi.n	8006f1e <_printf_i+0x22e>
 8006ef6:	68e0      	ldr	r0, [r4, #12]
 8006ef8:	9b03      	ldr	r3, [sp, #12]
 8006efa:	4298      	cmp	r0, r3
 8006efc:	bfb8      	it	lt
 8006efe:	4618      	movlt	r0, r3
 8006f00:	e7a6      	b.n	8006e50 <_printf_i+0x160>
 8006f02:	2301      	movs	r3, #1
 8006f04:	4632      	mov	r2, r6
 8006f06:	4649      	mov	r1, r9
 8006f08:	4640      	mov	r0, r8
 8006f0a:	47d0      	blx	sl
 8006f0c:	3001      	adds	r0, #1
 8006f0e:	d09d      	beq.n	8006e4c <_printf_i+0x15c>
 8006f10:	3501      	adds	r5, #1
 8006f12:	68e3      	ldr	r3, [r4, #12]
 8006f14:	9903      	ldr	r1, [sp, #12]
 8006f16:	1a5b      	subs	r3, r3, r1
 8006f18:	42ab      	cmp	r3, r5
 8006f1a:	dcf2      	bgt.n	8006f02 <_printf_i+0x212>
 8006f1c:	e7eb      	b.n	8006ef6 <_printf_i+0x206>
 8006f1e:	2500      	movs	r5, #0
 8006f20:	f104 0619 	add.w	r6, r4, #25
 8006f24:	e7f5      	b.n	8006f12 <_printf_i+0x222>
 8006f26:	bf00      	nop
 8006f28:	0800721d 	.word	0x0800721d
 8006f2c:	0800722e 	.word	0x0800722e

08006f30 <memmove>:
 8006f30:	4288      	cmp	r0, r1
 8006f32:	b510      	push	{r4, lr}
 8006f34:	eb01 0402 	add.w	r4, r1, r2
 8006f38:	d902      	bls.n	8006f40 <memmove+0x10>
 8006f3a:	4284      	cmp	r4, r0
 8006f3c:	4623      	mov	r3, r4
 8006f3e:	d807      	bhi.n	8006f50 <memmove+0x20>
 8006f40:	1e43      	subs	r3, r0, #1
 8006f42:	42a1      	cmp	r1, r4
 8006f44:	d008      	beq.n	8006f58 <memmove+0x28>
 8006f46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f4e:	e7f8      	b.n	8006f42 <memmove+0x12>
 8006f50:	4402      	add	r2, r0
 8006f52:	4601      	mov	r1, r0
 8006f54:	428a      	cmp	r2, r1
 8006f56:	d100      	bne.n	8006f5a <memmove+0x2a>
 8006f58:	bd10      	pop	{r4, pc}
 8006f5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f62:	e7f7      	b.n	8006f54 <memmove+0x24>

08006f64 <_sbrk_r>:
 8006f64:	b538      	push	{r3, r4, r5, lr}
 8006f66:	4d06      	ldr	r5, [pc, #24]	@ (8006f80 <_sbrk_r+0x1c>)
 8006f68:	2300      	movs	r3, #0
 8006f6a:	4604      	mov	r4, r0
 8006f6c:	4608      	mov	r0, r1
 8006f6e:	602b      	str	r3, [r5, #0]
 8006f70:	f7fd fa8e 	bl	8004490 <_sbrk>
 8006f74:	1c43      	adds	r3, r0, #1
 8006f76:	d102      	bne.n	8006f7e <_sbrk_r+0x1a>
 8006f78:	682b      	ldr	r3, [r5, #0]
 8006f7a:	b103      	cbz	r3, 8006f7e <_sbrk_r+0x1a>
 8006f7c:	6023      	str	r3, [r4, #0]
 8006f7e:	bd38      	pop	{r3, r4, r5, pc}
 8006f80:	2000031c 	.word	0x2000031c

08006f84 <memcpy>:
 8006f84:	440a      	add	r2, r1
 8006f86:	4291      	cmp	r1, r2
 8006f88:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f8c:	d100      	bne.n	8006f90 <memcpy+0xc>
 8006f8e:	4770      	bx	lr
 8006f90:	b510      	push	{r4, lr}
 8006f92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f9a:	4291      	cmp	r1, r2
 8006f9c:	d1f9      	bne.n	8006f92 <memcpy+0xe>
 8006f9e:	bd10      	pop	{r4, pc}

08006fa0 <_realloc_r>:
 8006fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fa4:	4680      	mov	r8, r0
 8006fa6:	4615      	mov	r5, r2
 8006fa8:	460c      	mov	r4, r1
 8006faa:	b921      	cbnz	r1, 8006fb6 <_realloc_r+0x16>
 8006fac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fb0:	4611      	mov	r1, r2
 8006fb2:	f7ff bc4b 	b.w	800684c <_malloc_r>
 8006fb6:	b92a      	cbnz	r2, 8006fc4 <_realloc_r+0x24>
 8006fb8:	f7ff fbdc 	bl	8006774 <_free_r>
 8006fbc:	2400      	movs	r4, #0
 8006fbe:	4620      	mov	r0, r4
 8006fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fc4:	f000 f81a 	bl	8006ffc <_malloc_usable_size_r>
 8006fc8:	4285      	cmp	r5, r0
 8006fca:	4606      	mov	r6, r0
 8006fcc:	d802      	bhi.n	8006fd4 <_realloc_r+0x34>
 8006fce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006fd2:	d8f4      	bhi.n	8006fbe <_realloc_r+0x1e>
 8006fd4:	4629      	mov	r1, r5
 8006fd6:	4640      	mov	r0, r8
 8006fd8:	f7ff fc38 	bl	800684c <_malloc_r>
 8006fdc:	4607      	mov	r7, r0
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	d0ec      	beq.n	8006fbc <_realloc_r+0x1c>
 8006fe2:	42b5      	cmp	r5, r6
 8006fe4:	462a      	mov	r2, r5
 8006fe6:	4621      	mov	r1, r4
 8006fe8:	bf28      	it	cs
 8006fea:	4632      	movcs	r2, r6
 8006fec:	f7ff ffca 	bl	8006f84 <memcpy>
 8006ff0:	4621      	mov	r1, r4
 8006ff2:	4640      	mov	r0, r8
 8006ff4:	f7ff fbbe 	bl	8006774 <_free_r>
 8006ff8:	463c      	mov	r4, r7
 8006ffa:	e7e0      	b.n	8006fbe <_realloc_r+0x1e>

08006ffc <_malloc_usable_size_r>:
 8006ffc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007000:	1f18      	subs	r0, r3, #4
 8007002:	2b00      	cmp	r3, #0
 8007004:	bfbc      	itt	lt
 8007006:	580b      	ldrlt	r3, [r1, r0]
 8007008:	18c0      	addlt	r0, r0, r3
 800700a:	4770      	bx	lr

0800700c <_init>:
 800700c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800700e:	bf00      	nop
 8007010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007012:	bc08      	pop	{r3}
 8007014:	469e      	mov	lr, r3
 8007016:	4770      	bx	lr

08007018 <_fini>:
 8007018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800701a:	bf00      	nop
 800701c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800701e:	bc08      	pop	{r3}
 8007020:	469e      	mov	lr, r3
 8007022:	4770      	bx	lr
