m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/munees-sanid/github/system_verilog/day18/assertion
vtb
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1750755133
!i10b 1
!s100 o2z3oj`^IX_TmHTLdlUnA2
!s11b Dg1SIo80bB@j0V0VzS_@n1
ITjVj6`U>O5=a[S@fJ_@590
VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1750755106
8code.sv
Fcode.sv
!i122 0
L0 1 13
OV;L;2020.1;71
r1
!s85 0
31
!s108 1750755133.000000
!s107 code.sv|
!s90 code.sv|
!i113 1
tCvgOpt 0
