<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3411" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3411{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3411{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3411{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3411{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_3411{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3411{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-1px;}
#t7_3411{left:70px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t8_3411{left:70px;bottom:1017px;letter-spacing:-0.15px;}
#t9_3411{left:96px;bottom:1017px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#ta_3411{left:96px;bottom:1001px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_3411{left:70px;bottom:784px;letter-spacing:-0.14px;}
#tc_3411{left:96px;bottom:784px;letter-spacing:-0.13px;word-spacing:-0.89px;}
#td_3411{left:96px;bottom:768px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#te_3411{left:70px;bottom:743px;letter-spacing:-0.14px;}
#tf_3411{left:96px;bottom:743px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tg_3411{left:96px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3411{left:70px;bottom:702px;letter-spacing:-0.15px;}
#ti_3411{left:96px;bottom:702px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tj_3411{left:96px;bottom:685px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#tk_3411{left:96px;bottom:668px;letter-spacing:-0.12px;}
#tl_3411{left:70px;bottom:644px;letter-spacing:-0.14px;}
#tm_3411{left:96px;bottom:644px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3411{left:96px;bottom:627px;letter-spacing:-0.13px;word-spacing:-0.75px;}
#to_3411{left:96px;bottom:610px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#tp_3411{left:96px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_3411{left:96px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3411{left:96px;bottom:560px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#ts_3411{left:70px;bottom:501px;letter-spacing:0.13px;}
#tt_3411{left:152px;bottom:501px;letter-spacing:0.15px;word-spacing:0.01px;}
#tu_3411{left:70px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3411{left:70px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tw_3411{left:70px;bottom:427px;letter-spacing:-0.14px;}
#tx_3411{left:96px;bottom:427px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ty_3411{left:96px;bottom:410px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tz_3411{left:96px;bottom:393px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t10_3411{left:96px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3411{left:96px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_3411{left:70px;bottom:335px;letter-spacing:-0.14px;}
#t13_3411{left:96px;bottom:335px;letter-spacing:-0.13px;word-spacing:-0.89px;}
#t14_3411{left:96px;bottom:318px;letter-spacing:-0.19px;word-spacing:-0.52px;}
#t15_3411{left:96px;bottom:302px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t16_3411{left:70px;bottom:277px;letter-spacing:-0.14px;}
#t17_3411{left:96px;bottom:277px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t18_3411{left:96px;bottom:260px;letter-spacing:-0.13px;word-spacing:-1.12px;}
#t19_3411{left:96px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1a_3411{left:96px;bottom:227px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#t1b_3411{left:96px;bottom:210px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3411{left:70px;bottom:185px;letter-spacing:-0.15px;}
#t1d_3411{left:96px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1e_3411{left:96px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#t1f_3411{left:96px;bottom:152px;letter-spacing:-0.12px;}
#t1g_3411{left:70px;bottom:127px;letter-spacing:-0.14px;}
#t1h_3411{left:96px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_3411{left:96px;bottom:111px;letter-spacing:-0.13px;word-spacing:-0.75px;}
#t1j_3411{left:103px;bottom:829px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1k_3411{left:204px;bottom:829px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1l_3411{left:425px;bottom:949px;letter-spacing:0.04px;word-spacing:-0.21px;}
#t1m_3411{left:429px;bottom:936px;letter-spacing:0.09px;word-spacing:-0.24px;}
#t1n_3411{left:437px;bottom:899px;letter-spacing:0.07px;word-spacing:-0.24px;}
#t1o_3411{left:431px;bottom:890px;letter-spacing:0.07px;}
#t1p_3411{left:273px;bottom:893px;letter-spacing:0.07px;}
#t1q_3411{left:270px;bottom:880px;letter-spacing:0.1px;}
#t1r_3411{left:399px;bottom:894px;letter-spacing:0.08px;}
#t1s_3411{left:560px;bottom:892px;letter-spacing:0.07px;}
#t1t_3411{left:555px;bottom:880px;letter-spacing:0.09px;}
#t1u_3411{left:501px;bottom:896px;letter-spacing:-0.34px;}

.s1_3411{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3411{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3411{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3411{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3411{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3411{font-size:9px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3411" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3411Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3411" style="-webkit-user-select: none;"><object width="935" height="1210" data="3411/3411.svg" type="image/svg+xml" id="pdf3411" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3411" class="t s1_3411">Vol. 3A </span><span id="t2_3411" class="t s1_3411">11-27 </span>
<span id="t3_3411" class="t s2_3411">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3411" class="t s3_3411">11.8.1 </span><span id="t5_3411" class="t s3_3411">Interrupt Handling with the Pentium 4 and Intel Xeon Processors </span>
<span id="t6_3411" class="t s4_3411">With the Pentium 4 and Intel Xeon processors, the local APIC handles the local interrupts, interrupt messages, and </span>
<span id="t7_3411" class="t s4_3411">IPIs it receives as follows: </span>
<span id="t8_3411" class="t s4_3411">1. </span><span id="t9_3411" class="t s4_3411">It determines if it is the specified destination or not (see Figure 11-16). If it is the specified destination, it </span>
<span id="ta_3411" class="t s4_3411">accepts the message; if it is not, it discards the message. </span>
<span id="tb_3411" class="t s4_3411">2. </span><span id="tc_3411" class="t s4_3411">If the local APIC determines that it is the designated destination for the interrupt and if the interrupt request is </span>
<span id="td_3411" class="t s4_3411">an NMI, SMI, INIT, ExtINT, or SIPI, the interrupt is sent directly to the processor core for handling. </span>
<span id="te_3411" class="t s4_3411">3. </span><span id="tf_3411" class="t s4_3411">If the local APIC determines that it is the designated destination for the interrupt but the interrupt request is </span>
<span id="tg_3411" class="t s4_3411">not one of the interrupts given in step 2, the local APIC sets the appropriate bit in the IRR. </span>
<span id="th_3411" class="t s4_3411">4. </span><span id="ti_3411" class="t s4_3411">When interrupts are pending in the IRR register, the local APIC dispatches them to the processor one at a time, </span>
<span id="tj_3411" class="t s4_3411">based on their priority and the current processor priority in the PPR (see Section 11.8.3.1, “Task and Processor </span>
<span id="tk_3411" class="t s4_3411">Priorities”). </span>
<span id="tl_3411" class="t s4_3411">5. </span><span id="tm_3411" class="t s4_3411">When a fixed interrupt has been dispatched to the processor core for handling, the completion of the handler </span>
<span id="tn_3411" class="t s4_3411">routine is indicated with an instruction in the instruction handler code that writes to the end-of-interrupt (EOI) </span>
<span id="to_3411" class="t s4_3411">register in the local APIC (see Section 11.8.5, “Signaling Interrupt Servicing Completion”). The act of writing to </span>
<span id="tp_3411" class="t s4_3411">the EOI register causes the local APIC to delete the interrupt from its ISR queue and (for level-triggered </span>
<span id="tq_3411" class="t s4_3411">interrupts) send a message on the bus indicating that the interrupt handling has been completed. (A write to </span>
<span id="tr_3411" class="t s4_3411">the EOI register must not be included in the handler routine for an NMI, SMI, INIT, ExtINT, or SIPI.) </span>
<span id="ts_3411" class="t s3_3411">11.8.2 </span><span id="tt_3411" class="t s3_3411">Interrupt Handling with the P6 Family and Pentium Processors </span>
<span id="tu_3411" class="t s4_3411">With the P6 family and Pentium processors, the local APIC handles the local interrupts, interrupt messages, and </span>
<span id="tv_3411" class="t s4_3411">IPIs it receives as follows (see Figure 11-17). </span>
<span id="tw_3411" class="t s4_3411">1. </span><span id="tx_3411" class="t s4_3411">(IPIs only) The local APIC examines the IPI message to determines if it is the specified destination for the IPI </span>
<span id="ty_3411" class="t s4_3411">as described in Section 11.6.2, “Determining IPI Destination.” If it is the specified destination, it continues its </span>
<span id="tz_3411" class="t s4_3411">acceptance procedure; if it is not the destination, it discards the IPI message. When the message specifies </span>
<span id="t10_3411" class="t s4_3411">lowest-priority delivery mode, the local APIC will arbitrate with the other processors that were designated as </span>
<span id="t11_3411" class="t s4_3411">recipients of the IPI message (see Section 11.6.2.4, “Lowest Priority Delivery Mode”). </span>
<span id="t12_3411" class="t s4_3411">2. </span><span id="t13_3411" class="t s4_3411">If the local APIC determines that it is the designated destination for the interrupt and if the interrupt request is </span>
<span id="t14_3411" class="t s4_3411">an NMI, SMI, INIT, ExtINT, or INIT-deassert interrupt, or one of the MP protocol IPI messages (BIPI, FIPI, and </span>
<span id="t15_3411" class="t s4_3411">SIPI), the interrupt is sent directly to the processor core for handling. </span>
<span id="t16_3411" class="t s4_3411">3. </span><span id="t17_3411" class="t s4_3411">If the local APIC determines that it is the designated destination for the interrupt but the interrupt request is </span>
<span id="t18_3411" class="t s4_3411">not one of the interrupts given in step 2, the local APIC looks for an open slot in one of its two pending interrupt </span>
<span id="t19_3411" class="t s4_3411">queues contained in the IRR and ISR registers (see Figure 11-20). If a slot is available (see Section 11.8.4, </span>
<span id="t1a_3411" class="t s4_3411">“Interrupt Acceptance for Fixed Interrupts”), places the interrupt in the slot. If a slot is not available, it rejects </span>
<span id="t1b_3411" class="t s4_3411">the interrupt request and sends it back to the sender with a retry message. </span>
<span id="t1c_3411" class="t s4_3411">4. </span><span id="t1d_3411" class="t s4_3411">When interrupts are pending in the IRR register, the local APIC dispatches them to the processor one at a time, </span>
<span id="t1e_3411" class="t s4_3411">based on their priority and the current processor priority in the PPR (see Section 11.8.3.1, “Task and Processor </span>
<span id="t1f_3411" class="t s4_3411">Priorities”). </span>
<span id="t1g_3411" class="t s4_3411">5. </span><span id="t1h_3411" class="t s4_3411">When a fixed interrupt has been dispatched to the processor core for handling, the completion of the handler </span>
<span id="t1i_3411" class="t s4_3411">routine is indicated with an instruction in the instruction handler code that writes to the end-of-interrupt (EOI) </span>
<span id="t1j_3411" class="t s5_3411">Figure 11-16. </span><span id="t1k_3411" class="t s5_3411">Interrupt Acceptance Flow Chart for the Local APIC (Pentium 4 and Intel Xeon Processors) </span>
<span id="t1l_3411" class="t s6_3411">Wait to Receive </span>
<span id="t1m_3411" class="t s6_3411">Bus Message </span>
<span id="t1n_3411" class="t s6_3411">Belong to </span>
<span id="t1o_3411" class="t s6_3411">Destination? </span>
<span id="t1p_3411" class="t s6_3411">Discard </span>
<span id="t1q_3411" class="t s6_3411">Message </span>
<span id="t1r_3411" class="t s6_3411">No </span>
<span id="t1s_3411" class="t s6_3411">Accept </span>
<span id="t1t_3411" class="t s6_3411">Message </span>
<span id="t1u_3411" class="t s6_3411">Yes </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
