Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/ISE Workspace/CA_Lab_4/tb_Carry_Select_Adder_isim_beh.exe -prj E:/ISE Workspace/CA_Lab_4/tb_Carry_Select_Adder_beh.prj tb_Carry_Select_Adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/ISE Workspace/CA_Lab_4/Mux.vhd" into library work
Parsing VHDL file "E:/ISE Workspace/CA_Lab_4/Full_Adder.vhd" into library work
Parsing VHDL file "E:/ISE Workspace/CA_Lab_4/Carry_Select_Adder.vhd" into library work
Parsing VHDL file "E:/ISE Workspace/CA_Lab_4/tb_Carry_Select_Adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Full_Adder [full_adder_default]
Compiling architecture behavioral of entity Mux [mux_default]
Compiling architecture behavioral of entity Carry_Select_Adder [carry_select_adder_default]
Compiling architecture behavior of entity tb_carry_select_adder
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable E:/ISE Workspace/CA_Lab_4/tb_Carry_Select_Adder_isim_beh.exe
Fuse Memory Usage: 30260 KB
Fuse CPU Usage: 390 ms
