Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 406b5281eb194ca4a0cfa62343a0f073 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port result on this module [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:125]
WARNING: [VRFC 10-426] cannot find port result on this module [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:126]
WARNING: [VRFC 10-426] cannot find port result on this module [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:127]
WARNING: [VRFC 10-426] cannot find port result on this module [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:128]
WARNING: [VRFC 10-426] cannot find port result on this module [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:129]
WARNING: [VRFC 10-426] cannot find port result on this module [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:130]
WARNING: [VRFC 10-426] cannot find port result on this module [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:131]
WARNING: [VRFC 10-426] cannot find port result on this module [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:132]
WARNING: [VRFC 10-426] cannot find port result on this module [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:133]
WARNING: [VRFC 10-426] cannot find port result on this module [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:134]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port in_x [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/accelerator.v:196]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 48 for port in [D:/code/courses/proj/project/project.srcs/sources_1/imports/rtl/pe.v:83]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/code/courses/proj/project/project.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/code/courses/proj/project/project.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_unit_ha_and
Compiling module xil_defaultlib.basic_unit_ha_nand
Compiling module xil_defaultlib.basic_unit_first_line
Compiling module xil_defaultlib.basic_unit_fa_and
Compiling module xil_defaultlib.basic_unit_fa_nand
Compiling module xil_defaultlib.basic_unit_line
Compiling module xil_defaultlib.basic_unit_last_line
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.adder_9bit_unit_default
Compiling module xil_defaultlib.adder_24bit_default
Compiling module xil_defaultlib.adder_32bit_default
Compiling module xil_defaultlib.fused_signed_mac_32p8t8_2x24p8t4
Compiling module xil_defaultlib.pe_parallel
Compiling module xil_defaultlib.pe_line_parallel
Compiling module xil_defaultlib.accelerator
Compiling module xil_defaultlib.sram(ADDR_WIDTH=7,DATA_WIDTH=80)
Compiling module xil_defaultlib.sram(ADDR_WIDTH=7,DATA_WIDTH=16)
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
