Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Nov  8 15:05:00 2021
| Host         : rafa-ThinkPad-S5-Yoga-15 running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1087 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: inst_Programmer/inst_UART/rx_state_reg[enable]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10607 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.924        0.000                      0                 2517        0.109        0.000                      0                 2517        3.750        0.000                       0                  2450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.924        0.000                      0                 2517        0.109        0.000                      0                 2517        3.750        0.000                       0                  2450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.606ns (11.735%)  route 4.558ns (88.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.566     5.087    inst_Programmer/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  inst_Programmer/ready_reg/Q
                         net (fo=20, routed)          1.364     6.907    inst_Programmer/ready
    SLICE_X13Y40         LUT5 (Prop_lut5_I3_O)        0.150     7.057 r  inst_Programmer/memory_reg_1536_1791_0_0_i_1/O
                         net (fo=144, routed)         3.194    10.251    inst_ROM/memory_reg_1536_1791_35_35/WE
    SLICE_X54Y75         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.425    14.766    inst_ROM/memory_reg_1536_1791_35_35/WCLK
    SLICE_X54Y75         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_A/CLK
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X54Y75         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.175    inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.606ns (11.735%)  route 4.558ns (88.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.566     5.087    inst_Programmer/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  inst_Programmer/ready_reg/Q
                         net (fo=20, routed)          1.364     6.907    inst_Programmer/ready
    SLICE_X13Y40         LUT5 (Prop_lut5_I3_O)        0.150     7.057 r  inst_Programmer/memory_reg_1536_1791_0_0_i_1/O
                         net (fo=144, routed)         3.194    10.251    inst_ROM/memory_reg_1536_1791_35_35/WE
    SLICE_X54Y75         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.425    14.766    inst_ROM/memory_reg_1536_1791_35_35/WCLK
    SLICE_X54Y75         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_B/CLK
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X54Y75         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.175    inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.606ns (11.735%)  route 4.558ns (88.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.566     5.087    inst_Programmer/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  inst_Programmer/ready_reg/Q
                         net (fo=20, routed)          1.364     6.907    inst_Programmer/ready
    SLICE_X13Y40         LUT5 (Prop_lut5_I3_O)        0.150     7.057 r  inst_Programmer/memory_reg_1536_1791_0_0_i_1/O
                         net (fo=144, routed)         3.194    10.251    inst_ROM/memory_reg_1536_1791_35_35/WE
    SLICE_X54Y75         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.425    14.766    inst_ROM/memory_reg_1536_1791_35_35/WCLK
    SLICE_X54Y75         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_C/CLK
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X54Y75         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.175    inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.606ns (11.735%)  route 4.558ns (88.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.566     5.087    inst_Programmer/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  inst_Programmer/ready_reg/Q
                         net (fo=20, routed)          1.364     6.907    inst_Programmer/ready
    SLICE_X13Y40         LUT5 (Prop_lut5_I3_O)        0.150     7.057 r  inst_Programmer/memory_reg_1536_1791_0_0_i_1/O
                         net (fo=144, routed)         3.194    10.251    inst_ROM/memory_reg_1536_1791_35_35/WE
    SLICE_X54Y75         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.425    14.766    inst_ROM/memory_reg_1536_1791_35_35/WCLK
    SLICE_X54Y75         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_D/CLK
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X54Y75         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.175    inst_ROM/memory_reg_1536_1791_35_35/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.575ns (11.271%)  route 4.527ns (88.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.566     5.087    inst_Programmer/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  inst_Programmer/ready_reg/Q
                         net (fo=20, routed)          1.410     6.953    inst_Programmer/ready
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.119     7.072 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=144, routed)         3.117    10.189    inst_ROM/memory_reg_768_1023_2_2/WE
    SLICE_X56Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.436    14.777    inst_ROM/memory_reg_768_1023_2_2/WCLK
    SLICE_X56Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_2_2/RAMS64E_A/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X56Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.741    14.180    inst_ROM/memory_reg_768_1023_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.575ns (11.271%)  route 4.527ns (88.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.566     5.087    inst_Programmer/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  inst_Programmer/ready_reg/Q
                         net (fo=20, routed)          1.410     6.953    inst_Programmer/ready
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.119     7.072 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=144, routed)         3.117    10.189    inst_ROM/memory_reg_768_1023_2_2/WE
    SLICE_X56Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.436    14.777    inst_ROM/memory_reg_768_1023_2_2/WCLK
    SLICE_X56Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_2_2/RAMS64E_B/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X56Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.741    14.180    inst_ROM/memory_reg_768_1023_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_2_2/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.575ns (11.271%)  route 4.527ns (88.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.566     5.087    inst_Programmer/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  inst_Programmer/ready_reg/Q
                         net (fo=20, routed)          1.410     6.953    inst_Programmer/ready
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.119     7.072 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=144, routed)         3.117    10.189    inst_ROM/memory_reg_768_1023_2_2/WE
    SLICE_X56Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_2_2/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.436    14.777    inst_ROM/memory_reg_768_1023_2_2/WCLK
    SLICE_X56Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_2_2/RAMS64E_C/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X56Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.741    14.180    inst_ROM/memory_reg_768_1023_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_768_1023_2_2/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.575ns (11.271%)  route 4.527ns (88.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.566     5.087    inst_Programmer/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  inst_Programmer/ready_reg/Q
                         net (fo=20, routed)          1.410     6.953    inst_Programmer/ready
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.119     7.072 r  inst_Programmer/memory_reg_768_1023_0_0_i_1/O
                         net (fo=144, routed)         3.117    10.189    inst_ROM/memory_reg_768_1023_2_2/WE
    SLICE_X56Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_2_2/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.436    14.777    inst_ROM/memory_reg_768_1023_2_2/WCLK
    SLICE_X56Y66         RAMS64E                                      r  inst_ROM/memory_reg_768_1023_2_2/RAMS64E_D/CLK
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X56Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.741    14.180    inst_ROM/memory_reg_768_1023_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2048_2303_1_1/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.574ns (11.284%)  route 4.513ns (88.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.566     5.087    inst_Programmer/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  inst_Programmer/ready_reg/Q
                         net (fo=20, routed)          1.312     6.855    inst_Programmer/ready
    SLICE_X13Y42         LUT5 (Prop_lut5_I3_O)        0.118     6.973 r  inst_Programmer/memory_reg_2048_2303_0_0_i_1__0/O
                         net (fo=144, routed)         3.201    10.174    inst_ROM/memory_reg_2048_2303_1_1/WE
    SLICE_X54Y76         RAMS64E                                      r  inst_ROM/memory_reg_2048_2303_1_1/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.427    14.768    inst_ROM/memory_reg_2048_2303_1_1/WCLK
    SLICE_X54Y76         RAMS64E                                      r  inst_ROM/memory_reg_2048_2303_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X54Y76         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.177    inst_ROM/memory_reg_2048_2303_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2048_2303_1_1/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.574ns (11.284%)  route 4.513ns (88.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.566     5.087    inst_Programmer/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  inst_Programmer/ready_reg/Q
                         net (fo=20, routed)          1.312     6.855    inst_Programmer/ready
    SLICE_X13Y42         LUT5 (Prop_lut5_I3_O)        0.118     6.973 r  inst_Programmer/memory_reg_2048_2303_0_0_i_1__0/O
                         net (fo=144, routed)         3.201    10.174    inst_ROM/memory_reg_2048_2303_1_1/WE
    SLICE_X54Y76         RAMS64E                                      r  inst_ROM/memory_reg_2048_2303_1_1/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        1.427    14.768    inst_ROM/memory_reg_2048_2303_1_1/WCLK
    SLICE_X54Y76         RAMS64E                                      r  inst_ROM/memory_reg_2048_2303_1_1/RAMS64E_B/CLK
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X54Y76         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.177    inst_ROM/memory_reg_2048_2303_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.936%)  route 0.301ns (68.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.562     1.445    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/Q
                         net (fo=9, routed)           0.301     1.887    inst_Programmer/inst_UART/rx_data[6]
    SLICE_X35Y40         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.830     1.957    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.070     1.778    inst_Programmer/inst_UART/rx_state_reg[bits][5]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.564     1.447    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.722    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  inst_Clock_Divider/clock_divide_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    inst_Clock_Divider/clock_divide_counter_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  inst_Clock_Divider/clock_divide_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    inst_Clock_Divider/clock_divide_counter_reg[8]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.830     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.564     1.447    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.722    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  inst_Clock_Divider/clock_divide_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    inst_Clock_Divider/clock_divide_counter_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  inst_Clock_Divider/clock_divide_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    inst_Clock_Divider/clock_divide_counter_reg[8]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.830     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.564     1.447    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.722    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  inst_Clock_Divider/clock_divide_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    inst_Clock_Divider/clock_divide_counter_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  inst_Clock_Divider/clock_divide_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    inst_Clock_Divider/clock_divide_counter_reg[8]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.830     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.564     1.447    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.722    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  inst_Clock_Divider/clock_divide_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    inst_Clock_Divider/clock_divide_counter_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  inst_Clock_Divider/clock_divide_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    inst_Clock_Divider/clock_divide_counter_reg[8]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.830     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.561     1.444    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_Programmer/inst_UART/sample_counter_reg[4]/Q
                         net (fo=5, routed)           0.075     1.660    inst_Programmer/inst_UART/sample_counter_reg[4]
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.705 r  inst_Programmer/inst_UART/sample_i_1/O
                         net (fo=1, routed)           0.000     1.705    inst_Programmer/inst_UART/sample_i_1_n_0
    SLICE_X29Y54         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.831     1.958    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
                         clock pessimism             -0.501     1.457    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.092     1.549    inst_Programmer/inst_UART/sample_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.564     1.447    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.722    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  inst_Clock_Divider/clock_divide_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    inst_Clock_Divider/clock_divide_counter_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  inst_Clock_Divider/clock_divide_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    inst_Clock_Divider/clock_divide_counter_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1_n_7
    SLICE_X32Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.830     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.561     1.444    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  inst_Programmer/inst_UART/sample_counter_reg[4]/Q
                         net (fo=5, routed)           0.076     1.661    inst_Programmer/inst_UART/sample_counter_reg[4]
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.706 r  inst_Programmer/inst_UART/sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.706    inst_Programmer/inst_UART/p_0_in[1]
    SLICE_X29Y54         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.831     1.958    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.091     1.548    inst_Programmer/inst_UART/sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.564     1.447    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.722    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  inst_Clock_Divider/clock_divide_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    inst_Clock_Divider/clock_divide_counter_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  inst_Clock_Divider/clock_divide_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    inst_Clock_Divider/clock_divide_counter_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1_n_5
    SLICE_X32Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.830     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.564     1.447    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.722    inst_Clock_Divider/clock_divide_counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  inst_Clock_Divider/clock_divide_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    inst_Clock_Divider/clock_divide_counter_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  inst_Clock_Divider/clock_divide_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    inst_Clock_Divider/clock_divide_counter_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  inst_Clock_Divider/clock_divide_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    inst_Clock_Divider/clock_divide_counter_reg[12]_i_1_n_6
    SLICE_X32Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2449, routed)        0.830     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y48   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y50   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y50   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y51   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y51   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y51   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y51   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y52   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y52   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y35   inst_ROM/memory_reg_0_255_16_16/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y35   inst_ROM/memory_reg_0_255_16_16/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y35   inst_ROM/memory_reg_0_255_16_16/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y35   inst_ROM/memory_reg_0_255_16_16/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y38   inst_ROM/memory_reg_1024_1279_16_16/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y38   inst_ROM/memory_reg_1024_1279_16_16/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y38   inst_ROM/memory_reg_1024_1279_16_16/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y46   inst_ROM/memory_reg_2816_3071_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y46   inst_ROM/memory_reg_2816_3071_11_11/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y46   inst_ROM/memory_reg_2816_3071_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y73   inst_ROM/memory_reg_0_255_17_17/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y73   inst_ROM/memory_reg_0_255_17_17/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y69   inst_ROM/memory_reg_1280_1535_35_35/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y69   inst_ROM/memory_reg_1280_1535_35_35/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y69   inst_ROM/memory_reg_1280_1535_35_35/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y69   inst_ROM/memory_reg_1280_1535_35_35/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y13   inst_ROM/memory_reg_1792_2047_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y13   inst_ROM/memory_reg_1792_2047_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y47   inst_ROM/memory_reg_2560_2815_25_25/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y47   inst_ROM/memory_reg_2560_2815_25_25/RAMS64E_D/CLK



