// Seed: 36653208
module module_0 (
    module_0,
    id_1
);
  output wire id_2;
  output wire id_1;
  wor id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_6 :
  assert property (@(posedge 1) id_5 - id_2)
  else $display;
  logic [7:0] id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign modCall_1.type_4 = 0;
  id_9(
      .id_0(id_7),
      .id_1(id_4),
      .id_2(id_3),
      .id_3(id_7),
      .id_4(id_8),
      .id_5(1),
      .id_6(1'h0),
      .id_7(""),
      .id_8(1),
      .id_9(id_7[1'b0]),
      .id_10(id_7),
      .id_11(1)
  );
  wire id_10;
  id_11(
      .id_0(1'b0), .sum(id_8), .id_1(1'b0 >= 1 / id_4), .id_2(id_6), .id_3(id_8)
  );
endmodule
