$date
	Sun Oct 23 03:05:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#712971
b10110 !
1"
#712974
b10110 &
b10110 %
1$
#712975
0"
#712978
b1011 &
b1011 %
#712982
b100010 &
b100010 %
#712986
b10001 &
b10001 %
#712990
b110100 &
b110100 %
#712994
b11010 &
b11010 %
#712998
b1101 &
b1101 %
#713002
b101000 &
b101000 %
#713006
b10100 &
b10100 %
#713010
b1010 &
b1010 %
#713014
b101 &
b101 %
#713018
b10000 &
b10000 %
#713022
b1000 &
b1000 %
#713026
b100 &
b100 %
#713030
b10 &
b10 %
#713034
b1 &
b1 %
1#
#713038
b0 &
0#
b0 %
0$
#1731513
b11110 !
1"
#1731514
b11110 &
b11110 %
1$
#1731515
0"
#1731518
b1111 &
b1111 %
#1731522
b101110 &
b101110 %
#1731526
b10111 &
b10111 %
#1731530
b1000110 &
b1000110 %
#1731534
b100011 &
b100011 %
#1731538
b1101010 &
b1101010 %
#1731542
b110101 &
b110101 %
#1731546
b10100000 &
b10100000 %
#1731550
b1010000 &
b1010000 %
#1731554
b101000 &
b101000 %
#1731558
b10100 &
b10100 %
#1731562
b1010 &
b1010 %
#1731566
b101 &
b101 %
#1731570
b10000 &
b10000 %
#1731574
b1000 &
b1000 %
#1731578
b100 &
b100 %
#1731582
b10 &
b10 %
#1731586
b1 &
b1 %
1#
#1731590
b0 &
0#
b0 %
0$
#2673705
b1 !
1"
#2673706
b1 &
b1 %
1$
#2673707
0"
#2673710
1#
#2673714
b0 &
b0 %
0#
0$
#4500012
