timestamp=1574376923251

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v_SPI_cont.v_card_driver_tb.v=0*8882*11132
LastVerilogToplevel=card_driver_tb
ModifyID=14
Version=74
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v_SPI_cont.v_card_driver_tb.v=0*51982*54216

[$root]
A/$root=22|||1*105525
BinI32/$root=3*128855
SLP=3*128959
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c921603b21b327cac7a792e4c64443ad5e76b

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|4|1*108811
BinI32/SPI_cont=3*134640
R=./../src/SPI_cont.v|4
SLP=3*135824
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a52524577790c74ceb8dedce46b6db48eb24a4eb2756

[card_driver]
A/card_driver=22|./../src/card_driver.v|4|1*105899
BinI32/card_driver=3*129027
R=./../src/card_driver.v|4
SLP=3*132338
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc678186ef6398daa43e71348a451d4c60875f2c

[card_driver_tb]
A/card_driver_tb=22|./../src/card_driver_tb.v|4|1*111200
BinI32/card_driver_tb=3*136798
R=./../src/card_driver_tb.v|4
SLP=3*138203
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|93f1360f38d040c0880042776ffd0ac37c8bd9114cc6d58f2a7523586a55f4287a93dc301b77aa2bf176ccf3868ad418

[~MFT]
0=8|0card_driver.mgf|54216|34640
1=8|1card_driver.mgf|111200|105525
3=16|3card_driver.mgf|138203|128855

[~U]
$root=12|0*50950|
SPI_cont=12|0*51469|
card_driver=12|0*51148|
card_driver_tb=12|0*51753||0x10
