<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2678997-A2" country="EP" doc-number="2678997" kind="A2" date="20140101" family-id="46721441" file-reference-id="293445" date-produced="20180823" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146550500" ucid="EP-2678997-A2"><document-id><country>EP</country><doc-number>2678997</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12749094-A" is-representative="NO"><document-id mxw-id="PAPP154824423" load-source="docdb" format="epo"><country>EP</country><doc-number>12749094</doc-number><kind>A</kind><date>20120223</date><lang>EN</lang></document-id><document-id mxw-id="PAPP220438162" load-source="docdb" format="original"><country>EP</country><doc-number>12749094.4</doc-number><date>20120223</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140450669" ucid="US-201161446012-P" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201161446012</doc-number><kind>P</kind><date>20110223</date></document-id></priority-claim><priority-claim mxw-id="PPC140448474" ucid="US-2012026264-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2012026264</doc-number><kind>W</kind><date>20120223</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988125464" load-source="docdb">H04L  29/14        20060101AFI20120914BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988137991" load-source="docdb">H04L  29/02        20060101ALI20120914BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1734650954" load-source="docdb" scheme="CPC">H04M  11/062       20130101 LI20171110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1758553125" load-source="docdb" scheme="CPC">H04B   3/487       20130101 LA20171003BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2091440859" load-source="docdb" scheme="CPC">H04B   3/32        20130101 FI20150218BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132183984" lang="DE" load-source="patent-office">SYSTEM UND VERFAHREN ZUR PARTITIONIERUNG EINER DSL-VEKTOR-LÖSCHUNG</invention-title><invention-title mxw-id="PT132183985" lang="EN" load-source="patent-office">SYSTEM AND METHOD FOR PARTITIONING DSL VECTOR CANCELLATION</invention-title><invention-title mxw-id="PT132183986" lang="FR" load-source="patent-office">SYSTÈME ET PROCÉDÉ POUR PARTITIONNER UNE ANNULATION DE VECTEUR DSL</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918140212" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>IKANOS COMMUNICATIONS INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918150523" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>IKANOS COMMUNICATIONS, INC.</last-name></addressbook></applicant><applicant mxw-id="PPAR918990980" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Ikanos Communications, Inc.</last-name><iid>101071773</iid><address><street>47669 Fremont Boulevard</street><city>Fremont, CA 94538</city><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918155004" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>SHRIDHAR AVADHANI</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918162141" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>SHRIDHAR, AVADHANI</last-name></addressbook></applicant><applicant mxw-id="PPAR918983016" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>Shridhar, Avadhani</last-name><iid>101335053</iid><address><street>3703 Hillsdale Court</street><city>Santa Clara, CA 95051</city><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918167534" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>FISHER KEVIN</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918166151" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>FISHER, KEVIN</last-name></addressbook></applicant><applicant mxw-id="PPAR918982784" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>Fisher, Kevin</last-name><iid>101335054</iid><address><street>728 Alester Avenue</street><city>Palo Alto, CA 94303</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918159633" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SHRIDHAR AVADHANI</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918158930" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SHRIDHAR, AVADHANI</last-name></addressbook></inventor><inventor mxw-id="PPAR918979749" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SHRIDHAR, AVADHANI</last-name><address><street>3703 Hillsdale Court</street><city>Santa Clara, CA 95051</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918167416" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>FISHER KEVIN</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918173310" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>FISHER, KEVIN</last-name></addressbook></inventor><inventor mxw-id="PPAR918981260" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>FISHER, KEVIN</last-name><address><street>728 Alester Avenue</street><city>Palo Alto, CA 94303</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918984567" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Keseris, Denis</last-name><iid>101360498</iid><address><street>Withers &amp; Rogers LLP 4 More London Riverside</street><city>London SE1 2AU</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2012026264-W"><document-id><country>US</country><doc-number>2012026264</doc-number><kind>W</kind><date>20120223</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012116147-A2"><document-id><country>WO</country><doc-number>2012116147</doc-number><kind>A2</kind><date>20120830</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS548894408" load-source="docdb">AL</country><country mxw-id="DS548909798" load-source="docdb">AT</country><country mxw-id="DS548907537" load-source="docdb">BE</country><country mxw-id="DS548811735" load-source="docdb">BG</country><country mxw-id="DS548858555" load-source="docdb">CH</country><country mxw-id="DS548907806" load-source="docdb">CY</country><country mxw-id="DS548917570" load-source="docdb">CZ</country><country mxw-id="DS548894409" load-source="docdb">DE</country><country mxw-id="DS548907807" load-source="docdb">DK</country><country mxw-id="DS548907808" load-source="docdb">EE</country><country mxw-id="DS548911585" load-source="docdb">ES</country><country mxw-id="DS548811736" load-source="docdb">FI</country><country mxw-id="DS548811737" load-source="docdb">FR</country><country mxw-id="DS548894410" load-source="docdb">GB</country><country mxw-id="DS548907809" load-source="docdb">GR</country><country mxw-id="DS548894411" load-source="docdb">HR</country><country mxw-id="DS548917571" load-source="docdb">HU</country><country mxw-id="DS548858556" load-source="docdb">IE</country><country mxw-id="DS548907810" load-source="docdb">IS</country><country mxw-id="DS548811738" load-source="docdb">IT</country><country mxw-id="DS548907811" load-source="docdb">LI</country><country mxw-id="DS548811739" load-source="docdb">LT</country><country mxw-id="DS548909799" load-source="docdb">LU</country><country mxw-id="DS548811740" load-source="docdb">LV</country><country mxw-id="DS548811741" load-source="docdb">MC</country><country mxw-id="DS548909800" load-source="docdb">MK</country><country mxw-id="DS548909801" load-source="docdb">MT</country><country mxw-id="DS548907812" load-source="docdb">NL</country><country mxw-id="DS548894412" load-source="docdb">NO</country><country mxw-id="DS548907813" load-source="docdb">PL</country><country mxw-id="DS548811742" load-source="docdb">PT</country><country mxw-id="DS548917572" load-source="docdb">RO</country><country mxw-id="DS548811743" load-source="docdb">RS</country><country mxw-id="DS548907814" load-source="docdb">SE</country><country mxw-id="DS548858557" load-source="docdb">SI</country><country mxw-id="DS548894413" load-source="docdb">SK</country><country mxw-id="DS548894414" load-source="docdb">SM</country><country mxw-id="DS548909806" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99618740" ref-ucid="WO-2012116147-A2" lang="EN" load-source="patent-office"><p num="0000">A DSL system performs crosstalk cancellation using a plurality of vectoring cancellation chips that are partitioned into two or more groups based on DSL victim lines or DSL disturber lines or DSL tones. Embodiments of the invention include both single-criteria and double-criteria partitioning methods. In double-criteria embodiments, the vectoring cancellation VCE chips are first partitioned into two or more victim DSL line groups and then in each group the VCE chips are further partitioned by disturber DSL line processing. Alternately, the vectoring cancellation VCE chips are first partitioned into two or more disturber DSL line groups and then within each group further partitioned by victim DSL line processing. According to certain aspects, by partitioning the computation as described herein, the invention reduces the bandwidth and the number of links between the chips, without too much co-ordination complexity. This makes it feasible to partition across a larger number of chips, thereby allowing crosstalk cancellation across larger vectored groups.</p></abstract><abstract mxw-id="PA99818427" ref-ucid="WO-2012116147-A2" lang="EN" source="national office" load-source="docdb"><p>A DSL system performs crosstalk cancellation using a plurality of vectoring cancellation chips that are partitioned into two or more groups based on DSL victim lines or DSL disturber lines or DSL tones. Embodiments of the invention include both single-criteria and double-criteria partitioning methods. In double-criteria embodiments, the vectoring cancellation VCE chips are first partitioned into two or more victim DSL line groups and then in each group the VCE chips are further partitioned by disturber DSL line processing. Alternately, the vectoring cancellation VCE chips are first partitioned into two or more disturber DSL line groups and then within each group further partitioned by victim DSL line processing. According to certain aspects, by partitioning the computation as described herein, the invention reduces the bandwidth and the number of links between the chips, without too much co-ordination complexity. This makes it feasible to partition across a larger number of chips, thereby allowing crosstalk cancellation across larger vectored groups.</p></abstract><abstract mxw-id="PA99618741" ref-ucid="WO-2012116147-A2" lang="FR" load-source="patent-office"><p num="0000">Selon l'invention, un système DSL réalise une annulation de diaphonie à l'aide d'une pluralité de puces d'annulation de vectorisation qui sont partitionnées en deux groupes ou davantage sur la base de lignes victimes DSL, de lignes perturbatrices DSL ou de tonalités DSL. Des modes de réalisation de l'invention comprennent à la fois des procédés de partitionnement à critère unique et à double critère. Dans les modes de réalisation à double critère, les puces VCE d'annulation de vectorisation sont tout d'abord partitionnées en deux groupes de lignes DSL victimes ou davantage, puis dans chaque groupe les puces VCE sont encore partitionnées par un traitement de ligne DSL perturbatrice. En variante, les puces VCE d'annulation de vectorisation sont tout d'abord partitionnées en deux groupes de lignes DSL perturbatrices ou davantage, puis à l'intérieur de chaque groupe encore partitionnées par un traitement de ligne DSL victime. Conformément à certains aspects, par partitionnement du calcul tel que décrit dans la présente invention, l'invention réduit la bande passante et le nombre de liaisons entre les puces, sans trop de complexité de coordination. Ceci permet de réaliser un partitionnement sur un grand nombre de puces, permettant ainsi une annulation de diaphonie sur des groupes vectorisés plus grands.</p></abstract><abstract mxw-id="PA99818428" ref-ucid="WO-2012116147-A2" lang="FR" source="national office" load-source="docdb"><p>Selon l'invention, un système DSL réalise une annulation de diaphonie à l'aide d'une pluralité de puces d'annulation de vectorisation qui sont partitionnées en deux groupes ou davantage sur la base de lignes victimes DSL, de lignes perturbatrices DSL ou de tonalités DSL. Des modes de réalisation de l'invention comprennent à la fois des procédés de partitionnement à critère unique et à double critère. Dans les modes de réalisation à double critère, les puces VCE d'annulation de vectorisation sont tout d'abord partitionnées en deux groupes de lignes DSL victimes ou davantage, puis dans chaque groupe les puces VCE sont encore partitionnées par un traitement de ligne DSL perturbatrice. En variante, les puces VCE d'annulation de vectorisation sont tout d'abord partitionnées en deux groupes de lignes DSL perturbatrices ou davantage, puis à l'intérieur de chaque groupe encore partitionnées par un traitement de ligne DSL victime. Conformément à certains aspects, par partitionnement du calcul tel que décrit dans la présente invention, l'invention réduit la bande passante et le nombre de liaisons entre les puces, sans trop de complexité de coordination. Ceci permet de réaliser un partitionnement sur un grand nombre de puces, permettant ainsi une annulation de diaphonie sur des groupes vectorisés plus grands.</p></abstract><description mxw-id="PDES50929916" ref-ucid="WO-2012116147-A2" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> SYSTEM AND METHOD FOR PARTITIONING DSL VECTOR CANCELLATION </p><p id="p0002" num="0002">CROSS-REFERENCE TO RELATED APPLICATIONS </p><p id="p0003" num="0003">[0001] The present application claims priority to U.S. Prov. Patent Appln. No. </p><p id="p0004" num="0004"> 61/446,012 filed February 23, 2011, the contents of which are incorporated herein by reference in their entirety. </p><p id="p0005" num="0005">FIELD OF THE INVENTION </p><p id="p0006" num="0006">[0002] The present invention relates to apparatuses, systems, methods, techniques, etc. for performing DSL vectoring, and more particularly to partitioning DSL vectoring calculations among processors. </p><p id="p0007" num="0007">BACKGROUND OF THE INVENTION </p><p id="p0008" num="0008">[0003] Vector Cancellation systems for Digital Subscriber Loop (DSL) networks cancel the crosstalk between lines in the vectored group. More particularly, vectoring cancels the line to line crosstalk introduced in the bundle. This is typically done at the central office (CO) side by cancelling the received data on all the lines for the upstream, and for the downstream, by pre- cancelling the data to be transmitted on all the lines. Each DSL chip typically supports multiple DSL ports, and packs its frequency domain data (IFFT input on downstream or FFT output on upstream) and sends it on high speed interfaces such as a SerDes interface to vector canceller chips. </p><p id="p0009" num="0009"> [0004] Co-pending U.S. Appln. Publ. No. 2011/0080938, the contents of which are incorporated herein by reference in their entirety, advanced that state of the art of vectored DSL crosstalk cancellation. However, the present inventors recognize that certain challenges remain. </p><p id="p0010" num="0010">SUMMARY OF THE INVENTION </p><p id="p0011" num="0011">[0005] A DSL system performs crosstalk cancellation using a plurality of vectoring cancellation chips that are partitioned into two or more groups based on DSL victim lines or DSL disturber lines or DSL tones. Embodiments of the invention include both single-criteria and double-criteria partitioning methods. In double-criteria embodiments, the vectoring cancellation 
<!-- EPO <DP n="3"/>-->
 VCE chips are first partitioned into two or more victim DSL line groups and then in each group the VCE chips are further partitioned by disturber DSL line processing. Alternately, the vectoring cancellation VCE chips are first partitioned into two or more disturber DSL line groups and then within each group further partitioned by victim DSL line processing. According to certain aspects, by partitioning the computation as described herein, the invention reduces the bandwidth and the number of links between the chips, without too much co-ordination complexity. This makes it feasible to partition across a larger number of chips, thereby allowing crosstalk cancellation across larger vectored groups. </p><p id="p0012" num="0012"> [0006] In accordance with these and other aspects, a method for performing vectored</p><p id="p0013" num="0013">DSL crosstalk cancellation in a DSL system according to embodiments of the invention includes: defining D disturber lines in the DSL system; defining V victim lines in the DSL system; </p><p id="p0014" num="0014">defining T DSL tones in the DSL system; partitioning crosstalk cancellation among a plurality of vectoring cancellation chips by a single criteria, the single criteria being one of the disturber lines, the victim lines and the tones; and causing each of the vectoring cancellation chips to perform a partial cancellation based on the single criteria. </p><p id="p0015" num="0015"> [0007] In further accordance with these and other aspects, a method for performing vectored DSL crosstalk cancellation in a DSL system according to embodiments of the invention includes: defining D disturber lines in the DSL system; defining V victim lines in the DSL system; defining T DSL tones in the DSL system; partitioning crosstalk cancellation among a plurality of vectoring cancellation chips by a double criteria, the double criteria being one of the victim-disturber partitioning and disturber- victim partitioning; and causing each of the vectoring cancellation chips to perform a partial cancellation based on the double criteria. </p><p id="p0016" num="0016">[0008] In yet further accordance with these and other aspects, a vector cancellation system for a DSL system having D disturber lines, V victim lines in the DSL system and T DSL tones according to embodiments of the invention includes: a first plurality of vector cancellation chips; and a second plurality of vector cancellation chips, the first plurality of vector cancellation chips performing partial cancellation for a criteria being one of the disturber lines, the victim lines and the tones. 
<!-- EPO <DP n="4"/>-->
 BRIEF DESCRIPTION OF THE DRAWINGS </p><p id="p0017" num="0017">[0009] These and other aspects and features of the present invention will become apparent to those ordinarily skilled in the art upon review of the following description of specific embodiments of the invention in conjunction with the accompanying figures, wherein: </p><p id="p0018" num="0018">[0010] FIG. 1 pictorially illustrates aspects of vector cancellation according to the invention; </p><p id="p0019" num="0019"> [0011] FIG. 2 pictorially illustrates a first partitioning for vector cancellation according to the invention; </p><p id="p0020" num="0020"> [0012] FIG. 3 pictorially illustrates a second partitioning for vector cancellation according to the invention; </p><p id="p0021" num="0021"> [0013] FIG. 4 pictorially illustrates a third partitioning for vector cancellation according to the invention; </p><p id="p0022" num="0022"> [0014] FIG. 5 pictorially illustrates a first possible double-criteria partitioning for vector cancellation according to the invention; </p><p id="p0023" num="0023"> [0015] FIG. 6 is a diagram illustrating data flow in a first possible double-criteria partitioning for vector cancellation according to the invention; </p><p id="p0024" num="0024"> [0016] FIG. 7 pictorially illustrates a second possible double-criteria partitioning for vector cancellation according to the invention; </p><p id="p0025" num="0025"> [0017] FIG. 8 is a diagram illustrating data flow in a second possible double-criteria partitioning for vector cancellation according to the invention; </p><p id="p0026" num="0026"> [0018] FIG. 9 is a block diagram illustrating an example internal configuration of a vector cancellation chip according to aspects of the invention; </p><p id="p0027" num="0027"> [0019] FIG. 10 is a block diagram illustrating another example internal configuration of a vector cancellation chip according to aspects of the invention; </p><p id="p0028" num="0028"> [0020] FIG. 11 is a block diagram illustrating an example vector card that can be used to implement certain aspects of the invention; </p><p id="p0029" num="0029"> [0021] FIG. 12 is a block diagram illustrating yet another example internal configuration of a vector cancellation chip according to aspects of the invention; </p><p id="p0030" num="0030"> [0022] FIG. 13 is a diagram illustrating data flow in a third possible double-criteria partitioning for vector cancellation according to the invention; and 
<!-- EPO <DP n="5"/>-->
 [0023] FIG. 14 pictorially illustrates another possible double-criteria partitioning for vector cancellation according to the invention. </p><p id="p0031" num="0031">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </p><p id="p0032" num="0032">[0024] The present invention will now be described in detail with reference to the drawings, which are provided as illustrative examples of the invention so as to enable those skilled in the art to practice the invention. Notably, the figures and examples below are not meant to limit the scope of the present invention to a single embodiment, but other embodiments are possible by way of interchange of some or all of the described or illustrated elements. Moreover, where certain elements of the present invention can be partially or fully implemented using known components, only those portions of such known components that are necessary for an understanding of the present invention will be described, and detailed descriptions of other portions of such known components will be omitted so as not to obscure the invention. </p><p id="p0033" num="0033">Embodiments described as being implemented in software should not be limited thereto, but can include embodiments implemented in hardware, or combinations of software and hardware, and vice-versa, as will be apparent to those skilled in the art, unless otherwise specified herein. In the present specification, an embodiment showing a singular component should not be considered limiting; rather, the invention is intended to encompass other embodiments including a plurality of the same component, and vice- versa, unless explicitly stated otherwise herein. Moreover, applicants do not intend for any term in the specification or claims to be ascribed an uncommon or special meaning unless explicitly set forth as such. Further, the present invention encompasses present and future known equivalents to the known components referred to herein by way of illustration. </p><p id="p0034" num="0034"> [0025] More particularly, the following detailed description, including the Figures, will refer to one or more embodiments of the invention, but is not limited to such embodiments. </p><p id="p0035" num="0035">Rather, the detailed description is intended only to be illustrative. Those skilled in the art will readily appreciate that the detailed description given with respect to the Figures is provided for explanatory purposes only. Apparatus, systems, methods, techniques, etc. according to the invention include and pertain to (but not limited to) improving transmissions on a </p><p id="p0036" num="0036">communication system, for example a DSL system or the like. For example, in connection with a 
<!-- EPO <DP n="6"/>-->
 DSL system on which data signals are vectored to remove the effects of induced crosstalk, embodiments of DSL vectoring systems and the like improve data processing and transmission between upstream-end transmission equipment and the like and vector processing devices configured to address crosstalk present in DSL communications on a given network. Other methods, components, systems, structures, uses, etc. will be apparent to those skilled in the art after considering the following disclosure and the Figures provided herewith. </p><p id="p0037" num="0037">[0026] As background, the basic principle behind vectoring is coordinating </p><p id="p0038" num="0038">communications between every twisted pair in a telephone cable. Because all twisted pairs in the cable terminate in one central location known as a DSLAM (DSL access multiplexer), the DSLAM is the natural location to coordinate this communication. To vector the modems effectively in the vectoring systems, the modems must be synchronized to the same DMT symbol clock and must have synchronized training/tracking periods with pre-arranged training data patterns (unique to each modem) to allow victim modems to identify the crosstalk channel characteristics between particular disturber- victim modem pairs. As will be appreciated by those skilled in the art, there are a variety of techniques for identifying crosstalk in such systems, including one or more that may be described in various applicable standards pertaining to DSL systems and their implementation. </p><p id="p0039" num="0039"> [0027] Using the "crosstalk topography" or mapping determined during training and the like (which typically is viewed or considered as a matrix of coefficients representing the various interactive/crosstalking relationships between DSL lines), transmit pre-compensation (for example, precoding) can be used in the downstream direction (from DSLAM to customer site). In effect, the transmit waveform for a given modem is pre-distorted based on the transmit <sub>.</sub> waveforms being used by many other modems (that is, the other modems whose FEXT materially affect the given modem's signals), such that the interfering FEXT is effectively balanced and its effects thus eliminated by the time the pre-distorted modem signal reaches its customer side terminus. In the upstream direction (from customer site to DSLAM), MIMO (multiple-input-multiple-output) spatial filtering is used at the DSLAM to cancel upstream FEXT at the upstream receive side. Identification and tracking of the FEXT filter cancellation coefficients may be performed using the LMS (Least Mean Squares) adaptive algorithm or other Least-Squares type methods, as is well known to those skilled in the art. Training signals to 
<!-- EPO <DP n="7"/>-->
 support identification of the FEXT filter coefficients may be integrated into a modified version of a known DSL standard, such as VDSL2. </p><p id="p0040" num="0040"> [0028] A typical telephone cable or grouping of multiple cables terminating in one telco</p><p id="p0041" num="0041">"central office," "CO," "node," "cabinet," etc. may contain anywhere from 50 to 2,000 (or more) twisted pairs, potentially spread among a dozen or more binder cables. As a result of telco deployment practices, modems assigned to twisted pairs in the same binder cable may not be connected to the same line card or DSLAM chassis. This occurs because telcos add line cards to f a chassis (or add one or more additional chassis) as customers subscribe to DSL service. Modem ports are assigned on a "first-come-first-served" basis, rather than being grouped together b sed on user identity, downstream terminus location, etc. Even if the telco practices were different, it would be an operational (and error-prone) challenge to segregate phone lines according to binder of origin (a practice known as binder group management). Empirical cable measurements have shown that significant FEXT coupling can come from adjacent binders or even different cables that terminate in the same telco node due to the use of a "cross box" or patch panel in the telco node. These patch panels are used to map individual copper pairs (possibly from different binders or telco cables) to specific modem ports on the DSLAM line cards. </p><p id="p0042" num="0042"> [0029] Another related issue is the practice of bonding multiple modem ports together.</p><p id="p0043" num="0043">Bonding can increase the customer data rate in situations where a single modern port cannot provide the desired data rate. A customer who has started with a single modem port can have a second port added as an upgrade to provide additional services to the customer (the multiple-port DSL service thus has the potential to carry more data, operate at faster speeds, etc.). Many current systems require bonded modem ports to be connected to the same line card. This is impractical for most telcos for the same reasons that binder group management is impractical, as discussed above. </p><p id="p0044" num="0044"> [0030] Finally, the computational demands of DSL vectoring—especially the real-time processing of crosstalk information in connection with user data signals—create data transmission and processing bottlenecks and other problems. The large volume of data that needs to be processed quickly (to reduce latency/delays) must be transmitted and processed efficiently. Embodiments of the co-pending application provide systems, apparatus and methods that provide 
<!-- EPO <DP n="8"/>-->
 such efficient handling and processing of these large amounts of data while having little negative effect on the latency and/or performance of the DSL lines being vectored. </p><p id="p0045" num="0045">[0031] To implement vectoring, each modem in a chassis must exchange real-time FEXT information with the other modems in the chassis (or even multiple chassis units). Typical DSL modems use a DMT symbol rate in the range of 4 kHz to 8 kHz, and FEXT cancellation must be done over the vectored bandwidth once per DMT symbol with a processing delay on the order of a few DMT symbols (or less) to avoid degrading the overall latency of the end-to-end modem system. This creates a complex and challenging data networking environment in which each line card shares real-time FEXT information from each of its modems with each of the other modems in the system (which might include modems on another line card or chassis in the system). In a typical DSLAM system, the communication flow of vectoring information can total tens of gigabits per second. Current generation DSLAM copper backplanes generally cannot handle this additional communication load, and future DSLAM copper backplanes need a practical method for managing this communication flow with reasonable complexity and operational </p><p id="p0046" num="0046">performance. </p><p id="p0047" num="0047"> [0032] The co-pending application describes apparatuses, systems, methods, etc. that eliminate or substantially reduce the communication bottlenecks that otherwise would confront vectored DSL systems. These embodiments are scalable, from small port-count systems (for example, a single line card system) up to much larger systems, with thousands of modem ports spread across multiple line cards and/or multiple chassis. Embodiments of the co-pending application work with both optical interconnect technologies (in the case of multiple chassis systems or line card upgrades to legacy chassis equipment) and also work with future copper interconnect technologies in which all communications flow within a single DSLAM on a copper backplane or using high bandwidth copper interconnect. Embodiments of the co-pending application also permit "virtual bonding" that allows telcos to virtually bond modem ports across multiple line cards and/or multiple chassis. </p><p id="p0048" num="0048"> [0033] In one example embodiment that can be used to implement the present invention, the co-pending application describes in connection with its Figure 1 a vectoring data </p><p id="p0049" num="0049">communication system in which line cards contain DSL modems (for example, multi-port devices) that control communications on twisted-pair lines. Multiple line cards are connected via 
<!-- EPO <DP n="9"/>-->
 a high speed communication apparatus, such as XAUI lines or the like, to a centralized vectoring module (which can be, for example, a vectoring card). XAUI is the standard for extending the XGMII (10 Gigabit Media Independent Interface) between the MAC and PHY layer of 10 Gigabit Ethernet (10 GbE) and such high-speed data communication lines can be used to connect modems to line card vector router components (VRC-Ls). The VRC-Ls form an abstraction layer for the modem, as the modem needs to connect to only one VRC-L and the complexity of the specific vectoring deployment (for example, number of ports, line cards, etc.) is thus hidden from each modem. The VRC-L can be a separate chip from the DSL modem chip, or it can be a module included inside the DSL modem chip itself. </p><p id="p0050" num="0050"> [0034] The vectoring data flow from each modem to its respective VRC-L includes frequency domain samples for downstream and upstream communications— that is, IFFT-input transmit (TX) data for downstream vectoring and/or FFT-output receive (RX) data for upstream vectoring. The data returned to each modem from the vectoring module via a VRC-L is the modem's crosstalk-adjusted (that is, vectored) IFFT-input and/or FFT-output data that is conditioned and/or processed to prevent and/or remove crosstalk interference from other vectoring system modems. The VRC-L in each line card acts as an interface between that line card's modems and the vectoring module. High-speed communication lines (for example, 10-40 Gbps or higher optical or copper interconnect) network a VRC-L on each line card to a companion VRC-V on the vectoring module. 10-40 Gbps is a common data communication requirement that can be implemented between the vectoring module and each line card. Today this would mostly likely be an aggregation of 5 Gbps or 10 Gbps XAUI lines or similar, whether over the electrical backplane or the optical cable. </p><p id="p0051" num="0051"> [0035] The VRC-Vs on a vectoring module subdivide the modem vectoring data stream into sub-bands for subsequent crosstalk cancellation in one or more vector processors, as defined by system requirements. The vector processors may also be referred to as "vector processor components," "computational devices," "vectoring cancellation (VCE) chips" and/or the like. That is, data is removed from a normal (that is, non- vectored) data stream in each modem and is reorganized into data bundles defined by frequency characteristics so that the data can be crosstalk-processed on a frequency basis (for example, tone-by-tone, groups of tones, etc.). Once 
<!-- EPO <DP n="10"/>-->
 processed, the data is then again reorganized from the frequency-based bundles used for crosstalk-removal processing and is reassembled for transmission/use by the modems. </p><p id="p0052" num="0052">[0036] For example, upstream and downstream bands can be vector routed by one or more VRCs (for example, a VRC-L/VRC-V pair) to individual VCEs. A vector router is a specialized data networking device or subsystem that implements a specialized "private" data network, which can be similar to an Ethernet network, for the purpose of efficiently moving vectoring data between modems and vector processors to avoid processing or data transmission bottlenecks. Packets of vectoring data can contain headers and/or other state information enabling efficient routing of the vectoring data over the data network without the need for dedicated links between each modem and vector processor device. To this end, a vector router also converts vector data packets from a format readily supplied by the modems into a format that is naturally utilized by the vector processors, then converting back again after vectoring has been performed (for example, interleaving and de-interleaving of the modem vectoring data stream). This task may be split between VRC-Ls and VRC-Vs, or performed in only one or the other, depending on the configuration. Alternately, VCE assignment can be based on evenly spaced sub-bands (independent of upstream and downstream band allocation). Data transmission between VRC-Vs and VCEs on the vectoring module can be performed using high speed interconnect lines (for example, XAUI or the like). </p><p id="p0053" num="0053"> [0037] According to certain aspects, the present inventors recognize that the amounts of memory and computation required to cancel crosstalk in some DSL systems are proportional to the square of the number of lines in the vectored group. For a vectored group with a large number of lines, it is therefore not possible to fit the required memory and computation logic within one chip and thus this logic needs to be distributed across or partitioned among multiple chips that together perform the crosstalk cancellation for the vectored group. The vector canceller (VCE) chips such as those described above need to exchange data between themselves, which can be done using point-to-point high-speed serializer/deserializer (SerDes) links. The amount of data exchanged between and/or among the chips and the complexity of coordinating the chips depends on how the computation is partitioned (physically, logically or both) across, among and/or between the chips. 
<!-- EPO <DP n="11"/>-->
 [0038] The port whose data is affected by crosstalk (and for which the output is being calculated) is called the "victim" port (or victim line), and the ports whose crosstalk </p><p id="p0054" num="0054">contributions are cancelled are called the "disturber" ports (or disturber lines). As set forth above, the crosstalk between a pair of lines for a given tone can be represented by a coefficient determined during training, for example. Therefore, if there are N ports for which crosstalk cancellation is desired, and T tones per DSL symbol, an N matrix of coefficients exists for each tone, and a total of (N * N * T) coefficients must be used. The calculation is done as below. </p><p id="p0055" num="0055">Let x[t,d] be the input for tone 't' of disturber port 'd'; </p><p id="p0056" num="0056"> and y[t,v] be the crosstalk cancelled output for tone 't' for victim port V; </p><p id="p0057" num="0057"> and h[t,d,v] be the crosstalk coefficient for tone 't' of disturber port 'd' on victim port V; </p><p id="p0058" num="0058">[0039] Note that x, y, and h can all be complex numbers. The calculation of y[t,v] is as in the equation below. y[t,v] =∑(x[t,d] * h[t,d,v]) for all disturbers affecting victim port v (Eq. 1) </p><p id="p0059" num="0059">[0040] Note that in the above equation, the coefficient h[t,d=v,v] representing a line's disturber onto itself is set to 1. This allows the output to add the transmitted value on the line to the corrections for the other lines in the same equation. Accordingly, y[t,v] is calculated above for all tones t = 0 to T-l , all disturbers d = 0 to N-l , and all victims v = 0 to N-l , to get the crosstalk cancellation output for all tones for all victims. </p><p id="p0060" num="0060"> [0041] Thus the total number of calculations for a full cancellation system is (N * N * T) per symbol. For a VDSL2 17a profile system, for example, the symbol rate is 4000 symbols/sec and there are 4096 tones per symbol. A vectored system having 192 ports using the VDSL2 17a profile, will therefore need to do 192 * 192 * 4096 * 4000 = approx 603 Gig complex multiply- accumulate functions (MACs) per second. Meanwhile, although capabilities vary widely, conventional programmable DSP cores might achieve 5 to 10 Gig MACs per second, and several 
<!-- EPO <DP n="12"/>-->
 cores might be integrated on a single chip. Still, several chips may be needed, especially for systems requiring 768 ports or more. </p><p id="p0061" num="0061"> [0042] According to certain aspects, therefore, the present invention includes </p><p id="p0062" num="0062">apparatuses, systems, methods, techniques, etc. for distributing and/or partitioning the cancellation computation. Embodiments include single-criteria partitioning such as victim-based partitioning, disturber-based partitioning and tone-based partitioning. Embodiments further include double-criteria partitioning such as victim-disturber partitioning, or disturber- victim partitioning. When compared with single-criteria partitioned vectoring cancellation systems, a double-criteria victim-disturber (or disturber- victim) partitioning reduces the bandwidth and the number of links between the chips and performs with less complexity than single-criteria partitioned systems. This makes it feasible to partition across a larger number of chips, thereby allowing crosstalk cancellation across larger vectored groups and providing a more readily scalable system than conventional systems. </p><p id="p0063" num="0063"> [0043] In embodiments, the computations (including the storage of the coefficients used) can be partitioned into multiple canceller chips, with each canceller chip (also referred to as a "vectoring cancellation chip," a "VCE chip," or the like herein) handling a part of the computation (i.e. partial cancellation). </p><p id="p0064" num="0064"> [0044] FIG. 1 shows the crosstalk cancellation calculations pictorially as a three- dimensional array, with one axis of the array 102 indicating the rows of victims, another axis 104 indicating the columns of disturbers, and the final axis 106 indicating the tones. The coefficients h[t,d,v] can be considered as elements of the three-dimensional array, and each element conceptually has a complex multiply-accumulate (MAC) associated with the element. Disturber data x[t,d] is fed in from the top, gets multiplied with cancellation coefficients and the calculated y[t,v] is shown exiting to the left. </p><p id="p0065" num="0065"> [0045] As will be described in more detail below, partitioning of the computation into several vectoring cancellation chips can be accomplished in various ways. If the total number of vectoring cancellation chips is defined as C, the vectoring cancellation chips be referred to as VCEo, VCEt, . . . VCEc-i. Each chip can be connected directly to the digital signal processing (DSP) chips (or other hardware) handling a number of ports (for example, N/C ports, where N 
<!-- EPO <DP n="13"/>-->
 again is the total number of ports in the vectored DSL group - meaning there are N DSL lines coupled to the vectoring system). </p><p id="p0066" num="0066"> [0046] Each vectoring cancellation chip collects disturber d's data x[t,d] every symbol for every tone t, for the N/C DSL ports on the DSP chip(s) to which the vectoring cancellation chip is connected. </p><p id="p0067" num="0067"> [0047] After computation of the crosstalk cancelled output y[t,v] is done, each vectoring cancellation chip sends the crosstalk cancelled output y[t,v] for the N/C DSL ports to whose DSP chips it is connected to. </p><p id="p0068" num="0068"> [0048] It is assumed here for simplicity of explanation, that N (the number of ports in the vectored group) is a multiple of C in one or more embodiments described below. If this is not the case in some systems, crosstalk cancellation can be performed in an analogous manner as described below, except that one of the vectoring cancellation chips will have a different amount of computation. Those skilled in the art will appreciate that various alternatives are possible. </p><p id="p0069" num="0069">Partition by Victims: </p><p id="p0070" num="0070"> [0049] In a system in which computational responsibility is apportioned to the C vectoring cancellation VCE chips based on victims, each vectoring cancellation VCE chip can, for example, handle (N/C) victims. That is, each vectoring cancellation VCE chip does the computations for all the disturbers and all the tones for N/C victim rows. FIG. 2 shows such calculations pictorially for this "partitioning by victims" mode. The computations done by the m<sup>th</sup> vectoring cancellation VCE chip, VCE<sub>m</sub>, are as follows: y[t,v] for t=0 to T-l, for the victims v = m*(N/C) to ((m+l)*(N/C))- 1, where y[t,v] =∑(x[t,d] * h[t,d,v]) for all disturbers d = 0 to N-l affecting victim port v ..</p><p id="p0071" num="0071">Eq. 2 </p><p id="p0072" num="0072">[0050] This type of system is simple in terms of coordination, but needs high bandwidth between the various vectoring cancellation VCE chips because all of the disturber data must be sent to all of the vectoring cancellation VCE chips. Each vectoring cancellation VCE chip needs 
<!-- EPO <DP n="14"/>-->
 to connected to all other vectoring cancellation VCE chips to send its disturber data to all other VCE chips and receive disturber data from all other VCE chips. </p><p id="p0073" num="0073">Partition by Disturbers: </p><p id="p0074" num="0074"> [0051] Somewhat analogous to the "partitioning by victims" mode, in a "partitioning by disturbers" mode, each vectoring cancellation VCE chip can handle (N/C) disturbers. That is, each vectoring cancellation VCE chip does the computations for all of the victims and all the tones for N/C disturber columns. FIG. 3 shows such calculations pictorially for this "partitioning by disturbers" case. The m<sup>th</sup> vectoring cancellation VCE chip, VCE<sub>m</sub>, first calculates z[t,v,m] for t = 0 to T-l and v = 0 to N-l , where z[t,v,m] =∑(x[t,d] * h[t,d,v]) for disturbers d = m*(N/C) to ((m+l)*(N/C))-l ... Eq. 3 </p><p id="p0075" num="0075">[0052] The z[t,v,m] are partial accumulated products, and these need to be summed together to get the final output sum y[t,v]. Each vectoring cancellation VCE chip calculates the final sum y[t,v] for the DSL ports to which it is connected. The m<sup>th</sup> vectoring cancellation VCE chip, VCE<sub>m</sub>, calculates the final sum: y[t,v] for t=0 to T-l, for the victims v = m*(N/C) to ((m+l)*(N/C))-l, where y[t,v] =∑(z[t,v,m]) for m = 0 to C-l ... Eq. 4 </p><p id="p0076" num="0076">[0053] Each vectoring cancellation VCE chip forwards the partial accumulated products z[t,v,m] based on the V index range to the vectoring cancellation VCE chip that is doing the final sum y[t,v] for those V (victims) values. </p><p id="p0077" num="0077"> [0054] This requires slightly more complicated coordination, as it requires partial accumulated products to be exchanged between various vectoring cancellation VCE chips. As with the "partitioning by victim" mode, each vectoring cancellation VCE chip needs to connect to all other vectoring cancellation VCE chips to send partial accumulated products that it calculates and receive partial accumulated products calculated by other VCE chips. 
<!-- EPO <DP n="15"/>-->
 Partition by Tones: </p><p id="p0078" num="0078"> [0055] In a "partitioning by tones" mode of operation, each vectoring cancellation VCE chip can handle (T/C) tones. That is, each vectoring cancellation VCE chip does the </p><p id="p0079" num="0079">computations for all of the victims and of all the disturbers for T/C tones. FIG. 4 shows such calculations pictorially for this partitioning by tones mode. The computations done by the m<sup>th</sup> VCE chip, VCE <sub>m</sub>, can be as follows: y[t,v] for v=0 to N-l, for the tones t = m*(T/C) to ((m+l)*(T/C))-l, where y[t,v] =∑(x[t,d] * h[t,d,v]) for all disturbers d = 0 to N-l affecting victim port v ... Eq. 5 </p><p id="p0080" num="0080">[0056] This requires more complicated coordination because disturber data needs to be sent by one vectoring cancellation VCE chip to another vectoring cancellation VCE chip based on the tones that each vectoring cancellation VCE chip is processing. Subsequently, each vectoring cancellation VCE chip gets back the computed results from other VCE's for those tones processed by the other VCEs, and sends these computed results back to the appropriate DSP. This type of operation requires lower bandwidth between the vectoring cancellation VCE chips than the partitioning by victims or by disturbers, but such chip still needs to connect to all other vectoring cancellation VCE chips. </p><p id="p0081" num="0081"> [0057] In the above three methods, each vectoring cancellation VCE chip needs to connect to all other such chips, so that in system having C such VCE chips, the number of logical links between the VCE chips is: </p><p id="p0082" num="0082">(C * (C- l))/2 </p><p id="p0083" num="0083">[0058] The bandwidth carried on each logical link varies among the above single-criteria partitioning methods and is least for the "partition by tones" mode of operation, though this operational mode has the highest complexity in terms of coordination of vectoring cancellation VCE chips. Depending on the bandwidth between VCE chips, each logical link between such chips will be implemented with one or more physical links (typically SerDes links). 
<!-- EPO <DP n="16"/>-->
 [0059] According to aspects, embodiments of the invention reduce the number of links required using further double-criteria partitioning techniques. </p><p id="p0084" num="0084">Partition by Victims and Disturbers: </p><p id="p0085" num="0085">[0060] More particularly, for additional or other advantages, embodiments of the invention use double-criteria-based partitioning. For example in a victim-disturber double partitioning, as shown in one exemplary system 500 in Fig. 5, six VCE chips 510 can be split into two chip groups (for example, based on DSP chips corresponding to a first DSLAM 531 and DSP chips corresponding to a second DSLAM 532). </p><p id="p0086" num="0086"> [0061] In a victim-disturber double partitioning according to embodiments of the invention, the cancellation is partitioned across VCEs into groups by victim and then within each group by disturbers . So in the example system 500 of Fig. 5, where DSLAM 531 has three vectoring cancellation VCE chips 510, as does DSLAM 532, a victim-disturber partitioning scheme partitions cancelling across the six VCE chips 510. In 384 port situations, for example, this partitioning requires that each VCE chip 510 does a 192 x 128 cancellation (that is, crosstalk cancellation for 192 victims (V=384/2 groups) and 128 disturbers (D=384/3 VCE's per group)). </p><p id="p0087" num="0087">[0062] As shown, each vectoring cancellation VCE chip 510 in the first DSLAM 531 connects to only one vectoring cancellation VCE chip 510 in the second DSLAM 532 to exchange disturber data. Within each group, the VCE chips exchange partial accumulated products with each other. Thus the total number of logical links between all the VCE chips is </p><p id="p0088" num="0088">(C/2) + ((C/2) * ((C/2)-l)) </p><p id="p0089" num="0089">[0063] The number of logical links between the VCE is thus reduced, while the complexity of the co-ordination is not as high as the "partition by tones" method described above. </p><p id="p0090" num="0090"> [0064] In an example system such as that shown in FIG. 5 having 384 ports and a</p><p id="p0091" num="0091">VDSL2 17a profile, DSLAMs 531 and 532 include one vector card per DSLAM, and three VCEs per vector card, and each VCE connecting to the DSPs of a line card. Here, each line card is shown as handling 64 ports using four DSPs per line card, each DSP handling 16 ports. Each DSP on a line card connects to its VCE through a lOGbps SerDes link, so that each line card has 
<!-- EPO <DP n="17"/>-->
 four 10 Gbps SerDes links to its VCE. In the example of FIG. 5, the links 520 connecting a line card to a VCE are shown as a single logical link that represents four 10 Gbps SerDes links. This example method requires a VCE on a vector card to connect to only one other VCE on the other vector card with a 40 Gbps bandwidth that can be accomplished using, for example, a 40 Gbps (4 x 10 Gbps) inter chassis cable 512. Three such 40Gbps cables 512 are thus needed between DSLAM chassis 531, 532. This example method further requires each VCE to connect to all other VCEs within its group, i.e. to two other VCEs within the same vector card in the DSLAM. The bandwidth between two VCEs in the same vector card is also 40 Gbps. The links 522 <sup>(</sup> between any two VCEs is shown in FIG. 5 as a single logical link that represents 40 Gbps (4 x 10 Gbps links). In this example, since each VCE talks to three other VCEs (each requiring 4 SerDes links) and four DSP chips (each requiring 1 SerDes link), each VCE 510 thus needs 16 SerDes links (10 Gbps each). Accordingly, there are a total of nine logical links between all the VCEs, each logical link implemented in this example by four 10 Gbps SerDes links. </p><p id="p0092" num="0092">[0065] The data flow between VCE chips for this type of partitioning in an example system having 384 ports and six VCE chips is shown in more detail in FIG. 6 . As shown in FIG. 6, to partition within each group 531, 532 by disturber, each VCE 510 sends a sum of products for its columns, and does a final sum. In this example, there is no need to send a sum containing a diagonal element (coef of 1). It should be noted that FIG. 6 does not show the flow between the VCE chips for control messages and training related data (slicer error, FFT data etc). </p><p id="p0093" num="0093">[0066] In a different embodiment, FIG. 7 illustrates partitioning by a victim-disturber partitioning across eight VCE chips 710 in two groups 721, 722 for the 384 port case, with each VCE chip 710 doing 192 x 96 cancellation. More particularly, as shown in FIG. 7, the VCE chips 710 are first split into two groups 721, 722 of VCEs based on the disturbers. In an example system of eight VCE chips for 384 ports, each VCE chip 710 does 192 x 96 cancellation. The first group 721 of VCE chips handles the calculation for the first 192 victim ports, and the second group 722 of VCE chips handles the calculation for the second 192 victim ports. Each VCE in the first group connects to only one other VCE in the other group and exchanges disturber data with it. </p><p id="p0094" num="0094"> [0067] The data flow between the VCE chips for this partitioning of 384 ports into eight</p><p id="p0095" num="0095">VCE chips using the victim-disturber partitioning mode of operation is shown in FIG. 8. Note 
<!-- EPO <DP n="18"/>-->
 that this does not show the flow between the VCE for the control messages and training related data (sheer error, fft data etc). </p><p id="p0096" num="0096"> [0068] In this example, each VCE chip 710 calculates a set of partial accumulated products to be sent to other chips in the same group, and also computes the outputs for its victims by adding the partial accumulated products received (from other chips in the same group) to the values it calculates. </p><p id="p0097" num="0097"> [0069] FIG. 8 shows the disturbers as columns and victims as rows (similar to FIG. 1) for illustrating the data flow for the embodiment of FIG. 7. The tones dimension is not shown as the partitioning is by victim and disturber only. The first group 721 of VCE chips 710 (consisting of Vce O through Vce_3) handles the calculation for the first 192 victim ports, and the second group 722 (consisting of Vce_4 through Vce_7) of VCE chips 710 handles the calculation for the second 192 victim ports. In the example shown in FIG. 8, each colored box 802 inside a VCE 710 represents 48x48 cancellation, and each VCE 710 has 4 rows and 2 columns of such boxes 802 to perform 192 x 96 cancellation. The single-line arrows 804 are used to indicate sending of disturber data and the double-line arrows 806 are used to indicate sending of partial accumulated products. </p><p id="p0098" num="0098"> [0070] The VCE chip numbered 'm' (VCE<sub>m</sub>) for 'm' ranging from 0 to '(C/2)-l ', in the first group of VCEs, calculates the cross-talk cancelled output y[t,v] for tone 't' ranging from 0 to T-l and victim V ranging from ((m)*(N/C)) to (((m+l)*( /C))-l) as: y[t,v] =∑(z[j,t,v]) for j = 0 to (C/2)-l ...Eq. 10 </p><p id="p0099" num="0099">[0071] where z[ j,t,v ] is the sum of partial accumulated products calculated by VCE chip</p><p id="p0100" num="0100">'j' for tone 't', victim V as in the equation below. </p><p id="p0101" num="0101"> [0072] The VCE chip numbered 'm' (VCE<sub>m</sub>) for 'm' ranging from 0 to ' (C/2)- 1 ' , in the first group of VCEs, also calculates the sum of partial accumulated products z[m,t,v] for tone 't' ranging from 0 to T-l, and victim V ranging from 0 to (N/2)-l as: z[m,t,v] =∑ (x[t,k] * h[t,k,v]) for k = ((m)*(N/C)) to (((m+l)*(N/C))-l) and for k = ((M+(C/2))*(N/C)) to (((m+l+(C/2))*(N/C))-l) ...Eq. 11 
<!-- EPO <DP n="19"/>-->
 [0073] The VCE chip numbered 'm' (VCE<sub>m</sub>) for 'm' ranging from '(C/2)' to 'C-l ', in the second group of VCE, calculates the cross-talk cancelled output y[t,v] for tone 't' ranging from 0 to T-l, and victim V ranging from ((m)*(N/C)) to (((m+l)*(N/C))-l) as: y[t,v] =∑ (z[j,t,v] ) for j = (C/2) to C-l ...Eq. 12 </p><p id="p0102" num="0102">[0074] where z[ j,t,v ] is the sum of partial accumulated products calculated by VCE chip</p><p id="p0103" num="0103">'j' for tone 't', victim 'v' as in the equation below. </p><p id="p0104" num="0104"> [0075] The VCE chip numbered 'm' (VCE<sub>m</sub>) for 'm' ranging from '(C/2)' to 'C- 1 ', in the second group of VCE, calculates the sum of partial accumulated products z[m,t,v] for tone 't' ranging from 0 to T-l, and victim V ranging from N/2 to N-l as: z[m,t,v] =∑ (x[t,k] * h[t,k,v]) for k = ((m-(C/2))*(N/C)) to (((M+1-(C/2))*(N/C))- 1) and for k = ((m*(N/C)) to (((m+l)*(N/C))-l) ...Eq. 13 </p><p id="p0105" num="0105">[0076] In a more generalized sense, victim-disturber partitioning according to one or more embodiments herein can be seen as dividing the N DSL lines/ports in a vectored group into D groups of disturbers and V groups of victims. Using a group of C vectoring cancellation VCE chips, the C chips can first be divided into two or more victim DSL line groups that each process data for N/V victim lines. Each vectoring cancellation VCE chip in each such victim DSL line group is then assigned N/D disturber lines for crosstalk cancellation processing. </p><p id="p0106" num="0106">[0077] FIG. 9 shows one example of the internal configuration of a VCE (e.g. VCE 0) for the partitioning by 'victim and disturber' method described above in connection with FIGs. 7 and 8 for the 384 port 8 VCE case. In this case, each VCE does 192 x 96 cancellation. The cancellation logic in a VCE can be organized in various ways. An embodiment shown in FIG. 9, organizes the cancellation as four blocks referred to here as VPM (vector product matrix) 910, with each VPM 910 handling 48 victims by 96 disturbers. The four VPMs are configured as four rows by one column, to do a 192 x 96 cancellation. A VPM 910 is equivalent to two of the colored 48x48 boxes 802 in FIG. 8. This organization of VPMs is chosen so that it can be 
<!-- EPO <DP n="20"/>-->
 configured to support either the partitioning by 'victim and disturber' method as described in connection with FIGs. 5 to 8 or the 'disturber and victim' method described below in connection with FIG. 13. </p><p id="p0107" num="0107"> [0078] Here, VCE O sends out the disturber data it received on its input LC0_In from its</p><p id="p0108" num="0108">DSPs, to the corresponding VCE in the other group VCE_4, and receives from that VCE_4, the disturber data from the DSPs attached to VCE 4. These disturber data in VCE_0 are fed into VPMO and VPMl through its input VPMO InO and VPMO Inl. In this 'victim and disturber' method, a VCE is used as 192x96 canceller, and as shown in the figure, the input VPMO InO is sent internally to VPMl_InO and input VPMO Inl is sent internally to VPMl_Inl to VPMl and VPM3. The VCE also gets partial accumulated products (also known as partial vector sums) from other VCE. Here, VCE_0 gets partial accumulated products PS0 1, PS0_2, PS0_3 from VCE l, VCE 2, and VCE_3 respectively. The sum of products 'VPM0_Out' that VPMO calculates, is added to PS0 1, PS0 2, PS0 3 to calculate the final output 'LCO Out' for the first 48 victims and sent out to the DSP chips that VCE_0 is connected to. The sum of products 'VPM2_Out' that VPM2 calculates, is sent to VCEl. The sum of products 'VPMl_Out' that VPMl calculates, is sent to VCE_2, and the sum of products 'VPM3_Out' that VPM3 calculates, is sent to VCE 3. </p><p id="p0109" num="0109"> [0079] FIG. 10 shows one example of the internal configuration of VCE _0 for the partitioning by 'disturber and victim' method described in more detail below in connection with FIG. 13. In embodiments, one board with four VCEs can support the 192 port case and the same board with firmware configuration change can be connected to similar board on a second </p><p id="p0110" num="0110">DSLAM for the 384 port eight VCE case. The embodiment shown in FIG. 10 organizes the cancellation as four blocks referred to here as VPM (vector product matrix) 1010, with each VPM 1010 handling 48 victims by 96 disturbers. The four VPMs are configured as two rows by two columns, to do a 96 x 192 cancellation. A VPM is equivalent to two of the colored 48x48 boxes in FIG. 13. </p><p id="p0111" num="0111"> [0080] For the 192 port with four VCE case, VPM2 and VPM3 are unused and can be powered down. This configuration is used in a vector card for a 192-port DSLAM when it is desirable to upgrade in the future to a 384 port cancellation when a second 192-port DSLAM is added. In that case, the VCEs in one board can each be connected to a corresponding VCE in the 
<!-- EPO <DP n="21"/>-->
 other board by inter-chassis cables as in FIG. 7, and the firmware can enable the VPM2 and VPM3 of each VCE. </p><p id="p0112" num="0112"> [0081] Here, each VCE is used as 96x192 canceller, and VCE_0 sends out the disturber data it received on its input LCO In from its DSPs, to all other VCEs in the same group (VCE l, VCE_2, VCE 3). VCE O also gets the disturber data VCElJn, VCE2_In, and VCE3_In from the other VCEs in the same group. The disturber data LCO In and VCEl_In are fed into VPMO and VPM2, and disturber data VCE2_In and VCE3_In are fed into VPM1 and VPM3. The partial accumulated products of VPMO and VPM1 are added to get the final output 'LC0_Out' for the first 48 victims and sent out to the corresponding DSP chips. In the 384 port case, the partial accumulated products of VPM2 and VPM3 are added to get the final output 'LCl_Out' for the second 48 victims and sent out to the corresponding DSP chips. </p><p id="p0113" num="0113"> [0082] FIG. 11 shows one example of a vector card 1 102 with two VCEs that can support cancellation of 96 ports or 192 ports. Note that the configuration shown in FIG. 10 used four VCEs for 192 ports in order to keep it upgradeable without hardware change to 384 ports. For 192 port vector cancellation systems that do not need to be upgradeable beyond 192 ports, the two VCE configuration of FIG. 11 can be used. </p><p id="p0114" num="0114"> [0083] FIG. 12 shows an example of the internal configuration of VCE O for the partitioning by 'disturber and victim' method described in connection with FIG. 13 for the 192 port cancellation with two VCEs. The configuration is similar to that of the FIG. 10 (192 port with four chips), except that the sum of VPM2 and VPM3 in this case is the second set of output LCl_Out. </p><p id="p0115" num="0115"> [0084] An alternate partitioning to the victim-disturber method described above is shown in FIG. 13. In this alternative method called a disturber- victim method, the VCE chips are first split into two chip groups by disturber, and then each group by victims. In this case, each VCE chip in the first group connects to only one VCE chip in the second group to exchange partial accumulated products. Within each group, the VCE chips exchange disturber data with each other. </p><p id="p0116" num="0116"> [0085] In the example shown in FIG. 13, partitioning is performed across eight VCE chips 1310 for the 384 port case, with each VCE chip 1310 doing 96 x 192 cancellation. 
<!-- EPO <DP n="22"/>-->
 [0086] The first group 1321 of VCE chips handles the disturber data from the first 192 ports, and the second group 1322 of VCE chips handles the disturber data from the second 192 ports. Each VCE 1310 in the first group connects to only one other VCE 1310 in the other group and exchanges partial accumulated products with it. Within each group 1321, 1322, each VCE chip 1310 sends its disturber data (that it has received from the DSPs connected to it) to all other VCE chips in the same group. Thus the number of logical links between the VCE chips is </p><p id="p0117" num="0117">(C/2) + ((C/2) * ((C/2)-l)) </p><p id="p0118" num="0118">[0087] The number of logical links between the VCEs is thus reduced, while the complexity of the co-ordination is not as high as the 'partition by tones' method. </p><p id="p0119" num="0119">[0088] FIG. 13 further shows the dataflow between the VCEs for this partitioning of 384 ports into eight VCE chips, by the 'disturbers and victims' method. Note that this does not show the flow between the VCEs for the control messages and training related data (sheer error, fft data etc). </p><p id="p0120" num="0120"> [0089] In this partitioning, each VCE chip calculates a set of partial accumulated products to be sent to its corresponding chip in the other group, and also computes the outputs for its victims by adding the partial accumulated products received from its corresponding chip in the other group to the values it calculates. </p><p id="p0121" num="0121"> [0090] The VCE chip numbered 'm' (VCE<sub>m</sub>) for 'm' ranging from 0 to '(C/2)-l ', in the first group of VCEs, calculates the cross-talk cancelled output y[t,v] for tone 't' ranging from 0 to T-l, and victim V ranging from ((m)*(N/C)) to (((m+l)*(N/C))-l) as: y[t,v] = z[m+C/2,t,v] +∑(x[t,k] * h[t,k,v]) for k = 0 to (N/2)-l ...Equation 14 </p><p id="p0122" num="0122">[0091] where z[ j,t,v ] is the sum of partial accumulated products calculated by VCE chip</p><p id="p0123" num="0123">'j' for tone 't', victim V. </p><p id="p0124" num="0124"> [0092] The VCE chip numbered 'm' (VCE<sub>m</sub>) for 'm' ranging from 0 to '(C/2)-l ', in the first group of VCEs also calculates the sum of partial accumulated products z[m,t,v] for tone 't' 
<!-- EPO <DP n="23"/>-->
 ranging from 0 to T-l, and victim V ranging from ((m+(C/2))*(N/C)) to </p><p id="p0125" num="0125">(((m+l+(C/2))*(N/C))-l) as: z[m,t,v] =∑ (x[t,k] * h[t,k,v]) for k = 0 to (N/2)- 1 ...Equation 15 </p><p id="p0126" num="0126">[0093] The VCE chip numbered 'm' (VCE<sub>m</sub>) for 'm' ranging from '(C/2)' to 'C-l ', in the second group of VCEs, calculates the cross-talk cancelled output y[t,v] for tone 't' ranging from 0 to T-l, and victim V ranging from ((m)*(N/C)) to (((m+l)*(N/C))-l) as: y[t,v] = z[m-C/2,t,v] +∑ (x[t,k] * h[t,k,v]) for k = (N/2) to N- 1 ...Equation 16 </p><p id="p0127" num="0127">[0094] where z[ j,t,v ] is the sum of partial accumulated products calculated by VCE chip</p><p id="p0128" num="0128">'j' for tone 't', victim V. </p><p id="p0129" num="0129"> [0095] The VCE chip numbered 'm' (VCE<sub>m</sub>) for 'm' ranging from '(C/2)' to 'C-l ', in the second group of VCEs also calculates the partial accumulated product z[m,t,v] for tone 't' ranging from 0 to T-l, and victim V ranging from ((m-(C/2))*(N/C)) to (((m+l-(C/2))*(N/C))- 1) as: z[m,t,v] =∑(x[t,k] * h[t,k,v]) for k = (N/2) to N-l ...Equation 17 </p><p id="p0130" num="0130">[0096] It should be noted that many alternative ways of partitioning VCE chips are possible. For example, FIG. 14 illustrates an example system having 768 ports in which 16 VCE chips 1410 are split into four groups 1421, 1422, 1423 and 1424, with four VCE chips 1410 in each group. In one example, the VCEs are first grouped by disturber, and then within each group by victim, with each chip performing 192 x 192 cancellation. Those skilled in the art will appreciate further details of this and other possible partitions after being taught by the above examples. </p><p id="p0131" num="0131"> [0097] Embodiments of the subject matter disclosed here can be implemented in a vector canceller ASIC (application-specific integrated circuit), or in an FPGA (field programmable gate array). For example, each vectoring cancellation VCE chip can be a separate device (ASIC, 
<!-- EPO <DP n="24"/>-->
 FPGA, etc.) on which are defined multiple processing units, for example as shown in Figs. 7 and 9. Other hardware implementations are available, as will be appreciated by those skilled in the art. </p><p id="p0132" num="0132"> [0098] The partitioning of computation across VCE chips allows larger number of ports in the vectored group - this would be needed for large scale deployment of vectored DSL systems (for example, vectored VDSL systems and the like). Different partitioning schemes for distributing computation across multiple VCE chips are disclosed herein. Victim-disturber or disturber- victim partitioning reduces the number of logical links between VCE chips, while keeping complexity of the coordination at a simpler level than, for example, the "partition by tones" scheme. </p><p id="p0133" num="0133"> [0099] The many features and advantages of the present disclosure's subject matter are apparent from the written description, and thus, the appended claims are intended to cover all such features and advantages. Further, since numerous modifications and changes will readily occur to those skilled in the art, vector partitioning is not limited to the exact construction and operation as illustrated and described. Therefore, the described embodiments should be taken as illustrative and not restrictive, and vector partitioning hereunder should not be limited to the details given herein but should be defined, inter alia, by the following claims and their full scope of equivalents, whether foreseeable or unforeseeable now or in the future. </p><p id="p0134" num="0134">[00100] Accordingly, although the present invention has been particularly described with reference to the preferred embodiments thereof, it should be readily apparent to those of ordinary skill in the art that changes and modifications in the form and details may be made without departing from the spirit and scope of the invention. It is intended that the appended claims encompass such changes and modifications. 
</p></description><claims mxw-id="PCLM44725833" ref-ucid="WO-2012116147-A2" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="25"/>-->WHAT IS CLAIMED IS: </claim-statement><claim id="clm-0001" num="1"><claim-text>1. A method for performing vectored DSL crosstalk cancellation in a DSL system, the method comprising: </claim-text><claim-text> defining D disturber lines in the DSL system; </claim-text><claim-text> defining V victim lines in the DSL system; </claim-text><claim-text> defining T DSL tones in the DSL system; </claim-text><claim-text> partitioning crosstalk cancellation among a plurality of vectoring cancellation chips by a single criteria, the single criteria being one of the disturber lines, the victim lines and the tones; and </claim-text><claim-text> causing each of the vectoring cancellation chips to perform a partial cancellation based on the single criteria. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. A method according to claim 1, wherein the DSL system comprises N ports, and wherein D = V = N. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. A method according to claim 1, wherein the single criteria is the victim lines, and wherein performing the partial cancellation comprises computing, for a given victim line v, a partial accumulated product for all disturbers d = 0 to D-l and all tones t = 0 to T-l. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. A method according to claim 3, wherein the system comprises C vectoring cancellation chips, and wherein each vector cancellation chip performs the partial cancellation for V/C victims. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. A method according to claim 1, wherein the single criteria is the disturber lines, and wherein performing the partial cancellation comprises computing, for a given disturber line d, a partial accumulated product for all victims = 0 to V-l and all tones t = 0 to T-l. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. A method according to claim 5, wherein the system comprises C vectoring cancellation chips, and wherein each vector cancellation chip performs the partial cancellation for D/C disturbers. <!-- EPO <DP n="26"/>--> </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. A method according to claim 1, wherein the single criteria is the tones, and wherein performing the partial cancellation comprises computing, for a given tone t, a partial </claim-text><claim-text>accumulated product for all victims v = 0 to V-l and all disturbers d = 0 to D-l. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. A method according to claim 7, wherein the system comprises C vectoring cancellation chips, and wherein each vector cancellation chip performs the partial cancellation for T/C tones. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. A method for performing vectored DSL crosstalk cancellation in a DSL system, the method comprising: </claim-text><claim-text> defining D disturber lines in the DSL system; </claim-text><claim-text> defining V victim lines in the DSL system; </claim-text><claim-text> defining T DSL tones in the DSL system; </claim-text><claim-text> partitioning crosstalk cancellation among a plurality of vectoring cancellation chips by a double criteria, the double criteria being one of the victim-disturber partitioning and disturber- victim partitioning; and </claim-text><claim-text> causing each of the vectoring cancellation chips to perform a partial cancellation based on the double criteria. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. A method according to claim 9, wherein the DSL system comprises N ports, and wherein D = V = N. </claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. A method according to claim 9, wherein the double criteria is the victim-disturber partitioning, and wherein the victims are first partitioned into groups, with each group partitioned based on disturbers among G<sub>d</sub> vectoring cancellation chips, and wherein performing the partial cancellation comprises computing, for a given group of victims, a partial accumulated product for D/G<sub>d</sub> disturbers and all tones t = 0 to T-l. </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. A method according to claim 11, wherein the system comprises G<sub>v</sub> groups of C/G<sub>v</sub> vectoring cancellation chips each, and wherein each vector cancellation chip in a group performs the partial cancellation for a group of V/G<sub>v</sub> victims. <!-- EPO <DP n="27"/>--> </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. A method according to claim 11, wherein the double criteria is the disturber- victim partitioning, and wherein the disturbers are first partitioned into groups, with each group partitioned based on victims among G<sub>v</sub> vectoring cancellation chips, and wherein performing the partial cancellation comprises computing, for a given group of disturbers, a partial accumulated product for V/G<sub>v</sub> victims and all tones t = 0 to T-l. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. A method according to claim 13, wherein the system comprises Ga groups of C/Ga vectoring cancellation chips each, and wherein each vector cancellation chip in a group performs the partial cancellation for a group of D/Ga disturbers. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. A vector cancellation system for a DSL system having D disturber lines, V victim lines in the DSL system and T DSL tones, the system comprising: </claim-text><claim-text> a first plurality of vector cancellation chips; and </claim-text><claim-text> a second plurality of vector cancellation chips, </claim-text><claim-text> the first and second pluralities of vector cancellation chips each performing a respective partial cancellation, the partitioning of vector cancellation between the first and second pluralities being based on a criteria, the criteria being one of the disturber lines, the victim lines and the tones. </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. A system according to claim 15, wherein the criteria is the tones, and wherein performing the partial cancellation comprises computing, for a given tone t, a partial accumulated product for all victims v = 0 to V-l and all disturbers d = 0 to D-l. </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. A system according to claim 15, wherein the criteria is the victim lines, and wherein performing the partial cancellation comprises computing, for a given victim line v, a partial accumulated product for all disturbers d = 0 to D-l and all tones t = 0 to T-l . </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. A system according to claim 15, wherein the criteria is the disturber lines, and wherein performing the partial cancellation comprises computing, for a given disturber line d, a partial accumulated product for all victims v = 0 to V-l and all tones t = 0 to T-l. <!-- EPO <DP n="28"/>--> </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. A method according to claim 15, wherein the criteria is victim-disturber partitioning, and wherein the victims are first partitioned into groups, with each group partitioned based on disturbers among Ga vectoring cancellation chips, and wherein performing the partial cancellation comprises computing, for a given group of victims, a partial accumulated product for D/G<sub>d</sub> disturbers and all tones t = 0 to T-l. </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. A method according to claim 15, wherein the criteria is disturber- victim partitioning, and wherein the disturbers are first partitioned into groups, with each group partitioned based on victims among G<sub>v</sub> vectoring cancellation chips, and wherein performing the partial cancellation comprises computing, for a given group of disturbers, a partial accumulated product for V/G<sub>v</sub> victims and all tones t = 0 to T-l. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
