--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml large_multiplier_wrapper.twx large_multiplier_wrapper.ncd
-o large_multiplier_wrapper.twr large_multiplier_wrapper.pcf -ucf
MultiplierWithCompressor.ucf

Design file:              large_multiplier_wrapper.ncd
Physical constraint file: large_multiplier_wrapper.pcf
Device,package,speed:     xc6vlx75t,ff784,C,-3 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 6.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1619417 paths analyzed, 1063 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.196ns.
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0B_63 (SLICE_X58Y36.D1), 2312 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_56 (FF)
  Destination:          mult_comp_inst/pp0B_63 (FF)
  Requirement:          6.200ns
  Data Path Delay:      5.917ns (Levels of Logic = 6)
  Clock Path Skew:      -0.244ns (1.183 - 1.427)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_56 to mult_comp_inst/pp0B_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.524   in0_reg<56>
                                                       in0_reg_56
    SLICE_X42Y46.B6      net (fanout=1)        0.573   in0_reg<56>
    SLICE_X42Y46.B       Tilo                  0.053   lut3959_24
                                                       lut3959_24
    SLICE_X56Y20.D3      net (fanout=192)      1.961   lut3959_24
    SLICE_X56Y20.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp126<5>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult126/LUT6_5
    SLICE_X62Y24.B2      net (fanout=3)        0.697   mult_comp_inst/mult_lut6_akak_inst/pp126<5>
    SLICE_X62Y24.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_219<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_219/LUT6_1
    SLICE_X61Y28.A6      net (fanout=3)        0.361   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_219<1>
    SLICE_X61Y28.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_45<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_45/LUT6_0
    SLICE_X59Y35.B3      net (fanout=3)        0.739   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_45<0>
    SLICE_X59Y35.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_31/LUT6_1
    SLICE_X58Y36.D1      net (fanout=3)        0.753   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<1>
    SLICE_X58Y36.CLK     Tas                   0.044   mult_comp_inst/pp0B<63>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_25/LUT6_3
                                                       mult_comp_inst/pp0B_63
    -------------------------------------------------  ---------------------------
    Total                                      5.917ns (0.833ns logic, 5.084ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_40 (FF)
  Destination:          mult_comp_inst/pp0B_63 (FF)
  Requirement:          6.200ns
  Data Path Delay:      5.931ns (Levels of Logic = 6)
  Clock Path Skew:      -0.223ns (1.183 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_40 to mult_comp_inst/pp0B_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y79.Q1      Tickq                 0.524   in0_reg<40>
                                                       in0_reg_40
    SLICE_X37Y36.B5      net (fanout=1)        1.511   in0_reg<40>
    SLICE_X37Y36.B       Tilo                  0.053   lut3927_8
                                                       lut3927_8
    SLICE_X62Y34.B6      net (fanout=192)      0.776   lut3927_8
    SLICE_X62Y34.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp194<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult194/LUT6_1
    SLICE_X63Y32.C1      net (fanout=3)        1.024   mult_comp_inst/mult_lut6_akak_inst/pp194<1>
    SLICE_X63Y32.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_49<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_49/LUT6_2
    SLICE_X60Y33.B5      net (fanout=3)        0.366   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_49<2>
    SLICE_X60Y33.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_98<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_98/LUT6_1
    SLICE_X59Y35.B1      net (fanout=3)        0.668   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_98<1>
    SLICE_X59Y35.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_31/LUT6_1
    SLICE_X58Y36.D1      net (fanout=3)        0.753   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<1>
    SLICE_X58Y36.CLK     Tas                   0.044   mult_comp_inst/pp0B<63>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_25/LUT6_3
                                                       mult_comp_inst/pp0B_63
    -------------------------------------------------  ---------------------------
    Total                                      5.931ns (0.833ns logic, 5.098ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_56 (FF)
  Destination:          mult_comp_inst/pp0B_63 (FF)
  Requirement:          6.200ns
  Data Path Delay:      5.899ns (Levels of Logic = 6)
  Clock Path Skew:      -0.244ns (1.183 - 1.427)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_56 to mult_comp_inst/pp0B_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.524   in0_reg<56>
                                                       in0_reg_56
    SLICE_X42Y46.B6      net (fanout=1)        0.573   in0_reg<56>
    SLICE_X42Y46.B       Tilo                  0.053   lut3959_24
                                                       lut3959_24
    SLICE_X56Y20.C3      net (fanout=192)      1.978   lut3959_24
    SLICE_X56Y20.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp126<5>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult126/LUT6_4
    SLICE_X60Y22.C3      net (fanout=3)        0.580   mult_comp_inst/mult_lut6_akak_inst/pp126<4>
    SLICE_X60Y22.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_218<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_218/LUT6_2
    SLICE_X61Y28.A5      net (fanout=3)        0.443   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_218<2>
    SLICE_X61Y28.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_45<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_45/LUT6_0
    SLICE_X59Y35.B3      net (fanout=3)        0.739   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_45<0>
    SLICE_X59Y35.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_31/LUT6_1
    SLICE_X58Y36.D1      net (fanout=3)        0.753   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_31<1>
    SLICE_X58Y36.CLK     Tas                   0.044   mult_comp_inst/pp0B<63>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_25/LUT6_3
                                                       mult_comp_inst/pp0B_63
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (0.833ns logic, 5.066ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0B_51 (SLICE_X34Y29.D6), 2368 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_32 (FF)
  Destination:          mult_comp_inst/pp0B_51 (FF)
  Requirement:          6.200ns
  Data Path Delay:      5.907ns (Levels of Logic = 6)
  Clock Path Skew:      -0.252ns (1.154 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_32 to mult_comp_inst/pp0B_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y73.Q1      Tickq                 0.524   in0_reg<32>
                                                       in0_reg_32
    SLICE_X35Y45.A6      net (fanout=1)        1.213   in0_reg<32>
    SLICE_X35Y45.A       Tilo                  0.053   lut3911_0
                                                       lut3911_0
    SLICE_X36Y18.D3      net (fanout=192)      1.523   lut3911_0
    SLICE_X36Y18.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp176<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult176/LUT6_3
    SLICE_X37Y19.C2      net (fanout=3)        0.590   mult_comp_inst/mult_lut6_akak_inst/pp176<3>
    SLICE_X37Y19.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_39<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_39/LUT6_2
    SLICE_X36Y20.A1      net (fanout=3)        0.511   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_39<2>
    SLICE_X36Y20.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_88<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_88/LUT6_0
    SLICE_X37Y24.A3      net (fanout=3)        0.643   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_88<0>
    SLICE_X37Y24.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_20<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_20/LUT6_0
    SLICE_X34Y29.D6      net (fanout=3)        0.594   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_20<0>
    SLICE_X34Y29.CLK     Tas                   0.044   mult_comp_inst/pp0B<51>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_19/LUT6_3
                                                       mult_comp_inst/pp0B_51
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (0.833ns logic, 5.074ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_32 (FF)
  Destination:          mult_comp_inst/pp0B_51 (FF)
  Requirement:          6.200ns
  Data Path Delay:      5.905ns (Levels of Logic = 6)
  Clock Path Skew:      -0.252ns (1.154 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_32 to mult_comp_inst/pp0B_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y73.Q1      Tickq                 0.524   in0_reg<32>
                                                       in0_reg_32
    SLICE_X35Y45.A6      net (fanout=1)        1.213   in0_reg<32>
    SLICE_X35Y45.A       Tilo                  0.053   lut3911_0
                                                       lut3911_0
    SLICE_X36Y19.C3      net (fanout=192)      1.459   lut3911_0
    SLICE_X36Y19.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp176<5>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult176/LUT6_4
    SLICE_X41Y21.B3      net (fanout=3)        0.592   mult_comp_inst/mult_lut6_akak_inst/pp176<4>
    SLICE_X41Y21.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_40<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_40/LUT6_1
    SLICE_X36Y20.A2      net (fanout=3)        0.571   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_40<1>
    SLICE_X36Y20.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_88<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_88/LUT6_0
    SLICE_X37Y24.A3      net (fanout=3)        0.643   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_88<0>
    SLICE_X37Y24.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_20<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_20/LUT6_0
    SLICE_X34Y29.D6      net (fanout=3)        0.594   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_20<0>
    SLICE_X34Y29.CLK     Tas                   0.044   mult_comp_inst/pp0B<51>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_19/LUT6_3
                                                       mult_comp_inst/pp0B_51
    -------------------------------------------------  ---------------------------
    Total                                      5.905ns (0.833ns logic, 5.072ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_33 (FF)
  Destination:          mult_comp_inst/pp0B_51 (FF)
  Requirement:          6.200ns
  Data Path Delay:      5.885ns (Levels of Logic = 6)
  Clock Path Skew:      -0.262ns (1.154 - 1.416)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_33 to mult_comp_inst/pp0B_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y64.Q1      Tickq                 0.524   in0_reg<33>
                                                       in0_reg_33
    SLICE_X39Y49.D6      net (fanout=1)        1.118   in0_reg<33>
    SLICE_X39Y49.D       Tilo                  0.053   lut3913_1
                                                       lut3913_1
    SLICE_X59Y23.B5      net (fanout=160)      1.354   lut3913_1
    SLICE_X59Y23.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp192<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult192/LUT6_1
    SLICE_X41Y23.A6      net (fanout=3)        0.710   mult_comp_inst/mult_lut6_akak_inst/pp192<1>
    SLICE_X41Y23.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_41<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_41/LUT6_0
    SLICE_X36Y20.A3      net (fanout=3)        0.633   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_41<0>
    SLICE_X36Y20.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_88<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_88/LUT6_0
    SLICE_X37Y24.A3      net (fanout=3)        0.643   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_88<0>
    SLICE_X37Y24.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_20<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_20/LUT6_0
    SLICE_X34Y29.D6      net (fanout=3)        0.594   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_20<0>
    SLICE_X34Y29.CLK     Tas                   0.044   mult_comp_inst/pp0B<51>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_19/LUT6_3
                                                       mult_comp_inst/pp0B_51
    -------------------------------------------------  ---------------------------
    Total                                      5.885ns (0.833ns logic, 5.052ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0A_55 (SLICE_X39Y24.B5), 2368 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0A_55 (FF)
  Requirement:          6.200ns
  Data Path Delay:      5.949ns (Levels of Logic = 6)
  Clock Path Skew:      -0.208ns (1.166 - 1.374)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0A_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y49.AQ      Tcko                  0.246   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X58Y52.D4      net (fanout=33)       0.738   mult_comp_inst/st
    SLICE_X58Y52.D       Tilo                  0.053   lut3949_19
                                                       lut3949_19
    SLICE_X32Y20.D2      net (fanout=96)       2.318   lut3949_19
    SLICE_X32Y20.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp116<5>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult116/LUT6_5
    SLICE_X37Y20.C5      net (fanout=3)        0.657   mult_comp_inst/mult_lut6_akak_inst/pp116<5>
    SLICE_X37Y20.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_169<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_169/LUT6_2
    SLICE_X38Y21.C3      net (fanout=3)        0.489   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_169<2>
    SLICE_X38Y21.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_36<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_36/LUT6_2
    SLICE_X39Y23.C2      net (fanout=3)        0.648   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_36<2>
    SLICE_X39Y23.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_24<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_24/LUT6_1
    SLICE_X39Y24.B5      net (fanout=4)        0.544   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_24<1>
    SLICE_X39Y24.CLK     Tas                   0.044   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_22/LUT6_1
                                                       mult_comp_inst/pp0A_55
    -------------------------------------------------  ---------------------------
    Total                                      5.949ns (0.555ns logic, 5.394ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_50 (FF)
  Destination:          mult_comp_inst/pp0A_55 (FF)
  Requirement:          6.200ns
  Data Path Delay:      5.890ns (Levels of Logic = 6)
  Clock Path Skew:      -0.261ns (1.166 - 1.427)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_50 to mult_comp_inst/pp0A_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y68.Q1      Tickq                 0.524   in0_reg<50>
                                                       in0_reg_50
    SLICE_X43Y42.A6      net (fanout=1)        1.260   in0_reg<50>
    SLICE_X43Y42.A       Tilo                  0.053   lut3953_21
                                                       lut3947_18
    SLICE_X43Y16.C6      net (fanout=128)      1.034   lut3947_18
    SLICE_X43Y16.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp140<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult140/LUT6_2
    SLICE_X43Y15.B4      net (fanout=3)        0.611   mult_comp_inst/mult_lut6_akak_inst/pp140<2>
    SLICE_X43Y15.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_172<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_172/LUT6_1
    SLICE_X42Y23.A2      net (fanout=3)        0.844   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_172<1>
    SLICE_X42Y23.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_38<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_38/LUT6_0
    SLICE_X39Y23.C1      net (fanout=3)        0.764   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_38<0>
    SLICE_X39Y23.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_24<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_24/LUT6_1
    SLICE_X39Y24.B5      net (fanout=4)        0.544   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_24<1>
    SLICE_X39Y24.CLK     Tas                   0.044   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_22/LUT6_1
                                                       mult_comp_inst/pp0A_55
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (0.833ns logic, 5.057ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_48 (FF)
  Destination:          mult_comp_inst/pp0A_55 (FF)
  Requirement:          6.200ns
  Data Path Delay:      5.916ns (Levels of Logic = 6)
  Clock Path Skew:      -0.229ns (1.166 - 1.395)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_48 to mult_comp_inst/pp0A_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y53.Q1      Tickq                 0.524   in0_reg<48>
                                                       in0_reg_48
    SLICE_X41Y39.C6      net (fanout=1)        0.754   in0_reg<48>
    SLICE_X41Y39.C       Tilo                  0.053   lut3943_16
                                                       lut3943_16
    SLICE_X43Y16.C4      net (fanout=192)      1.566   lut3943_16
    SLICE_X43Y16.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp140<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult140/LUT6_2
    SLICE_X43Y15.B4      net (fanout=3)        0.611   mult_comp_inst/mult_lut6_akak_inst/pp140<2>
    SLICE_X43Y15.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_172<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_172/LUT6_1
    SLICE_X42Y23.A2      net (fanout=3)        0.844   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_172<1>
    SLICE_X42Y23.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_38<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_38/LUT6_0
    SLICE_X39Y23.C1      net (fanout=3)        0.764   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_38<0>
    SLICE_X39Y23.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_24<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_24/LUT6_1
    SLICE_X39Y24.B5      net (fanout=4)        0.544   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_24<1>
    SLICE_X39Y24.CLK     Tas                   0.044   mult_comp_inst/pp0A<57>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_22/LUT6_1
                                                       mult_comp_inst/pp0A_55
    -------------------------------------------------  ---------------------------
    Total                                      5.916ns (0.833ns logic, 5.083ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 6.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp1A_1 (SLICE_X17Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0A_1 (FF)
  Destination:          mult_comp_inst/pp1A_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.424 - 0.391)
  Source Clock:         clk_BUFGP rising at 6.200ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0A_1 to mult_comp_inst/pp1A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y62.BQ      Tcko                  0.115   mult_comp_inst/pp0A<1>
                                                       mult_comp_inst/pp0A_1
    SLICE_X17Y62.BX      net (fanout=3)        0.100   mult_comp_inst/pp0A<1>
    SLICE_X17Y62.CLK     Tckdi       (-Th)     0.076   mult_comp_inst/pp1A<3>
                                                       mult_comp_inst/pp1A_1
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.039ns logic, 0.100ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp1A_4 (SLICE_X12Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0A_4 (FF)
  Destination:          mult_comp_inst/pp1A_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.429 - 0.402)
  Source Clock:         clk_BUFGP rising at 6.200ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0A_4 to mult_comp_inst/pp1A_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y63.AQ      Tcko                  0.115   mult_comp_inst/pp0A<5>
                                                       mult_comp_inst/pp0A_4
    SLICE_X12Y63.AX      net (fanout=2)        0.110   mult_comp_inst/pp0A<4>
    SLICE_X12Y63.CLK     Tckdi       (-Th)     0.089   mult_comp_inst/pp1A<7>
                                                       mult_comp_inst/pp1A_4
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.026ns logic, 0.110ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp1A_5 (SLICE_X12Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0A_5 (FF)
  Destination:          mult_comp_inst/pp1A_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.429 - 0.402)
  Source Clock:         clk_BUFGP rising at 6.200ns
  Destination Clock:    clk_BUFGP rising at 6.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0A_5 to mult_comp_inst/pp1A_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y63.BQ      Tcko                  0.115   mult_comp_inst/pp0A<5>
                                                       mult_comp_inst/pp0A_5
    SLICE_X12Y63.BX      net (fanout=2)        0.112   mult_comp_inst/pp0A<5>
    SLICE_X12Y63.CLK     Tckdi       (-Th)     0.089   mult_comp_inst/pp1A<7>
                                                       mult_comp_inst/pp1A_5
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.026ns logic, 0.112ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 6.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.650ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.200ns
  High pulse: 3.100ns
  High pulse limit: 0.775ns (Tospwh)
  Physical resource: out_reg<0>/SR
  Logical resource: out_reg_0/SR
  Location pin: OLOGIC_X0Y116.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.650ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.200ns
  High pulse: 3.100ns
  High pulse limit: 0.775ns (Tospwh)
  Physical resource: out_reg<1>/SR
  Logical resource: out_reg_1/SR
  Location pin: OLOGIC_X0Y117.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.650ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.200ns
  High pulse: 3.100ns
  High pulse limit: 0.775ns (Tospwh)
  Physical resource: out_reg<2>/SR
  Logical resource: out_reg_2/SR
  Location pin: OLOGIC_X0Y114.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.196|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1619417 paths, 0 nets, and 18617 connections

Design statistics:
   Minimum period:   6.196ns{1}   (Maximum frequency: 161.394MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 07 00:36:23 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 470 MB



