<stg><name>hls_snn_izikevich_Pipeline_VITIS_LOOP_40_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %x_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc12.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc12.i:0 %x = load i4 %x_2

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12.i:1 %icmp_ln40 = icmp_eq  i4 %x, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc12.i:2 %add_ln40 = add i4 %x, i4 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc12.i:3 %br_ln40 = br i1 %icmp_ln40, void %for.inc12.i.split, void %if.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
for.inc12.i.split:0 %zext_ln40 = zext i4 %x

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc12.i.split:1 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc12.i.split:2 %speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln40"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc12.i.split:3 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12.i.split:4 %v_mem_addr = getelementptr i32 %v_mem, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="v_mem_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc12.i.split:5 %store_ln42 = store i32 -70, i4 %v_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12.i.split:6 %u_mem_addr = getelementptr i32 %u_mem, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="u_mem_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc12.i.split:7 %store_ln43 = store i32 -14, i4 %u_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12.i.split:8 %store_ln40 = store i4 %add_ln40, i4 %x_2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.i.split:9 %br_ln40 = br void %for.inc12.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
if.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="v_mem" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_mem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="29" name="u_mem" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="u_mem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="31" from="StgValue_30" to="x_2" fromId="30" toId="4">
</dataflow>
<dataflow id="33" from="StgValue_32" to="store_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="34" from="x_2" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="35" from="x_2" to="x" fromId="4" toId="7">
</dataflow>
<dataflow id="36" from="x" to="icmp_ln40" fromId="7" toId="8">
</dataflow>
<dataflow id="38" from="StgValue_37" to="icmp_ln40" fromId="37" toId="8">
</dataflow>
<dataflow id="39" from="x" to="add_ln40" fromId="7" toId="9">
</dataflow>
<dataflow id="41" from="StgValue_40" to="add_ln40" fromId="40" toId="9">
</dataflow>
<dataflow id="42" from="icmp_ln40" to="br_ln40" fromId="8" toId="10">
</dataflow>
<dataflow id="43" from="x" to="zext_ln40" fromId="7" toId="11">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecPipeline" to="specpipeline_ln41" fromId="44" toId="12">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln41" fromId="46" toId="12">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln41" fromId="48" toId="12">
</dataflow>
<dataflow id="50" from="StgValue_48" to="specpipeline_ln41" fromId="48" toId="12">
</dataflow>
<dataflow id="51" from="StgValue_48" to="specpipeline_ln41" fromId="48" toId="12">
</dataflow>
<dataflow id="53" from="empty_22" to="specpipeline_ln41" fromId="52" toId="12">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln40" fromId="54" toId="13">
</dataflow>
<dataflow id="57" from="StgValue_56" to="speclooptripcount_ln40" fromId="56" toId="13">
</dataflow>
<dataflow id="58" from="StgValue_56" to="speclooptripcount_ln40" fromId="56" toId="13">
</dataflow>
<dataflow id="59" from="StgValue_56" to="speclooptripcount_ln40" fromId="56" toId="13">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecLoopName" to="specloopname_ln40" fromId="60" toId="14">
</dataflow>
<dataflow id="63" from="empty_11" to="specloopname_ln40" fromId="62" toId="14">
</dataflow>
<dataflow id="64" from="v_mem" to="v_mem_addr" fromId="28" toId="15">
</dataflow>
<dataflow id="66" from="StgValue_65" to="v_mem_addr" fromId="65" toId="15">
</dataflow>
<dataflow id="67" from="zext_ln40" to="v_mem_addr" fromId="11" toId="15">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln42" fromId="68" toId="16">
</dataflow>
<dataflow id="70" from="v_mem_addr" to="store_ln42" fromId="15" toId="16">
</dataflow>
<dataflow id="71" from="u_mem" to="u_mem_addr" fromId="29" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_65" to="u_mem_addr" fromId="65" toId="17">
</dataflow>
<dataflow id="73" from="zext_ln40" to="u_mem_addr" fromId="11" toId="17">
</dataflow>
<dataflow id="75" from="StgValue_74" to="store_ln43" fromId="74" toId="18">
</dataflow>
<dataflow id="76" from="u_mem_addr" to="store_ln43" fromId="17" toId="18">
</dataflow>
<dataflow id="77" from="add_ln40" to="store_ln40" fromId="9" toId="19">
</dataflow>
<dataflow id="78" from="x_2" to="store_ln40" fromId="4" toId="19">
</dataflow>
<dataflow id="79" from="icmp_ln40" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
