--------------- Build Started: 10/03/2018 10:39:47 Project: Proy3_1, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\s_bej\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Cosas Otro PC\Universidad\Noveno Semestre\Sistemas Embebidos\Proy3_1\Proy3_1.cydsn\Proy3_1.cyprj" -d CY8C5888LTI-LP097 -s "C:\Cosas Otro PC\Universidad\Noveno Semestre\Sistemas Embebidos\Proy3_1\Proy3_1.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 16 pin(s) will be assigned a location by the fitter: \LCD:LCDPort(0)\, \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\, Columnas(0), Columnas(1), Columnas(2), Entrada(0), Filas(0), Filas(1), Filas(2), Filas(3), Salida(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 10/03/2018 10:40:06 ---------------
