\doxysection{SPI\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structSPI__TypeDef}{}\label{structSPI__TypeDef}\index{SPI\_TypeDef@{SPI\_TypeDef}}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSPI__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSPI__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSPI__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSPI__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSPI__TypeDef_ace450027b4b33f921dd8edd3425a717c}{CRCPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSPI__TypeDef_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSPI__TypeDef_ab4e4328504fd66285df8264d410deefd}{TXCRCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSPI__TypeDef_aa0c41c8883cb0812d6aaf956c393584b}{I2\+SCFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSPI__TypeDef_ab9be89a916ee5904381e10da10e5e8e9}{I2\+SPR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Serial Peripheral Interface. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00771}{771}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structSPI__TypeDef_ab0ec7102960640751d44e92ddac994f0}\label{structSPI__TypeDef_ab0ec7102960640751d44e92ddac994f0} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

SPI Control register 1 (not used in I2S mode), Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00773}{773}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSPI__TypeDef_afdfa307571967afb1d97943e982b6586}\label{structSPI__TypeDef_afdfa307571967afb1d97943e982b6586} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

SPI Control register 2, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00774}{774}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSPI__TypeDef_ace450027b4b33f921dd8edd3425a717c}\label{structSPI__TypeDef_ace450027b4b33f921dd8edd3425a717c} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CRCPR@{CRCPR}}
\index{CRCPR@{CRCPR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRCPR}{CRCPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRCPR}

SPI CRC polynomial register (not used in I2S mode), Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00777}{777}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSPI__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{structSPI__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!DR@{DR}}
\index{DR@{DR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

SPI data register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00776}{776}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSPI__TypeDef_aa0c41c8883cb0812d6aaf956c393584b}\label{structSPI__TypeDef_aa0c41c8883cb0812d6aaf956c393584b} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!I2SCFGR@{I2SCFGR}}
\index{I2SCFGR@{I2SCFGR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{I2SCFGR}{I2SCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+SCFGR}

SPI\+\_\+\+I2S configuration register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00780}{780}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSPI__TypeDef_ab9be89a916ee5904381e10da10e5e8e9}\label{structSPI__TypeDef_ab9be89a916ee5904381e10da10e5e8e9} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!I2SPR@{I2SPR}}
\index{I2SPR@{I2SPR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{I2SPR}{I2SPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+SPR}

SPI\+\_\+\+I2S prescaler register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00781}{781}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSPI__TypeDef_a2cf9dcd9008924334f20f0dc6b57042e}\label{structSPI__TypeDef_a2cf9dcd9008924334f20f0dc6b57042e} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RXCRCR@{RXCRCR}}
\index{RXCRCR@{RXCRCR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXCRCR}{RXCRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXCRCR}

SPI Rx CRC register (not used in I2S mode), Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00778}{778}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSPI__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structSPI__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!SR@{SR}}
\index{SR@{SR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

SPI Status register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00775}{775}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSPI__TypeDef_ab4e4328504fd66285df8264d410deefd}\label{structSPI__TypeDef_ab4e4328504fd66285df8264d410deefd} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!TXCRCR@{TXCRCR}}
\index{TXCRCR@{TXCRCR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXCRCR}{TXCRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXCRCR}

SPI Tx CRC register (not used in I2S mode), Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00779}{779}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
