

module DUAL_PORT_MEM {
	bool[20][512] mem

	interface write : bool write, bool[20] wr_data, int wr_addr

	interface read : bool read, int rd_addr -> bool[20] rd_data

	if write {
		mem[wr_addr] = wr_data
	}

	if read {
		rd_data = mem[rd_addr]
	}
}


module FIFO {
	interface push : bool push, bool[20] data
	out bool ready
	
	interface pop : bool pop -> bool[20] data, bool data_valid


	


}
