V1 3
EN work/CPLD_DEBUG      FL F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
FL F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd 2004/02/06.12:27:36
AR work/CPLD_DEBUG/BEHAVIORAL FL F:/PT-HD_eval/Xilinx/Hw-debug/CPLD/maincpld.vhd \
      EN work/CPLD_DEBUG
