Memory system setup successful.
======================================================================

Printing all memory objects ... 

[DL1Cache]
device type = cache
write policy = WT
hit time = 2
capacity = 8192
block size = 64
associativity = 1
lower level = L2Cache

[IL1Cache]
device type = cache
write policy = WT
hit time = 2
capacity = 8192
block size = 64
associativity = 1
lower level = L2Cache

[L2Cache]
device type = cache
write policy = WB
hit time = 10
capacity = 16384
block size = 64
associativity = 4
lower level = Memory

[Memory]
device type = dram
hit time = 100

======================================================================
[IF CYCLE: 1] LOAD: (Seq:        1)(Addr: 2147450880)(PC: 2097312)
IL1Cache->access(MemRead, addr: 2097312, latency: 2)
L2Cache->access(MemRead, addr: 2097312, latency: 12)
Memory->access(MemRead, addr: 2097312, latency: 112)
CYCLE: 1 -> 112
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113] ITYPE: (Seq:        2)(Addr: 4097)(PC: 2097316)
IL1Cache->access(MemRead, addr: 2097316, latency: 2)
L2Cache->access(MemRead, addr: 2097316, latency: 12)
Memory->access(MemRead, addr: 2097316, latency: 112)
CYCLE: 113 -> 224
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 225] ITYPE: (Seq:        3)(Addr: 4294950912)(PC: 2097320)
IL1Cache->access(MemRead, addr: 2097320, latency: 2)
L2Cache->access(MemRead, addr: 2097320, latency: 12)
Memory->access(MemRead, addr: 2097320, latency: 112)
CYCLE: 225 -> 336
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 337] LOAD: (Seq:        1)(Addr: 2147450880)(PC: 2097312)
DL1Cache->access(MemRead, addr: 2147450880, latency: 2)
L2Cache->access(MemRead, addr: 2147450880, latency: 12)
Memory->access(MemRead, addr: 2147450880, latency: 112)
CYCLE: 337 -> 448
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 448] ITYPE: (Seq:        4)(Addr: 4)(PC: 2097324)
IL1Cache->access(MemRead, addr: 2097324, latency: 2)
L2Cache->access(MemRead, addr: 2097324, latency: 12)
Memory->access(MemRead, addr: 2097324, latency: 112)
CYCLE: 448 -> 559
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 560] ITYPE: (Seq:        5)(Addr: 4)(PC: 2097328)
IL1Cache->access(MemRead, addr: 2097328, latency: 2)
L2Cache->access(MemRead, addr: 2097328, latency: 12)
Memory->access(MemRead, addr: 2097328, latency: 112)
CYCLE: 560 -> 671
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 672] ITYPE: (Seq:        6)(Addr: 2)(PC: 2097332)
IL1Cache->access(MemRead, addr: 2097332, latency: 2)
L2Cache->access(MemRead, addr: 2097332, latency: 12)
Memory->access(MemRead, addr: 2097332, latency: 112)
CYCLE: 672 -> 783
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 784] RTYPE: (Seq:        7)(Addr: 0)(PC: 2097336)
IL1Cache->access(MemRead, addr: 2097336, latency: 2)
L2Cache->access(MemRead, addr: 2097336, latency: 12)
Memory->access(MemRead, addr: 2097336, latency: 112)
CYCLE: 784 -> 895
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 896] RTYPE: (Seq:        8)(Addr: 0)(PC: 2097340)
IL1Cache->access(MemRead, addr: 2097340, latency: 2)
L2Cache->access(MemRead, addr: 2097340, latency: 12)
Memory->access(MemRead, addr: 2097340, latency: 112)
CYCLE: 896 -> 1007
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 1008] STORE: (Seq:        9)(Addr: 268454020)(PC: 2097344)
IL1Cache->access(MemRead, addr: 2097344, latency: 2)
L2Cache->access(MemRead, addr: 2097344, latency: 12)
Memory->access(MemRead, addr: 2097344, latency: 112)
CYCLE: 1008 -> 1119
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 1120] ITYPE: (Seq:       10)(Addr: 4294967272)(PC: 2097348)
IL1Cache->access(MemRead, addr: 2097348, latency: 2)
L2Cache->access(MemRead, addr: 2097348, latency: 12)
Memory->access(MemRead, addr: 2097348, latency: 112)
CYCLE: 1120 -> 1231
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 1232] RTYPE: (Seq:       11)(Addr: 0)(PC: 2097352)
IL1Cache->access(MemRead, addr: 2097352, latency: 2)
L2Cache->access(MemRead, addr: 2097352, latency: 12)
Memory->access(MemRead, addr: 2097352, latency: 112)
CYCLE: 1232 -> 1343
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 1344] STORE: (Seq:        9)(Addr: 268454020)(PC: 2097344)
DL1Cache->access(MemWrite, addr: 268454020, latency: 2)
L2Cache->access(MemWrite, addr: 268454020, latency: 12)
Memory->access(MemWrite, addr: 268454020, latency: 112)
CYCLE: 1344 -> 1344
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 1344] RTYPE: (Seq:       12)(Addr: 0)(PC: 2097356)
IL1Cache->access(MemRead, addr: 2097356, latency: 2)
L2Cache->access(MemRead, addr: 2097356, latency: 12)
Memory->access(MemRead, addr: 2097356, latency: 112)
CYCLE: 1344 -> 1455
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 1456] RTYPE: (Seq:       13)(Addr: 0)(PC: 2097360)
IL1Cache->access(MemRead, addr: 2097360, latency: 2)
L2Cache->access(MemRead, addr: 2097360, latency: 12)
Memory->access(MemRead, addr: 2097360, latency: 112)
CYCLE: 1456 -> 1567
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 1568] JTYPE: (Seq:       14)(Addr: 2138128)(PC: 2097364)
IL1Cache->access(MemRead, addr: 2097364, latency: 2)
L2Cache->access(MemRead, addr: 2097364, latency: 12)
Memory->access(MemRead, addr: 2097364, latency: 112)
CYCLE: 1568 -> 1679
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 1680] ITYPE: (Seq:       15)(Addr: 4294967272)(PC: 2138128)
IL1Cache->access(MemRead, addr: 2138128, latency: 2)
L2Cache->access(MemRead, addr: 2138128, latency: 12)
Memory->access(MemRead, addr: 2138128, latency: 112)
CYCLE: 1680 -> 1791
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 1792] STORE: (Seq:       16)(Addr: 2147450848)(PC: 2138132)
IL1Cache->access(MemRead, addr: 2138132, latency: 2)
L2Cache->access(MemRead, addr: 2138132, latency: 12)
Memory->access(MemRead, addr: 2138132, latency: 112)
CYCLE: 1792 -> 1903
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 1904] JTYPE: (Seq:       17)(Addr: 2149744)(PC: 2138136)
IL1Cache->access(MemRead, addr: 2138136, latency: 2)
L2Cache->access(MemRead, addr: 2138136, latency: 12)
Memory->access(MemRead, addr: 2138136, latency: 112)
CYCLE: 1904 -> 2015
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 2016] ITYPE: (Seq:       18)(Addr: 4294967272)(PC: 2149744)
IL1Cache->access(MemRead, addr: 2149744, latency: 2)
L2Cache->access(MemRead, addr: 2149744, latency: 12)
Memory->access(MemRead, addr: 2149744, latency: 112)
CYCLE: 2016 -> 2127
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 2128] STORE: (Seq:       16)(Addr: 2147450848)(PC: 2138132)
DL1Cache->access(MemWrite, addr: 2147450848, latency: 2)
L2Cache->access(MemWrite, addr: 2147450848, latency: 12)
Memory->access(MemWrite, addr: 2147450848, latency: 112)
CYCLE: 2128 -> 2128
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 2128] STORE: (Seq:       19)(Addr: 2147450824)(PC: 2149748)
IL1Cache->access(MemRead, addr: 2149748, latency: 2)
L2Cache->access(MemRead, addr: 2149748, latency: 12)
Memory->access(MemRead, addr: 2149748, latency: 112)
CYCLE: 2128 -> 2239
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 2240] RTYPE: (Seq:       20)(Addr: 0)(PC: 2149752)
IL1Cache->access(MemRead, addr: 2149752, latency: 2)
L2Cache->access(MemRead, addr: 2149752, latency: 12)
Memory->access(MemRead, addr: 2149752, latency: 112)
CYCLE: 2240 -> 2351
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 2352] STORE: (Seq:       21)(Addr: 2147450828)(PC: 2149756)
IL1Cache->access(MemRead, addr: 2149756, latency: 2)
L2Cache->access(MemRead, addr: 2149756, latency: 12)
Memory->access(MemRead, addr: 2149756, latency: 112)
CYCLE: 2352 -> 2463
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 2464] STORE: (Seq:       19)(Addr: 2147450824)(PC: 2149748)
DL1Cache->access(MemWrite, addr: 2147450824, latency: 2)
L2Cache->access(MemWrite, addr: 2147450824, latency: 12)
Memory->access(MemWrite, addr: 2147450824, latency: 112)
CYCLE: 2464 -> 2464
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 2464] BRANCH: (Seq:       22)(Addr: 2149800)(PC: 2149760)
IL1Cache->access(MemRead, addr: 2149760, latency: 2)
L2Cache->access(MemRead, addr: 2149760, latency: 12)
Memory->access(MemRead, addr: 2149760, latency: 112)
CYCLE: 2464 -> 2575
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 2576] LOAD: (Seq:       23)(Addr: 2147450887)(PC: 2149764)
IL1Cache->access(MemRead, addr: 2149764, latency: 2)
L2Cache->access(MemRead, addr: 2149764, latency: 12)
Memory->access(MemRead, addr: 2149764, latency: 112)
CYCLE: 2576 -> 2687
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 2688] STORE: (Seq:       21)(Addr: 2147450828)(PC: 2149756)
DL1Cache->access(MemWrite, addr: 2147450828, latency: 2)
L2Cache->access(MemWrite, addr: 2147450828, latency: 12)
Memory->access(MemWrite, addr: 2147450828, latency: 112)
CYCLE: 2688 -> 2688
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 2688] BRANCH: (Seq:       24)(Addr: 2149800)(PC: 2149768)
IL1Cache->access(MemRead, addr: 2149768, latency: 2)
L2Cache->access(MemRead, addr: 2149768, latency: 12)
Memory->access(MemRead, addr: 2149768, latency: 112)
CYCLE: 2688 -> 2799
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 2800] ITYPE: (Seq:       25)(Addr: 47)(PC: 2149772)
IL1Cache->access(MemRead, addr: 2149772, latency: 2)
L2Cache->access(MemRead, addr: 2149772, latency: 12)
Memory->access(MemRead, addr: 2149772, latency: 112)
CYCLE: 2800 -> 2911
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 2912] LOAD: (Seq:       23)(Addr: 2147450887)(PC: 2149764)
DL1Cache->access(MemRead, addr: 2147450887, latency: 2)
L2Cache->access(MemRead, addr: 2147450887, latency: 12)
Memory->access(MemRead, addr: 2147450887, latency: 112)
CYCLE: 2912 -> 3023
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 3023] JTYPE: (Seq:       26)(Addr: 2140560)(PC: 2149776)
IL1Cache->access(MemRead, addr: 2149776, latency: 2)
L2Cache->access(MemRead, addr: 2149776, latency: 12)
Memory->access(MemRead, addr: 2149776, latency: 112)
CYCLE: 3023 -> 3134
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 3135] ITYPE: (Seq:       27)(Addr: 4294967264)(PC: 2140560)
IL1Cache->access(MemRead, addr: 2140560, latency: 2)
L2Cache->access(MemRead, addr: 2140560, latency: 12)
Memory->access(MemRead, addr: 2140560, latency: 112)
CYCLE: 3135 -> 3246
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 3247] STORE: (Seq:       28)(Addr: 2147450796)(PC: 2140564)
IL1Cache->access(MemRead, addr: 2140564, latency: 2)
L2Cache->access(MemRead, addr: 2140564, latency: 12)
Memory->access(MemRead, addr: 2140564, latency: 112)
CYCLE: 3247 -> 3358
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 3359] ITYPE: (Seq:       29)(Addr: 255)(PC: 2140568)
IL1Cache->access(MemRead, addr: 2140568, latency: 2)
L2Cache->access(MemRead, addr: 2140568, latency: 12)
Memory->access(MemRead, addr: 2140568, latency: 112)
CYCLE: 3359 -> 3470
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 3471] STORE: (Seq:       30)(Addr: 2147450800)(PC: 2140572)
IL1Cache->access(MemRead, addr: 2140572, latency: 2)
L2Cache->access(MemRead, addr: 2140572, latency: 12)
Memory->access(MemRead, addr: 2140572, latency: 112)
CYCLE: 3471 -> 3582
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 3583] STORE: (Seq:       28)(Addr: 2147450796)(PC: 2140564)
DL1Cache->access(MemWrite, addr: 2147450796, latency: 2)
L2Cache->access(MemWrite, addr: 2147450796, latency: 12)
Memory->access(MemWrite, addr: 2147450796, latency: 112)
CYCLE: 3583 -> 3583
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 3583] STORE: (Seq:       31)(Addr: 2147450792)(PC: 2140576)
IL1Cache->access(MemRead, addr: 2140576, latency: 2)
L2Cache->access(MemRead, addr: 2140576, latency: 12)
Memory->access(MemRead, addr: 2140576, latency: 112)
CYCLE: 3583 -> 3694
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 3695] BRANCH: (Seq:       32)(Addr: 2140596)(PC: 2140580)
IL1Cache->access(MemRead, addr: 2140580, latency: 2)
L2Cache->access(MemRead, addr: 2140580, latency: 12)
Memory->access(MemRead, addr: 2140580, latency: 112)
CYCLE: 3695 -> 3806
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 3807] STORE: (Seq:       30)(Addr: 2147450800)(PC: 2140572)
DL1Cache->access(MemWrite, addr: 2147450800, latency: 2)
L2Cache->access(MemWrite, addr: 2147450800, latency: 12)
Memory->access(MemWrite, addr: 2147450800, latency: 112)
CYCLE: 3807 -> 3807
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 3807] RTYPE: (Seq:       33)(Addr: 0)(PC: 2140596)
IL1Cache->access(MemRead, addr: 2140596, latency: 2)
L2Cache->access(MemRead, addr: 2140596, latency: 12)
Memory->access(MemRead, addr: 2140596, latency: 112)
CYCLE: 3807 -> 3918
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 3919] STORE: (Seq:       31)(Addr: 2147450792)(PC: 2140576)
DL1Cache->access(MemWrite, addr: 2147450792, latency: 2)
L2Cache->access(MemWrite, addr: 2147450792, latency: 12)
Memory->access(MemWrite, addr: 2147450792, latency: 112)
CYCLE: 3919 -> 3919
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 3919] RTYPE: (Seq:       34)(Addr: 0)(PC: 2140600)
IL1Cache->access(MemRead, addr: 2140600, latency: 2)
L2Cache->access(MemRead, addr: 2140600, latency: 12)
Memory->access(MemRead, addr: 2140600, latency: 112)
CYCLE: 3919 -> 4030
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 4031] JTYPE: (Seq:       35)(Addr: 2156792)(PC: 2140604)
IL1Cache->access(MemRead, addr: 2140604, latency: 2)
L2Cache->access(MemRead, addr: 2140604, latency: 12)
Memory->access(MemRead, addr: 2140604, latency: 112)
CYCLE: 4031 -> 4142
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 4143] ITYPE: (Seq:       36)(Addr: 4294967280)(PC: 2156792)
IL1Cache->access(MemRead, addr: 2156792, latency: 2)
L2Cache->access(MemRead, addr: 2156792, latency: 12)
Memory->access(MemRead, addr: 2156792, latency: 112)
CYCLE: 4143 -> 4254
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 4255] ITYPE: (Seq:       37)(Addr: 255)(PC: 2156796)
IL1Cache->access(MemRead, addr: 2156796, latency: 2)
L2Cache->access(MemRead, addr: 2156796, latency: 12)
Memory->access(MemRead, addr: 2156796, latency: 112)
CYCLE: 4255 -> 4366
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 4367] ITYPE: (Seq:       38)(Addr: 3)(PC: 2156800)
IL1Cache->access(MemRead, addr: 2156800, latency: 2)
L2Cache->access(MemRead, addr: 2156800, latency: 12)
Memory->access(MemRead, addr: 2156800, latency: 112)
CYCLE: 4367 -> 4478
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 4479] BRANCH: (Seq:       39)(Addr: 2156832)(PC: 2156804)
IL1Cache->access(MemRead, addr: 2156804, latency: 2)
L2Cache->access(MemRead, addr: 2156804, latency: 12)
Memory->access(MemRead, addr: 2156804, latency: 112)
CYCLE: 4479 -> 4590
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 4591] ITYPE: (Seq:       40)(Addr: 32510)(PC: 2156832)
IL1Cache->access(MemRead, addr: 2156832, latency: 2)
L2Cache->access(MemRead, addr: 2156832, latency: 12)
Memory->access(MemRead, addr: 2156832, latency: 112)
CYCLE: 4591 -> 4702
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 4703] ITYPE: (Seq:       41)(Addr: 65279)(PC: 2156836)
IL1Cache->access(MemRead, addr: 2156836, latency: 2)
L2Cache->access(MemRead, addr: 2156836, latency: 12)
Memory->access(MemRead, addr: 2156836, latency: 112)
CYCLE: 4703 -> 4814
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 4815] ITYPE: (Seq:       42)(Addr: 8)(PC: 2156840)
IL1Cache->access(MemRead, addr: 2156840, latency: 2)
L2Cache->access(MemRead, addr: 2156840, latency: 12)
Memory->access(MemRead, addr: 2156840, latency: 112)
CYCLE: 4815 -> 4926
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 4927] RTYPE: (Seq:       43)(Addr: 0)(PC: 2156844)
IL1Cache->access(MemRead, addr: 2156844, latency: 2)
L2Cache->access(MemRead, addr: 2156844, latency: 12)
Memory->access(MemRead, addr: 2156844, latency: 112)
CYCLE: 4927 -> 5038
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 5039] ITYPE: (Seq:       44)(Addr: 16)(PC: 2156848)
IL1Cache->access(MemRead, addr: 2156848, latency: 2)
L2Cache->access(MemRead, addr: 2156848, latency: 12)
Memory->access(MemRead, addr: 2156848, latency: 112)
CYCLE: 5039 -> 5150
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 5151] RTYPE: (Seq:       45)(Addr: 0)(PC: 2156852)
IL1Cache->access(MemRead, addr: 2156852, latency: 2)
L2Cache->access(MemRead, addr: 2156852, latency: 12)
Memory->access(MemRead, addr: 2156852, latency: 112)
CYCLE: 5151 -> 5262
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 5263] LOAD: (Seq:       46)(Addr: 4294901972)(PC: 2156856)
IL1Cache->access(MemRead, addr: 2156856, latency: 2)
L2Cache->access(MemRead, addr: 2156856, latency: 12)
Memory->access(MemRead, addr: 2156856, latency: 112)
CYCLE: 5263 -> 5374
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 5375] RTYPE: (Seq:       47)(Addr: 0)(PC: 2156860)
IL1Cache->access(MemRead, addr: 2156860, latency: 2)
L2Cache->access(MemRead, addr: 2156860, latency: 12)
Memory->access(MemRead, addr: 2156860, latency: 112)
CYCLE: 5375 -> 5486
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 5487] ITYPE: (Seq:       48)(Addr: 4)(PC: 2156864)
IL1Cache->access(MemRead, addr: 2156864, latency: 2)
L2Cache->access(MemRead, addr: 2156864, latency: 12)
Memory->access(MemRead, addr: 2156864, latency: 112)
CYCLE: 5487 -> 5598
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 5599] LOAD: (Seq:       46)(Addr: 4294901972)(PC: 2156856)
DL1Cache->access(MemRead, addr: 4294901972, latency: 2)
L2Cache->access(MemRead, addr: 4294901972, latency: 12)
Memory->access(MemRead, addr: 4294901972, latency: 112)
CYCLE: 5599 -> 5710
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 5710] RTYPE: (Seq:       49)(Addr: 0)(PC: 2156868)
IL1Cache->access(MemRead, addr: 2156868, latency: 2)
L2Cache->access(MemRead, addr: 2156868, latency: 12)
Memory->access(MemRead, addr: 2156868, latency: 112)
CYCLE: 5710 -> 5821
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 5822] RTYPE: (Seq:       50)(Addr: 0)(PC: 2156872)
IL1Cache->access(MemRead, addr: 2156872, latency: 2)
L2Cache->access(MemRead, addr: 2156872, latency: 12)
Memory->access(MemRead, addr: 2156872, latency: 112)
CYCLE: 5822 -> 5933
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 5934] RTYPE: (Seq:       51)(Addr: 0)(PC: 2156876)
IL1Cache->access(MemRead, addr: 2156876, latency: 2)
L2Cache->access(MemRead, addr: 2156876, latency: 12)
Memory->access(MemRead, addr: 2156876, latency: 112)
CYCLE: 5934 -> 6045
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 6046] RTYPE: (Seq:       52)(Addr: 0)(PC: 2156880)
IL1Cache->access(MemRead, addr: 2156880, latency: 2)
L2Cache->access(MemRead, addr: 2156880, latency: 12)
Memory->access(MemRead, addr: 2156880, latency: 112)
CYCLE: 6046 -> 6157
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 6158] BRANCH: (Seq:       53)(Addr: 2156912)(PC: 2156884)
IL1Cache->access(MemRead, addr: 2156884, latency: 2)
L2Cache->access(MemRead, addr: 2156884, latency: 12)
Memory->access(MemRead, addr: 2156884, latency: 112)
CYCLE: 6158 -> 6269
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 6270] RTYPE: (Seq:       54)(Addr: 0)(PC: 2156888)
IL1Cache->access(MemRead, addr: 2156888, latency: 2)
L2Cache->access(MemRead, addr: 2156888, latency: 12)
Memory->access(MemRead, addr: 2156888, latency: 112)
CYCLE: 6270 -> 6381
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 6382] RTYPE: (Seq:       55)(Addr: 0)(PC: 2156892)
IL1Cache->access(MemRead, addr: 2156892, latency: 2)
L2Cache->access(MemRead, addr: 2156892, latency: 12)
Memory->access(MemRead, addr: 2156892, latency: 112)
CYCLE: 6382 -> 6493
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 6494] RTYPE: (Seq:       56)(Addr: 0)(PC: 2156896)
IL1Cache->access(MemRead, addr: 2156896, latency: 2)
L2Cache->access(MemRead, addr: 2156896, latency: 12)
Memory->access(MemRead, addr: 2156896, latency: 112)
CYCLE: 6494 -> 6605
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 6606] RTYPE: (Seq:       57)(Addr: 0)(PC: 2156900)
IL1Cache->access(MemRead, addr: 2156900, latency: 2)
L2Cache->access(MemRead, addr: 2156900, latency: 12)
Memory->access(MemRead, addr: 2156900, latency: 112)
CYCLE: 6606 -> 6717
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 6718] RTYPE: (Seq:       58)(Addr: 0)(PC: 2156904)
IL1Cache->access(MemRead, addr: 2156904, latency: 2)
L2Cache->access(MemRead, addr: 2156904, latency: 12)
Memory->access(MemRead, addr: 2156904, latency: 112)
CYCLE: 6718 -> 6829
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 6830] BRANCH: (Seq:       59)(Addr: 2156856)(PC: 2156908)
IL1Cache->access(MemRead, addr: 2156908, latency: 2)
L2Cache->access(MemRead, addr: 2156908, latency: 12)
Memory->access(MemRead, addr: 2156908, latency: 112)
CYCLE: 6830 -> 6941
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 6942] LOAD: (Seq:       60)(Addr: 2147516612)(PC: 2156912)
IL1Cache->access(MemRead, addr: 2156912, latency: 2)
L2Cache->access(MemRead, addr: 2156912, latency: 12)
Memory->access(MemRead, addr: 2156912, latency: 112)
CYCLE: 6942 -> 7053
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 7054] ITYPE: (Seq:       61)(Addr: 4294967292)(PC: 2156916)
IL1Cache->access(MemRead, addr: 2156916, latency: 2)
L2Cache->access(MemRead, addr: 2156916, latency: 12)
Memory->access(MemRead, addr: 2156916, latency: 112)
CYCLE: 7054 -> 7165
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 7166] BRANCH: (Seq:       62)(Addr: 2156992)(PC: 2156920)
IL1Cache->access(MemRead, addr: 2156920, latency: 2)
L2Cache->access(MemRead, addr: 2156920, latency: 12)
Memory->access(MemRead, addr: 2156920, latency: 112)
CYCLE: 7166 -> 7277
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 7278] LOAD: (Seq:       60)(Addr: 2147516612)(PC: 2156912)
DL1Cache->access(MemRead, addr: 2147516612, latency: 2)
L2Cache->access(MemRead, addr: 2147516612, latency: 12)
Memory->access(MemRead, addr: 2147516612, latency: 112)
CYCLE: 7278 -> 7389
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 7389] BRANCH: (Seq:       63)(Addr: 2156988)(PC: 2156924)
IL1Cache->access(MemRead, addr: 2156924, latency: 2)
L2Cache->access(MemRead, addr: 2156924, latency: 12)
Memory->access(MemRead, addr: 2156924, latency: 112)
CYCLE: 7389 -> 7500
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 7501] LOAD: (Seq:       64)(Addr: 2147451122)(PC: 2156928)
IL1Cache->access(MemRead, addr: 2156928, latency: 2)
L2Cache->access(MemRead, addr: 2156928, latency: 12)
Memory->access(MemRead, addr: 2156928, latency: 112)
CYCLE: 7501 -> 7612
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 7613] ITYPE: (Seq:       65)(Addr: 4294967293)(PC: 2156932)
IL1Cache->access(MemRead, addr: 2156932, latency: 2)
L2Cache->access(MemRead, addr: 2156932, latency: 12)
Memory->access(MemRead, addr: 2156932, latency: 112)
CYCLE: 7613 -> 7724
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 7725] BRANCH: (Seq:       66)(Addr: 2156992)(PC: 2156936)
IL1Cache->access(MemRead, addr: 2156936, latency: 2)
L2Cache->access(MemRead, addr: 2156936, latency: 12)
Memory->access(MemRead, addr: 2156936, latency: 112)
CYCLE: 7725 -> 7836
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 7837] LOAD: (Seq:       64)(Addr: 2147451122)(PC: 2156928)
DL1Cache->access(MemRead, addr: 2147451122, latency: 2)
L2Cache->access(MemRead, addr: 2147451122, latency: 12)
Memory->access(MemRead, addr: 2147451122, latency: 112)
CYCLE: 7837 -> 7948
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 7948] ITYPE: (Seq:       67)(Addr: 16)(PC: 2156992)
IL1Cache->access(MemRead, addr: 2156992, latency: 2)
L2Cache->access(MemRead, addr: 2156992, latency: 12)
Memory->access(MemRead, addr: 2156992, latency: 112)
CYCLE: 7948 -> 8059
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 8060] JRTYPE: (Seq:       68)(Addr: 2140608)(PC: 2156996)
IL1Cache->access(MemRead, addr: 2156996, latency: 2)
L2Cache->access(MemRead, addr: 2156996, latency: 12)
Memory->access(MemRead, addr: 2156996, latency: 112)
CYCLE: 8060 -> 8171
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 8172] BRANCH: (Seq:       69)(Addr: 2140624)(PC: 2140608)
IL1Cache->access(MemRead, addr: 2140608, latency: 2)
L2Cache->access(MemRead, addr: 2140608, latency: 12)
Memory->access(MemRead, addr: 2140608, latency: 112)
CYCLE: 8172 -> 8283
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 8284] RTYPE: (Seq:       70)(Addr: 0)(PC: 2140612)
IL1Cache->access(MemRead, addr: 2140612, latency: 2)
L2Cache->access(MemRead, addr: 2140612, latency: 12)
Memory->access(MemRead, addr: 2140612, latency: 112)
CYCLE: 8284 -> 8395
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 8396] ITYPE: (Seq:       71)(Addr: 1)(PC: 2140616)
IL1Cache->access(MemRead, addr: 2140616, latency: 2)
L2Cache->access(MemRead, addr: 2140616, latency: 12)
Memory->access(MemRead, addr: 2140616, latency: 112)
CYCLE: 8396 -> 8507
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 8508] JTYPE: (Seq:       72)(Addr: 2140600)(PC: 2140620)
IL1Cache->access(MemRead, addr: 2140620, latency: 2)
L2Cache->access(MemRead, addr: 2140620, latency: 12)
Memory->access(MemRead, addr: 2140620, latency: 112)
CYCLE: 8508 -> 8619
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 8620] RTYPE: (Seq:       73)(Addr: 0)(PC: 2140600)
IL1Cache->access(MemRead, addr: 2140600, latency: 2)
L2Cache->access(MemRead, addr: 2140600, latency: 12)
Memory->access(MemRead, addr: 2140600, latency: 112)
CYCLE: 8620 -> 8731
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 8732] JTYPE: (Seq:       74)(Addr: 2156792)(PC: 2140604)
IL1Cache->access(MemRead, addr: 2140604, latency: 2)
L2Cache->access(MemRead, addr: 2140604, latency: 12)
Memory->access(MemRead, addr: 2140604, latency: 112)
CYCLE: 8732 -> 8843
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 8844] ITYPE: (Seq:       75)(Addr: 4294967280)(PC: 2156792)
IL1Cache->access(MemRead, addr: 2156792, latency: 2)
L2Cache->access(MemRead, addr: 2156792, latency: 12)
Memory->access(MemRead, addr: 2156792, latency: 112)
CYCLE: 8844 -> 8955
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 8956] ITYPE: (Seq:       76)(Addr: 255)(PC: 2156796)
IL1Cache->access(MemRead, addr: 2156796, latency: 2)
L2Cache->access(MemRead, addr: 2156796, latency: 12)
Memory->access(MemRead, addr: 2156796, latency: 112)
CYCLE: 8956 -> 9067
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 9068] ITYPE: (Seq:       77)(Addr: 3)(PC: 2156800)
IL1Cache->access(MemRead, addr: 2156800, latency: 2)
L2Cache->access(MemRead, addr: 2156800, latency: 12)
Memory->access(MemRead, addr: 2156800, latency: 112)
CYCLE: 9068 -> 9179
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 9180] BRANCH: (Seq:       78)(Addr: 2156832)(PC: 2156804)
IL1Cache->access(MemRead, addr: 2156804, latency: 2)
L2Cache->access(MemRead, addr: 2156804, latency: 12)
Memory->access(MemRead, addr: 2156804, latency: 112)
CYCLE: 9180 -> 9291
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 9292] LOAD: (Seq:       79)(Addr: 2147451076)(PC: 2156808)
IL1Cache->access(MemRead, addr: 2156808, latency: 2)
L2Cache->access(MemRead, addr: 2156808, latency: 12)
Memory->access(MemRead, addr: 2156808, latency: 112)
CYCLE: 9292 -> 9403
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 9404] BRANCH: (Seq:       80)(Addr: 2156980)(PC: 2156812)
IL1Cache->access(MemRead, addr: 2156812, latency: 2)
L2Cache->access(MemRead, addr: 2156812, latency: 12)
Memory->access(MemRead, addr: 2156812, latency: 112)
CYCLE: 9404 -> 9515
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 9516] BRANCH: (Seq:       81)(Addr: 2156988)(PC: 2156816)
IL1Cache->access(MemRead, addr: 2156816, latency: 2)
L2Cache->access(MemRead, addr: 2156816, latency: 12)
Memory->access(MemRead, addr: 2156816, latency: 112)
CYCLE: 9516 -> 9627
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 9628] LOAD: (Seq:       79)(Addr: 2147451076)(PC: 2156808)
DL1Cache->access(MemRead, addr: 2147451076, latency: 2)
L2Cache->access(MemRead, addr: 2147451076, latency: 12)
Memory->access(MemRead, addr: 2147451076, latency: 112)
CYCLE: 9628 -> 9739
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 9739] ITYPE: (Seq:       82)(Addr: 1)(PC: 2156820)
IL1Cache->access(MemRead, addr: 2156820, latency: 2)
L2Cache->access(MemRead, addr: 2156820, latency: 12)
Memory->access(MemRead, addr: 2156820, latency: 112)
CYCLE: 9739 -> 9850
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 9851] ITYPE: (Seq:       83)(Addr: 3)(PC: 2156824)
IL1Cache->access(MemRead, addr: 2156824, latency: 2)
L2Cache->access(MemRead, addr: 2156824, latency: 12)
Memory->access(MemRead, addr: 2156824, latency: 112)
CYCLE: 9851 -> 9962
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 9963] BRANCH: (Seq:       84)(Addr: 2156808)(PC: 2156828)
IL1Cache->access(MemRead, addr: 2156828, latency: 2)
L2Cache->access(MemRead, addr: 2156828, latency: 12)
Memory->access(MemRead, addr: 2156828, latency: 112)
CYCLE: 9963 -> 10074
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 10075] LOAD: (Seq:       85)(Addr: 2147451078)(PC: 2156808)
IL1Cache->access(MemRead, addr: 2156808, latency: 2)
L2Cache->access(MemRead, addr: 2156808, latency: 12)
Memory->access(MemRead, addr: 2156808, latency: 112)
CYCLE: 10075 -> 10186
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 10187] BRANCH: (Seq:       86)(Addr: 2156980)(PC: 2156812)
IL1Cache->access(MemRead, addr: 2156812, latency: 2)
L2Cache->access(MemRead, addr: 2156812, latency: 12)
Memory->access(MemRead, addr: 2156812, latency: 112)
CYCLE: 10187 -> 10298
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 10299] BRANCH: (Seq:       87)(Addr: 2156988)(PC: 2156816)
IL1Cache->access(MemRead, addr: 2156816, latency: 2)
L2Cache->access(MemRead, addr: 2156816, latency: 12)
Memory->access(MemRead, addr: 2156816, latency: 112)
CYCLE: 10299 -> 10410
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 10411] LOAD: (Seq:       85)(Addr: 2147451078)(PC: 2156808)
DL1Cache->access(MemRead, addr: 2147451078, latency: 2)
L2Cache->access(MemRead, addr: 2147451078, latency: 12)
Memory->access(MemRead, addr: 2147451078, latency: 112)
CYCLE: 10411 -> 10522
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 10522] ITYPE: (Seq:       88)(Addr: 1)(PC: 2156820)
IL1Cache->access(MemRead, addr: 2156820, latency: 2)
L2Cache->access(MemRead, addr: 2156820, latency: 12)
Memory->access(MemRead, addr: 2156820, latency: 112)
CYCLE: 10522 -> 10633
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 10634] ITYPE: (Seq:       89)(Addr: 3)(PC: 2156824)
IL1Cache->access(MemRead, addr: 2156824, latency: 2)
L2Cache->access(MemRead, addr: 2156824, latency: 12)
Memory->access(MemRead, addr: 2156824, latency: 112)
CYCLE: 10634 -> 10745
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 10746] BRANCH: (Seq:       90)(Addr: 2156808)(PC: 2156828)
IL1Cache->access(MemRead, addr: 2156828, latency: 2)
L2Cache->access(MemRead, addr: 2156828, latency: 12)
Memory->access(MemRead, addr: 2156828, latency: 112)
CYCLE: 10746 -> 10857
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 10858] ITYPE: (Seq:       91)(Addr: 32510)(PC: 2156832)
IL1Cache->access(MemRead, addr: 2156832, latency: 2)
L2Cache->access(MemRead, addr: 2156832, latency: 12)
Memory->access(MemRead, addr: 2156832, latency: 112)
CYCLE: 10858 -> 10969
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 10970] ITYPE: (Seq:       92)(Addr: 65279)(PC: 2156836)
IL1Cache->access(MemRead, addr: 2156836, latency: 2)
L2Cache->access(MemRead, addr: 2156836, latency: 12)
Memory->access(MemRead, addr: 2156836, latency: 112)
CYCLE: 10970 -> 11081
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 11082] ITYPE: (Seq:       93)(Addr: 8)(PC: 2156840)
IL1Cache->access(MemRead, addr: 2156840, latency: 2)
L2Cache->access(MemRead, addr: 2156840, latency: 12)
Memory->access(MemRead, addr: 2156840, latency: 112)
CYCLE: 11082 -> 11193
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 11194] RTYPE: (Seq:       94)(Addr: 0)(PC: 2156844)
IL1Cache->access(MemRead, addr: 2156844, latency: 2)
L2Cache->access(MemRead, addr: 2156844, latency: 12)
Memory->access(MemRead, addr: 2156844, latency: 112)
CYCLE: 11194 -> 11305
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 11306] ITYPE: (Seq:       95)(Addr: 16)(PC: 2156848)
IL1Cache->access(MemRead, addr: 2156848, latency: 2)
L2Cache->access(MemRead, addr: 2156848, latency: 12)
Memory->access(MemRead, addr: 2156848, latency: 112)
CYCLE: 11306 -> 11417
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 11418] RTYPE: (Seq:       96)(Addr: 0)(PC: 2156852)
IL1Cache->access(MemRead, addr: 2156852, latency: 2)
L2Cache->access(MemRead, addr: 2156852, latency: 12)
Memory->access(MemRead, addr: 2156852, latency: 112)
CYCLE: 11418 -> 11529
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 11530] LOAD: (Seq:       97)(Addr: 3848384498)(PC: 2156856)
IL1Cache->access(MemRead, addr: 2156856, latency: 2)
L2Cache->access(MemRead, addr: 2156856, latency: 12)
Memory->access(MemRead, addr: 2156856, latency: 112)
CYCLE: 11530 -> 11641
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 11642] RTYPE: (Seq:       98)(Addr: 0)(PC: 2156860)
IL1Cache->access(MemRead, addr: 2156860, latency: 2)
L2Cache->access(MemRead, addr: 2156860, latency: 12)
Memory->access(MemRead, addr: 2156860, latency: 112)
CYCLE: 11642 -> 11753
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 11754] ITYPE: (Seq:       99)(Addr: 4)(PC: 2156864)
IL1Cache->access(MemRead, addr: 2156864, latency: 2)
L2Cache->access(MemRead, addr: 2156864, latency: 12)
Memory->access(MemRead, addr: 2156864, latency: 112)
CYCLE: 11754 -> 11865
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 11866] LOAD: (Seq:       97)(Addr: 3848384498)(PC: 2156856)
DL1Cache->access(MemRead, addr: 3848384498, latency: 2)
L2Cache->access(MemRead, addr: 3848384498, latency: 12)
Memory->access(MemRead, addr: 3848384498, latency: 112)
CYCLE: 11866 -> 11977
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 11977] RTYPE: (Seq:      100)(Addr: 0)(PC: 2156868)
IL1Cache->access(MemRead, addr: 2156868, latency: 2)
L2Cache->access(MemRead, addr: 2156868, latency: 12)
Memory->access(MemRead, addr: 2156868, latency: 112)
CYCLE: 11977 -> 12088
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 12089] RTYPE: (Seq:      101)(Addr: 0)(PC: 2156872)
IL1Cache->access(MemRead, addr: 2156872, latency: 2)
L2Cache->access(MemRead, addr: 2156872, latency: 12)
Memory->access(MemRead, addr: 2156872, latency: 112)
CYCLE: 12089 -> 12200
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 12201] RTYPE: (Seq:      102)(Addr: 0)(PC: 2156876)
IL1Cache->access(MemRead, addr: 2156876, latency: 2)
L2Cache->access(MemRead, addr: 2156876, latency: 12)
Memory->access(MemRead, addr: 2156876, latency: 112)
CYCLE: 12201 -> 12312
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 12313] RTYPE: (Seq:      103)(Addr: 0)(PC: 2156880)
IL1Cache->access(MemRead, addr: 2156880, latency: 2)
L2Cache->access(MemRead, addr: 2156880, latency: 12)
Memory->access(MemRead, addr: 2156880, latency: 112)
CYCLE: 12313 -> 12424
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 12425] BRANCH: (Seq:      104)(Addr: 2156912)(PC: 2156884)
IL1Cache->access(MemRead, addr: 2156884, latency: 2)
L2Cache->access(MemRead, addr: 2156884, latency: 12)
Memory->access(MemRead, addr: 2156884, latency: 112)
CYCLE: 12425 -> 12536
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 12537] RTYPE: (Seq:      105)(Addr: 0)(PC: 2156888)
IL1Cache->access(MemRead, addr: 2156888, latency: 2)
L2Cache->access(MemRead, addr: 2156888, latency: 12)
Memory->access(MemRead, addr: 2156888, latency: 112)
CYCLE: 12537 -> 12648
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 12649] RTYPE: (Seq:      106)(Addr: 0)(PC: 2156892)
IL1Cache->access(MemRead, addr: 2156892, latency: 2)
L2Cache->access(MemRead, addr: 2156892, latency: 12)
Memory->access(MemRead, addr: 2156892, latency: 112)
CYCLE: 12649 -> 12760
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 12761] RTYPE: (Seq:      107)(Addr: 0)(PC: 2156896)
IL1Cache->access(MemRead, addr: 2156896, latency: 2)
L2Cache->access(MemRead, addr: 2156896, latency: 12)
Memory->access(MemRead, addr: 2156896, latency: 112)
CYCLE: 12761 -> 12872
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 12873] RTYPE: (Seq:      108)(Addr: 0)(PC: 2156900)
IL1Cache->access(MemRead, addr: 2156900, latency: 2)
L2Cache->access(MemRead, addr: 2156900, latency: 12)
Memory->access(MemRead, addr: 2156900, latency: 112)
CYCLE: 12873 -> 12984
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 12985] RTYPE: (Seq:      109)(Addr: 0)(PC: 2156904)
IL1Cache->access(MemRead, addr: 2156904, latency: 2)
L2Cache->access(MemRead, addr: 2156904, latency: 12)
Memory->access(MemRead, addr: 2156904, latency: 112)
CYCLE: 12985 -> 13096
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 13097] BRANCH: (Seq:      110)(Addr: 2156856)(PC: 2156908)
IL1Cache->access(MemRead, addr: 2156908, latency: 2)
L2Cache->access(MemRead, addr: 2156908, latency: 12)
Memory->access(MemRead, addr: 2156908, latency: 112)
CYCLE: 13097 -> 13208
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 13209] LOAD: (Seq:      111)(Addr: 3983008822)(PC: 2156856)
IL1Cache->access(MemRead, addr: 2156856, latency: 2)
L2Cache->access(MemRead, addr: 2156856, latency: 12)
Memory->access(MemRead, addr: 2156856, latency: 112)
CYCLE: 13209 -> 13320
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 13321] RTYPE: (Seq:      112)(Addr: 0)(PC: 2156860)
IL1Cache->access(MemRead, addr: 2156860, latency: 2)
L2Cache->access(MemRead, addr: 2156860, latency: 12)
Memory->access(MemRead, addr: 2156860, latency: 112)
CYCLE: 13321 -> 13432
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 13433] ITYPE: (Seq:      113)(Addr: 4)(PC: 2156864)
IL1Cache->access(MemRead, addr: 2156864, latency: 2)
L2Cache->access(MemRead, addr: 2156864, latency: 12)
Memory->access(MemRead, addr: 2156864, latency: 112)
CYCLE: 13433 -> 13544
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 13545] LOAD: (Seq:      111)(Addr: 3983008822)(PC: 2156856)
DL1Cache->access(MemRead, addr: 3983008822, latency: 2)
L2Cache->access(MemRead, addr: 3983008822, latency: 12)
Memory->access(MemRead, addr: 3983008822, latency: 112)
CYCLE: 13545 -> 13656
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 13656] RTYPE: (Seq:      114)(Addr: 0)(PC: 2156868)
IL1Cache->access(MemRead, addr: 2156868, latency: 2)
L2Cache->access(MemRead, addr: 2156868, latency: 12)
Memory->access(MemRead, addr: 2156868, latency: 112)
CYCLE: 13656 -> 13767
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 13768] RTYPE: (Seq:      115)(Addr: 0)(PC: 2156872)
IL1Cache->access(MemRead, addr: 2156872, latency: 2)
L2Cache->access(MemRead, addr: 2156872, latency: 12)
Memory->access(MemRead, addr: 2156872, latency: 112)
CYCLE: 13768 -> 13879
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 13880] RTYPE: (Seq:      116)(Addr: 0)(PC: 2156876)
IL1Cache->access(MemRead, addr: 2156876, latency: 2)
L2Cache->access(MemRead, addr: 2156876, latency: 12)
Memory->access(MemRead, addr: 2156876, latency: 112)
CYCLE: 13880 -> 13991
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 13992] RTYPE: (Seq:      117)(Addr: 0)(PC: 2156880)
IL1Cache->access(MemRead, addr: 2156880, latency: 2)
L2Cache->access(MemRead, addr: 2156880, latency: 12)
Memory->access(MemRead, addr: 2156880, latency: 112)
CYCLE: 13992 -> 14103
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 14104] BRANCH: (Seq:      118)(Addr: 2156912)(PC: 2156884)
IL1Cache->access(MemRead, addr: 2156884, latency: 2)
L2Cache->access(MemRead, addr: 2156884, latency: 12)
Memory->access(MemRead, addr: 2156884, latency: 112)
CYCLE: 14104 -> 14215
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 14216] RTYPE: (Seq:      119)(Addr: 0)(PC: 2156888)
IL1Cache->access(MemRead, addr: 2156888, latency: 2)
L2Cache->access(MemRead, addr: 2156888, latency: 12)
Memory->access(MemRead, addr: 2156888, latency: 112)
CYCLE: 14216 -> 14327
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 14328] RTYPE: (Seq:      120)(Addr: 0)(PC: 2156892)
IL1Cache->access(MemRead, addr: 2156892, latency: 2)
L2Cache->access(MemRead, addr: 2156892, latency: 12)
Memory->access(MemRead, addr: 2156892, latency: 112)
CYCLE: 14328 -> 14439
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 14440] RTYPE: (Seq:      121)(Addr: 0)(PC: 2156896)
IL1Cache->access(MemRead, addr: 2156896, latency: 2)
L2Cache->access(MemRead, addr: 2156896, latency: 12)
Memory->access(MemRead, addr: 2156896, latency: 112)
CYCLE: 14440 -> 14551
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 14552] RTYPE: (Seq:      122)(Addr: 0)(PC: 2156900)
IL1Cache->access(MemRead, addr: 2156900, latency: 2)
L2Cache->access(MemRead, addr: 2156900, latency: 12)
Memory->access(MemRead, addr: 2156900, latency: 112)
CYCLE: 14552 -> 14663
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 14664] RTYPE: (Seq:      123)(Addr: 0)(PC: 2156904)
IL1Cache->access(MemRead, addr: 2156904, latency: 2)
L2Cache->access(MemRead, addr: 2156904, latency: 12)
Memory->access(MemRead, addr: 2156904, latency: 112)
CYCLE: 14664 -> 14775
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 14776] BRANCH: (Seq:      124)(Addr: 2156856)(PC: 2156908)
IL1Cache->access(MemRead, addr: 2156908, latency: 2)
L2Cache->access(MemRead, addr: 2156908, latency: 12)
Memory->access(MemRead, addr: 2156908, latency: 112)
CYCLE: 14776 -> 14887
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 14888] LOAD: (Seq:      125)(Addr: 4294934732)(PC: 2156912)
IL1Cache->access(MemRead, addr: 2156912, latency: 2)
L2Cache->access(MemRead, addr: 2156912, latency: 12)
Memory->access(MemRead, addr: 2156912, latency: 112)
CYCLE: 14888 -> 14999
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 15000] ITYPE: (Seq:      126)(Addr: 4294967292)(PC: 2156916)
IL1Cache->access(MemRead, addr: 2156916, latency: 2)
L2Cache->access(MemRead, addr: 2156916, latency: 12)
Memory->access(MemRead, addr: 2156916, latency: 112)
CYCLE: 15000 -> 15111
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 15112] BRANCH: (Seq:      127)(Addr: 2156992)(PC: 2156920)
IL1Cache->access(MemRead, addr: 2156920, latency: 2)
L2Cache->access(MemRead, addr: 2156920, latency: 12)
Memory->access(MemRead, addr: 2156920, latency: 112)
CYCLE: 15112 -> 15223
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 15224] LOAD: (Seq:      125)(Addr: 4294934732)(PC: 2156912)
DL1Cache->access(MemRead, addr: 4294934732, latency: 2)
L2Cache->access(MemRead, addr: 4294934732, latency: 12)
Memory->access(MemRead, addr: 4294934732, latency: 112)
CYCLE: 15224 -> 15335
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 15335] BRANCH: (Seq:      128)(Addr: 2156988)(PC: 2156924)
IL1Cache->access(MemRead, addr: 2156924, latency: 2)
L2Cache->access(MemRead, addr: 2156924, latency: 12)
Memory->access(MemRead, addr: 2156924, latency: 112)
CYCLE: 15335 -> 15446
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 15447] LOAD: (Seq:      129)(Addr: 2147451181)(PC: 2156928)
IL1Cache->access(MemRead, addr: 2156928, latency: 2)
L2Cache->access(MemRead, addr: 2156928, latency: 12)
Memory->access(MemRead, addr: 2156928, latency: 112)
CYCLE: 15447 -> 15558
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 15559] ITYPE: (Seq:      130)(Addr: 4294967293)(PC: 2156932)
IL1Cache->access(MemRead, addr: 2156932, latency: 2)
L2Cache->access(MemRead, addr: 2156932, latency: 12)
Memory->access(MemRead, addr: 2156932, latency: 112)
CYCLE: 15559 -> 15670
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 15671] BRANCH: (Seq:      131)(Addr: 2156992)(PC: 2156936)
IL1Cache->access(MemRead, addr: 2156936, latency: 2)
L2Cache->access(MemRead, addr: 2156936, latency: 12)
Memory->access(MemRead, addr: 2156936, latency: 112)
CYCLE: 15671 -> 15782
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 15783] LOAD: (Seq:      129)(Addr: 2147451181)(PC: 2156928)
DL1Cache->access(MemRead, addr: 2147451181, latency: 2)
L2Cache->access(MemRead, addr: 2147451181, latency: 12)
Memory->access(MemRead, addr: 2147451181, latency: 112)
CYCLE: 15783 -> 15894
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 15894] BRANCH: (Seq:      132)(Addr: 2156988)(PC: 2156940)
IL1Cache->access(MemRead, addr: 2156940, latency: 2)
L2Cache->access(MemRead, addr: 2156940, latency: 12)
Memory->access(MemRead, addr: 2156940, latency: 112)
CYCLE: 15894 -> 16005
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 16006] LOAD: (Seq:      133)(Addr: 2147451198)(PC: 2156944)
IL1Cache->access(MemRead, addr: 2156944, latency: 2)
L2Cache->access(MemRead, addr: 2156944, latency: 12)
Memory->access(MemRead, addr: 2156944, latency: 112)
CYCLE: 16006 -> 16117
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 16118] ITYPE: (Seq:      134)(Addr: 4294967294)(PC: 2156948)
IL1Cache->access(MemRead, addr: 2156948, latency: 2)
L2Cache->access(MemRead, addr: 2156948, latency: 12)
Memory->access(MemRead, addr: 2156948, latency: 112)
CYCLE: 16118 -> 16229
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 16230] BRANCH: (Seq:      135)(Addr: 2156992)(PC: 2156952)
IL1Cache->access(MemRead, addr: 2156952, latency: 2)
L2Cache->access(MemRead, addr: 2156952, latency: 12)
Memory->access(MemRead, addr: 2156952, latency: 112)
CYCLE: 16230 -> 16341
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 16342] LOAD: (Seq:      133)(Addr: 2147451198)(PC: 2156944)
DL1Cache->access(MemRead, addr: 2147451198, latency: 2)
L2Cache->access(MemRead, addr: 2147451198, latency: 12)
Memory->access(MemRead, addr: 2147451198, latency: 112)
CYCLE: 16342 -> 16453
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 16453] BRANCH: (Seq:      136)(Addr: 2156988)(PC: 2156956)
IL1Cache->access(MemRead, addr: 2156956, latency: 2)
L2Cache->access(MemRead, addr: 2156956, latency: 12)
Memory->access(MemRead, addr: 2156956, latency: 112)
CYCLE: 16453 -> 16564
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 16565] LOAD: (Seq:      137)(Addr: 2147451191)(PC: 2156960)
IL1Cache->access(MemRead, addr: 2156960, latency: 2)
L2Cache->access(MemRead, addr: 2156960, latency: 12)
Memory->access(MemRead, addr: 2156960, latency: 112)
CYCLE: 16565 -> 16676
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 16677] ITYPE: (Seq:      138)(Addr: 4294967295)(PC: 2156964)
IL1Cache->access(MemRead, addr: 2156964, latency: 2)
L2Cache->access(MemRead, addr: 2156964, latency: 12)
Memory->access(MemRead, addr: 2156964, latency: 112)
CYCLE: 16677 -> 16788
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 16789] BRANCH: (Seq:      139)(Addr: 2156992)(PC: 2156968)
IL1Cache->access(MemRead, addr: 2156968, latency: 2)
L2Cache->access(MemRead, addr: 2156968, latency: 12)
Memory->access(MemRead, addr: 2156968, latency: 112)
CYCLE: 16789 -> 16900
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 16901] LOAD: (Seq:      137)(Addr: 2147451191)(PC: 2156960)
DL1Cache->access(MemRead, addr: 2147451191, latency: 2)
L2Cache->access(MemRead, addr: 2147451191, latency: 12)
Memory->access(MemRead, addr: 2147451191, latency: 112)
CYCLE: 16901 -> 17012
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 17012] ITYPE: (Seq:      140)(Addr: 16)(PC: 2156992)
IL1Cache->access(MemRead, addr: 2156992, latency: 2)
L2Cache->access(MemRead, addr: 2156992, latency: 12)
Memory->access(MemRead, addr: 2156992, latency: 112)
CYCLE: 17012 -> 17123
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 17124] JRTYPE: (Seq:      141)(Addr: 2140608)(PC: 2156996)
IL1Cache->access(MemRead, addr: 2156996, latency: 2)
L2Cache->access(MemRead, addr: 2156996, latency: 12)
Memory->access(MemRead, addr: 2156996, latency: 112)
CYCLE: 17124 -> 17235
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 17236] BRANCH: (Seq:      142)(Addr: 2140624)(PC: 2140608)
IL1Cache->access(MemRead, addr: 2140608, latency: 2)
L2Cache->access(MemRead, addr: 2140608, latency: 12)
Memory->access(MemRead, addr: 2140608, latency: 112)
CYCLE: 17236 -> 17347
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 17348] RTYPE: (Seq:      143)(Addr: 0)(PC: 2140612)
IL1Cache->access(MemRead, addr: 2140612, latency: 2)
L2Cache->access(MemRead, addr: 2140612, latency: 12)
Memory->access(MemRead, addr: 2140612, latency: 112)
CYCLE: 17348 -> 17459
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 17460] ITYPE: (Seq:      144)(Addr: 1)(PC: 2140616)
IL1Cache->access(MemRead, addr: 2140616, latency: 2)
L2Cache->access(MemRead, addr: 2140616, latency: 12)
Memory->access(MemRead, addr: 2140616, latency: 112)
CYCLE: 17460 -> 17571
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 17572] JTYPE: (Seq:      145)(Addr: 2140600)(PC: 2140620)
IL1Cache->access(MemRead, addr: 2140620, latency: 2)
L2Cache->access(MemRead, addr: 2140620, latency: 12)
Memory->access(MemRead, addr: 2140620, latency: 112)
CYCLE: 17572 -> 17683
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 17684] RTYPE: (Seq:      146)(Addr: 0)(PC: 2140600)
IL1Cache->access(MemRead, addr: 2140600, latency: 2)
L2Cache->access(MemRead, addr: 2140600, latency: 12)
Memory->access(MemRead, addr: 2140600, latency: 112)
CYCLE: 17684 -> 17795
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 17796] JTYPE: (Seq:      147)(Addr: 2156792)(PC: 2140604)
IL1Cache->access(MemRead, addr: 2140604, latency: 2)
L2Cache->access(MemRead, addr: 2140604, latency: 12)
Memory->access(MemRead, addr: 2140604, latency: 112)
CYCLE: 17796 -> 17907
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 17908] ITYPE: (Seq:      148)(Addr: 4294967280)(PC: 2156792)
IL1Cache->access(MemRead, addr: 2156792, latency: 2)
L2Cache->access(MemRead, addr: 2156792, latency: 12)
Memory->access(MemRead, addr: 2156792, latency: 112)
CYCLE: 17908 -> 18019
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 18020] ITYPE: (Seq:      149)(Addr: 255)(PC: 2156796)
IL1Cache->access(MemRead, addr: 2156796, latency: 2)
L2Cache->access(MemRead, addr: 2156796, latency: 12)
Memory->access(MemRead, addr: 2156796, latency: 112)
CYCLE: 18020 -> 18131
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 18132] ITYPE: (Seq:      150)(Addr: 3)(PC: 2156800)
IL1Cache->access(MemRead, addr: 2156800, latency: 2)
L2Cache->access(MemRead, addr: 2156800, latency: 12)
Memory->access(MemRead, addr: 2156800, latency: 112)
CYCLE: 18132 -> 18243
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 18244] BRANCH: (Seq:      151)(Addr: 2156832)(PC: 2156804)
IL1Cache->access(MemRead, addr: 2156804, latency: 2)
L2Cache->access(MemRead, addr: 2156804, latency: 12)
Memory->access(MemRead, addr: 2156804, latency: 112)
CYCLE: 18244 -> 18355
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 18356] ITYPE: (Seq:      152)(Addr: 32510)(PC: 2156832)
IL1Cache->access(MemRead, addr: 2156832, latency: 2)
L2Cache->access(MemRead, addr: 2156832, latency: 12)
Memory->access(MemRead, addr: 2156832, latency: 112)
CYCLE: 18356 -> 18467
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 18468] ITYPE: (Seq:      153)(Addr: 65279)(PC: 2156836)
IL1Cache->access(MemRead, addr: 2156836, latency: 2)
L2Cache->access(MemRead, addr: 2156836, latency: 12)
Memory->access(MemRead, addr: 2156836, latency: 112)
CYCLE: 18468 -> 18579
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 18580] ITYPE: (Seq:      154)(Addr: 8)(PC: 2156840)
IL1Cache->access(MemRead, addr: 2156840, latency: 2)
L2Cache->access(MemRead, addr: 2156840, latency: 12)
Memory->access(MemRead, addr: 2156840, latency: 112)
CYCLE: 18580 -> 18691
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 18692] RTYPE: (Seq:      155)(Addr: 0)(PC: 2156844)
IL1Cache->access(MemRead, addr: 2156844, latency: 2)
L2Cache->access(MemRead, addr: 2156844, latency: 12)
Memory->access(MemRead, addr: 2156844, latency: 112)
CYCLE: 18692 -> 18803
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 18804] ITYPE: (Seq:      156)(Addr: 16)(PC: 2156848)
IL1Cache->access(MemRead, addr: 2156848, latency: 2)
L2Cache->access(MemRead, addr: 2156848, latency: 12)
Memory->access(MemRead, addr: 2156848, latency: 112)
CYCLE: 18804 -> 18915
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 18916] RTYPE: (Seq:      157)(Addr: 0)(PC: 2156852)
IL1Cache->access(MemRead, addr: 2156852, latency: 2)
L2Cache->access(MemRead, addr: 2156852, latency: 12)
Memory->access(MemRead, addr: 2156852, latency: 112)
CYCLE: 18916 -> 19027
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 19028] LOAD: (Seq:      158)(Addr: 2943021869)(PC: 2156856)
IL1Cache->access(MemRead, addr: 2156856, latency: 2)
L2Cache->access(MemRead, addr: 2156856, latency: 12)
Memory->access(MemRead, addr: 2156856, latency: 112)
CYCLE: 19028 -> 19139
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 19140] RTYPE: (Seq:      159)(Addr: 0)(PC: 2156860)
IL1Cache->access(MemRead, addr: 2156860, latency: 2)
L2Cache->access(MemRead, addr: 2156860, latency: 12)
Memory->access(MemRead, addr: 2156860, latency: 112)
CYCLE: 19140 -> 19251
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 19252] ITYPE: (Seq:      160)(Addr: 4)(PC: 2156864)
IL1Cache->access(MemRead, addr: 2156864, latency: 2)
L2Cache->access(MemRead, addr: 2156864, latency: 12)
Memory->access(MemRead, addr: 2156864, latency: 112)
CYCLE: 19252 -> 19363
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 19364] LOAD: (Seq:      158)(Addr: 2943021869)(PC: 2156856)
DL1Cache->access(MemRead, addr: 2943021869, latency: 2)
L2Cache->access(MemRead, addr: 2943021869, latency: 12)
Memory->access(MemRead, addr: 2943021869, latency: 112)
CYCLE: 19364 -> 19475
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 19475] RTYPE: (Seq:      161)(Addr: 0)(PC: 2156868)
IL1Cache->access(MemRead, addr: 2156868, latency: 2)
L2Cache->access(MemRead, addr: 2156868, latency: 12)
Memory->access(MemRead, addr: 2156868, latency: 112)
CYCLE: 19475 -> 19586
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 19587] RTYPE: (Seq:      162)(Addr: 0)(PC: 2156872)
IL1Cache->access(MemRead, addr: 2156872, latency: 2)
L2Cache->access(MemRead, addr: 2156872, latency: 12)
Memory->access(MemRead, addr: 2156872, latency: 112)
CYCLE: 19587 -> 19698
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 19699] RTYPE: (Seq:      163)(Addr: 0)(PC: 2156876)
IL1Cache->access(MemRead, addr: 2156876, latency: 2)
L2Cache->access(MemRead, addr: 2156876, latency: 12)
Memory->access(MemRead, addr: 2156876, latency: 112)
CYCLE: 19699 -> 19810
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 19811] RTYPE: (Seq:      164)(Addr: 0)(PC: 2156880)
IL1Cache->access(MemRead, addr: 2156880, latency: 2)
L2Cache->access(MemRead, addr: 2156880, latency: 12)
Memory->access(MemRead, addr: 2156880, latency: 112)
CYCLE: 19811 -> 19922
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 19923] BRANCH: (Seq:      165)(Addr: 2156912)(PC: 2156884)
IL1Cache->access(MemRead, addr: 2156884, latency: 2)
L2Cache->access(MemRead, addr: 2156884, latency: 12)
Memory->access(MemRead, addr: 2156884, latency: 112)
CYCLE: 19923 -> 20034
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 20035] RTYPE: (Seq:      166)(Addr: 0)(PC: 2156888)
IL1Cache->access(MemRead, addr: 2156888, latency: 2)
L2Cache->access(MemRead, addr: 2156888, latency: 12)
Memory->access(MemRead, addr: 2156888, latency: 112)
CYCLE: 20035 -> 20146
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 20147] RTYPE: (Seq:      167)(Addr: 0)(PC: 2156892)
IL1Cache->access(MemRead, addr: 2156892, latency: 2)
L2Cache->access(MemRead, addr: 2156892, latency: 12)
Memory->access(MemRead, addr: 2156892, latency: 112)
CYCLE: 20147 -> 20258
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 20259] RTYPE: (Seq:      168)(Addr: 0)(PC: 2156896)
IL1Cache->access(MemRead, addr: 2156896, latency: 2)
L2Cache->access(MemRead, addr: 2156896, latency: 12)
Memory->access(MemRead, addr: 2156896, latency: 112)
CYCLE: 20259 -> 20370
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 20371] RTYPE: (Seq:      169)(Addr: 0)(PC: 2156900)
IL1Cache->access(MemRead, addr: 2156900, latency: 2)
L2Cache->access(MemRead, addr: 2156900, latency: 12)
Memory->access(MemRead, addr: 2156900, latency: 112)
CYCLE: 20371 -> 20482
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 20483] RTYPE: (Seq:      170)(Addr: 0)(PC: 2156904)
IL1Cache->access(MemRead, addr: 2156904, latency: 2)
L2Cache->access(MemRead, addr: 2156904, latency: 12)
Memory->access(MemRead, addr: 2156904, latency: 112)
CYCLE: 20483 -> 20594
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 20595] BRANCH: (Seq:      171)(Addr: 2156856)(PC: 2156908)
IL1Cache->access(MemRead, addr: 2156908, latency: 2)
L2Cache->access(MemRead, addr: 2156908, latency: 12)
Memory->access(MemRead, addr: 2156908, latency: 112)
CYCLE: 20595 -> 20706
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 20707] LOAD: (Seq:      172)(Addr: 4033411895)(PC: 2156856)
IL1Cache->access(MemRead, addr: 2156856, latency: 2)
L2Cache->access(MemRead, addr: 2156856, latency: 12)
Memory->access(MemRead, addr: 2156856, latency: 112)
CYCLE: 20707 -> 20818
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 20819] RTYPE: (Seq:      173)(Addr: 0)(PC: 2156860)
IL1Cache->access(MemRead, addr: 2156860, latency: 2)
L2Cache->access(MemRead, addr: 2156860, latency: 12)
Memory->access(MemRead, addr: 2156860, latency: 112)
CYCLE: 20819 -> 20930
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 20931] ITYPE: (Seq:      174)(Addr: 4)(PC: 2156864)
IL1Cache->access(MemRead, addr: 2156864, latency: 2)
L2Cache->access(MemRead, addr: 2156864, latency: 12)
Memory->access(MemRead, addr: 2156864, latency: 112)
CYCLE: 20931 -> 21042
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 21043] LOAD: (Seq:      172)(Addr: 4033411895)(PC: 2156856)
DL1Cache->access(MemRead, addr: 4033411895, latency: 2)
L2Cache->access(MemRead, addr: 4033411895, latency: 12)
Memory->access(MemRead, addr: 4033411895, latency: 112)
CYCLE: 21043 -> 21154
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 21154] RTYPE: (Seq:      175)(Addr: 0)(PC: 2156868)
IL1Cache->access(MemRead, addr: 2156868, latency: 2)
L2Cache->access(MemRead, addr: 2156868, latency: 12)
Memory->access(MemRead, addr: 2156868, latency: 112)
CYCLE: 21154 -> 21265
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 21266] RTYPE: (Seq:      176)(Addr: 0)(PC: 2156872)
IL1Cache->access(MemRead, addr: 2156872, latency: 2)
L2Cache->access(MemRead, addr: 2156872, latency: 12)
Memory->access(MemRead, addr: 2156872, latency: 112)
CYCLE: 21266 -> 21377
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 21378] RTYPE: (Seq:      177)(Addr: 0)(PC: 2156876)
IL1Cache->access(MemRead, addr: 2156876, latency: 2)
L2Cache->access(MemRead, addr: 2156876, latency: 12)
Memory->access(MemRead, addr: 2156876, latency: 112)
CYCLE: 21378 -> 21489
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 21490] RTYPE: (Seq:      178)(Addr: 0)(PC: 2156880)
IL1Cache->access(MemRead, addr: 2156880, latency: 2)
L2Cache->access(MemRead, addr: 2156880, latency: 12)
Memory->access(MemRead, addr: 2156880, latency: 112)
CYCLE: 21490 -> 21601
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 21602] BRANCH: (Seq:      179)(Addr: 2156912)(PC: 2156884)
IL1Cache->access(MemRead, addr: 2156884, latency: 2)
L2Cache->access(MemRead, addr: 2156884, latency: 12)
Memory->access(MemRead, addr: 2156884, latency: 112)
CYCLE: 21602 -> 21713
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 21714] LOAD: (Seq:      180)(Addr: 2147451348)(PC: 2156912)
IL1Cache->access(MemRead, addr: 2156912, latency: 2)
L2Cache->access(MemRead, addr: 2156912, latency: 12)
Memory->access(MemRead, addr: 2156912, latency: 112)
CYCLE: 21714 -> 21825
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 21826] ITYPE: (Seq:      181)(Addr: 4294967292)(PC: 2156916)
IL1Cache->access(MemRead, addr: 2156916, latency: 2)
L2Cache->access(MemRead, addr: 2156916, latency: 12)
Memory->access(MemRead, addr: 2156916, latency: 112)
CYCLE: 21826 -> 21937
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 21938] BRANCH: (Seq:      182)(Addr: 2156992)(PC: 2156920)
IL1Cache->access(MemRead, addr: 2156920, latency: 2)
L2Cache->access(MemRead, addr: 2156920, latency: 12)
Memory->access(MemRead, addr: 2156920, latency: 112)
CYCLE: 21938 -> 22049
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 22050] LOAD: (Seq:      180)(Addr: 2147451348)(PC: 2156912)
DL1Cache->access(MemRead, addr: 2147451348, latency: 2)
L2Cache->access(MemRead, addr: 2147451348, latency: 12)
Memory->access(MemRead, addr: 2147451348, latency: 112)
CYCLE: 22050 -> 22161
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 22161] BRANCH: (Seq:      183)(Addr: 2156988)(PC: 2156924)
IL1Cache->access(MemRead, addr: 2156924, latency: 2)
L2Cache->access(MemRead, addr: 2156924, latency: 12)
Memory->access(MemRead, addr: 2156924, latency: 112)
CYCLE: 22161 -> 22272
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 22273] RTYPE: (Seq:      184)(Addr: 0)(PC: 2156988)
IL1Cache->access(MemRead, addr: 2156988, latency: 2)
L2Cache->access(MemRead, addr: 2156988, latency: 12)
Memory->access(MemRead, addr: 2156988, latency: 112)
CYCLE: 22273 -> 22384
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 22385] ITYPE: (Seq:      185)(Addr: 16)(PC: 2156992)
IL1Cache->access(MemRead, addr: 2156992, latency: 2)
L2Cache->access(MemRead, addr: 2156992, latency: 12)
Memory->access(MemRead, addr: 2156992, latency: 112)
CYCLE: 22385 -> 22496
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 22497] JRTYPE: (Seq:      186)(Addr: 2140608)(PC: 2156996)
IL1Cache->access(MemRead, addr: 2156996, latency: 2)
L2Cache->access(MemRead, addr: 2156996, latency: 12)
Memory->access(MemRead, addr: 2156996, latency: 112)
CYCLE: 22497 -> 22608
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 22609] BRANCH: (Seq:      187)(Addr: 2140624)(PC: 2140608)
IL1Cache->access(MemRead, addr: 2140608, latency: 2)
L2Cache->access(MemRead, addr: 2140608, latency: 12)
Memory->access(MemRead, addr: 2140608, latency: 112)
CYCLE: 22609 -> 22720
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 22721] RTYPE: (Seq:      188)(Addr: 0)(PC: 2140624)
IL1Cache->access(MemRead, addr: 2140624, latency: 2)
L2Cache->access(MemRead, addr: 2140624, latency: 12)
Memory->access(MemRead, addr: 2140624, latency: 112)
CYCLE: 22721 -> 22832
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 22833] LOAD: (Seq:      189)(Addr: 2151731992)(PC: 2140628)
IL1Cache->access(MemRead, addr: 2140628, latency: 2)
L2Cache->access(MemRead, addr: 2140628, latency: 12)
Memory->access(MemRead, addr: 2140628, latency: 112)
CYCLE: 22833 -> 22944
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 22945] LOAD: (Seq:      190)(Addr: 2147450823)(PC: 2140632)
IL1Cache->access(MemRead, addr: 2140632, latency: 2)
L2Cache->access(MemRead, addr: 2140632, latency: 12)
Memory->access(MemRead, addr: 2140632, latency: 112)
CYCLE: 22945 -> 23056
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 23057] LOAD: (Seq:      191)(Addr: 4294901859)(PC: 2140636)
IL1Cache->access(MemRead, addr: 2140636, latency: 2)
L2Cache->access(MemRead, addr: 2140636, latency: 12)
Memory->access(MemRead, addr: 2140636, latency: 112)
CYCLE: 23057 -> 23168
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 23169] LOAD: (Seq:      189)(Addr: 2151731992)(PC: 2140628)
DL1Cache->access(MemRead, addr: 2151731992, latency: 2)
L2Cache->access(MemRead, addr: 2151731992, latency: 12)
Memory->access(MemRead, addr: 2151731992, latency: 112)
CYCLE: 23169 -> 23280
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 23280] ITYPE: (Seq:      192)(Addr: 32)(PC: 2140640)
IL1Cache->access(MemRead, addr: 2140640, latency: 2)
L2Cache->access(MemRead, addr: 2140640, latency: 12)
Memory->access(MemRead, addr: 2140640, latency: 112)
CYCLE: 23280 -> 23391
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 23392] LOAD: (Seq:      190)(Addr: 2147450823)(PC: 2140632)
DL1Cache->access(MemRead, addr: 2147450823, latency: 2)
L2Cache->access(MemRead, addr: 2147450823, latency: 12)
Memory->access(MemRead, addr: 2147450823, latency: 112)
CYCLE: 23392 -> 23503
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 23503] JRTYPE: (Seq:      193)(Addr: 2149780)(PC: 2140644)
IL1Cache->access(MemRead, addr: 2140644, latency: 2)
L2Cache->access(MemRead, addr: 2140644, latency: 12)
Memory->access(MemRead, addr: 2140644, latency: 112)
CYCLE: 23503 -> 23614
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 23615] LOAD: (Seq:      191)(Addr: 4294901859)(PC: 2140636)
DL1Cache->access(MemRead, addr: 4294901859, latency: 2)
L2Cache->access(MemRead, addr: 4294901859, latency: 12)
Memory->access(MemRead, addr: 4294901859, latency: 112)
CYCLE: 23615 -> 23726
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 23726] BRANCH: (Seq:      194)(Addr: 2149792)(PC: 2149780)
IL1Cache->access(MemRead, addr: 2149780, latency: 2)
L2Cache->access(MemRead, addr: 2149780, latency: 12)
Memory->access(MemRead, addr: 2149780, latency: 112)
CYCLE: 23726 -> 23837
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 23838] ITYPE: (Seq:      195)(Addr: 1)(PC: 2149792)
IL1Cache->access(MemRead, addr: 2149792, latency: 2)
L2Cache->access(MemRead, addr: 2149792, latency: 12)
Memory->access(MemRead, addr: 2149792, latency: 112)
CYCLE: 23838 -> 23949
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 23950] STORE: (Seq:      196)(Addr: 268452644)(PC: 2149796)
IL1Cache->access(MemRead, addr: 2149796, latency: 2)
L2Cache->access(MemRead, addr: 2149796, latency: 12)
Memory->access(MemRead, addr: 2149796, latency: 112)
CYCLE: 23950 -> 24061
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 24062] LOAD: (Seq:      197)(Addr: 2151750368)(PC: 2149800)
IL1Cache->access(MemRead, addr: 2149800, latency: 2)
L2Cache->access(MemRead, addr: 2149800, latency: 12)
Memory->access(MemRead, addr: 2149800, latency: 112)
CYCLE: 24062 -> 24173
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 24174] LOAD: (Seq:      198)(Addr: 4294901692)(PC: 2149804)
IL1Cache->access(MemRead, addr: 2149804, latency: 2)
L2Cache->access(MemRead, addr: 2149804, latency: 12)
Memory->access(MemRead, addr: 2149804, latency: 112)
CYCLE: 24174 -> 24285
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 24286] STORE: (Seq:      196)(Addr: 268452644)(PC: 2149796)
DL1Cache->access(MemWrite, addr: 268452644, latency: 2)
L2Cache->access(MemWrite, addr: 268452644, latency: 12)
Memory->access(MemWrite, addr: 268452644, latency: 112)
CYCLE: 24286 -> 24286
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 24286] ITYPE: (Seq:      199)(Addr: 24)(PC: 2149808)
IL1Cache->access(MemRead, addr: 2149808, latency: 2)
L2Cache->access(MemRead, addr: 2149808, latency: 12)
Memory->access(MemRead, addr: 2149808, latency: 112)
CYCLE: 24286 -> 24397
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 24398] LOAD: (Seq:      197)(Addr: 2151750368)(PC: 2149800)
DL1Cache->access(MemRead, addr: 2151750368, latency: 2)
L2Cache->access(MemRead, addr: 2151750368, latency: 12)
Memory->access(MemRead, addr: 2151750368, latency: 112)
CYCLE: 24398 -> 24509
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 24509] JRTYPE: (Seq:      200)(Addr: 2138140)(PC: 2149812)
IL1Cache->access(MemRead, addr: 2149812, latency: 2)
L2Cache->access(MemRead, addr: 2149812, latency: 12)
Memory->access(MemRead, addr: 2149812, latency: 112)
CYCLE: 24509 -> 24620
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 24621] LOAD: (Seq:      198)(Addr: 4294901692)(PC: 2149804)
DL1Cache->access(MemRead, addr: 4294901692, latency: 2)
L2Cache->access(MemRead, addr: 4294901692, latency: 12)
Memory->access(MemRead, addr: 4294901692, latency: 112)
CYCLE: 24621 -> 24732
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 24732] LOAD: (Seq:      201)(Addr: 2151727112)(PC: 2138140)
IL1Cache->access(MemRead, addr: 2138140, latency: 2)
L2Cache->access(MemRead, addr: 2138140, latency: 12)
Memory->access(MemRead, addr: 2138140, latency: 112)
CYCLE: 24732 -> 24843
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 24844] ITYPE: (Seq:      202)(Addr: 24)(PC: 2138144)
IL1Cache->access(MemRead, addr: 2138144, latency: 2)
L2Cache->access(MemRead, addr: 2138144, latency: 12)
Memory->access(MemRead, addr: 2138144, latency: 112)
CYCLE: 24844 -> 24955
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 24956] JRTYPE: (Seq:      203)(Addr: 2097368)(PC: 2138148)
IL1Cache->access(MemRead, addr: 2138148, latency: 2)
L2Cache->access(MemRead, addr: 2138148, latency: 12)
Memory->access(MemRead, addr: 2138148, latency: 112)
CYCLE: 24956 -> 25067
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 25068] LOAD: (Seq:      201)(Addr: 2151727112)(PC: 2138140)
DL1Cache->access(MemRead, addr: 2151727112, latency: 2)
L2Cache->access(MemRead, addr: 2151727112, latency: 12)
Memory->access(MemRead, addr: 2151727112, latency: 112)
CYCLE: 25068 -> 25179
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 25179] STORE: (Seq:      204)(Addr: 268454016)(PC: 2097368)
IL1Cache->access(MemRead, addr: 2097368, latency: 2)
L2Cache->access(MemRead, addr: 2097368, latency: 12)
Memory->access(MemRead, addr: 2097368, latency: 112)
CYCLE: 25179 -> 25290
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 25291] RTYPE: (Seq:      205)(Addr: 0)(PC: 2097372)
IL1Cache->access(MemRead, addr: 2097372, latency: 2)
L2Cache->access(MemRead, addr: 2097372, latency: 12)
Memory->access(MemRead, addr: 2097372, latency: 112)
CYCLE: 25291 -> 25402
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 25403] RTYPE: (Seq:      206)(Addr: 0)(PC: 2097376)
IL1Cache->access(MemRead, addr: 2097376, latency: 2)
L2Cache->access(MemRead, addr: 2097376, latency: 12)
Memory->access(MemRead, addr: 2097376, latency: 112)
CYCLE: 25403 -> 25514
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 25515] STORE: (Seq:      204)(Addr: 268454016)(PC: 2097368)
DL1Cache->access(MemWrite, addr: 268454016, latency: 2)
L2Cache->access(MemWrite, addr: 268454016, latency: 12)
Memory->access(MemWrite, addr: 268454016, latency: 112)
CYCLE: 25515 -> 25515
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 25515] RTYPE: (Seq:      207)(Addr: 0)(PC: 2097380)
IL1Cache->access(MemRead, addr: 2097380, latency: 2)
L2Cache->access(MemRead, addr: 2097380, latency: 12)
Memory->access(MemRead, addr: 2097380, latency: 112)
CYCLE: 25515 -> 25626
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 25627] JTYPE: (Seq:      208)(Addr: 2118344)(PC: 2097384)
IL1Cache->access(MemRead, addr: 2097384, latency: 2)
L2Cache->access(MemRead, addr: 2097384, latency: 12)
Memory->access(MemRead, addr: 2097384, latency: 112)
CYCLE: 25627 -> 25738
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 25739] ITYPE: (Seq:      209)(Addr: 4294967256)(PC: 2118344)
IL1Cache->access(MemRead, addr: 2118344, latency: 2)
L2Cache->access(MemRead, addr: 2118344, latency: 12)
Memory->access(MemRead, addr: 2118344, latency: 112)
CYCLE: 25739 -> 25850
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 25851] STORE: (Seq:      210)(Addr: 2147450832)(PC: 2118348)
IL1Cache->access(MemRead, addr: 2118348, latency: 2)
L2Cache->access(MemRead, addr: 2118348, latency: 12)
Memory->access(MemRead, addr: 2118348, latency: 112)
CYCLE: 25851 -> 25962
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 25963] RTYPE: (Seq:      211)(Addr: 0)(PC: 2118352)
IL1Cache->access(MemRead, addr: 2118352, latency: 2)
L2Cache->access(MemRead, addr: 2118352, latency: 12)
Memory->access(MemRead, addr: 2118352, latency: 112)
CYCLE: 25963 -> 26074
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 26075] STORE: (Seq:      212)(Addr: 2147450836)(PC: 2118356)
IL1Cache->access(MemRead, addr: 2118356, latency: 2)
L2Cache->access(MemRead, addr: 2118356, latency: 12)
Memory->access(MemRead, addr: 2118356, latency: 112)
CYCLE: 26075 -> 26186
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 26187] STORE: (Seq:      210)(Addr: 2147450832)(PC: 2118348)
DL1Cache->access(MemWrite, addr: 2147450832, latency: 2)
L2Cache->access(MemWrite, addr: 2147450832, latency: 12)
Memory->access(MemWrite, addr: 2147450832, latency: 112)
CYCLE: 26187 -> 26187
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 26187] RTYPE: (Seq:      213)(Addr: 0)(PC: 2118360)
IL1Cache->access(MemRead, addr: 2118360, latency: 2)
L2Cache->access(MemRead, addr: 2118360, latency: 12)
Memory->access(MemRead, addr: 2118360, latency: 112)
CYCLE: 26187 -> 26298
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 26299] STORE: (Seq:      214)(Addr: 2147450848)(PC: 2118364)
IL1Cache->access(MemRead, addr: 2118364, latency: 2)
L2Cache->access(MemRead, addr: 2118364, latency: 12)
Memory->access(MemRead, addr: 2118364, latency: 112)
CYCLE: 26299 -> 26410
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 26411] STORE: (Seq:      212)(Addr: 2147450836)(PC: 2118356)
DL1Cache->access(MemWrite, addr: 2147450836, latency: 2)
L2Cache->access(MemWrite, addr: 2147450836, latency: 12)
Memory->access(MemWrite, addr: 2147450836, latency: 112)
CYCLE: 26411 -> 26411
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 26411] STORE: (Seq:      215)(Addr: 2147450844)(PC: 2118368)
IL1Cache->access(MemRead, addr: 2118368, latency: 2)
L2Cache->access(MemRead, addr: 2118368, latency: 12)
Memory->access(MemRead, addr: 2118368, latency: 112)
CYCLE: 26411 -> 26522
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 26523] STORE: (Seq:      216)(Addr: 2147450840)(PC: 2118372)
IL1Cache->access(MemRead, addr: 2118372, latency: 2)
L2Cache->access(MemRead, addr: 2118372, latency: 12)
Memory->access(MemRead, addr: 2118372, latency: 112)
CYCLE: 26523 -> 26634
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 26635] STORE: (Seq:      214)(Addr: 2147450848)(PC: 2118364)
DL1Cache->access(MemWrite, addr: 2147450848, latency: 2)
L2Cache->access(MemWrite, addr: 2147450848, latency: 12)
Memory->access(MemWrite, addr: 2147450848, latency: 112)
CYCLE: 26635 -> 26635
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 26635] JTYPE: (Seq:      217)(Addr: 2137964)(PC: 2118376)
IL1Cache->access(MemRead, addr: 2118376, latency: 2)
L2Cache->access(MemRead, addr: 2118376, latency: 12)
Memory->access(MemRead, addr: 2118376, latency: 112)
CYCLE: 26635 -> 26746
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 26747] STORE: (Seq:      215)(Addr: 2147450844)(PC: 2118368)
DL1Cache->access(MemWrite, addr: 2147450844, latency: 2)
L2Cache->access(MemWrite, addr: 2147450844, latency: 12)
Memory->access(MemWrite, addr: 2147450844, latency: 112)
CYCLE: 26747 -> 26747
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 26747] LOAD: (Seq:      218)(Addr: 2415935692)(PC: 2137964)
IL1Cache->access(MemRead, addr: 2137964, latency: 2)
L2Cache->access(MemRead, addr: 2137964, latency: 12)
Memory->access(MemRead, addr: 2137964, latency: 112)
CYCLE: 26747 -> 26858
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 26859] STORE: (Seq:      216)(Addr: 2147450840)(PC: 2118372)
DL1Cache->access(MemWrite, addr: 2147450840, latency: 2)
L2Cache->access(MemWrite, addr: 2147450840, latency: 12)
Memory->access(MemWrite, addr: 2147450840, latency: 112)
CYCLE: 26859 -> 26859
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 26859] ITYPE: (Seq:      219)(Addr: 4294967264)(PC: 2137968)
IL1Cache->access(MemRead, addr: 2137968, latency: 2)
L2Cache->access(MemRead, addr: 2137968, latency: 12)
Memory->access(MemRead, addr: 2137968, latency: 112)
CYCLE: 26859 -> 26970
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 26971] STORE: (Seq:      220)(Addr: 2147450808)(PC: 2137972)
IL1Cache->access(MemRead, addr: 2137972, latency: 2)
L2Cache->access(MemRead, addr: 2137972, latency: 12)
Memory->access(MemRead, addr: 2137972, latency: 112)
CYCLE: 26971 -> 27082
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 27083] LOAD: (Seq:      218)(Addr: 2415935692)(PC: 2137964)
DL1Cache->access(MemRead, addr: 2415935692, latency: 2)
L2Cache->access(MemRead, addr: 2415935692, latency: 12)
Memory->access(MemRead, addr: 2415935692, latency: 112)
CYCLE: 27083 -> 27194
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 27194] STORE: (Seq:      221)(Addr: 2147450804)(PC: 2137976)
IL1Cache->access(MemRead, addr: 2137976, latency: 2)
L2Cache->access(MemRead, addr: 2137976, latency: 12)
Memory->access(MemRead, addr: 2137976, latency: 112)
CYCLE: 27194 -> 27305
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 27306] STORE: (Seq:      222)(Addr: 2147450800)(PC: 2137980)
IL1Cache->access(MemRead, addr: 2137980, latency: 2)
L2Cache->access(MemRead, addr: 2137980, latency: 12)
Memory->access(MemRead, addr: 2137980, latency: 112)
CYCLE: 27306 -> 27417
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 27418] STORE: (Seq:      220)(Addr: 2147450808)(PC: 2137972)
DL1Cache->access(MemWrite, addr: 2147450808, latency: 2)
L2Cache->access(MemWrite, addr: 2147450808, latency: 12)
Memory->access(MemWrite, addr: 2147450808, latency: 112)
CYCLE: 27418 -> 27418
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 27418] BRANCH: (Seq:      223)(Addr: 2138104)(PC: 2137984)
IL1Cache->access(MemRead, addr: 2137984, latency: 2)
L2Cache->access(MemRead, addr: 2137984, latency: 12)
Memory->access(MemRead, addr: 2137984, latency: 112)
CYCLE: 27418 -> 27529
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 27530] STORE: (Seq:      221)(Addr: 2147450804)(PC: 2137976)
DL1Cache->access(MemWrite, addr: 2147450804, latency: 2)
L2Cache->access(MemWrite, addr: 2147450804, latency: 12)
Memory->access(MemWrite, addr: 2147450804, latency: 112)
CYCLE: 27530 -> 27530
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 27530] ITYPE: (Seq:      224)(Addr: 1)(PC: 2137988)
IL1Cache->access(MemRead, addr: 2137988, latency: 2)
L2Cache->access(MemRead, addr: 2137988, latency: 12)
Memory->access(MemRead, addr: 2137988, latency: 112)
CYCLE: 27530 -> 27641
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 27642] STORE: (Seq:      222)(Addr: 2147450800)(PC: 2137980)
DL1Cache->access(MemWrite, addr: 2147450800, latency: 2)
L2Cache->access(MemWrite, addr: 2147450800, latency: 12)
Memory->access(MemWrite, addr: 2147450800, latency: 112)
CYCLE: 27642 -> 27642
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 27642] STORE: (Seq:      225)(Addr: 268453952)(PC: 2137992)
IL1Cache->access(MemRead, addr: 2137992, latency: 2)
L2Cache->access(MemRead, addr: 2137992, latency: 12)
Memory->access(MemRead, addr: 2137992, latency: 112)
CYCLE: 27642 -> 27753
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 27754] ITYPE: (Seq:      226)(Addr: 4096)(PC: 2137996)
IL1Cache->access(MemRead, addr: 2137996, latency: 2)
L2Cache->access(MemRead, addr: 2137996, latency: 12)
Memory->access(MemRead, addr: 2137996, latency: 112)
CYCLE: 27754 -> 27865
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 27866] LOAD: (Seq:      227)(Addr: 536870912)(PC: 2138000)
IL1Cache->access(MemRead, addr: 2138000, latency: 2)
L2Cache->access(MemRead, addr: 2138000, latency: 12)
Memory->access(MemRead, addr: 2138000, latency: 112)
CYCLE: 27866 -> 27977
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 27978] STORE: (Seq:      225)(Addr: 268453952)(PC: 2137992)
DL1Cache->access(MemWrite, addr: 268453952, latency: 2)
L2Cache->access(MemWrite, addr: 268453952, latency: 12)
Memory->access(MemWrite, addr: 268453952, latency: 112)
CYCLE: 27978 -> 27978
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 27978] ITYPE: (Seq:      228)(Addr: 4294967295)(PC: 2138004)
IL1Cache->access(MemRead, addr: 2138004, latency: 2)
L2Cache->access(MemRead, addr: 2138004, latency: 12)
Memory->access(MemRead, addr: 2138004, latency: 112)
CYCLE: 27978 -> 28089
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 28090] BRANCH: (Seq:      229)(Addr: 2138048)(PC: 2138008)
IL1Cache->access(MemRead, addr: 2138008, latency: 2)
L2Cache->access(MemRead, addr: 2138008, latency: 12)
Memory->access(MemRead, addr: 2138008, latency: 112)
CYCLE: 28090 -> 28201
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 28202] LOAD: (Seq:      227)(Addr: 536870912)(PC: 2138000)
DL1Cache->access(MemRead, addr: 536870912, latency: 2)
L2Cache->access(MemRead, addr: 536870912, latency: 12)
Memory->access(MemRead, addr: 536870912, latency: 112)
CYCLE: 28202 -> 28313
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 28313] RTYPE: (Seq:      230)(Addr: 0)(PC: 2138048)
IL1Cache->access(MemRead, addr: 2138048, latency: 2)
L2Cache->access(MemRead, addr: 2138048, latency: 12)
Memory->access(MemRead, addr: 2138048, latency: 112)
CYCLE: 28313 -> 28424
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 28425] BRANCH: (Seq:      231)(Addr: 2138092)(PC: 2138052)
IL1Cache->access(MemRead, addr: 2138052, latency: 2)
L2Cache->access(MemRead, addr: 2138052, latency: 12)
Memory->access(MemRead, addr: 2138052, latency: 112)
CYCLE: 28425 -> 28536
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 28537] ITYPE: (Seq:      232)(Addr: 65)(PC: 2138092)
IL1Cache->access(MemRead, addr: 2138092, latency: 2)
L2Cache->access(MemRead, addr: 2138092, latency: 12)
Memory->access(MemRead, addr: 2138092, latency: 112)
CYCLE: 28537 -> 28648
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 28649] ITYPE: (Seq:      233)(Addr: 15664)(PC: 2138096)
IL1Cache->access(MemRead, addr: 2138096, latency: 2)
L2Cache->access(MemRead, addr: 2138096, latency: 12)
Memory->access(MemRead, addr: 2138096, latency: 112)
CYCLE: 28649 -> 28760
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 28761] JTYPE: (Seq:      234)(Addr: 2149480)(PC: 2138100)
IL1Cache->access(MemRead, addr: 2138100, latency: 2)
L2Cache->access(MemRead, addr: 2138100, latency: 12)
Memory->access(MemRead, addr: 2138100, latency: 112)
CYCLE: 28761 -> 28872
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 28873] ITYPE: (Seq:      235)(Addr: 4294967272)(PC: 2149480)
IL1Cache->access(MemRead, addr: 2149480, latency: 2)
L2Cache->access(MemRead, addr: 2149480, latency: 12)
Memory->access(MemRead, addr: 2149480, latency: 112)
CYCLE: 28873 -> 28984
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 28985] STORE: (Seq:      236)(Addr: 2147450776)(PC: 2149484)
IL1Cache->access(MemRead, addr: 2149484, latency: 2)
L2Cache->access(MemRead, addr: 2149484, latency: 12)
Memory->access(MemRead, addr: 2149484, latency: 112)
CYCLE: 28985 -> 29096
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 29097] RTYPE: (Seq:      237)(Addr: 0)(PC: 2149488)
IL1Cache->access(MemRead, addr: 2149488, latency: 2)
L2Cache->access(MemRead, addr: 2149488, latency: 12)
Memory->access(MemRead, addr: 2149488, latency: 112)
CYCLE: 29097 -> 29208
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 29209] STORE: (Seq:      238)(Addr: 2147450780)(PC: 2149492)
IL1Cache->access(MemRead, addr: 2149492, latency: 2)
L2Cache->access(MemRead, addr: 2149492, latency: 12)
Memory->access(MemRead, addr: 2149492, latency: 112)
CYCLE: 29209 -> 29320
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 29321] STORE: (Seq:      236)(Addr: 2147450776)(PC: 2149484)
DL1Cache->access(MemWrite, addr: 2147450776, latency: 2)
L2Cache->access(MemWrite, addr: 2147450776, latency: 12)
Memory->access(MemWrite, addr: 2147450776, latency: 112)
CYCLE: 29321 -> 29321
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 29321] JTYPE: (Seq:      239)(Addr: 2149548)(PC: 2149496)
IL1Cache->access(MemRead, addr: 2149496, latency: 2)
L2Cache->access(MemRead, addr: 2149496, latency: 12)
Memory->access(MemRead, addr: 2149496, latency: 112)
CYCLE: 29321 -> 29432
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 29433] LOAD: (Seq:      240)(Addr: 2432811264)(PC: 2149548)
IL1Cache->access(MemRead, addr: 2149548, latency: 2)
L2Cache->access(MemRead, addr: 2149548, latency: 12)
Memory->access(MemRead, addr: 2149548, latency: 112)
CYCLE: 29433 -> 29544
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 29545] STORE: (Seq:      238)(Addr: 2147450780)(PC: 2149492)
DL1Cache->access(MemWrite, addr: 2147450780, latency: 2)
L2Cache->access(MemWrite, addr: 2147450780, latency: 12)
Memory->access(MemWrite, addr: 2147450780, latency: 112)
CYCLE: 29545 -> 29545
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 29545] ITYPE: (Seq:      241)(Addr: 4294967264)(PC: 2149552)
IL1Cache->access(MemRead, addr: 2149552, latency: 2)
L2Cache->access(MemRead, addr: 2149552, latency: 12)
Memory->access(MemRead, addr: 2149552, latency: 112)
CYCLE: 29545 -> 29656
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 29657] STORE: (Seq:      242)(Addr: 2147450752)(PC: 2149556)
IL1Cache->access(MemRead, addr: 2149556, latency: 2)
L2Cache->access(MemRead, addr: 2149556, latency: 12)
Memory->access(MemRead, addr: 2149556, latency: 112)
CYCLE: 29657 -> 29768
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 29769] LOAD: (Seq:      240)(Addr: 2432811264)(PC: 2149548)
DL1Cache->access(MemRead, addr: 2432811264, latency: 2)
L2Cache->access(MemRead, addr: 2432811264, latency: 12)
Memory->access(MemRead, addr: 2432811264, latency: 112)
CYCLE: 29769 -> 29880
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 29880] BRANCH: (Seq:      243)(Addr: 2149640)(PC: 2149560)
IL1Cache->access(MemRead, addr: 2149560, latency: 2)
L2Cache->access(MemRead, addr: 2149560, latency: 12)
Memory->access(MemRead, addr: 2149560, latency: 112)
CYCLE: 29880 -> 29991
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 29992] LOAD: (Seq:      244)(Addr: 268448975)(PC: 2149564)
IL1Cache->access(MemRead, addr: 2149564, latency: 2)
L2Cache->access(MemRead, addr: 2149564, latency: 12)
Memory->access(MemRead, addr: 2149564, latency: 112)
CYCLE: 29992 -> 30103
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 30104] STORE: (Seq:      242)(Addr: 2147450752)(PC: 2149556)
DL1Cache->access(MemWrite, addr: 2147450752, latency: 2)
L2Cache->access(MemWrite, addr: 2147450752, latency: 12)
Memory->access(MemWrite, addr: 2147450752, latency: 112)
CYCLE: 30104 -> 30104
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 30104] RTYPE: (Seq:      245)(Addr: 0)(PC: 2149568)
IL1Cache->access(MemRead, addr: 2149568, latency: 2)
L2Cache->access(MemRead, addr: 2149568, latency: 12)
Memory->access(MemRead, addr: 2149568, latency: 112)
CYCLE: 30104 -> 30215
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 30216] BRANCH: (Seq:      246)(Addr: 2149620)(PC: 2149572)
IL1Cache->access(MemRead, addr: 2149572, latency: 2)
L2Cache->access(MemRead, addr: 2149572, latency: 12)
Memory->access(MemRead, addr: 2149572, latency: 112)
CYCLE: 30216 -> 30327
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 30328] LOAD: (Seq:      244)(Addr: 268448975)(PC: 2149564)
DL1Cache->access(MemRead, addr: 268448975, latency: 2)
L2Cache->access(MemRead, addr: 268448975, latency: 12)
Memory->access(MemRead, addr: 268448975, latency: 112)
CYCLE: 30328 -> 30439
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 30439] LOAD: (Seq:      247)(Addr: 268448976)(PC: 2149620)
IL1Cache->access(MemRead, addr: 2149620, latency: 2)
L2Cache->access(MemRead, addr: 2149620, latency: 12)
Memory->access(MemRead, addr: 2149620, latency: 112)
CYCLE: 30439 -> 30550
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 30551] ITYPE: (Seq:      248)(Addr: 32)(PC: 2149624)
IL1Cache->access(MemRead, addr: 2149624, latency: 2)
L2Cache->access(MemRead, addr: 2149624, latency: 12)
Memory->access(MemRead, addr: 2149624, latency: 112)
CYCLE: 30551 -> 30662
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 30663] BRANCH: (Seq:      249)(Addr: 2149696)(PC: 2149628)
IL1Cache->access(MemRead, addr: 2149628, latency: 2)
L2Cache->access(MemRead, addr: 2149628, latency: 12)
Memory->access(MemRead, addr: 2149628, latency: 112)
CYCLE: 30663 -> 30774
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 30775] LOAD: (Seq:      247)(Addr: 268448976)(PC: 2149620)
DL1Cache->access(MemRead, addr: 268448976, latency: 2)
L2Cache->access(MemRead, addr: 268448976, latency: 12)
Memory->access(MemRead, addr: 268448976, latency: 112)
CYCLE: 30775 -> 30886
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 30886] ITYPE: (Seq:      250)(Addr: 1)(PC: 2149696)
IL1Cache->access(MemRead, addr: 2149696, latency: 2)
L2Cache->access(MemRead, addr: 2149696, latency: 12)
Memory->access(MemRead, addr: 2149696, latency: 112)
CYCLE: 30886 -> 30997
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 30998] STORE: (Seq:      251)(Addr: 268448980)(PC: 2149700)
IL1Cache->access(MemRead, addr: 2149700, latency: 2)
L2Cache->access(MemRead, addr: 2149700, latency: 12)
Memory->access(MemRead, addr: 2149700, latency: 112)
CYCLE: 30998 -> 31109
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 31110] ITYPE: (Seq:      252)(Addr: 1)(PC: 2149704)
IL1Cache->access(MemRead, addr: 2149704, latency: 2)
L2Cache->access(MemRead, addr: 2149704, latency: 12)
Memory->access(MemRead, addr: 2149704, latency: 112)
CYCLE: 31110 -> 31221
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 31222] RTYPE: (Seq:      253)(Addr: 0)(PC: 2149708)
IL1Cache->access(MemRead, addr: 2149708, latency: 2)
L2Cache->access(MemRead, addr: 2149708, latency: 12)
Memory->access(MemRead, addr: 2149708, latency: 112)
CYCLE: 31222 -> 31333
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 31334] STORE: (Seq:      251)(Addr: 268448980)(PC: 2149700)
DL1Cache->access(MemWrite, addr: 268448980, latency: 2)
L2Cache->access(MemWrite, addr: 268448980, latency: 12)
Memory->access(MemWrite, addr: 268448980, latency: 112)
CYCLE: 31334 -> 31334
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 31334] ITYPE: (Seq:      254)(Addr: 2)(PC: 2149712)
IL1Cache->access(MemRead, addr: 2149712, latency: 2)
L2Cache->access(MemRead, addr: 2149712, latency: 12)
Memory->access(MemRead, addr: 2149712, latency: 112)
CYCLE: 31334 -> 31445
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 31446] ITYPE: (Seq:      255)(Addr: 8)(PC: 2149716)
IL1Cache->access(MemRead, addr: 2149716, latency: 2)
L2Cache->access(MemRead, addr: 2149716, latency: 12)
Memory->access(MemRead, addr: 2149716, latency: 112)
CYCLE: 31446 -> 31557
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 31558] RTYPE: (Seq:      256)(Addr: 0)(PC: 2149720)
IL1Cache->access(MemRead, addr: 2149720, latency: 2)
L2Cache->access(MemRead, addr: 2149720, latency: 12)
Memory->access(MemRead, addr: 2149720, latency: 112)
CYCLE: 31558 -> 31669
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 31670] JTYPE: (Seq:      257)(Addr: 2149732)(PC: 2149724)
IL1Cache->access(MemRead, addr: 2149724, latency: 2)
L2Cache->access(MemRead, addr: 2149724, latency: 12)
Memory->access(MemRead, addr: 2149724, latency: 112)
CYCLE: 31670 -> 31781
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 31782] LOAD: (Seq:      258)(Addr: 2151749728)(PC: 2149732)
IL1Cache->access(MemRead, addr: 2149732, latency: 2)
L2Cache->access(MemRead, addr: 2149732, latency: 12)
Memory->access(MemRead, addr: 2149732, latency: 112)
CYCLE: 31782 -> 31893
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 31894] ITYPE: (Seq:      259)(Addr: 32)(PC: 2149736)
IL1Cache->access(MemRead, addr: 2149736, latency: 2)
L2Cache->access(MemRead, addr: 2149736, latency: 12)
Memory->access(MemRead, addr: 2149736, latency: 112)
CYCLE: 31894 -> 32005
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 32006] JRTYPE: (Seq:      260)(Addr: 2149500)(PC: 2149740)
IL1Cache->access(MemRead, addr: 2149740, latency: 2)
L2Cache->access(MemRead, addr: 2149740, latency: 12)
Memory->access(MemRead, addr: 2149740, latency: 112)
CYCLE: 32006 -> 32117
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 32118] LOAD: (Seq:      258)(Addr: 2151749728)(PC: 2149732)
DL1Cache->access(MemRead, addr: 2151749728, latency: 2)
L2Cache->access(MemRead, addr: 2151749728, latency: 12)
Memory->access(MemRead, addr: 2151749728, latency: 112)
CYCLE: 32118 -> 32229
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 32229] RTYPE: (Seq:      261)(Addr: 0)(PC: 2149500)
IL1Cache->access(MemRead, addr: 2149500, latency: 2)
L2Cache->access(MemRead, addr: 2149500, latency: 12)
Memory->access(MemRead, addr: 2149500, latency: 112)
CYCLE: 32229 -> 32340
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 32341] BRANCH: (Seq:      262)(Addr: 2149528)(PC: 2149504)
IL1Cache->access(MemRead, addr: 2149504, latency: 2)
L2Cache->access(MemRead, addr: 2149504, latency: 12)
Memory->access(MemRead, addr: 2149504, latency: 112)
CYCLE: 32341 -> 32452
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 32453] RTYPE: (Seq:      263)(Addr: 0)(PC: 2149508)
IL1Cache->access(MemRead, addr: 2149508, latency: 2)
L2Cache->access(MemRead, addr: 2149508, latency: 12)
Memory->access(MemRead, addr: 2149508, latency: 112)
CYCLE: 32453 -> 32564
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 32565] ITYPE: (Seq:      264)(Addr: 2)(PC: 2149512)
IL1Cache->access(MemRead, addr: 2149512, latency: 2)
L2Cache->access(MemRead, addr: 2149512, latency: 12)
Memory->access(MemRead, addr: 2149512, latency: 112)
CYCLE: 32565 -> 32676
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 32677] STORE: (Seq:      265)(Addr: 268448984)(PC: 2149516)
IL1Cache->access(MemRead, addr: 2149516, latency: 2)
L2Cache->access(MemRead, addr: 2149516, latency: 12)
Memory->access(MemRead, addr: 2149516, latency: 112)
CYCLE: 32677 -> 32788
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 32789] STORE: (Seq:      266)(Addr: 268448988)(PC: 2149520)
IL1Cache->access(MemRead, addr: 2149520, latency: 2)
L2Cache->access(MemRead, addr: 2149520, latency: 12)
Memory->access(MemRead, addr: 2149520, latency: 112)
CYCLE: 32789 -> 32900
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 32901] JTYPE: (Seq:      267)(Addr: 2149532)(PC: 2149524)
IL1Cache->access(MemRead, addr: 2149524, latency: 2)
L2Cache->access(MemRead, addr: 2149524, latency: 12)
Memory->access(MemRead, addr: 2149524, latency: 112)
CYCLE: 32901 -> 33012
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 33013] STORE: (Seq:      265)(Addr: 268448984)(PC: 2149516)
DL1Cache->access(MemWrite, addr: 268448984, latency: 2)
L2Cache->access(MemWrite, addr: 268448984, latency: 12)
Memory->access(MemWrite, addr: 268448984, latency: 112)
CYCLE: 33013 -> 33013
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 33013] LOAD: (Seq:      268)(Addr: 2151749760)(PC: 2149532)
IL1Cache->access(MemRead, addr: 2149532, latency: 2)
L2Cache->access(MemRead, addr: 2149532, latency: 12)
Memory->access(MemRead, addr: 2149532, latency: 112)
CYCLE: 33013 -> 33124
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 33125] STORE: (Seq:      266)(Addr: 268448988)(PC: 2149520)
DL1Cache->access(MemWrite, addr: 268448988, latency: 2)
L2Cache->access(MemWrite, addr: 268448988, latency: 12)
Memory->access(MemWrite, addr: 268448988, latency: 112)
CYCLE: 33125 -> 33125
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 33125] LOAD: (Seq:      269)(Addr: 2151726264)(PC: 2149536)
IL1Cache->access(MemRead, addr: 2149536, latency: 2)
L2Cache->access(MemRead, addr: 2149536, latency: 12)
Memory->access(MemRead, addr: 2149536, latency: 112)
CYCLE: 33125 -> 33236
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 33237] ITYPE: (Seq:      270)(Addr: 24)(PC: 2149540)
IL1Cache->access(MemRead, addr: 2149540, latency: 2)
L2Cache->access(MemRead, addr: 2149540, latency: 12)
Memory->access(MemRead, addr: 2149540, latency: 112)
CYCLE: 33237 -> 33348
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 33349] LOAD: (Seq:      268)(Addr: 2151749760)(PC: 2149532)
DL1Cache->access(MemRead, addr: 2151749760, latency: 2)
L2Cache->access(MemRead, addr: 2151749760, latency: 12)
Memory->access(MemRead, addr: 2151749760, latency: 112)
CYCLE: 33349 -> 33460
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 33460] JRTYPE: (Seq:      271)(Addr: 2138104)(PC: 2149544)
IL1Cache->access(MemRead, addr: 2149544, latency: 2)
L2Cache->access(MemRead, addr: 2149544, latency: 12)
Memory->access(MemRead, addr: 2149544, latency: 112)
CYCLE: 33460 -> 33571
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 33572] LOAD: (Seq:      269)(Addr: 2151726264)(PC: 2149536)
DL1Cache->access(MemRead, addr: 2151726264, latency: 2)
L2Cache->access(MemRead, addr: 2151726264, latency: 12)
Memory->access(MemRead, addr: 2151726264, latency: 112)
CYCLE: 33572 -> 33683
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 33683] LOAD: (Seq:      272)(Addr: 2151726992)(PC: 2138104)
IL1Cache->access(MemRead, addr: 2138104, latency: 2)
L2Cache->access(MemRead, addr: 2138104, latency: 12)
Memory->access(MemRead, addr: 2138104, latency: 112)
CYCLE: 33683 -> 33794
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 33795] LOAD: (Seq:      273)(Addr: 2147450784)(PC: 2138108)
IL1Cache->access(MemRead, addr: 2138108, latency: 2)
L2Cache->access(MemRead, addr: 2138108, latency: 12)
Memory->access(MemRead, addr: 2138108, latency: 112)
CYCLE: 33795 -> 33906
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 33907] LOAD: (Seq:      274)(Addr: 2147450787)(PC: 2138112)
IL1Cache->access(MemRead, addr: 2138112, latency: 2)
L2Cache->access(MemRead, addr: 2138112, latency: 12)
Memory->access(MemRead, addr: 2138112, latency: 112)
CYCLE: 33907 -> 34018
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 34019] LOAD: (Seq:      272)(Addr: 2151726992)(PC: 2138104)
DL1Cache->access(MemRead, addr: 2151726992, latency: 2)
L2Cache->access(MemRead, addr: 2151726992, latency: 12)
Memory->access(MemRead, addr: 2151726992, latency: 112)
CYCLE: 34019 -> 34130
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 34130] ITYPE: (Seq:      275)(Addr: 32)(PC: 2138116)
IL1Cache->access(MemRead, addr: 2138116, latency: 2)
L2Cache->access(MemRead, addr: 2138116, latency: 12)
Memory->access(MemRead, addr: 2138116, latency: 112)
CYCLE: 34130 -> 34241
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 34242] LOAD: (Seq:      273)(Addr: 2147450784)(PC: 2138108)
DL1Cache->access(MemRead, addr: 2147450784, latency: 2)
L2Cache->access(MemRead, addr: 2147450784, latency: 12)
Memory->access(MemRead, addr: 2147450784, latency: 112)
CYCLE: 34242 -> 34353
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 34353] JRTYPE: (Seq:      276)(Addr: 2118380)(PC: 2138120)
IL1Cache->access(MemRead, addr: 2138120, latency: 2)
L2Cache->access(MemRead, addr: 2138120, latency: 12)
Memory->access(MemRead, addr: 2138120, latency: 112)
CYCLE: 34353 -> 34464
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 34465] LOAD: (Seq:      274)(Addr: 2147450787)(PC: 2138112)
DL1Cache->access(MemRead, addr: 2147450787, latency: 2)
L2Cache->access(MemRead, addr: 2147450787, latency: 12)
Memory->access(MemRead, addr: 2147450787, latency: 112)
CYCLE: 34465 -> 34576
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 34576] ITYPE: (Seq:      277)(Addr: 64)(PC: 2118380)
IL1Cache->access(MemRead, addr: 2118380, latency: 2)
L2Cache->access(MemRead, addr: 2118380, latency: 12)
Memory->access(MemRead, addr: 2118380, latency: 112)
CYCLE: 34576 -> 34687
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 34688] ITYPE: (Seq:      278)(Addr: 4096)(PC: 2118384)
IL1Cache->access(MemRead, addr: 2118384, latency: 2)
L2Cache->access(MemRead, addr: 2118384, latency: 12)
Memory->access(MemRead, addr: 2118384, latency: 112)
CYCLE: 34688 -> 34799
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 34800] ITYPE: (Seq:      279)(Addr: 3612)(PC: 2118388)
IL1Cache->access(MemRead, addr: 2118388, latency: 2)
L2Cache->access(MemRead, addr: 2118388, latency: 12)
Memory->access(MemRead, addr: 2118388, latency: 112)
CYCLE: 34800 -> 34911
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 34912] ITYPE: (Seq:      280)(Addr: 10)(PC: 2118392)
IL1Cache->access(MemRead, addr: 2118392, latency: 2)
L2Cache->access(MemRead, addr: 2118392, latency: 12)
Memory->access(MemRead, addr: 2118392, latency: 112)
CYCLE: 34912 -> 35023
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 35024] STORE: (Seq:      281)(Addr: 268454160)(PC: 2118396)
IL1Cache->access(MemRead, addr: 2118396, latency: 2)
L2Cache->access(MemRead, addr: 2118396, latency: 12)
Memory->access(MemRead, addr: 2118396, latency: 112)
CYCLE: 35024 -> 35135
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 35136] ITYPE: (Seq:      282)(Addr: 2)(PC: 2118400)
IL1Cache->access(MemRead, addr: 2118400, latency: 2)
L2Cache->access(MemRead, addr: 2118400, latency: 12)
Memory->access(MemRead, addr: 2118400, latency: 112)
CYCLE: 35136 -> 35247
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 35248] BRANCH: (Seq:      283)(Addr: 2118412)(PC: 2118404)
IL1Cache->access(MemRead, addr: 2118404, latency: 2)
L2Cache->access(MemRead, addr: 2118404, latency: 12)
Memory->access(MemRead, addr: 2118404, latency: 112)
CYCLE: 35248 -> 35359
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 35360] STORE: (Seq:      281)(Addr: 268454160)(PC: 2118396)
DL1Cache->access(MemWrite, addr: 268454160, latency: 2)
L2Cache->access(MemWrite, addr: 268454160, latency: 12)
Memory->access(MemWrite, addr: 268454160, latency: 112)
CYCLE: 35360 -> 35360
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 35360] LOAD: (Seq:      284)(Addr: 2415889952)(PC: 2118408)
IL1Cache->access(MemRead, addr: 2118408, latency: 2)
L2Cache->access(MemRead, addr: 2118408, latency: 12)
Memory->access(MemRead, addr: 2118408, latency: 112)
CYCLE: 35360 -> 35471
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 35472] ITYPE: (Seq:      285)(Addr: 3)(PC: 2118412)
IL1Cache->access(MemRead, addr: 2118412, latency: 2)
L2Cache->access(MemRead, addr: 2118412, latency: 12)
Memory->access(MemRead, addr: 2118412, latency: 112)
CYCLE: 35472 -> 35583
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 35584] BRANCH: (Seq:      286)(Addr: 2118440)(PC: 2118416)
IL1Cache->access(MemRead, addr: 2118416, latency: 2)
L2Cache->access(MemRead, addr: 2118416, latency: 12)
Memory->access(MemRead, addr: 2118416, latency: 112)
CYCLE: 35584 -> 35695
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 35696] LOAD: (Seq:      284)(Addr: 2415889952)(PC: 2118408)
DL1Cache->access(MemRead, addr: 2415889952, latency: 2)
L2Cache->access(MemRead, addr: 2415889952, latency: 12)
Memory->access(MemRead, addr: 2415889952, latency: 112)
CYCLE: 35696 -> 35807
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 35807] LOAD: (Seq:      287)(Addr: 2415899868)(PC: 2118420)
IL1Cache->access(MemRead, addr: 2118420, latency: 2)
L2Cache->access(MemRead, addr: 2118420, latency: 12)
Memory->access(MemRead, addr: 2118420, latency: 112)
CYCLE: 35807 -> 35918
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 35919] RTYPE: (Seq:      288)(Addr: 0)(PC: 2118424)
IL1Cache->access(MemRead, addr: 2118424, latency: 2)
L2Cache->access(MemRead, addr: 2118424, latency: 12)
Memory->access(MemRead, addr: 2118424, latency: 112)
CYCLE: 35919 -> 36030
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 36031] ITYPE: (Seq:      289)(Addr: 10)(PC: 2118428)
IL1Cache->access(MemRead, addr: 2118428, latency: 2)
L2Cache->access(MemRead, addr: 2118428, latency: 12)
Memory->access(MemRead, addr: 2118428, latency: 112)
CYCLE: 36031 -> 36142
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 36143] LOAD: (Seq:      287)(Addr: 2415899868)(PC: 2118420)
DL1Cache->access(MemRead, addr: 2415899868, latency: 2)
L2Cache->access(MemRead, addr: 2415899868, latency: 12)
Memory->access(MemRead, addr: 2415899868, latency: 112)
CYCLE: 36143 -> 36254
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 36254] JTYPE: (Seq:      290)(Addr: 2145080)(PC: 2118432)
IL1Cache->access(MemRead, addr: 2118432, latency: 2)
L2Cache->access(MemRead, addr: 2118432, latency: 12)
Memory->access(MemRead, addr: 2118432, latency: 112)
CYCLE: 36254 -> 36365
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 36366] BRANCH: (Seq:      291)(Addr: 2145100)(PC: 2145080)
IL1Cache->access(MemRead, addr: 2145080, latency: 2)
L2Cache->access(MemRead, addr: 2145080, latency: 12)
Memory->access(MemRead, addr: 2145080, latency: 112)
CYCLE: 36366 -> 36477
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 36478] ITYPE: (Seq:      292)(Addr: 1)(PC: 2145084)
IL1Cache->access(MemRead, addr: 2145084, latency: 2)
L2Cache->access(MemRead, addr: 2145084, latency: 12)
Memory->access(MemRead, addr: 2145084, latency: 112)
CYCLE: 36478 -> 36589
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 36590] BRANCH: (Seq:      293)(Addr: 2145100)(PC: 2145088)
IL1Cache->access(MemRead, addr: 2145088, latency: 2)
L2Cache->access(MemRead, addr: 2145088, latency: 12)
Memory->access(MemRead, addr: 2145088, latency: 112)
CYCLE: 36590 -> 36701
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 36702] ITYPE: (Seq:      294)(Addr: 37)(PC: 2145092)
IL1Cache->access(MemRead, addr: 2145092, latency: 2)
L2Cache->access(MemRead, addr: 2145092, latency: 12)
Memory->access(MemRead, addr: 2145092, latency: 112)
CYCLE: 36702 -> 36813
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 36814] BRANCH: (Seq:      295)(Addr: 2145104)(PC: 2145096)
IL1Cache->access(MemRead, addr: 2145096, latency: 2)
L2Cache->access(MemRead, addr: 2145096, latency: 12)
Memory->access(MemRead, addr: 2145096, latency: 112)
CYCLE: 36814 -> 36925
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 36926] LOAD: (Seq:      296)(Addr: 2147451115)(PC: 2145104)
IL1Cache->access(MemRead, addr: 2145104, latency: 2)
L2Cache->access(MemRead, addr: 2145104, latency: 12)
Memory->access(MemRead, addr: 2145104, latency: 112)
CYCLE: 36926 -> 37037
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 37038] LOAD: (Seq:      297)(Addr: 268484610)(PC: 2145108)
IL1Cache->access(MemRead, addr: 2145108, latency: 2)
L2Cache->access(MemRead, addr: 2145108, latency: 12)
Memory->access(MemRead, addr: 2145108, latency: 112)
CYCLE: 37038 -> 37149
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 37150] ITYPE: (Seq:      298)(Addr: 1)(PC: 2145112)
IL1Cache->access(MemRead, addr: 2145112, latency: 2)
L2Cache->access(MemRead, addr: 2145112, latency: 12)
Memory->access(MemRead, addr: 2145112, latency: 112)
CYCLE: 37150 -> 37261
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 37262] LOAD: (Seq:      296)(Addr: 2147451115)(PC: 2145104)
DL1Cache->access(MemRead, addr: 2147451115, latency: 2)
L2Cache->access(MemRead, addr: 2147451115, latency: 12)
Memory->access(MemRead, addr: 2147451115, latency: 112)
CYCLE: 37262 -> 37373
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 37373] RTYPE: (Seq:      299)(Addr: 0)(PC: 2145116)
IL1Cache->access(MemRead, addr: 2145116, latency: 2)
L2Cache->access(MemRead, addr: 2145116, latency: 12)
Memory->access(MemRead, addr: 2145116, latency: 112)
CYCLE: 37373 -> 37484
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 37485] LOAD: (Seq:      297)(Addr: 268484610)(PC: 2145108)
DL1Cache->access(MemRead, addr: 268484610, latency: 2)
L2Cache->access(MemRead, addr: 268484610, latency: 12)
Memory->access(MemRead, addr: 268484610, latency: 112)
CYCLE: 37485 -> 37596
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 37596] LOAD: (Seq:      300)(Addr: 536880956)(PC: 2145120)
IL1Cache->access(MemRead, addr: 2145120, latency: 2)
L2Cache->access(MemRead, addr: 2145120, latency: 12)
Memory->access(MemRead, addr: 2145120, latency: 112)
CYCLE: 37596 -> 37707
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 37708] RTYPE: (Seq:      301)(Addr: 0)(PC: 2145124)
IL1Cache->access(MemRead, addr: 2145124, latency: 2)
L2Cache->access(MemRead, addr: 2145124, latency: 12)
Memory->access(MemRead, addr: 2145124, latency: 112)
CYCLE: 37708 -> 37819
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 37820] ITYPE: (Seq:      302)(Addr: 16)(PC: 2145128)
IL1Cache->access(MemRead, addr: 2145128, latency: 2)
L2Cache->access(MemRead, addr: 2145128, latency: 12)
Memory->access(MemRead, addr: 2145128, latency: 112)
CYCLE: 37820 -> 37931
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 37932] LOAD: (Seq:      300)(Addr: 536880956)(PC: 2145120)
DL1Cache->access(MemRead, addr: 536880956, latency: 2)
L2Cache->access(MemRead, addr: 536880956, latency: 12)
Memory->access(MemRead, addr: 536880956, latency: 112)
CYCLE: 37932 -> 38043
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 38043] BRANCH: (Seq:      303)(Addr: 2145164)(PC: 2145132)
IL1Cache->access(MemRead, addr: 2145132, latency: 2)
L2Cache->access(MemRead, addr: 2145132, latency: 12)
Memory->access(MemRead, addr: 2145132, latency: 112)
CYCLE: 38043 -> 38154
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 38155] LOAD: (Seq:      304)(Addr: 2415891484)(PC: 2145164)
IL1Cache->access(MemRead, addr: 2145164, latency: 2)
L2Cache->access(MemRead, addr: 2145164, latency: 12)
Memory->access(MemRead, addr: 2145164, latency: 112)
CYCLE: 38155 -> 38266
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 38267] BRANCH: (Seq:      305)(Addr: 2145596)(PC: 2145168)
IL1Cache->access(MemRead, addr: 2145168, latency: 2)
L2Cache->access(MemRead, addr: 2145168, latency: 12)
Memory->access(MemRead, addr: 2145168, latency: 112)
CYCLE: 38267 -> 38378
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 38379] ITYPE: (Seq:      306)(Addr: 45)(PC: 2145172)
IL1Cache->access(MemRead, addr: 2145172, latency: 2)
L2Cache->access(MemRead, addr: 2145172, latency: 12)
Memory->access(MemRead, addr: 2145172, latency: 112)
CYCLE: 38379 -> 38490
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 38491] LOAD: (Seq:      304)(Addr: 2415891484)(PC: 2145164)
DL1Cache->access(MemRead, addr: 2415891484, latency: 2)
L2Cache->access(MemRead, addr: 2415891484, latency: 12)
Memory->access(MemRead, addr: 2415891484, latency: 112)
CYCLE: 38491 -> 38602
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 38602] BRANCH: (Seq:      307)(Addr: 2145192)(PC: 2145176)
IL1Cache->access(MemRead, addr: 2145176, latency: 2)
L2Cache->access(MemRead, addr: 2145176, latency: 12)
Memory->access(MemRead, addr: 2145176, latency: 112)
CYCLE: 38602 -> 38713
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 38714] ITYPE: (Seq:      308)(Addr: 43)(PC: 2145192)
IL1Cache->access(MemRead, addr: 2145192, latency: 2)
L2Cache->access(MemRead, addr: 2145192, latency: 12)
Memory->access(MemRead, addr: 2145192, latency: 112)
CYCLE: 38714 -> 38825
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 38826] BRANCH: (Seq:      309)(Addr: 2145212)(PC: 2145196)
IL1Cache->access(MemRead, addr: 2145196, latency: 2)
L2Cache->access(MemRead, addr: 2145196, latency: 12)
Memory->access(MemRead, addr: 2145196, latency: 112)
CYCLE: 38826 -> 38937
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 38938] RTYPE: (Seq:      310)(Addr: 0)(PC: 2145212)
IL1Cache->access(MemRead, addr: 2145212, latency: 2)
L2Cache->access(MemRead, addr: 2145212, latency: 12)
Memory->access(MemRead, addr: 2145212, latency: 112)
CYCLE: 38938 -> 39049
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 39050] ITYPE: (Seq:      311)(Addr: 16)(PC: 2145216)
IL1Cache->access(MemRead, addr: 2145216, latency: 2)
L2Cache->access(MemRead, addr: 2145216, latency: 12)
Memory->access(MemRead, addr: 2145216, latency: 112)
CYCLE: 39050 -> 39161
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 39162] BRANCH: (Seq:      312)(Addr: 2145268)(PC: 2145220)
IL1Cache->access(MemRead, addr: 2145220, latency: 2)
L2Cache->access(MemRead, addr: 2145220, latency: 12)
Memory->access(MemRead, addr: 2145220, latency: 112)
CYCLE: 39162 -> 39273
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 39274] BRANCH: (Seq:      313)(Addr: 2145336)(PC: 2145268)
IL1Cache->access(MemRead, addr: 2145268, latency: 2)
L2Cache->access(MemRead, addr: 2145268, latency: 12)
Memory->access(MemRead, addr: 2145268, latency: 112)
CYCLE: 39274 -> 39385
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 39386] ITYPE: (Seq:      314)(Addr: 4294967295)(PC: 2145336)
IL1Cache->access(MemRead, addr: 2145336, latency: 2)
L2Cache->access(MemRead, addr: 2145336, latency: 12)
Memory->access(MemRead, addr: 2145336, latency: 112)
CYCLE: 39386 -> 39497
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 39498] RTYPE: (Seq:      315)(Addr: 0)(PC: 2145340)
IL1Cache->access(MemRead, addr: 2145340, latency: 2)
L2Cache->access(MemRead, addr: 2145340, latency: 12)
Memory->access(MemRead, addr: 2145340, latency: 112)
CYCLE: 39498 -> 39609
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 39610] BRANCH: (Seq:      316)(Addr: 2145352)(PC: 2145344)
IL1Cache->access(MemRead, addr: 2145344, latency: 2)
L2Cache->access(MemRead, addr: 2145344, latency: 12)
Memory->access(MemRead, addr: 2145344, latency: 112)
CYCLE: 39610 -> 39721
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 39722] RTYPE: (Seq:      317)(Addr: 0)(PC: 2145352)
IL1Cache->access(MemRead, addr: 2145352, latency: 2)
L2Cache->access(MemRead, addr: 2145352, latency: 12)
Memory->access(MemRead, addr: 2145352, latency: 112)
CYCLE: 39722 -> 39833
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 39834] RTYPE: (Seq:      318)(Addr: 0)(PC: 2145356)
IL1Cache->access(MemRead, addr: 2145356, latency: 2)
L2Cache->access(MemRead, addr: 2145356, latency: 12)
Memory->access(MemRead, addr: 2145356, latency: 112)
CYCLE: 39834 -> 39945
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 39946] RTYPE: (Seq:      319)(Addr: 0)(PC: 2145360)
IL1Cache->access(MemRead, addr: 2145360, latency: 2)
L2Cache->access(MemRead, addr: 2145360, latency: 12)
Memory->access(MemRead, addr: 2145360, latency: 112)
CYCLE: 39946 -> 40057
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 40058] LOAD: (Seq:      320)(Addr: 2415900090)(PC: 2145364)
IL1Cache->access(MemRead, addr: 2145364, latency: 2)
L2Cache->access(MemRead, addr: 2145364, latency: 12)
Memory->access(MemRead, addr: 2145364, latency: 112)
CYCLE: 40058 -> 40169
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 40170] RTYPE: (Seq:      321)(Addr: 0)(PC: 2145368)
IL1Cache->access(MemRead, addr: 2145368, latency: 2)
L2Cache->access(MemRead, addr: 2145368, latency: 12)
Memory->access(MemRead, addr: 2145368, latency: 112)
CYCLE: 40170 -> 40281
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 40282] RTYPE: (Seq:      322)(Addr: 0)(PC: 2145372)
IL1Cache->access(MemRead, addr: 2145372, latency: 2)
L2Cache->access(MemRead, addr: 2145372, latency: 12)
Memory->access(MemRead, addr: 2145372, latency: 112)
CYCLE: 40282 -> 40393
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 40394] LOAD: (Seq:      320)(Addr: 2415900090)(PC: 2145364)
DL1Cache->access(MemRead, addr: 2415900090, latency: 2)
L2Cache->access(MemRead, addr: 2415900090, latency: 12)
Memory->access(MemRead, addr: 2415900090, latency: 112)
CYCLE: 40394 -> 40505
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 40505] BRANCH: (Seq:      323)(Addr: 2145508)(PC: 2145376)
IL1Cache->access(MemRead, addr: 2145376, latency: 2)
L2Cache->access(MemRead, addr: 2145376, latency: 12)
Memory->access(MemRead, addr: 2145376, latency: 112)
CYCLE: 40505 -> 40616
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 40617] LOAD: (Seq:      324)(Addr: 268484608)(PC: 2145380)
IL1Cache->access(MemRead, addr: 2145380, latency: 2)
L2Cache->access(MemRead, addr: 2145380, latency: 12)
Memory->access(MemRead, addr: 2145380, latency: 112)
CYCLE: 40617 -> 40728
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 40729] LOAD: (Seq:      325)(Addr: 268484608)(PC: 2145384)
IL1Cache->access(MemRead, addr: 2145384, latency: 2)
L2Cache->access(MemRead, addr: 2145384, latency: 12)
Memory->access(MemRead, addr: 2145384, latency: 112)
CYCLE: 40729 -> 40840
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 40841] ITYPE: (Seq:      326)(Addr: 255)(PC: 2145388)
IL1Cache->access(MemRead, addr: 2145388, latency: 2)
L2Cache->access(MemRead, addr: 2145388, latency: 12)
Memory->access(MemRead, addr: 2145388, latency: 112)
CYCLE: 40841 -> 40952
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 40953] LOAD: (Seq:      324)(Addr: 268484608)(PC: 2145380)
DL1Cache->access(MemRead, addr: 268484608, latency: 2)
L2Cache->access(MemRead, addr: 268484608, latency: 12)
Memory->access(MemRead, addr: 268484608, latency: 112)
CYCLE: 40953 -> 41064
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 41064] ITYPE: (Seq:      327)(Addr: 1)(PC: 2145392)
IL1Cache->access(MemRead, addr: 2145392, latency: 2)
L2Cache->access(MemRead, addr: 2145392, latency: 12)
Memory->access(MemRead, addr: 2145392, latency: 112)
CYCLE: 41064 -> 41175
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 41176] LOAD: (Seq:      325)(Addr: 268484608)(PC: 2145384)
DL1Cache->access(MemRead, addr: 268484608, latency: 2)
L2Cache->access(MemRead, addr: 268484608, latency: 12)
Memory->access(MemRead, addr: 268484608, latency: 112)
CYCLE: 41176 -> 41287
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 41287] RTYPE: (Seq:      328)(Addr: 0)(PC: 2145396)
IL1Cache->access(MemRead, addr: 2145396, latency: 2)
L2Cache->access(MemRead, addr: 2145396, latency: 12)
Memory->access(MemRead, addr: 2145396, latency: 112)
CYCLE: 41287 -> 41398
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 41399] LOAD: (Seq:      329)(Addr: 268440532)(PC: 2145400)
IL1Cache->access(MemRead, addr: 2145400, latency: 2)
L2Cache->access(MemRead, addr: 2145400, latency: 12)
Memory->access(MemRead, addr: 2145400, latency: 112)
CYCLE: 41399 -> 41510
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 41511] ITYPE: (Seq:      330)(Addr: 8)(PC: 2145404)
IL1Cache->access(MemRead, addr: 2145404, latency: 2)
L2Cache->access(MemRead, addr: 2145404, latency: 12)
Memory->access(MemRead, addr: 2145404, latency: 112)
CYCLE: 41511 -> 41622
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 41623] BRANCH: (Seq:      331)(Addr: 2145420)(PC: 2145408)
IL1Cache->access(MemRead, addr: 2145408, latency: 2)
L2Cache->access(MemRead, addr: 2145408, latency: 12)
Memory->access(MemRead, addr: 2145408, latency: 112)
CYCLE: 41623 -> 41734
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 41735] LOAD: (Seq:      329)(Addr: 268440532)(PC: 2145400)
DL1Cache->access(MemRead, addr: 268440532, latency: 2)
L2Cache->access(MemRead, addr: 268440532, latency: 12)
Memory->access(MemRead, addr: 268440532, latency: 112)
CYCLE: 41735 -> 41846
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 41846] ITYPE: (Seq:      332)(Addr: 4294967248)(PC: 2145412)
IL1Cache->access(MemRead, addr: 2145412, latency: 2)
L2Cache->access(MemRead, addr: 2145412, latency: 12)
Memory->access(MemRead, addr: 2145412, latency: 112)
CYCLE: 41846 -> 41957
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 41958] JTYPE: (Seq:      333)(Addr: 2145440)(PC: 2145416)
IL1Cache->access(MemRead, addr: 2145416, latency: 2)
L2Cache->access(MemRead, addr: 2145416, latency: 12)
Memory->access(MemRead, addr: 2145416, latency: 112)
CYCLE: 41958 -> 42069
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 42070] ITYPE: (Seq:      334)(Addr: 255)(PC: 2145440)
IL1Cache->access(MemRead, addr: 2145440, latency: 2)
L2Cache->access(MemRead, addr: 2145440, latency: 12)
Memory->access(MemRead, addr: 2145440, latency: 112)
CYCLE: 42070 -> 42181
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 42182] RTYPE: (Seq:      335)(Addr: 0)(PC: 2145444)
IL1Cache->access(MemRead, addr: 2145444, latency: 2)
L2Cache->access(MemRead, addr: 2145444, latency: 12)
Memory->access(MemRead, addr: 2145444, latency: 112)
CYCLE: 42182 -> 42293
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 42294] BRANCH: (Seq:      336)(Addr: 2145508)(PC: 2145448)
IL1Cache->access(MemRead, addr: 2145448, latency: 2)
L2Cache->access(MemRead, addr: 2145448, latency: 12)
Memory->access(MemRead, addr: 2145448, latency: 112)
CYCLE: 42294 -> 42405
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 42406] RTYPE: (Seq:      337)(Addr: 0)(PC: 2145452)
IL1Cache->access(MemRead, addr: 2145452, latency: 2)
L2Cache->access(MemRead, addr: 2145452, latency: 12)
Memory->access(MemRead, addr: 2145452, latency: 112)
CYCLE: 42406 -> 42517
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 42518] BRANCH: (Seq:      338)(Addr: 2145472)(PC: 2145456)
IL1Cache->access(MemRead, addr: 2145456, latency: 2)
L2Cache->access(MemRead, addr: 2145456, latency: 12)
Memory->access(MemRead, addr: 2145456, latency: 112)
CYCLE: 42518 -> 42629
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 42630] BRANCH: (Seq:      339)(Addr: 2145480)(PC: 2145460)
IL1Cache->access(MemRead, addr: 2145460, latency: 2)
L2Cache->access(MemRead, addr: 2145460, latency: 12)
Memory->access(MemRead, addr: 2145460, latency: 112)
CYCLE: 42630 -> 42741
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 42742] RTYPE: (Seq:      340)(Addr: 0)(PC: 2145480)
IL1Cache->access(MemRead, addr: 2145480, latency: 2)
L2Cache->access(MemRead, addr: 2145480, latency: 12)
Memory->access(MemRead, addr: 2145480, latency: 112)
CYCLE: 42742 -> 42853
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 42854] RTYPE: (Seq:      341)(Addr: 0)(PC: 2145484)
IL1Cache->access(MemRead, addr: 2145484, latency: 2)
L2Cache->access(MemRead, addr: 2145484, latency: 12)
Memory->access(MemRead, addr: 2145484, latency: 112)
CYCLE: 42854 -> 42965
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 42966] ITYPE: (Seq:      342)(Addr: 255)(PC: 2145488)
IL1Cache->access(MemRead, addr: 2145488, latency: 2)
L2Cache->access(MemRead, addr: 2145488, latency: 12)
Memory->access(MemRead, addr: 2145488, latency: 112)
CYCLE: 42966 -> 43077
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 43078] RTYPE: (Seq:      343)(Addr: 0)(PC: 2145492)
IL1Cache->access(MemRead, addr: 2145492, latency: 2)
L2Cache->access(MemRead, addr: 2145492, latency: 12)
Memory->access(MemRead, addr: 2145492, latency: 112)
CYCLE: 43078 -> 43189
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 43190] ITYPE: (Seq:      344)(Addr: 1)(PC: 2145496)
IL1Cache->access(MemRead, addr: 2145496, latency: 2)
L2Cache->access(MemRead, addr: 2145496, latency: 12)
Memory->access(MemRead, addr: 2145496, latency: 112)
CYCLE: 43190 -> 43301
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 43302] LOAD: (Seq:      345)(Addr: 2147451121)(PC: 2145500)
IL1Cache->access(MemRead, addr: 2145500, latency: 2)
L2Cache->access(MemRead, addr: 2145500, latency: 12)
Memory->access(MemRead, addr: 2145500, latency: 112)
CYCLE: 43302 -> 43413
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 43414] BRANCH: (Seq:      346)(Addr: 2145388)(PC: 2145504)
IL1Cache->access(MemRead, addr: 2145504, latency: 2)
L2Cache->access(MemRead, addr: 2145504, latency: 12)
Memory->access(MemRead, addr: 2145504, latency: 112)
CYCLE: 43414 -> 43525
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 43526] ITYPE: (Seq:      347)(Addr: 255)(PC: 2145388)
IL1Cache->access(MemRead, addr: 2145388, latency: 2)
L2Cache->access(MemRead, addr: 2145388, latency: 12)
Memory->access(MemRead, addr: 2145388, latency: 112)
CYCLE: 43526 -> 43637
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 43638] LOAD: (Seq:      345)(Addr: 2147451121)(PC: 2145500)
DL1Cache->access(MemRead, addr: 2147451121, latency: 2)
L2Cache->access(MemRead, addr: 2147451121, latency: 12)
Memory->access(MemRead, addr: 2147451121, latency: 112)
CYCLE: 43638 -> 43749
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 43749] ITYPE: (Seq:      348)(Addr: 1)(PC: 2145392)
IL1Cache->access(MemRead, addr: 2145392, latency: 2)
L2Cache->access(MemRead, addr: 2145392, latency: 12)
Memory->access(MemRead, addr: 2145392, latency: 112)
CYCLE: 43749 -> 43860
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 43861] RTYPE: (Seq:      349)(Addr: 0)(PC: 2145396)
IL1Cache->access(MemRead, addr: 2145396, latency: 2)
L2Cache->access(MemRead, addr: 2145396, latency: 12)
Memory->access(MemRead, addr: 2145396, latency: 112)
CYCLE: 43861 -> 43972
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 43973] LOAD: (Seq:      350)(Addr: 268440472)(PC: 2145400)
IL1Cache->access(MemRead, addr: 2145400, latency: 2)
L2Cache->access(MemRead, addr: 2145400, latency: 12)
Memory->access(MemRead, addr: 2145400, latency: 112)
CYCLE: 43973 -> 44084
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 44085] ITYPE: (Seq:      351)(Addr: 8)(PC: 2145404)
IL1Cache->access(MemRead, addr: 2145404, latency: 2)
L2Cache->access(MemRead, addr: 2145404, latency: 12)
Memory->access(MemRead, addr: 2145404, latency: 112)
CYCLE: 44085 -> 44196
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 44197] BRANCH: (Seq:      352)(Addr: 2145420)(PC: 2145408)
IL1Cache->access(MemRead, addr: 2145408, latency: 2)
L2Cache->access(MemRead, addr: 2145408, latency: 12)
Memory->access(MemRead, addr: 2145408, latency: 112)
CYCLE: 44197 -> 44308
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 44309] LOAD: (Seq:      350)(Addr: 268440472)(PC: 2145400)
DL1Cache->access(MemRead, addr: 268440472, latency: 2)
L2Cache->access(MemRead, addr: 268440472, latency: 12)
Memory->access(MemRead, addr: 268440472, latency: 112)
CYCLE: 44309 -> 44420
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 44420] ITYPE: (Seq:      353)(Addr: 4294967248)(PC: 2145412)
IL1Cache->access(MemRead, addr: 2145412, latency: 2)
L2Cache->access(MemRead, addr: 2145412, latency: 12)
Memory->access(MemRead, addr: 2145412, latency: 112)
CYCLE: 44420 -> 44531
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 44532] JTYPE: (Seq:      354)(Addr: 2145440)(PC: 2145416)
IL1Cache->access(MemRead, addr: 2145416, latency: 2)
L2Cache->access(MemRead, addr: 2145416, latency: 12)
Memory->access(MemRead, addr: 2145416, latency: 112)
CYCLE: 44532 -> 44643
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 44644] ITYPE: (Seq:      355)(Addr: 255)(PC: 2145440)
IL1Cache->access(MemRead, addr: 2145440, latency: 2)
L2Cache->access(MemRead, addr: 2145440, latency: 12)
Memory->access(MemRead, addr: 2145440, latency: 112)
CYCLE: 44644 -> 44755
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 44756] RTYPE: (Seq:      356)(Addr: 0)(PC: 2145444)
IL1Cache->access(MemRead, addr: 2145444, latency: 2)
L2Cache->access(MemRead, addr: 2145444, latency: 12)
Memory->access(MemRead, addr: 2145444, latency: 112)
CYCLE: 44756 -> 44867
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 44868] BRANCH: (Seq:      357)(Addr: 2145508)(PC: 2145448)
IL1Cache->access(MemRead, addr: 2145448, latency: 2)
L2Cache->access(MemRead, addr: 2145448, latency: 12)
Memory->access(MemRead, addr: 2145448, latency: 112)
CYCLE: 44868 -> 44979
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 44980] RTYPE: (Seq:      358)(Addr: 0)(PC: 2145452)
IL1Cache->access(MemRead, addr: 2145452, latency: 2)
L2Cache->access(MemRead, addr: 2145452, latency: 12)
Memory->access(MemRead, addr: 2145452, latency: 112)
CYCLE: 44980 -> 45091
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 45092] BRANCH: (Seq:      359)(Addr: 2145472)(PC: 2145456)
IL1Cache->access(MemRead, addr: 2145456, latency: 2)
L2Cache->access(MemRead, addr: 2145456, latency: 12)
Memory->access(MemRead, addr: 2145456, latency: 112)
CYCLE: 45092 -> 45203
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 45204] BRANCH: (Seq:      360)(Addr: 2145480)(PC: 2145460)
IL1Cache->access(MemRead, addr: 2145460, latency: 2)
L2Cache->access(MemRead, addr: 2145460, latency: 12)
Memory->access(MemRead, addr: 2145460, latency: 112)
CYCLE: 45204 -> 45315
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 45316] RTYPE: (Seq:      361)(Addr: 0)(PC: 2145480)
IL1Cache->access(MemRead, addr: 2145480, latency: 2)
L2Cache->access(MemRead, addr: 2145480, latency: 12)
Memory->access(MemRead, addr: 2145480, latency: 112)
CYCLE: 45316 -> 45427
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 45428] RTYPE: (Seq:      362)(Addr: 0)(PC: 2145484)
IL1Cache->access(MemRead, addr: 2145484, latency: 2)
L2Cache->access(MemRead, addr: 2145484, latency: 12)
Memory->access(MemRead, addr: 2145484, latency: 112)
CYCLE: 45428 -> 45539
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 45540] ITYPE: (Seq:      363)(Addr: 255)(PC: 2145488)
IL1Cache->access(MemRead, addr: 2145488, latency: 2)
L2Cache->access(MemRead, addr: 2145488, latency: 12)
Memory->access(MemRead, addr: 2145488, latency: 112)
CYCLE: 45540 -> 45651
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 45652] RTYPE: (Seq:      364)(Addr: 0)(PC: 2145492)
IL1Cache->access(MemRead, addr: 2145492, latency: 2)
L2Cache->access(MemRead, addr: 2145492, latency: 12)
Memory->access(MemRead, addr: 2145492, latency: 112)
CYCLE: 45652 -> 45763
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 45764] ITYPE: (Seq:      365)(Addr: 1)(PC: 2145496)
IL1Cache->access(MemRead, addr: 2145496, latency: 2)
L2Cache->access(MemRead, addr: 2145496, latency: 12)
Memory->access(MemRead, addr: 2145496, latency: 112)
CYCLE: 45764 -> 45875
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 45876] LOAD: (Seq:      366)(Addr: 2147451116)(PC: 2145500)
IL1Cache->access(MemRead, addr: 2145500, latency: 2)
L2Cache->access(MemRead, addr: 2145500, latency: 12)
Memory->access(MemRead, addr: 2145500, latency: 112)
CYCLE: 45876 -> 45987
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 45988] BRANCH: (Seq:      367)(Addr: 2145388)(PC: 2145504)
IL1Cache->access(MemRead, addr: 2145504, latency: 2)
L2Cache->access(MemRead, addr: 2145504, latency: 12)
Memory->access(MemRead, addr: 2145504, latency: 112)
CYCLE: 45988 -> 46099
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 46100] BRANCH: (Seq:      368)(Addr: 2145596)(PC: 2145508)
IL1Cache->access(MemRead, addr: 2145508, latency: 2)
L2Cache->access(MemRead, addr: 2145508, latency: 12)
Memory->access(MemRead, addr: 2145508, latency: 112)
CYCLE: 46100 -> 46211
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 46212] LOAD: (Seq:      366)(Addr: 2147451116)(PC: 2145500)
DL1Cache->access(MemRead, addr: 2147451116, latency: 2)
L2Cache->access(MemRead, addr: 2147451116, latency: 12)
Memory->access(MemRead, addr: 2147451116, latency: 112)
CYCLE: 46212 -> 46323
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 46323] BRANCH: (Seq:      369)(Addr: 2145520)(PC: 2145512)
IL1Cache->access(MemRead, addr: 2145512, latency: 2)
L2Cache->access(MemRead, addr: 2145512, latency: 12)
Memory->access(MemRead, addr: 2145512, latency: 112)
CYCLE: 46323 -> 46434
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 46435] BRANCH: (Seq:      370)(Addr: 2145540)(PC: 2145520)
IL1Cache->access(MemRead, addr: 2145520, latency: 2)
L2Cache->access(MemRead, addr: 2145520, latency: 12)
Memory->access(MemRead, addr: 2145520, latency: 112)
CYCLE: 46435 -> 46546
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 46547] BRANCH: (Seq:      371)(Addr: 2145548)(PC: 2145540)
IL1Cache->access(MemRead, addr: 2145540, latency: 2)
L2Cache->access(MemRead, addr: 2145540, latency: 12)
Memory->access(MemRead, addr: 2145540, latency: 112)
CYCLE: 46547 -> 46658
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 46659] BRANCH: (Seq:      372)(Addr: 2145580)(PC: 2145548)
IL1Cache->access(MemRead, addr: 2145548, latency: 2)
L2Cache->access(MemRead, addr: 2145548, latency: 12)
Memory->access(MemRead, addr: 2145548, latency: 112)
CYCLE: 46659 -> 46770
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 46771] RTYPE: (Seq:      373)(Addr: 0)(PC: 2145580)
IL1Cache->access(MemRead, addr: 2145580, latency: 2)
L2Cache->access(MemRead, addr: 2145580, latency: 12)
Memory->access(MemRead, addr: 2145580, latency: 112)
CYCLE: 46771 -> 46882
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 46883] BRANCH: (Seq:      374)(Addr: 2145608)(PC: 2145584)
IL1Cache->access(MemRead, addr: 2145584, latency: 2)
L2Cache->access(MemRead, addr: 2145584, latency: 12)
Memory->access(MemRead, addr: 2145584, latency: 112)
CYCLE: 46883 -> 46994
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 46995] JRTYPE: (Seq:      375)(Addr: 2118436)(PC: 2145608)
IL1Cache->access(MemRead, addr: 2145608, latency: 2)
L2Cache->access(MemRead, addr: 2145608, latency: 12)
Memory->access(MemRead, addr: 2145608, latency: 112)
CYCLE: 46995 -> 47106
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 47107] RTYPE: (Seq:      376)(Addr: 0)(PC: 2118436)
IL1Cache->access(MemRead, addr: 2118436, latency: 2)
L2Cache->access(MemRead, addr: 2118436, latency: 12)
Memory->access(MemRead, addr: 2118436, latency: 112)
CYCLE: 47107 -> 47218
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 47219] ITYPE: (Seq:      377)(Addr: 4)(PC: 2118440)
IL1Cache->access(MemRead, addr: 2118440, latency: 2)
L2Cache->access(MemRead, addr: 2118440, latency: 12)
Memory->access(MemRead, addr: 2118440, latency: 112)
CYCLE: 47219 -> 47330
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 47331] BRANCH: (Seq:      378)(Addr: 2118468)(PC: 2118444)
IL1Cache->access(MemRead, addr: 2118444, latency: 2)
L2Cache->access(MemRead, addr: 2118444, latency: 12)
Memory->access(MemRead, addr: 2118444, latency: 112)
CYCLE: 47331 -> 47442
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 47443] RTYPE: (Seq:      379)(Addr: 0)(PC: 2118468)
IL1Cache->access(MemRead, addr: 2118468, latency: 2)
L2Cache->access(MemRead, addr: 2118468, latency: 12)
Memory->access(MemRead, addr: 2118468, latency: 112)
CYCLE: 47443 -> 47554
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 47555] ITYPE: (Seq:      380)(Addr: 20)(PC: 2118472)
IL1Cache->access(MemRead, addr: 2118472, latency: 2)
L2Cache->access(MemRead, addr: 2118472, latency: 12)
Memory->access(MemRead, addr: 2118472, latency: 112)
CYCLE: 47555 -> 47666
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 47667] ITYPE: (Seq:      381)(Addr: 20)(PC: 2118476)
IL1Cache->access(MemRead, addr: 2118476, latency: 2)
L2Cache->access(MemRead, addr: 2118476, latency: 12)
Memory->access(MemRead, addr: 2118476, latency: 112)
CYCLE: 47667 -> 47778
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 47779] ITYPE: (Seq:      382)(Addr: 4101)(PC: 2118480)
IL1Cache->access(MemRead, addr: 2118480, latency: 2)
L2Cache->access(MemRead, addr: 2118480, latency: 12)
Memory->access(MemRead, addr: 2118480, latency: 112)
CYCLE: 47779 -> 47890
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 47891] STORE: (Seq:      383)(Addr: 268785296)(PC: 2118484)
IL1Cache->access(MemRead, addr: 2118484, latency: 2)
L2Cache->access(MemRead, addr: 2118484, latency: 12)
Memory->access(MemRead, addr: 2118484, latency: 112)
CYCLE: 47891 -> 48002
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 48003] ITYPE: (Seq:      384)(Addr: 4101)(PC: 2118488)
IL1Cache->access(MemRead, addr: 2118488, latency: 2)
L2Cache->access(MemRead, addr: 2118488, latency: 12)
Memory->access(MemRead, addr: 2118488, latency: 112)
CYCLE: 48003 -> 48114
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 48115] STORE: (Seq:      385)(Addr: 268785312)(PC: 2118492)
IL1Cache->access(MemRead, addr: 2118492, latency: 2)
L2Cache->access(MemRead, addr: 2118492, latency: 12)
Memory->access(MemRead, addr: 2118492, latency: 112)
CYCLE: 48115 -> 48226
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 48227] STORE: (Seq:      383)(Addr: 268785296)(PC: 2118484)
DL1Cache->access(MemWrite, addr: 268785296, latency: 2)
L2Cache->access(MemWrite, addr: 268785296, latency: 12)
Memory->access(MemWrite, addr: 268785296, latency: 112)
CYCLE: 48227 -> 48227
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 48227] ITYPE: (Seq:      386)(Addr: 4101)(PC: 2118496)
IL1Cache->access(MemRead, addr: 2118496, latency: 2)
L2Cache->access(MemRead, addr: 2118496, latency: 12)
Memory->access(MemRead, addr: 2118496, latency: 112)
CYCLE: 48227 -> 48338
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 48339] STORE: (Seq:      387)(Addr: 268785328)(PC: 2118500)
IL1Cache->access(MemRead, addr: 2118500, latency: 2)
L2Cache->access(MemRead, addr: 2118500, latency: 12)
Memory->access(MemRead, addr: 2118500, latency: 112)
CYCLE: 48339 -> 48450
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 48451] STORE: (Seq:      385)(Addr: 268785312)(PC: 2118492)
DL1Cache->access(MemWrite, addr: 268785312, latency: 2)
L2Cache->access(MemWrite, addr: 268785312, latency: 12)
Memory->access(MemWrite, addr: 268785312, latency: 112)
CYCLE: 48451 -> 48451
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 48451] JTYPE: (Seq:      388)(Addr: 2115352)(PC: 2118504)
IL1Cache->access(MemRead, addr: 2118504, latency: 2)
L2Cache->access(MemRead, addr: 2118504, latency: 12)
Memory->access(MemRead, addr: 2118504, latency: 112)
CYCLE: 48451 -> 48562
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 48563] LOAD: (Seq:      389)(Addr: 331399168)(PC: 2115352)
IL1Cache->access(MemRead, addr: 2115352, latency: 2)
L2Cache->access(MemRead, addr: 2115352, latency: 12)
Memory->access(MemRead, addr: 2115352, latency: 112)
CYCLE: 48563 -> 48674
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 48675] STORE: (Seq:      387)(Addr: 268785328)(PC: 2118500)
DL1Cache->access(MemWrite, addr: 268785328, latency: 2)
L2Cache->access(MemWrite, addr: 268785328, latency: 12)
Memory->access(MemWrite, addr: 268785328, latency: 112)
CYCLE: 48675 -> 48675
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 48675] ITYPE: (Seq:      390)(Addr: 4294967248)(PC: 2115356)
IL1Cache->access(MemRead, addr: 2115356, latency: 2)
L2Cache->access(MemRead, addr: 2115356, latency: 12)
Memory->access(MemRead, addr: 2115356, latency: 112)
CYCLE: 48675 -> 48786
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 48787] STORE: (Seq:      391)(Addr: 2147450812)(PC: 2115360)
IL1Cache->access(MemRead, addr: 2115360, latency: 2)
L2Cache->access(MemRead, addr: 2115360, latency: 12)
Memory->access(MemRead, addr: 2115360, latency: 112)
CYCLE: 48787 -> 48898
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 48899] LOAD: (Seq:      389)(Addr: 331399168)(PC: 2115352)
DL1Cache->access(MemRead, addr: 331399168, latency: 2)
L2Cache->access(MemRead, addr: 331399168, latency: 12)
Memory->access(MemRead, addr: 331399168, latency: 112)
CYCLE: 48899 -> 49010
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 49010] STORE: (Seq:      392)(Addr: 2147450808)(PC: 2115364)
IL1Cache->access(MemRead, addr: 2115364, latency: 2)
L2Cache->access(MemRead, addr: 2115364, latency: 12)
Memory->access(MemRead, addr: 2115364, latency: 112)
CYCLE: 49010 -> 49121
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 49122] STORE: (Seq:      393)(Addr: 2147450804)(PC: 2115368)
IL1Cache->access(MemRead, addr: 2115368, latency: 2)
L2Cache->access(MemRead, addr: 2115368, latency: 12)
Memory->access(MemRead, addr: 2115368, latency: 112)
CYCLE: 49122 -> 49233
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 49234] STORE: (Seq:      391)(Addr: 2147450812)(PC: 2115360)
DL1Cache->access(MemWrite, addr: 2147450812, latency: 2)
L2Cache->access(MemWrite, addr: 2147450812, latency: 12)
Memory->access(MemWrite, addr: 2147450812, latency: 112)
CYCLE: 49234 -> 49234
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 49234] STORE: (Seq:      394)(Addr: 2147450800)(PC: 2115372)
IL1Cache->access(MemRead, addr: 2115372, latency: 2)
L2Cache->access(MemRead, addr: 2115372, latency: 12)
Memory->access(MemRead, addr: 2115372, latency: 112)
CYCLE: 49234 -> 49345
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 49346] STORE: (Seq:      392)(Addr: 2147450808)(PC: 2115364)
DL1Cache->access(MemWrite, addr: 2147450808, latency: 2)
L2Cache->access(MemWrite, addr: 2147450808, latency: 12)
Memory->access(MemWrite, addr: 2147450808, latency: 112)
CYCLE: 49346 -> 49346
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 49346] STORE: (Seq:      395)(Addr: 2147450796)(PC: 2115376)
IL1Cache->access(MemRead, addr: 2115376, latency: 2)
L2Cache->access(MemRead, addr: 2115376, latency: 12)
Memory->access(MemRead, addr: 2115376, latency: 112)
CYCLE: 49346 -> 49457
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 49458] STORE: (Seq:      393)(Addr: 2147450804)(PC: 2115368)
DL1Cache->access(MemWrite, addr: 2147450804, latency: 2)
L2Cache->access(MemWrite, addr: 2147450804, latency: 12)
Memory->access(MemWrite, addr: 2147450804, latency: 112)
CYCLE: 49458 -> 49458
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 49458] STORE: (Seq:      396)(Addr: 2147450792)(PC: 2115380)
IL1Cache->access(MemRead, addr: 2115380, latency: 2)
L2Cache->access(MemRead, addr: 2115380, latency: 12)
Memory->access(MemRead, addr: 2115380, latency: 112)
CYCLE: 49458 -> 49569
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 49570] STORE: (Seq:      394)(Addr: 2147450800)(PC: 2115372)
DL1Cache->access(MemWrite, addr: 2147450800, latency: 2)
L2Cache->access(MemWrite, addr: 2147450800, latency: 12)
Memory->access(MemWrite, addr: 2147450800, latency: 112)
CYCLE: 49570 -> 49570
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 49570] ITYPE: (Seq:      397)(Addr: 4)(PC: 2115384)
IL1Cache->access(MemRead, addr: 2115384, latency: 2)
L2Cache->access(MemRead, addr: 2115384, latency: 12)
Memory->access(MemRead, addr: 2115384, latency: 112)
CYCLE: 49570 -> 49681
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 49682] STORE: (Seq:      395)(Addr: 2147450796)(PC: 2115376)
DL1Cache->access(MemWrite, addr: 2147450796, latency: 2)
L2Cache->access(MemWrite, addr: 2147450796, latency: 12)
Memory->access(MemWrite, addr: 2147450796, latency: 112)
CYCLE: 49682 -> 49682
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 49682] BRANCH: (Seq:      398)(Addr: 2115404)(PC: 2115388)
IL1Cache->access(MemRead, addr: 2115388, latency: 2)
L2Cache->access(MemRead, addr: 2115388, latency: 12)
Memory->access(MemRead, addr: 2115388, latency: 112)
CYCLE: 49682 -> 49793
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 49794] STORE: (Seq:      396)(Addr: 2147450792)(PC: 2115380)
DL1Cache->access(MemWrite, addr: 2147450792, latency: 2)
L2Cache->access(MemWrite, addr: 2147450792, latency: 12)
Memory->access(MemWrite, addr: 2147450792, latency: 112)
CYCLE: 49794 -> 49794
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 49794] ITYPE: (Seq:      399)(Addr: 4096)(PC: 2115392)
IL1Cache->access(MemRead, addr: 2115392, latency: 2)
L2Cache->access(MemRead, addr: 2115392, latency: 12)
Memory->access(MemRead, addr: 2115392, latency: 112)
CYCLE: 49794 -> 49905
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 49906] ITYPE: (Seq:      400)(Addr: 3136)(PC: 2115396)
IL1Cache->access(MemRead, addr: 2115396, latency: 2)
L2Cache->access(MemRead, addr: 2115396, latency: 12)
Memory->access(MemRead, addr: 2115396, latency: 112)
CYCLE: 49906 -> 50017
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 50018] JTYPE: (Seq:      401)(Addr: 2140432)(PC: 2115400)
IL1Cache->access(MemRead, addr: 2115400, latency: 2)
L2Cache->access(MemRead, addr: 2115400, latency: 12)
Memory->access(MemRead, addr: 2115400, latency: 112)
CYCLE: 50018 -> 50129
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 50130] STORE: (Seq:      402)(Addr: 2147450772)(PC: 2140432)
IL1Cache->access(MemRead, addr: 2140432, latency: 2)
L2Cache->access(MemRead, addr: 2140432, latency: 12)
Memory->access(MemRead, addr: 2140432, latency: 112)
CYCLE: 50130 -> 50241
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 50242] RTYPE: (Seq:      403)(Addr: 0)(PC: 2140436)
IL1Cache->access(MemRead, addr: 2140436, latency: 2)
L2Cache->access(MemRead, addr: 2140436, latency: 12)
Memory->access(MemRead, addr: 2140436, latency: 112)
CYCLE: 50242 -> 50353
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 50354] STORE: (Seq:      404)(Addr: 2147450768)(PC: 2140440)
IL1Cache->access(MemRead, addr: 2140440, latency: 2)
L2Cache->access(MemRead, addr: 2140440, latency: 12)
Memory->access(MemRead, addr: 2140440, latency: 112)
CYCLE: 50354 -> 50465
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 50466] STORE: (Seq:      402)(Addr: 2147450772)(PC: 2140432)
DL1Cache->access(MemWrite, addr: 2147450772, latency: 2)
L2Cache->access(MemWrite, addr: 2147450772, latency: 12)
Memory->access(MemWrite, addr: 2147450772, latency: 112)
CYCLE: 50466 -> 50466
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 50466] LOAD: (Seq:      405)(Addr: 536923200)(PC: 2140444)
IL1Cache->access(MemRead, addr: 2140444, latency: 2)
L2Cache->access(MemRead, addr: 2140444, latency: 12)
Memory->access(MemRead, addr: 2140444, latency: 112)
CYCLE: 50466 -> 50577
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 50578] STORE: (Seq:      406)(Addr: 2147450776)(PC: 2140448)
IL1Cache->access(MemRead, addr: 2140448, latency: 2)
L2Cache->access(MemRead, addr: 2140448, latency: 12)
Memory->access(MemRead, addr: 2140448, latency: 112)
CYCLE: 50578 -> 50689
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 50690] STORE: (Seq:      404)(Addr: 2147450768)(PC: 2140440)
DL1Cache->access(MemWrite, addr: 2147450768, latency: 2)
L2Cache->access(MemWrite, addr: 2147450768, latency: 12)
Memory->access(MemWrite, addr: 2147450768, latency: 112)
CYCLE: 50690 -> 50690
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 50690] STORE: (Seq:      407)(Addr: 2147450780)(PC: 2140452)
IL1Cache->access(MemRead, addr: 2140452, latency: 2)
L2Cache->access(MemRead, addr: 2140452, latency: 12)
Memory->access(MemRead, addr: 2140452, latency: 112)
CYCLE: 50690 -> 50801
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 50802] LOAD: (Seq:      405)(Addr: 536923200)(PC: 2140444)
DL1Cache->access(MemRead, addr: 536923200, latency: 2)
L2Cache->access(MemRead, addr: 536923200, latency: 12)
Memory->access(MemRead, addr: 536923200, latency: 112)
CYCLE: 50802 -> 50913
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 50913] ITYPE: (Seq:      408)(Addr: 4294967272)(PC: 2140456)
IL1Cache->access(MemRead, addr: 2140456, latency: 2)
L2Cache->access(MemRead, addr: 2140456, latency: 12)
Memory->access(MemRead, addr: 2140456, latency: 112)
CYCLE: 50913 -> 51024
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 51025] STORE: (Seq:      406)(Addr: 2147450776)(PC: 2140448)
DL1Cache->access(MemWrite, addr: 2147450776, latency: 2)
L2Cache->access(MemWrite, addr: 2147450776, latency: 12)
Memory->access(MemWrite, addr: 2147450776, latency: 112)
CYCLE: 51025 -> 51025
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 51025] ITYPE: (Seq:      409)(Addr: 28)(PC: 2140460)
IL1Cache->access(MemRead, addr: 2140460, latency: 2)
L2Cache->access(MemRead, addr: 2140460, latency: 12)
Memory->access(MemRead, addr: 2140460, latency: 112)
CYCLE: 51025 -> 51136
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 51137] STORE: (Seq:      407)(Addr: 2147450780)(PC: 2140452)
DL1Cache->access(MemWrite, addr: 2147450780, latency: 2)
L2Cache->access(MemWrite, addr: 2147450780, latency: 12)
Memory->access(MemWrite, addr: 2147450780, latency: 112)
CYCLE: 51137 -> 51137
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 51137] STORE: (Seq:      410)(Addr: 2147450760)(PC: 2140464)
IL1Cache->access(MemRead, addr: 2140464, latency: 2)
L2Cache->access(MemRead, addr: 2140464, latency: 12)
Memory->access(MemRead, addr: 2140464, latency: 112)
CYCLE: 51137 -> 51248
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 51249] JTYPE: (Seq:      411)(Addr: 2150216)(PC: 2140468)
IL1Cache->access(MemRead, addr: 2140468, latency: 2)
L2Cache->access(MemRead, addr: 2140468, latency: 12)
Memory->access(MemRead, addr: 2140468, latency: 112)
CYCLE: 51249 -> 51360
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 51361] ITYPE: (Seq:      412)(Addr: 4294964808)(PC: 2150216)
IL1Cache->access(MemRead, addr: 2150216, latency: 2)
L2Cache->access(MemRead, addr: 2150216, latency: 12)
Memory->access(MemRead, addr: 2150216, latency: 112)
CYCLE: 51361 -> 51472
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 51473] STORE: (Seq:      410)(Addr: 2147450760)(PC: 2140464)
DL1Cache->access(MemWrite, addr: 2147450760, latency: 2)
L2Cache->access(MemWrite, addr: 2147450760, latency: 12)
Memory->access(MemWrite, addr: 2147450760, latency: 112)
CYCLE: 51473 -> 51473
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 51473] STORE: (Seq:      413)(Addr: 2147450720)(PC: 2150220)
IL1Cache->access(MemRead, addr: 2150220, latency: 2)
L2Cache->access(MemRead, addr: 2150220, latency: 12)
Memory->access(MemRead, addr: 2150220, latency: 112)
CYCLE: 51473 -> 51584
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 51585] RTYPE: (Seq:      414)(Addr: 0)(PC: 2150224)
IL1Cache->access(MemRead, addr: 2150224, latency: 2)
L2Cache->access(MemRead, addr: 2150224, latency: 12)
Memory->access(MemRead, addr: 2150224, latency: 112)
CYCLE: 51585 -> 51696
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 51697] STORE: (Seq:      415)(Addr: 2147450704)(PC: 2150228)
IL1Cache->access(MemRead, addr: 2150228, latency: 2)
L2Cache->access(MemRead, addr: 2150228, latency: 12)
Memory->access(MemRead, addr: 2150228, latency: 112)
CYCLE: 51697 -> 51808
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 51809] STORE: (Seq:      413)(Addr: 2147450720)(PC: 2150220)
DL1Cache->access(MemWrite, addr: 2147450720, latency: 2)
L2Cache->access(MemWrite, addr: 2147450720, latency: 12)
Memory->access(MemWrite, addr: 2147450720, latency: 112)
CYCLE: 51809 -> 51809
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 51809] RTYPE: (Seq:      416)(Addr: 0)(PC: 2150232)
IL1Cache->access(MemRead, addr: 2150232, latency: 2)
L2Cache->access(MemRead, addr: 2150232, latency: 12)
Memory->access(MemRead, addr: 2150232, latency: 112)
CYCLE: 51809 -> 51920
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 51921] STORE: (Seq:      417)(Addr: 2147450724)(PC: 2150236)
IL1Cache->access(MemRead, addr: 2150236, latency: 2)
L2Cache->access(MemRead, addr: 2150236, latency: 12)
Memory->access(MemRead, addr: 2150236, latency: 112)
CYCLE: 51921 -> 52032
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 52033] STORE: (Seq:      415)(Addr: 2147450704)(PC: 2150228)
DL1Cache->access(MemWrite, addr: 2147450704, latency: 2)
L2Cache->access(MemWrite, addr: 2147450704, latency: 12)
Memory->access(MemWrite, addr: 2147450704, latency: 112)
CYCLE: 52033 -> 52033
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 52033] RTYPE: (Seq:      418)(Addr: 0)(PC: 2150240)
IL1Cache->access(MemRead, addr: 2150240, latency: 2)
L2Cache->access(MemRead, addr: 2150240, latency: 12)
Memory->access(MemRead, addr: 2150240, latency: 112)
CYCLE: 52033 -> 52144
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 52145] STORE: (Seq:      419)(Addr: 2147450740)(PC: 2150244)
IL1Cache->access(MemRead, addr: 2150244, latency: 2)
L2Cache->access(MemRead, addr: 2150244, latency: 12)
Memory->access(MemRead, addr: 2150244, latency: 112)
CYCLE: 52145 -> 52256
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 52257] STORE: (Seq:      417)(Addr: 2147450724)(PC: 2150236)
DL1Cache->access(MemWrite, addr: 2147450724, latency: 2)
L2Cache->access(MemWrite, addr: 2147450724, latency: 12)
Memory->access(MemWrite, addr: 2147450724, latency: 112)
CYCLE: 52257 -> 52257
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 52257] STORE: (Seq:      420)(Addr: 2147450736)(PC: 2150248)
IL1Cache->access(MemRead, addr: 2150248, latency: 2)
L2Cache->access(MemRead, addr: 2150248, latency: 12)
Memory->access(MemRead, addr: 2150248, latency: 112)
CYCLE: 52257 -> 52368
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 52369] STORE: (Seq:      421)(Addr: 2147450732)(PC: 2150252)
IL1Cache->access(MemRead, addr: 2150252, latency: 2)
L2Cache->access(MemRead, addr: 2150252, latency: 12)
Memory->access(MemRead, addr: 2150252, latency: 112)
CYCLE: 52369 -> 52480
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 52481] STORE: (Seq:      419)(Addr: 2147450740)(PC: 2150244)
DL1Cache->access(MemWrite, addr: 2147450740, latency: 2)
L2Cache->access(MemWrite, addr: 2147450740, latency: 12)
Memory->access(MemWrite, addr: 2147450740, latency: 112)
CYCLE: 52481 -> 52481
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 52481] STORE: (Seq:      422)(Addr: 2147450728)(PC: 2150256)
IL1Cache->access(MemRead, addr: 2150256, latency: 2)
L2Cache->access(MemRead, addr: 2150256, latency: 12)
Memory->access(MemRead, addr: 2150256, latency: 112)
CYCLE: 52481 -> 52592
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 52593] STORE: (Seq:      420)(Addr: 2147450736)(PC: 2150248)
DL1Cache->access(MemWrite, addr: 2147450736, latency: 2)
L2Cache->access(MemWrite, addr: 2147450736, latency: 12)
Memory->access(MemWrite, addr: 2147450736, latency: 112)
CYCLE: 52593 -> 52593
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 52593] STORE: (Seq:      423)(Addr: 2147450716)(PC: 2150260)
IL1Cache->access(MemRead, addr: 2150260, latency: 2)
L2Cache->access(MemRead, addr: 2150260, latency: 12)
Memory->access(MemRead, addr: 2150260, latency: 112)
CYCLE: 52593 -> 52704
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 52705] STORE: (Seq:      421)(Addr: 2147450732)(PC: 2150252)
DL1Cache->access(MemWrite, addr: 2147450732, latency: 2)
L2Cache->access(MemWrite, addr: 2147450732, latency: 12)
Memory->access(MemWrite, addr: 2147450732, latency: 112)
CYCLE: 52705 -> 52705
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 52705] STORE: (Seq:      424)(Addr: 2147450712)(PC: 2150264)
IL1Cache->access(MemRead, addr: 2150264, latency: 2)
L2Cache->access(MemRead, addr: 2150264, latency: 12)
Memory->access(MemRead, addr: 2150264, latency: 112)
CYCLE: 52705 -> 52816
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 52817] STORE: (Seq:      422)(Addr: 2147450728)(PC: 2150256)
DL1Cache->access(MemWrite, addr: 2147450728, latency: 2)
L2Cache->access(MemWrite, addr: 2147450728, latency: 12)
Memory->access(MemWrite, addr: 2147450728, latency: 112)
CYCLE: 52817 -> 52817
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 52817] STORE: (Seq:      425)(Addr: 2147450708)(PC: 2150268)
IL1Cache->access(MemRead, addr: 2150268, latency: 2)
L2Cache->access(MemRead, addr: 2150268, latency: 12)
Memory->access(MemRead, addr: 2150268, latency: 112)
CYCLE: 52817 -> 52928
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 52929] STORE: (Seq:      423)(Addr: 2147450716)(PC: 2150260)
DL1Cache->access(MemWrite, addr: 2147450716, latency: 2)
L2Cache->access(MemWrite, addr: 2147450716, latency: 12)
Memory->access(MemWrite, addr: 2147450716, latency: 112)
CYCLE: 52929 -> 52929
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 52929] STORE: (Seq:      426)(Addr: 2147450752)(PC: 2150272)
IL1Cache->access(MemRead, addr: 2150272, latency: 2)
L2Cache->access(MemRead, addr: 2150272, latency: 12)
Memory->access(MemRead, addr: 2150272, latency: 112)
CYCLE: 52929 -> 53040
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 53041] STORE: (Seq:      424)(Addr: 2147450712)(PC: 2150264)
DL1Cache->access(MemWrite, addr: 2147450712, latency: 2)
L2Cache->access(MemWrite, addr: 2147450712, latency: 12)
Memory->access(MemWrite, addr: 2147450712, latency: 112)
CYCLE: 53041 -> 53041
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 53041] BRANCH: (Seq:      427)(Addr: 2150336)(PC: 2150276)
IL1Cache->access(MemRead, addr: 2150276, latency: 2)
L2Cache->access(MemRead, addr: 2150276, latency: 12)
Memory->access(MemRead, addr: 2150276, latency: 112)
CYCLE: 53041 -> 53152
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 53153] STORE: (Seq:      425)(Addr: 2147450708)(PC: 2150268)
DL1Cache->access(MemWrite, addr: 2147450708, latency: 2)
L2Cache->access(MemWrite, addr: 2147450708, latency: 12)
Memory->access(MemWrite, addr: 2147450708, latency: 112)
CYCLE: 53153 -> 53153
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 53153] LOAD: (Seq:      428)(Addr: 268448816)(PC: 2150280)
IL1Cache->access(MemRead, addr: 2150280, latency: 2)
L2Cache->access(MemRead, addr: 2150280, latency: 12)
Memory->access(MemRead, addr: 2150280, latency: 112)
CYCLE: 53153 -> 53264
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 53265] STORE: (Seq:      426)(Addr: 2147450752)(PC: 2150272)
DL1Cache->access(MemWrite, addr: 2147450752, latency: 2)
L2Cache->access(MemWrite, addr: 2147450752, latency: 12)
Memory->access(MemWrite, addr: 2147450752, latency: 112)
CYCLE: 53265 -> 53265
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 53265] ITYPE: (Seq:      429)(Addr: 65261)(PC: 2150284)
IL1Cache->access(MemRead, addr: 2150284, latency: 2)
L2Cache->access(MemRead, addr: 2150284, latency: 12)
Memory->access(MemRead, addr: 2150284, latency: 112)
CYCLE: 53265 -> 53376
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 53377] ITYPE: (Seq:      430)(Addr: 47806)(PC: 2150288)
IL1Cache->access(MemRead, addr: 2150288, latency: 2)
L2Cache->access(MemRead, addr: 2150288, latency: 12)
Memory->access(MemRead, addr: 2150288, latency: 112)
CYCLE: 53377 -> 53488
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 53489] LOAD: (Seq:      428)(Addr: 268448816)(PC: 2150280)
DL1Cache->access(MemRead, addr: 268448816, latency: 2)
L2Cache->access(MemRead, addr: 268448816, latency: 12)
Memory->access(MemRead, addr: 268448816, latency: 112)
CYCLE: 53489 -> 53600
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 53600] BRANCH: (Seq:      431)(Addr: 2150304)(PC: 2150292)
IL1Cache->access(MemRead, addr: 2150292, latency: 2)
L2Cache->access(MemRead, addr: 2150292, latency: 12)
Memory->access(MemRead, addr: 2150292, latency: 112)
CYCLE: 53600 -> 53711
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 53712] LOAD: (Seq:      432)(Addr: 249230107)(PC: 2150304)
IL1Cache->access(MemRead, addr: 2150304, latency: 2)
L2Cache->access(MemRead, addr: 2150304, latency: 12)
Memory->access(MemRead, addr: 2150304, latency: 112)
CYCLE: 53712 -> 53823
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 53824] ITYPE: (Seq:      433)(Addr: 65242)(PC: 2150308)
IL1Cache->access(MemRead, addr: 2150308, latency: 2)
L2Cache->access(MemRead, addr: 2150308, latency: 12)
Memory->access(MemRead, addr: 2150308, latency: 112)
CYCLE: 53824 -> 53935
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 53936] ITYPE: (Seq:      434)(Addr: 48875)(PC: 2150312)
IL1Cache->access(MemRead, addr: 2150312, latency: 2)
L2Cache->access(MemRead, addr: 2150312, latency: 12)
Memory->access(MemRead, addr: 2150312, latency: 112)
CYCLE: 53936 -> 54047
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 54048] LOAD: (Seq:      432)(Addr: 249230107)(PC: 2150304)
DL1Cache->access(MemRead, addr: 249230107, latency: 2)
L2Cache->access(MemRead, addr: 249230107, latency: 12)
Memory->access(MemRead, addr: 249230107, latency: 112)
CYCLE: 54048 -> 54159
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 54159] BRANCH: (Seq:      435)(Addr: 2150336)(PC: 2150316)
IL1Cache->access(MemRead, addr: 2150316, latency: 2)
L2Cache->access(MemRead, addr: 2150316, latency: 12)
Memory->access(MemRead, addr: 2150316, latency: 112)
CYCLE: 54159 -> 54270
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 54271] LOAD: (Seq:      436)(Addr: 249230107)(PC: 2150320)
IL1Cache->access(MemRead, addr: 2150320, latency: 2)
L2Cache->access(MemRead, addr: 2150320, latency: 12)
Memory->access(MemRead, addr: 2150320, latency: 112)
CYCLE: 54271 -> 54382
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 54383] ITYPE: (Seq:      437)(Addr: 2)(PC: 2150324)
IL1Cache->access(MemRead, addr: 2150324, latency: 2)
L2Cache->access(MemRead, addr: 2150324, latency: 12)
Memory->access(MemRead, addr: 2150324, latency: 112)
CYCLE: 54383 -> 54494
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 54495] BRANCH: (Seq:      438)(Addr: 2150336)(PC: 2150328)
IL1Cache->access(MemRead, addr: 2150328, latency: 2)
L2Cache->access(MemRead, addr: 2150328, latency: 12)
Memory->access(MemRead, addr: 2150328, latency: 112)
CYCLE: 54495 -> 54606
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 54607] LOAD: (Seq:      436)(Addr: 249230107)(PC: 2150320)
DL1Cache->access(MemRead, addr: 249230107, latency: 2)
L2Cache->access(MemRead, addr: 249230107, latency: 12)
Memory->access(MemRead, addr: 249230107, latency: 112)
CYCLE: 54607 -> 54718
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 54718] BRANCH: (Seq:      439)(Addr: 2150352)(PC: 2150332)
IL1Cache->access(MemRead, addr: 2150332, latency: 2)
L2Cache->access(MemRead, addr: 2150332, latency: 12)
Memory->access(MemRead, addr: 2150332, latency: 112)
CYCLE: 54718 -> 54829
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 54830] LOAD: (Seq:      440)(Addr: 268448818)(PC: 2150352)
IL1Cache->access(MemRead, addr: 2150352, latency: 2)
L2Cache->access(MemRead, addr: 2150352, latency: 12)
Memory->access(MemRead, addr: 2150352, latency: 112)
CYCLE: 54830 -> 54941
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 54942] ITYPE: (Seq:      441)(Addr: 16384)(PC: 2150356)
IL1Cache->access(MemRead, addr: 2150356, latency: 2)
L2Cache->access(MemRead, addr: 2150356, latency: 12)
Memory->access(MemRead, addr: 2150356, latency: 112)
CYCLE: 54942 -> 55053
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 55054] BRANCH: (Seq:      442)(Addr: 2150384)(PC: 2150360)
IL1Cache->access(MemRead, addr: 2150360, latency: 2)
L2Cache->access(MemRead, addr: 2150360, latency: 12)
Memory->access(MemRead, addr: 2150360, latency: 112)
CYCLE: 55054 -> 55165
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 55166] LOAD: (Seq:      440)(Addr: 268448818)(PC: 2150352)
DL1Cache->access(MemRead, addr: 268448818, latency: 2)
L2Cache->access(MemRead, addr: 268448818, latency: 12)
Memory->access(MemRead, addr: 268448818, latency: 112)
CYCLE: 55166 -> 55277
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 55277] RTYPE: (Seq:      443)(Addr: 0)(PC: 2150364)
IL1Cache->access(MemRead, addr: 2150364, latency: 2)
L2Cache->access(MemRead, addr: 2150364, latency: 12)
Memory->access(MemRead, addr: 2150364, latency: 112)
CYCLE: 55277 -> 55388
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 55389] ITYPE: (Seq:      444)(Addr: 4294967295)(PC: 2150368)
IL1Cache->access(MemRead, addr: 2150368, latency: 2)
L2Cache->access(MemRead, addr: 2150368, latency: 12)
Memory->access(MemRead, addr: 2150368, latency: 112)
CYCLE: 55389 -> 55500
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 55501] JTYPE: (Seq:      445)(Addr: 2148040)(PC: 2150372)
IL1Cache->access(MemRead, addr: 2150372, latency: 2)
L2Cache->access(MemRead, addr: 2150372, latency: 12)
Memory->access(MemRead, addr: 2150372, latency: 112)
CYCLE: 55501 -> 55612
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 55613] ITYPE: (Seq:      446)(Addr: 4294967256)(PC: 2148040)
IL1Cache->access(MemRead, addr: 2148040, latency: 2)
L2Cache->access(MemRead, addr: 2148040, latency: 12)
Memory->access(MemRead, addr: 2148040, latency: 112)
CYCLE: 55613 -> 55724
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 55725] STORE: (Seq:      447)(Addr: 2147448232)(PC: 2148044)
IL1Cache->access(MemRead, addr: 2148044, latency: 2)
L2Cache->access(MemRead, addr: 2148044, latency: 12)
Memory->access(MemRead, addr: 2148044, latency: 112)
CYCLE: 55725 -> 55836
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 55837] RTYPE: (Seq:      448)(Addr: 0)(PC: 2148048)
IL1Cache->access(MemRead, addr: 2148048, latency: 2)
L2Cache->access(MemRead, addr: 2148048, latency: 12)
Memory->access(MemRead, addr: 2148048, latency: 112)
CYCLE: 55837 -> 55948
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 55949] STORE: (Seq:      449)(Addr: 2147448240)(PC: 2148052)
IL1Cache->access(MemRead, addr: 2148052, latency: 2)
L2Cache->access(MemRead, addr: 2148052, latency: 12)
Memory->access(MemRead, addr: 2148052, latency: 112)
CYCLE: 55949 -> 56060
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 56061] STORE: (Seq:      447)(Addr: 2147448232)(PC: 2148044)
DL1Cache->access(MemWrite, addr: 2147448232, latency: 2)
L2Cache->access(MemWrite, addr: 2147448232, latency: 12)
Memory->access(MemWrite, addr: 2147448232, latency: 112)
CYCLE: 56061 -> 56061
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 56061] RTYPE: (Seq:      450)(Addr: 0)(PC: 2148056)
IL1Cache->access(MemRead, addr: 2148056, latency: 2)
L2Cache->access(MemRead, addr: 2148056, latency: 12)
Memory->access(MemRead, addr: 2148056, latency: 112)
CYCLE: 56061 -> 56172
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 56173] RTYPE: (Seq:      451)(Addr: 0)(PC: 2148060)
IL1Cache->access(MemRead, addr: 2148060, latency: 2)
L2Cache->access(MemRead, addr: 2148060, latency: 12)
Memory->access(MemRead, addr: 2148060, latency: 112)
CYCLE: 56173 -> 56284
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 56285] STORE: (Seq:      449)(Addr: 2147448240)(PC: 2148052)
DL1Cache->access(MemWrite, addr: 2147448240, latency: 2)
L2Cache->access(MemWrite, addr: 2147448240, latency: 12)
Memory->access(MemWrite, addr: 2147448240, latency: 112)
CYCLE: 56285 -> 56285
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 56285] STORE: (Seq:      452)(Addr: 2147448244)(PC: 2148064)
IL1Cache->access(MemRead, addr: 2148064, latency: 2)
L2Cache->access(MemRead, addr: 2148064, latency: 12)
Memory->access(MemRead, addr: 2148064, latency: 112)
CYCLE: 56285 -> 56396
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 56397] ITYPE: (Seq:      453)(Addr: 1)(PC: 2148068)
IL1Cache->access(MemRead, addr: 2148068, latency: 2)
L2Cache->access(MemRead, addr: 2148068, latency: 12)
Memory->access(MemRead, addr: 2148068, latency: 112)
CYCLE: 56397 -> 56508
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 56509] STORE: (Seq:      454)(Addr: 2147448248)(PC: 2148072)
IL1Cache->access(MemRead, addr: 2148072, latency: 2)
L2Cache->access(MemRead, addr: 2148072, latency: 12)
Memory->access(MemRead, addr: 2148072, latency: 112)
CYCLE: 56509 -> 56620
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 56621] STORE: (Seq:      452)(Addr: 2147448244)(PC: 2148064)
DL1Cache->access(MemWrite, addr: 2147448244, latency: 2)
L2Cache->access(MemWrite, addr: 2147448244, latency: 12)
Memory->access(MemWrite, addr: 2147448244, latency: 112)
CYCLE: 56621 -> 56621
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 56621] STORE: (Seq:      455)(Addr: 2147448236)(PC: 2148076)
IL1Cache->access(MemRead, addr: 2148076, latency: 2)
L2Cache->access(MemRead, addr: 2148076, latency: 12)
Memory->access(MemRead, addr: 2148076, latency: 112)
CYCLE: 56621 -> 56732
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 56733] BRANCH: (Seq:      456)(Addr: 2148136)(PC: 2148080)
IL1Cache->access(MemRead, addr: 2148080, latency: 2)
L2Cache->access(MemRead, addr: 2148080, latency: 12)
Memory->access(MemRead, addr: 2148080, latency: 112)
CYCLE: 56733 -> 56844
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 56845] STORE: (Seq:      454)(Addr: 2147448248)(PC: 2148072)
DL1Cache->access(MemWrite, addr: 2147448248, latency: 2)
L2Cache->access(MemWrite, addr: 2147448248, latency: 12)
Memory->access(MemWrite, addr: 2147448248, latency: 112)
CYCLE: 56845 -> 56845
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 56845] LOAD: (Seq:      457)(Addr: 249230107)(PC: 2148084)
IL1Cache->access(MemRead, addr: 2148084, latency: 2)
L2Cache->access(MemRead, addr: 2148084, latency: 12)
Memory->access(MemRead, addr: 2148084, latency: 112)
CYCLE: 56845 -> 56956
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 56957] STORE: (Seq:      455)(Addr: 2147448236)(PC: 2148076)
DL1Cache->access(MemWrite, addr: 2147448236, latency: 2)
L2Cache->access(MemWrite, addr: 2147448236, latency: 12)
Memory->access(MemWrite, addr: 2147448236, latency: 112)
CYCLE: 56957 -> 56957
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 56957] ITYPE: (Seq:      458)(Addr: 65261)(PC: 2148088)
IL1Cache->access(MemRead, addr: 2148088, latency: 2)
L2Cache->access(MemRead, addr: 2148088, latency: 12)
Memory->access(MemRead, addr: 2148088, latency: 112)
CYCLE: 56957 -> 57068
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 57069] ITYPE: (Seq:      459)(Addr: 47806)(PC: 2148092)
IL1Cache->access(MemRead, addr: 2148092, latency: 2)
L2Cache->access(MemRead, addr: 2148092, latency: 12)
Memory->access(MemRead, addr: 2148092, latency: 112)
CYCLE: 57069 -> 57180
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 57181] LOAD: (Seq:      457)(Addr: 249230107)(PC: 2148084)
DL1Cache->access(MemRead, addr: 249230107, latency: 2)
L2Cache->access(MemRead, addr: 249230107, latency: 12)
Memory->access(MemRead, addr: 249230107, latency: 112)
CYCLE: 57181 -> 57292
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 57292] BRANCH: (Seq:      460)(Addr: 2148108)(PC: 2148096)
IL1Cache->access(MemRead, addr: 2148096, latency: 2)
L2Cache->access(MemRead, addr: 2148096, latency: 12)
Memory->access(MemRead, addr: 2148096, latency: 112)
CYCLE: 57292 -> 57403
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 57404] LOAD: (Seq:      461)(Addr: 249230107)(PC: 2148108)
IL1Cache->access(MemRead, addr: 2148108, latency: 2)
L2Cache->access(MemRead, addr: 2148108, latency: 12)
Memory->access(MemRead, addr: 2148108, latency: 112)
CYCLE: 57404 -> 57515
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 57516] ITYPE: (Seq:      462)(Addr: 65242)(PC: 2148112)
IL1Cache->access(MemRead, addr: 2148112, latency: 2)
L2Cache->access(MemRead, addr: 2148112, latency: 12)
Memory->access(MemRead, addr: 2148112, latency: 112)
CYCLE: 57516 -> 57627
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 57628] ITYPE: (Seq:      463)(Addr: 48875)(PC: 2148116)
IL1Cache->access(MemRead, addr: 2148116, latency: 2)
L2Cache->access(MemRead, addr: 2148116, latency: 12)
Memory->access(MemRead, addr: 2148116, latency: 112)
CYCLE: 57628 -> 57739
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 57740] LOAD: (Seq:      461)(Addr: 249230107)(PC: 2148108)
DL1Cache->access(MemRead, addr: 249230107, latency: 2)
L2Cache->access(MemRead, addr: 249230107, latency: 12)
Memory->access(MemRead, addr: 249230107, latency: 112)
CYCLE: 57740 -> 57851
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 57851] BRANCH: (Seq:      464)(Addr: 2148136)(PC: 2148120)
IL1Cache->access(MemRead, addr: 2148120, latency: 2)
L2Cache->access(MemRead, addr: 2148120, latency: 12)
Memory->access(MemRead, addr: 2148120, latency: 112)
CYCLE: 57851 -> 57962
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 57963] LOAD: (Seq:      465)(Addr: 249230107)(PC: 2148124)
IL1Cache->access(MemRead, addr: 2148124, latency: 2)
L2Cache->access(MemRead, addr: 2148124, latency: 12)
Memory->access(MemRead, addr: 2148124, latency: 112)
CYCLE: 57963 -> 58074
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 58075] ITYPE: (Seq:      466)(Addr: 2)(PC: 2148128)
IL1Cache->access(MemRead, addr: 2148128, latency: 2)
L2Cache->access(MemRead, addr: 2148128, latency: 12)
Memory->access(MemRead, addr: 2148128, latency: 112)
CYCLE: 58075 -> 58186
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 58187] BRANCH: (Seq:      467)(Addr: 2148152)(PC: 2148132)
IL1Cache->access(MemRead, addr: 2148132, latency: 2)
L2Cache->access(MemRead, addr: 2148132, latency: 12)
Memory->access(MemRead, addr: 2148132, latency: 112)
CYCLE: 58187 -> 58298
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 58299] LOAD: (Seq:      465)(Addr: 249230107)(PC: 2148124)
DL1Cache->access(MemRead, addr: 249230107, latency: 2)
L2Cache->access(MemRead, addr: 249230107, latency: 12)
Memory->access(MemRead, addr: 249230107, latency: 112)
CYCLE: 58299 -> 58410
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 58410] LOAD: (Seq:      468)(Addr: 249230107)(PC: 2148152)
IL1Cache->access(MemRead, addr: 2148152, latency: 2)
L2Cache->access(MemRead, addr: 2148152, latency: 12)
Memory->access(MemRead, addr: 2148152, latency: 112)
CYCLE: 58410 -> 58521
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 58522] ITYPE: (Seq:      469)(Addr: 1024)(PC: 2148156)
IL1Cache->access(MemRead, addr: 2148156, latency: 2)
L2Cache->access(MemRead, addr: 2148156, latency: 12)
Memory->access(MemRead, addr: 2148156, latency: 112)
CYCLE: 58522 -> 58633
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 58634] BRANCH: (Seq:      470)(Addr: 2148144)(PC: 2148160)
IL1Cache->access(MemRead, addr: 2148160, latency: 2)
L2Cache->access(MemRead, addr: 2148160, latency: 12)
Memory->access(MemRead, addr: 2148160, latency: 112)
CYCLE: 58634 -> 58745
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 58746] LOAD: (Seq:      468)(Addr: 249230107)(PC: 2148152)
DL1Cache->access(MemRead, addr: 249230107, latency: 2)
L2Cache->access(MemRead, addr: 249230107, latency: 12)
Memory->access(MemRead, addr: 249230107, latency: 112)
CYCLE: 58746 -> 58857
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 58857] ITYPE: (Seq:      471)(Addr: 256)(PC: 2148164)
IL1Cache->access(MemRead, addr: 2148164, latency: 2)
L2Cache->access(MemRead, addr: 2148164, latency: 12)
Memory->access(MemRead, addr: 2148164, latency: 112)
CYCLE: 58857 -> 58968
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 58969] BRANCH: (Seq:      472)(Addr: 2148196)(PC: 2148168)
IL1Cache->access(MemRead, addr: 2148168, latency: 2)
L2Cache->access(MemRead, addr: 2148168, latency: 12)
Memory->access(MemRead, addr: 2148168, latency: 112)
CYCLE: 58969 -> 59080
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 59081] LOAD: (Seq:      473)(Addr: 268448816)(PC: 2148196)
IL1Cache->access(MemRead, addr: 2148196, latency: 2)
L2Cache->access(MemRead, addr: 2148196, latency: 12)
Memory->access(MemRead, addr: 2148196, latency: 112)
CYCLE: 59081 -> 59192
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 59193] ITYPE: (Seq:      474)(Addr: 16384)(PC: 2148200)
IL1Cache->access(MemRead, addr: 2148200, latency: 2)
L2Cache->access(MemRead, addr: 2148200, latency: 12)
Memory->access(MemRead, addr: 2148200, latency: 112)
CYCLE: 59193 -> 59304
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 59305] BRANCH: (Seq:      475)(Addr: 2148296)(PC: 2148204)
IL1Cache->access(MemRead, addr: 2148204, latency: 2)
L2Cache->access(MemRead, addr: 2148204, latency: 12)
Memory->access(MemRead, addr: 2148204, latency: 112)
CYCLE: 59305 -> 59416
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 59417] LOAD: (Seq:      473)(Addr: 268448816)(PC: 2148196)
DL1Cache->access(MemRead, addr: 268448816, latency: 2)
L2Cache->access(MemRead, addr: 268448816, latency: 12)
Memory->access(MemRead, addr: 268448816, latency: 112)
CYCLE: 59417 -> 59528
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 59528] LOAD: (Seq:      476)(Addr: 268484608)(PC: 2148208)
IL1Cache->access(MemRead, addr: 2148208, latency: 2)
L2Cache->access(MemRead, addr: 2148208, latency: 12)
Memory->access(MemRead, addr: 2148208, latency: 112)
CYCLE: 59528 -> 59639
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 59640] ITYPE: (Seq:      477)(Addr: 4096)(PC: 2148212)
IL1Cache->access(MemRead, addr: 2148212, latency: 2)
L2Cache->access(MemRead, addr: 2148212, latency: 12)
Memory->access(MemRead, addr: 2148212, latency: 112)
CYCLE: 59640 -> 59751
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 59752] LOAD: (Seq:      478)(Addr: 536870912)(PC: 2148216)
IL1Cache->access(MemRead, addr: 2148216, latency: 2)
L2Cache->access(MemRead, addr: 2148216, latency: 12)
Memory->access(MemRead, addr: 2148216, latency: 112)
CYCLE: 59752 -> 59863
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 59864] LOAD: (Seq:      476)(Addr: 268484608)(PC: 2148208)
DL1Cache->access(MemRead, addr: 268484608, latency: 2)
L2Cache->access(MemRead, addr: 268484608, latency: 12)
Memory->access(MemRead, addr: 268484608, latency: 112)
CYCLE: 59864 -> 59975
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 59975] STORE: (Seq:      479)(Addr: 268448868)(PC: 2148220)
IL1Cache->access(MemRead, addr: 2148220, latency: 2)
L2Cache->access(MemRead, addr: 2148220, latency: 12)
Memory->access(MemRead, addr: 2148220, latency: 112)
CYCLE: 59975 -> 60086
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 60087] STORE: (Seq:      480)(Addr: 268448872)(PC: 2148224)
IL1Cache->access(MemRead, addr: 2148224, latency: 2)
L2Cache->access(MemRead, addr: 2148224, latency: 12)
Memory->access(MemRead, addr: 2148224, latency: 112)
CYCLE: 60087 -> 60198
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 60199] LOAD: (Seq:      478)(Addr: 536870912)(PC: 2148216)
DL1Cache->access(MemRead, addr: 536870912, latency: 2)
L2Cache->access(MemRead, addr: 536870912, latency: 12)
Memory->access(MemRead, addr: 536870912, latency: 112)
CYCLE: 60199 -> 60310
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 60310] ITYPE: (Seq:      481)(Addr: 4096)(PC: 2148228)
IL1Cache->access(MemRead, addr: 2148228, latency: 2)
L2Cache->access(MemRead, addr: 2148228, latency: 12)
Memory->access(MemRead, addr: 2148228, latency: 112)
CYCLE: 60310 -> 60421
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 60422] STORE: (Seq:      479)(Addr: 268448868)(PC: 2148220)
DL1Cache->access(MemWrite, addr: 268448868, latency: 2)
L2Cache->access(MemWrite, addr: 268448868, latency: 12)
Memory->access(MemWrite, addr: 268448868, latency: 112)
CYCLE: 60422 -> 60422
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 60422] ITYPE: (Seq:      482)(Addr: 4880)(PC: 2148232)
IL1Cache->access(MemRead, addr: 2148232, latency: 2)
L2Cache->access(MemRead, addr: 2148232, latency: 12)
Memory->access(MemRead, addr: 2148232, latency: 112)
CYCLE: 60422 -> 60533
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 60534] STORE: (Seq:      480)(Addr: 268448872)(PC: 2148224)
DL1Cache->access(MemWrite, addr: 268448872, latency: 2)
L2Cache->access(MemWrite, addr: 268448872, latency: 12)
Memory->access(MemWrite, addr: 268448872, latency: 112)
CYCLE: 60534 -> 60534
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 60534] LOAD: (Seq:      483)(Addr: 272735248)(PC: 2148236)
IL1Cache->access(MemRead, addr: 2148236, latency: 2)
L2Cache->access(MemRead, addr: 2148236, latency: 12)
Memory->access(MemRead, addr: 2148236, latency: 112)
CYCLE: 60534 -> 60645
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 60646] LOAD: (Seq:      484)(Addr: 272733320)(PC: 2148240)
IL1Cache->access(MemRead, addr: 2148240, latency: 2)
L2Cache->access(MemRead, addr: 2148240, latency: 12)
Memory->access(MemRead, addr: 2148240, latency: 112)
CYCLE: 60646 -> 60757
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 60758] LOAD: (Seq:      485)(Addr: 536889152)(PC: 2148244)
IL1Cache->access(MemRead, addr: 2148244, latency: 2)
L2Cache->access(MemRead, addr: 2148244, latency: 12)
Memory->access(MemRead, addr: 2148244, latency: 112)
CYCLE: 60758 -> 60869
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 60870] LOAD: (Seq:      483)(Addr: 272735248)(PC: 2148236)
DL1Cache->access(MemRead, addr: 272735248, latency: 2)
L2Cache->access(MemRead, addr: 272735248, latency: 12)
Memory->access(MemRead, addr: 272735248, latency: 112)
CYCLE: 60870 -> 60981
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 60981] STORE: (Seq:      486)(Addr: 268448848)(PC: 2148248)
IL1Cache->access(MemRead, addr: 2148248, latency: 2)
L2Cache->access(MemRead, addr: 2148248, latency: 12)
Memory->access(MemRead, addr: 2148248, latency: 112)
CYCLE: 60981 -> 61092
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 61093] LOAD: (Seq:      484)(Addr: 272733320)(PC: 2148240)
DL1Cache->access(MemRead, addr: 272733320, latency: 2)
L2Cache->access(MemRead, addr: 272733320, latency: 12)
Memory->access(MemRead, addr: 272733320, latency: 112)
CYCLE: 61093 -> 61204
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 61204] STORE: (Seq:      487)(Addr: 268448852)(PC: 2148252)
IL1Cache->access(MemRead, addr: 2148252, latency: 2)
L2Cache->access(MemRead, addr: 2148252, latency: 12)
Memory->access(MemRead, addr: 2148252, latency: 112)
CYCLE: 61204 -> 61315
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 61316] LOAD: (Seq:      485)(Addr: 536889152)(PC: 2148244)
DL1Cache->access(MemRead, addr: 536889152, latency: 2)
L2Cache->access(MemRead, addr: 536889152, latency: 12)
Memory->access(MemRead, addr: 536889152, latency: 112)
CYCLE: 61316 -> 61427
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 61427] STORE: (Seq:      488)(Addr: 268448856)(PC: 2148256)
IL1Cache->access(MemRead, addr: 2148256, latency: 2)
L2Cache->access(MemRead, addr: 2148256, latency: 12)
Memory->access(MemRead, addr: 2148256, latency: 112)
CYCLE: 61427 -> 61538
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 61539] STORE: (Seq:      486)(Addr: 268448848)(PC: 2148248)
DL1Cache->access(MemWrite, addr: 268448848, latency: 2)
L2Cache->access(MemWrite, addr: 268448848, latency: 12)
Memory->access(MemWrite, addr: 268448848, latency: 112)
CYCLE: 61539 -> 61539
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 61539] LOAD: (Seq:      489)(Addr: 272757232)(PC: 2148260)
IL1Cache->access(MemRead, addr: 2148260, latency: 2)
L2Cache->access(MemRead, addr: 2148260, latency: 12)
Memory->access(MemRead, addr: 2148260, latency: 112)
CYCLE: 61539 -> 61650
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 61651] STORE: (Seq:      487)(Addr: 268448852)(PC: 2148252)
DL1Cache->access(MemWrite, addr: 268448852, latency: 2)
L2Cache->access(MemWrite, addr: 268448852, latency: 12)
Memory->access(MemWrite, addr: 268448852, latency: 112)
CYCLE: 61651 -> 61651
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 61651] LOAD: (Seq:      490)(Addr: 272757280)(PC: 2148264)
IL1Cache->access(MemRead, addr: 2148264, latency: 2)
L2Cache->access(MemRead, addr: 2148264, latency: 12)
Memory->access(MemRead, addr: 2148264, latency: 112)
CYCLE: 61651 -> 61762
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 61763] STORE: (Seq:      488)(Addr: 268448856)(PC: 2148256)
DL1Cache->access(MemWrite, addr: 268448856, latency: 2)
L2Cache->access(MemWrite, addr: 268448856, latency: 12)
Memory->access(MemWrite, addr: 268448856, latency: 112)
CYCLE: 61763 -> 61763
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 61763] STORE: (Seq:      491)(Addr: 268448860)(PC: 2148268)
IL1Cache->access(MemRead, addr: 2148268, latency: 2)
L2Cache->access(MemRead, addr: 2148268, latency: 12)
Memory->access(MemRead, addr: 2148268, latency: 112)
CYCLE: 61763 -> 61874
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 61875] LOAD: (Seq:      489)(Addr: 272757232)(PC: 2148260)
DL1Cache->access(MemRead, addr: 272757232, latency: 2)
L2Cache->access(MemRead, addr: 272757232, latency: 12)
Memory->access(MemRead, addr: 272757232, latency: 112)
CYCLE: 61875 -> 61986
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 61986] STORE: (Seq:      492)(Addr: 268448864)(PC: 2148272)
IL1Cache->access(MemRead, addr: 2148272, latency: 2)
L2Cache->access(MemRead, addr: 2148272, latency: 12)
Memory->access(MemRead, addr: 2148272, latency: 112)
CYCLE: 61986 -> 62097
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 62098] LOAD: (Seq:      490)(Addr: 272757280)(PC: 2148264)
DL1Cache->access(MemRead, addr: 272757280, latency: 2)
L2Cache->access(MemRead, addr: 272757280, latency: 12)
Memory->access(MemRead, addr: 272757280, latency: 112)
CYCLE: 62098 -> 62209
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 62209] RTYPE: (Seq:      493)(Addr: 0)(PC: 2148276)
IL1Cache->access(MemRead, addr: 2148276, latency: 2)
L2Cache->access(MemRead, addr: 2148276, latency: 12)
Memory->access(MemRead, addr: 2148276, latency: 112)
CYCLE: 62209 -> 62320
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 62321] STORE: (Seq:      491)(Addr: 268448860)(PC: 2148268)
DL1Cache->access(MemWrite, addr: 268448860, latency: 2)
L2Cache->access(MemWrite, addr: 268448860, latency: 12)
Memory->access(MemWrite, addr: 268448860, latency: 112)
CYCLE: 62321 -> 62321
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 62321] JTYPE: (Seq:      494)(Addr: 2159248)(PC: 2148280)
IL1Cache->access(MemRead, addr: 2148280, latency: 2)
L2Cache->access(MemRead, addr: 2148280, latency: 12)
Memory->access(MemRead, addr: 2148280, latency: 112)
CYCLE: 62321 -> 62432
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 62433] STORE: (Seq:      492)(Addr: 268448864)(PC: 2148272)
DL1Cache->access(MemWrite, addr: 268448864, latency: 2)
L2Cache->access(MemWrite, addr: 268448864, latency: 12)
Memory->access(MemWrite, addr: 268448864, latency: 112)
CYCLE: 62433 -> 62433
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 62433] ITYPE: (Seq:      495)(Addr: 4294967200)(PC: 2159248)
IL1Cache->access(MemRead, addr: 2159248, latency: 2)
L2Cache->access(MemRead, addr: 2159248, latency: 12)
Memory->access(MemRead, addr: 2159248, latency: 112)
CYCLE: 62433 -> 62544
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 62545] STORE: (Seq:      496)(Addr: 2147448200)(PC: 2159252)
IL1Cache->access(MemRead, addr: 2159252, latency: 2)
L2Cache->access(MemRead, addr: 2159252, latency: 12)
Memory->access(MemRead, addr: 2159252, latency: 112)
CYCLE: 62545 -> 62656
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 62657] RTYPE: (Seq:      497)(Addr: 0)(PC: 2159256)
IL1Cache->access(MemRead, addr: 2159256, latency: 2)
L2Cache->access(MemRead, addr: 2159256, latency: 12)
Memory->access(MemRead, addr: 2159256, latency: 112)
CYCLE: 62657 -> 62768
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 62769] STORE: (Seq:      498)(Addr: 2147448208)(PC: 2159260)
IL1Cache->access(MemRead, addr: 2159260, latency: 2)
L2Cache->access(MemRead, addr: 2159260, latency: 12)
Memory->access(MemRead, addr: 2159260, latency: 112)
CYCLE: 62769 -> 62880
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 62881] STORE: (Seq:      496)(Addr: 2147448200)(PC: 2159252)
DL1Cache->access(MemWrite, addr: 2147448200, latency: 2)
L2Cache->access(MemWrite, addr: 2147448200, latency: 12)
Memory->access(MemWrite, addr: 2147448200, latency: 112)
CYCLE: 62881 -> 62881
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 62881] STORE: (Seq:      499)(Addr: 2147448204)(PC: 2159264)
IL1Cache->access(MemRead, addr: 2159264, latency: 2)
L2Cache->access(MemRead, addr: 2159264, latency: 12)
Memory->access(MemRead, addr: 2159264, latency: 112)
CYCLE: 62881 -> 62992
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 62993] LOAD: (Seq:      500)(Addr: 272766128)(PC: 2159268)
IL1Cache->access(MemRead, addr: 2159268, latency: 2)
L2Cache->access(MemRead, addr: 2159268, latency: 12)
Memory->access(MemRead, addr: 2159268, latency: 112)
CYCLE: 62993 -> 63104
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 63105] STORE: (Seq:      498)(Addr: 2147448208)(PC: 2159260)
DL1Cache->access(MemWrite, addr: 2147448208, latency: 2)
L2Cache->access(MemWrite, addr: 2147448208, latency: 12)
Memory->access(MemWrite, addr: 2147448208, latency: 112)
CYCLE: 63105 -> 63105
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 63105] LOAD: (Seq:      501)(Addr: 2415899700)(PC: 2159272)
IL1Cache->access(MemRead, addr: 2159272, latency: 2)
L2Cache->access(MemRead, addr: 2159272, latency: 12)
Memory->access(MemRead, addr: 2159272, latency: 112)
CYCLE: 63105 -> 63216
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 63217] STORE: (Seq:      499)(Addr: 2147448204)(PC: 2159264)
DL1Cache->access(MemWrite, addr: 2147448204, latency: 2)
L2Cache->access(MemWrite, addr: 2147448204, latency: 12)
Memory->access(MemWrite, addr: 2147448204, latency: 112)
CYCLE: 63217 -> 63217
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 63217] BRANCH: (Seq:      502)(Addr: 2159384)(PC: 2159276)
IL1Cache->access(MemRead, addr: 2159276, latency: 2)
L2Cache->access(MemRead, addr: 2159276, latency: 12)
Memory->access(MemRead, addr: 2159276, latency: 112)
CYCLE: 63217 -> 63328
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 63329] LOAD: (Seq:      500)(Addr: 272766128)(PC: 2159268)
DL1Cache->access(MemRead, addr: 272766128, latency: 2)
L2Cache->access(MemRead, addr: 272766128, latency: 12)
Memory->access(MemRead, addr: 272766128, latency: 112)
CYCLE: 63329 -> 63440
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 63440] LOAD: (Seq:      503)(Addr: 268448816)(PC: 2159280)
IL1Cache->access(MemRead, addr: 2159280, latency: 2)
L2Cache->access(MemRead, addr: 2159280, latency: 12)
Memory->access(MemRead, addr: 2159280, latency: 112)
CYCLE: 63440 -> 63551
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 63552] LOAD: (Seq:      501)(Addr: 2415899700)(PC: 2159272)
DL1Cache->access(MemRead, addr: 2415899700, latency: 2)
L2Cache->access(MemRead, addr: 2415899700, latency: 12)
Memory->access(MemRead, addr: 2415899700, latency: 112)
CYCLE: 63552 -> 63663
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 63663] ITYPE: (Seq:      504)(Addr: 2048)(PC: 2159284)
IL1Cache->access(MemRead, addr: 2159284, latency: 2)
L2Cache->access(MemRead, addr: 2159284, latency: 12)
Memory->access(MemRead, addr: 2159284, latency: 112)
CYCLE: 63663 -> 63774
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 63775] BRANCH: (Seq:      505)(Addr: 2159384)(PC: 2159288)
IL1Cache->access(MemRead, addr: 2159288, latency: 2)
L2Cache->access(MemRead, addr: 2159288, latency: 12)
Memory->access(MemRead, addr: 2159288, latency: 112)
CYCLE: 63775 -> 63886
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 63887] LOAD: (Seq:      503)(Addr: 268448816)(PC: 2159280)
DL1Cache->access(MemRead, addr: 268448816, latency: 2)
L2Cache->access(MemRead, addr: 268448816, latency: 12)
Memory->access(MemRead, addr: 268448816, latency: 112)
CYCLE: 63887 -> 63998
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 63998] RTYPE: (Seq:      506)(Addr: 0)(PC: 2159292)
IL1Cache->access(MemRead, addr: 2159292, latency: 2)
L2Cache->access(MemRead, addr: 2159292, latency: 12)
Memory->access(MemRead, addr: 2159292, latency: 112)
CYCLE: 63998 -> 64109
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 64110] ITYPE: (Seq:      507)(Addr: 16)(PC: 2159296)
IL1Cache->access(MemRead, addr: 2159296, latency: 2)
L2Cache->access(MemRead, addr: 2159296, latency: 12)
Memory->access(MemRead, addr: 2159296, latency: 112)
CYCLE: 64110 -> 64221
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 64222] JTYPE: (Seq:      508)(Addr: 2156040)(PC: 2159300)
IL1Cache->access(MemRead, addr: 2159300, latency: 2)
L2Cache->access(MemRead, addr: 2159300, latency: 12)
Memory->access(MemRead, addr: 2159300, latency: 112)
CYCLE: 64222 -> 64333
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 64334] ITYPE: (Seq:      509)(Addr: 62)(PC: 2156040)
IL1Cache->access(MemRead, addr: 2156040, latency: 2)
L2Cache->access(MemRead, addr: 2156040, latency: 12)
Memory->access(MemRead, addr: 2156040, latency: 112)
CYCLE: 64334 -> 64445
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 64446] SPECIAL: (Seq:      510)(Addr: 0)(PC: 2156044)
IL1Cache->access(MemRead, addr: 2156044, latency: 2)
L2Cache->access(MemRead, addr: 2156044, latency: 12)
Memory->access(MemRead, addr: 2156044, latency: 112)
CYCLE: 64446 -> 64557
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 64558] BRANCH: (Seq:      511)(Addr: 2156032)(PC: 2156048)
IL1Cache->access(MemRead, addr: 2156048, latency: 2)
L2Cache->access(MemRead, addr: 2156048, latency: 12)
Memory->access(MemRead, addr: 2156048, latency: 112)
CYCLE: 64558 -> 64669
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 64670] RTYPE: (Seq:      512)(Addr: 0)(PC: 2156052)
IL1Cache->access(MemRead, addr: 2156052, latency: 2)
L2Cache->access(MemRead, addr: 2156052, latency: 12)
Memory->access(MemRead, addr: 2156052, latency: 112)
CYCLE: 64670 -> 64781
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 64782] JRTYPE: (Seq:      513)(Addr: 2159304)(PC: 2156056)
IL1Cache->access(MemRead, addr: 2156056, latency: 2)
L2Cache->access(MemRead, addr: 2156056, latency: 12)
Memory->access(MemRead, addr: 2156056, latency: 112)
CYCLE: 64782 -> 64893
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 64894] BRANCH: (Seq:      514)(Addr: 2159384)(PC: 2159304)
IL1Cache->access(MemRead, addr: 2159304, latency: 2)
L2Cache->access(MemRead, addr: 2159304, latency: 12)
Memory->access(MemRead, addr: 2159304, latency: 112)
CYCLE: 64894 -> 65005
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 65006] LOAD: (Seq:      515)(Addr: 2147448120)(PC: 2159308)
IL1Cache->access(MemRead, addr: 2159308, latency: 2)
L2Cache->access(MemRead, addr: 2159308, latency: 12)
Memory->access(MemRead, addr: 2159308, latency: 112)
CYCLE: 65006 -> 65117
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 65118] ITYPE: (Seq:      516)(Addr: 61440)(PC: 2159312)
IL1Cache->access(MemRead, addr: 2159312, latency: 2)
L2Cache->access(MemRead, addr: 2159312, latency: 12)
Memory->access(MemRead, addr: 2159312, latency: 112)
CYCLE: 65118 -> 65229
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 65230] ITYPE: (Seq:      517)(Addr: 4096)(PC: 2159316)
IL1Cache->access(MemRead, addr: 2159316, latency: 2)
L2Cache->access(MemRead, addr: 2159316, latency: 12)
Memory->access(MemRead, addr: 2159316, latency: 112)
CYCLE: 65230 -> 65341
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 65342] LOAD: (Seq:      515)(Addr: 2147448120)(PC: 2159308)
DL1Cache->access(MemRead, addr: 2147448120, latency: 2)
L2Cache->access(MemRead, addr: 2147448120, latency: 12)
Memory->access(MemRead, addr: 2147448120, latency: 112)
CYCLE: 65342 -> 65453
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 65453] BRANCH: (Seq:      518)(Addr: 2159340)(PC: 2159320)
IL1Cache->access(MemRead, addr: 2159320, latency: 2)
L2Cache->access(MemRead, addr: 2159320, latency: 12)
Memory->access(MemRead, addr: 2159320, latency: 112)
CYCLE: 65453 -> 65564
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 65565] ITYPE: (Seq:      519)(Addr: 8192)(PC: 2159340)
IL1Cache->access(MemRead, addr: 2159340, latency: 2)
L2Cache->access(MemRead, addr: 2159340, latency: 12)
Memory->access(MemRead, addr: 2159340, latency: 112)
CYCLE: 65565 -> 65676
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 65677] BRANCH: (Seq:      520)(Addr: 2159376)(PC: 2159344)
IL1Cache->access(MemRead, addr: 2159344, latency: 2)
L2Cache->access(MemRead, addr: 2159344, latency: 12)
Memory->access(MemRead, addr: 2159344, latency: 112)
CYCLE: 65677 -> 65788
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 65789] RTYPE: (Seq:      521)(Addr: 0)(PC: 2159348)
IL1Cache->access(MemRead, addr: 2159348, latency: 2)
L2Cache->access(MemRead, addr: 2159348, latency: 12)
Memory->access(MemRead, addr: 2159348, latency: 112)
CYCLE: 65789 -> 65900
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 65901] JTYPE: (Seq:      522)(Addr: 2150160)(PC: 2159352)
IL1Cache->access(MemRead, addr: 2159352, latency: 2)
L2Cache->access(MemRead, addr: 2159352, latency: 12)
Memory->access(MemRead, addr: 2159352, latency: 112)
CYCLE: 65901 -> 66012
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 66013] ITYPE: (Seq:      523)(Addr: 4294967264)(PC: 2150160)
IL1Cache->access(MemRead, addr: 2150160, latency: 2)
L2Cache->access(MemRead, addr: 2150160, latency: 12)
Memory->access(MemRead, addr: 2150160, latency: 112)
CYCLE: 66013 -> 66124
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 66125] ITYPE: (Seq:      524)(Addr: 16390)(PC: 2150164)
IL1Cache->access(MemRead, addr: 2150164, latency: 2)
L2Cache->access(MemRead, addr: 2150164, latency: 12)
Memory->access(MemRead, addr: 2150164, latency: 112)
CYCLE: 66125 -> 66236
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 66237] STORE: (Seq:      525)(Addr: 2147448112)(PC: 2150168)
IL1Cache->access(MemRead, addr: 2150168, latency: 2)
L2Cache->access(MemRead, addr: 2150168, latency: 12)
Memory->access(MemRead, addr: 2150168, latency: 112)
CYCLE: 66237 -> 66348
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 66349] LOAD: (Seq:      526)(Addr: 536933424)(PC: 2150172)
IL1Cache->access(MemRead, addr: 2150172, latency: 2)
L2Cache->access(MemRead, addr: 2150172, latency: 12)
Memory->access(MemRead, addr: 2150172, latency: 112)
CYCLE: 66349 -> 66460
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 66461] ITYPE: (Seq:      527)(Addr: 29704)(PC: 2150176)
IL1Cache->access(MemRead, addr: 2150176, latency: 2)
L2Cache->access(MemRead, addr: 2150176, latency: 12)
Memory->access(MemRead, addr: 2150176, latency: 112)
CYCLE: 66461 -> 66572
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 66573] STORE: (Seq:      525)(Addr: 2147448112)(PC: 2150168)
DL1Cache->access(MemWrite, addr: 2147448112, latency: 2)
L2Cache->access(MemWrite, addr: 2147448112, latency: 12)
Memory->access(MemWrite, addr: 2147448112, latency: 112)
CYCLE: 66573 -> 66573
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 66573] ITYPE: (Seq:      528)(Addr: 16)(PC: 2150180)
IL1Cache->access(MemRead, addr: 2150180, latency: 2)
L2Cache->access(MemRead, addr: 2150180, latency: 12)
Memory->access(MemRead, addr: 2150180, latency: 112)
CYCLE: 66573 -> 66684
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 66685] LOAD: (Seq:      526)(Addr: 536933424)(PC: 2150172)
DL1Cache->access(MemRead, addr: 536933424, latency: 2)
L2Cache->access(MemRead, addr: 536933424, latency: 12)
Memory->access(MemRead, addr: 536933424, latency: 112)
CYCLE: 66685 -> 66796
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 66796] STORE: (Seq:      529)(Addr: 2147448116)(PC: 2150184)
IL1Cache->access(MemRead, addr: 2150184, latency: 2)
L2Cache->access(MemRead, addr: 2150184, latency: 12)
Memory->access(MemRead, addr: 2150184, latency: 112)
CYCLE: 66796 -> 66907
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 66908] JTYPE: (Seq:      530)(Addr: 2159432)(PC: 2150188)
IL1Cache->access(MemRead, addr: 2150188, latency: 2)
L2Cache->access(MemRead, addr: 2150188, latency: 12)
Memory->access(MemRead, addr: 2150188, latency: 112)
CYCLE: 66908 -> 67019
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 67020] ITYPE: (Seq:      531)(Addr: 54)(PC: 2159432)
IL1Cache->access(MemRead, addr: 2159432, latency: 2)
L2Cache->access(MemRead, addr: 2159432, latency: 12)
Memory->access(MemRead, addr: 2159432, latency: 112)
CYCLE: 67020 -> 67131
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 67132] STORE: (Seq:      529)(Addr: 2147448116)(PC: 2150184)
DL1Cache->access(MemWrite, addr: 2147448116, latency: 2)
L2Cache->access(MemWrite, addr: 2147448116, latency: 12)
Memory->access(MemWrite, addr: 2147448116, latency: 112)
CYCLE: 67132 -> 67132
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 67132] SPECIAL: (Seq:      532)(Addr: 0)(PC: 2159436)
IL1Cache->access(MemRead, addr: 2159436, latency: 2)
L2Cache->access(MemRead, addr: 2159436, latency: 12)
Memory->access(MemRead, addr: 2159436, latency: 112)
CYCLE: 67132 -> 67243
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 67244] BRANCH: (Seq:      533)(Addr: 2159424)(PC: 2159440)
IL1Cache->access(MemRead, addr: 2159440, latency: 2)
L2Cache->access(MemRead, addr: 2159440, latency: 12)
Memory->access(MemRead, addr: 2159440, latency: 112)
CYCLE: 67244 -> 67355
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 67356] RTYPE: (Seq:      534)(Addr: 0)(PC: 2159444)
IL1Cache->access(MemRead, addr: 2159444, latency: 2)
L2Cache->access(MemRead, addr: 2159444, latency: 12)
Memory->access(MemRead, addr: 2159444, latency: 112)
CYCLE: 67356 -> 67467
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 67468] JRTYPE: (Seq:      535)(Addr: 2150192)(PC: 2159448)
IL1Cache->access(MemRead, addr: 2159448, latency: 2)
L2Cache->access(MemRead, addr: 2159448, latency: 12)
Memory->access(MemRead, addr: 2159448, latency: 112)
CYCLE: 67468 -> 67579
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 67580] ITYPE: (Seq:      536)(Addr: 1)(PC: 2150192)
IL1Cache->access(MemRead, addr: 2150192, latency: 2)
L2Cache->access(MemRead, addr: 2150192, latency: 12)
Memory->access(MemRead, addr: 2150192, latency: 112)
CYCLE: 67580 -> 67691
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 67692] STORE: (Seq:      537)(Addr: 268454016)(PC: 2150196)
IL1Cache->access(MemRead, addr: 2150196, latency: 2)
L2Cache->access(MemRead, addr: 2150196, latency: 12)
Memory->access(MemRead, addr: 2150196, latency: 112)
CYCLE: 67692 -> 67803
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 67804] LOAD: (Seq:      538)(Addr: 2151748472)(PC: 2150200)
IL1Cache->access(MemRead, addr: 2150200, latency: 2)
L2Cache->access(MemRead, addr: 2150200, latency: 12)
Memory->access(MemRead, addr: 2150200, latency: 112)
CYCLE: 67804 -> 67915
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 67916] LOAD: (Seq:      539)(Addr: 2147448088)(PC: 2150204)
IL1Cache->access(MemRead, addr: 2150204, latency: 2)
L2Cache->access(MemRead, addr: 2150204, latency: 12)
Memory->access(MemRead, addr: 2150204, latency: 112)
CYCLE: 67916 -> 68027
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 68028] STORE: (Seq:      537)(Addr: 268454016)(PC: 2150196)
DL1Cache->access(MemWrite, addr: 268454016, latency: 2)
L2Cache->access(MemWrite, addr: 268454016, latency: 12)
Memory->access(MemWrite, addr: 268454016, latency: 112)
CYCLE: 68028 -> 68028
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 68028] ITYPE: (Seq:      540)(Addr: 32)(PC: 2150208)
IL1Cache->access(MemRead, addr: 2150208, latency: 2)
L2Cache->access(MemRead, addr: 2150208, latency: 12)
Memory->access(MemRead, addr: 2150208, latency: 112)
CYCLE: 68028 -> 68139
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 68140] LOAD: (Seq:      538)(Addr: 2151748472)(PC: 2150200)
DL1Cache->access(MemRead, addr: 2151748472, latency: 2)
L2Cache->access(MemRead, addr: 2151748472, latency: 12)
Memory->access(MemRead, addr: 2151748472, latency: 112)
CYCLE: 68140 -> 68251
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 68251] JRTYPE: (Seq:      541)(Addr: 2159356)(PC: 2150212)
IL1Cache->access(MemRead, addr: 2150212, latency: 2)
L2Cache->access(MemRead, addr: 2150212, latency: 12)
Memory->access(MemRead, addr: 2150212, latency: 112)
CYCLE: 68251 -> 68362
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 68363] LOAD: (Seq:      539)(Addr: 2147448088)(PC: 2150204)
DL1Cache->access(MemRead, addr: 2147448088, latency: 2)
L2Cache->access(MemRead, addr: 2147448088, latency: 12)
Memory->access(MemRead, addr: 2147448088, latency: 112)
CYCLE: 68363 -> 68474
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 68474] BRANCH: (Seq:      542)(Addr: 2159376)(PC: 2159356)
IL1Cache->access(MemRead, addr: 2159356, latency: 2)
L2Cache->access(MemRead, addr: 2159356, latency: 12)
Memory->access(MemRead, addr: 2159356, latency: 112)
CYCLE: 68474 -> 68585
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 68586] LOAD: (Seq:      543)(Addr: 268448817)(PC: 2159360)
IL1Cache->access(MemRead, addr: 2159360, latency: 2)
L2Cache->access(MemRead, addr: 2159360, latency: 12)
Memory->access(MemRead, addr: 2159360, latency: 112)
CYCLE: 68586 -> 68697
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 68698] STORE: (Seq:      544)(Addr: 268448856)(PC: 2159364)
IL1Cache->access(MemRead, addr: 2159364, latency: 2)
L2Cache->access(MemRead, addr: 2159364, latency: 12)
Memory->access(MemRead, addr: 2159364, latency: 112)
CYCLE: 68698 -> 68809
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 68810] ITYPE: (Seq:      545)(Addr: 4096)(PC: 2159368)
IL1Cache->access(MemRead, addr: 2159368, latency: 2)
L2Cache->access(MemRead, addr: 2159368, latency: 12)
Memory->access(MemRead, addr: 2159368, latency: 112)
CYCLE: 68810 -> 68921
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 68922] LOAD: (Seq:      543)(Addr: 268448817)(PC: 2159360)
DL1Cache->access(MemRead, addr: 268448817, latency: 2)
L2Cache->access(MemRead, addr: 268448817, latency: 12)
Memory->access(MemRead, addr: 268448817, latency: 112)
CYCLE: 68922 -> 69033
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 69033] STORE: (Seq:      546)(Addr: 268448892)(PC: 2159372)
IL1Cache->access(MemRead, addr: 2159372, latency: 2)
L2Cache->access(MemRead, addr: 2159372, latency: 12)
Memory->access(MemRead, addr: 2159372, latency: 112)
CYCLE: 69033 -> 69144
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 69145] STORE: (Seq:      544)(Addr: 268448856)(PC: 2159364)
DL1Cache->access(MemWrite, addr: 268448856, latency: 2)
L2Cache->access(MemWrite, addr: 268448856, latency: 12)
Memory->access(MemWrite, addr: 268448856, latency: 112)
CYCLE: 69145 -> 69145
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 69145] LOAD: (Seq:      547)(Addr: 2147452216)(PC: 2159376)
IL1Cache->access(MemRead, addr: 2159376, latency: 2)
L2Cache->access(MemRead, addr: 2159376, latency: 12)
Memory->access(MemRead, addr: 2159376, latency: 112)
CYCLE: 69145 -> 69256
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 69257] STORE: (Seq:      548)(Addr: 268448836)(PC: 2159380)
IL1Cache->access(MemRead, addr: 2159380, latency: 2)
L2Cache->access(MemRead, addr: 2159380, latency: 12)
Memory->access(MemRead, addr: 2159380, latency: 112)
CYCLE: 69257 -> 69368
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 69369] STORE: (Seq:      546)(Addr: 268448892)(PC: 2159372)
DL1Cache->access(MemWrite, addr: 268448892, latency: 2)
L2Cache->access(MemWrite, addr: 268448892, latency: 12)
Memory->access(MemWrite, addr: 268448892, latency: 112)
CYCLE: 69369 -> 69369
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 69369] LOAD: (Seq:      549)(Addr: 2151766832)(PC: 2159384)
IL1Cache->access(MemRead, addr: 2159384, latency: 2)
L2Cache->access(MemRead, addr: 2159384, latency: 12)
Memory->access(MemRead, addr: 2159384, latency: 112)
CYCLE: 69369 -> 69480
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 69481] LOAD: (Seq:      547)(Addr: 2147452216)(PC: 2159376)
DL1Cache->access(MemRead, addr: 2147452216, latency: 2)
L2Cache->access(MemRead, addr: 2147452216, latency: 12)
Memory->access(MemRead, addr: 2147452216, latency: 112)
CYCLE: 69481 -> 69592
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 69592] LOAD: (Seq:      550)(Addr: 2147448121)(PC: 2159388)
IL1Cache->access(MemRead, addr: 2159388, latency: 2)
L2Cache->access(MemRead, addr: 2159388, latency: 12)
Memory->access(MemRead, addr: 2159388, latency: 112)
CYCLE: 69592 -> 69703
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 69704] STORE: (Seq:      548)(Addr: 268448836)(PC: 2159380)
DL1Cache->access(MemWrite, addr: 268448836, latency: 2)
L2Cache->access(MemWrite, addr: 268448836, latency: 12)
Memory->access(MemWrite, addr: 268448836, latency: 112)
CYCLE: 69704 -> 69704
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 69704] LOAD: (Seq:      551)(Addr: 2415896936)(PC: 2159392)
IL1Cache->access(MemRead, addr: 2159392, latency: 2)
L2Cache->access(MemRead, addr: 2159392, latency: 12)
Memory->access(MemRead, addr: 2159392, latency: 112)
CYCLE: 69704 -> 69815
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 69816] LOAD: (Seq:      549)(Addr: 2151766832)(PC: 2159384)
DL1Cache->access(MemRead, addr: 2151766832, latency: 2)
L2Cache->access(MemRead, addr: 2151766832, latency: 12)
Memory->access(MemRead, addr: 2151766832, latency: 112)
CYCLE: 69816 -> 69927
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 69927] ITYPE: (Seq:      552)(Addr: 96)(PC: 2159396)
IL1Cache->access(MemRead, addr: 2159396, latency: 2)
L2Cache->access(MemRead, addr: 2159396, latency: 12)
Memory->access(MemRead, addr: 2159396, latency: 112)
CYCLE: 69927 -> 70038
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 70039] LOAD: (Seq:      550)(Addr: 2147448121)(PC: 2159388)
DL1Cache->access(MemRead, addr: 2147448121, latency: 2)
L2Cache->access(MemRead, addr: 2147448121, latency: 12)
Memory->access(MemRead, addr: 2147448121, latency: 112)
CYCLE: 70039 -> 70150
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 70150] JRTYPE: (Seq:      553)(Addr: 2148284)(PC: 2159400)
IL1Cache->access(MemRead, addr: 2159400, latency: 2)
L2Cache->access(MemRead, addr: 2159400, latency: 12)
Memory->access(MemRead, addr: 2159400, latency: 112)
CYCLE: 70150 -> 70261
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 70262] LOAD: (Seq:      551)(Addr: 2415896936)(PC: 2159392)
DL1Cache->access(MemRead, addr: 2415896936, latency: 2)
L2Cache->access(MemRead, addr: 2415896936, latency: 12)
Memory->access(MemRead, addr: 2415896936, latency: 112)
CYCLE: 70262 -> 70373
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 70373] LOAD: (Seq:      554)(Addr: 268449840)(PC: 2148284)
IL1Cache->access(MemRead, addr: 2148284, latency: 2)
L2Cache->access(MemRead, addr: 2148284, latency: 12)
Memory->access(MemRead, addr: 2148284, latency: 112)
CYCLE: 70373 -> 70484
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 70485] ITYPE: (Seq:      555)(Addr: 16384)(PC: 2148288)
IL1Cache->access(MemRead, addr: 2148288, latency: 2)
L2Cache->access(MemRead, addr: 2148288, latency: 12)
Memory->access(MemRead, addr: 2148288, latency: 112)
CYCLE: 70485 -> 70596
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 70597] STORE: (Seq:      556)(Addr: 268448892)(PC: 2148292)
IL1Cache->access(MemRead, addr: 2148292, latency: 2)
L2Cache->access(MemRead, addr: 2148292, latency: 12)
Memory->access(MemRead, addr: 2148292, latency: 112)
CYCLE: 70597 -> 70708
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 70709] LOAD: (Seq:      554)(Addr: 268449840)(PC: 2148284)
DL1Cache->access(MemRead, addr: 268449840, latency: 2)
L2Cache->access(MemRead, addr: 268449840, latency: 12)
Memory->access(MemRead, addr: 268449840, latency: 112)
CYCLE: 70709 -> 70820
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 70820] LOAD: (Seq:      557)(Addr: 268469296)(PC: 2148296)
IL1Cache->access(MemRead, addr: 2148296, latency: 2)
L2Cache->access(MemRead, addr: 2148296, latency: 12)
Memory->access(MemRead, addr: 2148296, latency: 112)
CYCLE: 70820 -> 70931
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 70932] BRANCH: (Seq:      558)(Addr: 2148412)(PC: 2148300)
IL1Cache->access(MemRead, addr: 2148300, latency: 2)
L2Cache->access(MemRead, addr: 2148300, latency: 12)
Memory->access(MemRead, addr: 2148300, latency: 112)
CYCLE: 70932 -> 71043
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 71044] STORE: (Seq:      556)(Addr: 268448892)(PC: 2148292)
DL1Cache->access(MemWrite, addr: 268448892, latency: 2)
L2Cache->access(MemWrite, addr: 268448892, latency: 12)
Memory->access(MemWrite, addr: 268448892, latency: 112)
CYCLE: 71044 -> 71044
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 71044] LOAD: (Seq:      559)(Addr: 268448816)(PC: 2148304)
IL1Cache->access(MemRead, addr: 2148304, latency: 2)
L2Cache->access(MemRead, addr: 2148304, latency: 12)
Memory->access(MemRead, addr: 2148304, latency: 112)
CYCLE: 71044 -> 71155
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 71156] LOAD: (Seq:      557)(Addr: 268469296)(PC: 2148296)
DL1Cache->access(MemRead, addr: 268469296, latency: 2)
L2Cache->access(MemRead, addr: 268469296, latency: 12)
Memory->access(MemRead, addr: 268469296, latency: 112)
CYCLE: 71156 -> 71267
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 71267] ITYPE: (Seq:      560)(Addr: 2048)(PC: 2148308)
IL1Cache->access(MemRead, addr: 2148308, latency: 2)
L2Cache->access(MemRead, addr: 2148308, latency: 12)
Memory->access(MemRead, addr: 2148308, latency: 112)
CYCLE: 71267 -> 71378
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 71379] BRANCH: (Seq:      561)(Addr: 2148412)(PC: 2148312)
IL1Cache->access(MemRead, addr: 2148312, latency: 2)
L2Cache->access(MemRead, addr: 2148312, latency: 12)
Memory->access(MemRead, addr: 2148312, latency: 112)
CYCLE: 71379 -> 71490
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 71491] LOAD: (Seq:      559)(Addr: 268448816)(PC: 2148304)
DL1Cache->access(MemRead, addr: 268448816, latency: 2)
L2Cache->access(MemRead, addr: 268448816, latency: 12)
Memory->access(MemRead, addr: 268448816, latency: 112)
CYCLE: 71491 -> 71602
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 71602] LOAD: (Seq:      562)(Addr: 268448816)(PC: 2148316)
IL1Cache->access(MemRead, addr: 2148316, latency: 2)
L2Cache->access(MemRead, addr: 2148316, latency: 12)
Memory->access(MemRead, addr: 2148316, latency: 112)
CYCLE: 71602 -> 71713
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 71714] BRANCH: (Seq:      563)(Addr: 2148332)(PC: 2148320)
IL1Cache->access(MemRead, addr: 2148320, latency: 2)
L2Cache->access(MemRead, addr: 2148320, latency: 12)
Memory->access(MemRead, addr: 2148320, latency: 112)
CYCLE: 71714 -> 71825
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 71826] LOAD: (Seq:      564)(Addr: 268448817)(PC: 2148332)
IL1Cache->access(MemRead, addr: 2148332, latency: 2)
L2Cache->access(MemRead, addr: 2148332, latency: 12)
Memory->access(MemRead, addr: 2148332, latency: 112)
CYCLE: 71826 -> 71937
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 71938] LOAD: (Seq:      562)(Addr: 268448816)(PC: 2148316)
DL1Cache->access(MemRead, addr: 268448816, latency: 2)
L2Cache->access(MemRead, addr: 268448816, latency: 12)
Memory->access(MemRead, addr: 268448816, latency: 112)
CYCLE: 71938 -> 72049
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 72049] LOAD: (Seq:      565)(Addr: 2415935492)(PC: 2148336)
IL1Cache->access(MemRead, addr: 2148336, latency: 2)
L2Cache->access(MemRead, addr: 2148336, latency: 12)
Memory->access(MemRead, addr: 2148336, latency: 112)
CYCLE: 72049 -> 72160
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 72161] ITYPE: (Seq:      566)(Addr: 128)(PC: 2148340)
IL1Cache->access(MemRead, addr: 2148340, latency: 2)
L2Cache->access(MemRead, addr: 2148340, latency: 12)
Memory->access(MemRead, addr: 2148340, latency: 112)
CYCLE: 72161 -> 72272
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 72273] LOAD: (Seq:      564)(Addr: 268448817)(PC: 2148332)
DL1Cache->access(MemRead, addr: 268448817, latency: 2)
L2Cache->access(MemRead, addr: 268448817, latency: 12)
Memory->access(MemRead, addr: 268448817, latency: 112)
CYCLE: 72273 -> 72384
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 72384] BRANCH: (Seq:      567)(Addr: 2148384)(PC: 2148344)
IL1Cache->access(MemRead, addr: 2148344, latency: 2)
L2Cache->access(MemRead, addr: 2148344, latency: 12)
Memory->access(MemRead, addr: 2148344, latency: 112)
CYCLE: 72384 -> 72495
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 72496] LOAD: (Seq:      565)(Addr: 2415935492)(PC: 2148336)
DL1Cache->access(MemRead, addr: 2415935492, latency: 2)
L2Cache->access(MemRead, addr: 2415935492, latency: 12)
Memory->access(MemRead, addr: 2415935492, latency: 112)
CYCLE: 72496 -> 72607
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 72607] JTYPE: (Seq:      568)(Addr: 2143580)(PC: 2148348)
IL1Cache->access(MemRead, addr: 2148348, latency: 2)
L2Cache->access(MemRead, addr: 2148348, latency: 12)
Memory->access(MemRead, addr: 2148348, latency: 112)
CYCLE: 72607 -> 72718
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 72719] LOAD: (Seq:      569)(Addr: 268484608)(PC: 2143580)
IL1Cache->access(MemRead, addr: 2143580, latency: 2)
L2Cache->access(MemRead, addr: 2143580, latency: 12)
Memory->access(MemRead, addr: 2143580, latency: 112)
CYCLE: 72719 -> 72830
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 72831] ITYPE: (Seq:      570)(Addr: 4294967256)(PC: 2143584)
IL1Cache->access(MemRead, addr: 2143584, latency: 2)
L2Cache->access(MemRead, addr: 2143584, latency: 12)
Memory->access(MemRead, addr: 2143584, latency: 112)
CYCLE: 72831 -> 72942
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 72943] STORE: (Seq:      571)(Addr: 2147448192)(PC: 2143588)
IL1Cache->access(MemRead, addr: 2143588, latency: 2)
L2Cache->access(MemRead, addr: 2143588, latency: 12)
Memory->access(MemRead, addr: 2143588, latency: 112)
CYCLE: 72943 -> 73054
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 73055] LOAD: (Seq:      569)(Addr: 268484608)(PC: 2143580)
DL1Cache->access(MemRead, addr: 268484608, latency: 2)
L2Cache->access(MemRead, addr: 268484608, latency: 12)
Memory->access(MemRead, addr: 268484608, latency: 112)
CYCLE: 73055 -> 73166
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 73166] RTYPE: (Seq:      572)(Addr: 0)(PC: 2143592)
IL1Cache->access(MemRead, addr: 2143592, latency: 2)
L2Cache->access(MemRead, addr: 2143592, latency: 12)
Memory->access(MemRead, addr: 2143592, latency: 112)
CYCLE: 73166 -> 73277
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 73278] STORE: (Seq:      573)(Addr: 2147448212)(PC: 2143596)
IL1Cache->access(MemRead, addr: 2143596, latency: 2)
L2Cache->access(MemRead, addr: 2143596, latency: 12)
Memory->access(MemRead, addr: 2143596, latency: 112)
CYCLE: 73278 -> 73389
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 73390] STORE: (Seq:      571)(Addr: 2147448192)(PC: 2143588)
DL1Cache->access(MemWrite, addr: 2147448192, latency: 2)
L2Cache->access(MemWrite, addr: 2147448192, latency: 12)
Memory->access(MemWrite, addr: 2147448192, latency: 112)
CYCLE: 73390 -> 73390
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 73390] STORE: (Seq:      574)(Addr: 2147448208)(PC: 2143600)
IL1Cache->access(MemRead, addr: 2143600, latency: 2)
L2Cache->access(MemRead, addr: 2143600, latency: 12)
Memory->access(MemRead, addr: 2143600, latency: 112)
CYCLE: 73390 -> 73501
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 73502] STORE: (Seq:      575)(Addr: 2147448204)(PC: 2143604)
IL1Cache->access(MemRead, addr: 2143604, latency: 2)
L2Cache->access(MemRead, addr: 2143604, latency: 12)
Memory->access(MemRead, addr: 2143604, latency: 112)
CYCLE: 73502 -> 73613
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 73614] STORE: (Seq:      573)(Addr: 2147448212)(PC: 2143596)
DL1Cache->access(MemWrite, addr: 2147448212, latency: 2)
L2Cache->access(MemWrite, addr: 2147448212, latency: 12)
Memory->access(MemWrite, addr: 2147448212, latency: 112)
CYCLE: 73614 -> 73614
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 73614] STORE: (Seq:      576)(Addr: 2147448200)(PC: 2143608)
IL1Cache->access(MemRead, addr: 2143608, latency: 2)
L2Cache->access(MemRead, addr: 2143608, latency: 12)
Memory->access(MemRead, addr: 2143608, latency: 112)
CYCLE: 73614 -> 73725
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 73726] STORE: (Seq:      574)(Addr: 2147448208)(PC: 2143600)
DL1Cache->access(MemWrite, addr: 2147448208, latency: 2)
L2Cache->access(MemWrite, addr: 2147448208, latency: 12)
Memory->access(MemWrite, addr: 2147448208, latency: 112)
CYCLE: 73726 -> 73726
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 73726] STORE: (Seq:      577)(Addr: 2147448196)(PC: 2143612)
IL1Cache->access(MemRead, addr: 2143612, latency: 2)
L2Cache->access(MemRead, addr: 2143612, latency: 12)
Memory->access(MemRead, addr: 2143612, latency: 112)
CYCLE: 73726 -> 73837
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 73838] STORE: (Seq:      575)(Addr: 2147448204)(PC: 2143604)
DL1Cache->access(MemWrite, addr: 2147448204, latency: 2)
L2Cache->access(MemWrite, addr: 2147448204, latency: 12)
Memory->access(MemWrite, addr: 2147448204, latency: 112)
CYCLE: 73838 -> 73838
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 73838] BRANCH: (Seq:      578)(Addr: 2143628)(PC: 2143616)
IL1Cache->access(MemRead, addr: 2143616, latency: 2)
L2Cache->access(MemRead, addr: 2143616, latency: 12)
Memory->access(MemRead, addr: 2143616, latency: 112)
CYCLE: 73838 -> 73949
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 73950] STORE: (Seq:      576)(Addr: 2147448200)(PC: 2143608)
DL1Cache->access(MemWrite, addr: 2147448200, latency: 2)
L2Cache->access(MemWrite, addr: 2147448200, latency: 12)
Memory->access(MemWrite, addr: 2147448200, latency: 112)
CYCLE: 73950 -> 73950
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 73950] LOAD: (Seq:      579)(Addr: 268484608)(PC: 2143628)
IL1Cache->access(MemRead, addr: 2143628, latency: 2)
L2Cache->access(MemRead, addr: 2143628, latency: 12)
Memory->access(MemRead, addr: 2143628, latency: 112)
CYCLE: 73950 -> 74061
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 74062] STORE: (Seq:      577)(Addr: 2147448196)(PC: 2143612)
DL1Cache->access(MemWrite, addr: 2147448196, latency: 2)
L2Cache->access(MemWrite, addr: 2147448196, latency: 12)
Memory->access(MemWrite, addr: 2147448196, latency: 112)
CYCLE: 74062 -> 74062
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 74062] BRANCH: (Seq:      580)(Addr: 2143644)(PC: 2143632)
IL1Cache->access(MemRead, addr: 2143632, latency: 2)
L2Cache->access(MemRead, addr: 2143632, latency: 12)
Memory->access(MemRead, addr: 2143632, latency: 112)
CYCLE: 74062 -> 74173
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 74174] JTYPE: (Seq:      581)(Addr: 2142856)(PC: 2143636)
IL1Cache->access(MemRead, addr: 2143636, latency: 2)
L2Cache->access(MemRead, addr: 2143636, latency: 12)
Memory->access(MemRead, addr: 2143636, latency: 112)
CYCLE: 74174 -> 74285
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 74286] LOAD: (Seq:      579)(Addr: 268484608)(PC: 2143628)
DL1Cache->access(MemRead, addr: 268484608, latency: 2)
L2Cache->access(MemRead, addr: 268484608, latency: 12)
Memory->access(MemRead, addr: 268484608, latency: 112)
CYCLE: 74286 -> 74397
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 74397] ITYPE: (Seq:      582)(Addr: 4294967272)(PC: 2142856)
IL1Cache->access(MemRead, addr: 2142856, latency: 2)
L2Cache->access(MemRead, addr: 2142856, latency: 12)
Memory->access(MemRead, addr: 2142856, latency: 112)
CYCLE: 74397 -> 74508
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 74509] LOAD: (Seq:      583)(Addr: 268492800)(PC: 2142860)
IL1Cache->access(MemRead, addr: 2142860, latency: 2)
L2Cache->access(MemRead, addr: 2142860, latency: 12)
Memory->access(MemRead, addr: 2142860, latency: 112)
CYCLE: 74509 -> 74620
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 74621] ITYPE: (Seq:      584)(Addr: 12288)(PC: 2142864)
IL1Cache->access(MemRead, addr: 2142864, latency: 2)
L2Cache->access(MemRead, addr: 2142864, latency: 12)
Memory->access(MemRead, addr: 2142864, latency: 112)
CYCLE: 74621 -> 74732
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 74733] ITYPE: (Seq:      585)(Addr: 1024)(PC: 2142868)
IL1Cache->access(MemRead, addr: 2142868, latency: 2)
L2Cache->access(MemRead, addr: 2142868, latency: 12)
Memory->access(MemRead, addr: 2142868, latency: 112)
CYCLE: 74733 -> 74844
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 74845] LOAD: (Seq:      583)(Addr: 268492800)(PC: 2142860)
DL1Cache->access(MemRead, addr: 268492800, latency: 2)
L2Cache->access(MemRead, addr: 268492800, latency: 12)
Memory->access(MemRead, addr: 268492800, latency: 112)
CYCLE: 74845 -> 74956
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 74956] STORE: (Seq:      586)(Addr: 2147448172)(PC: 2142872)
IL1Cache->access(MemRead, addr: 2142872, latency: 2)
L2Cache->access(MemRead, addr: 2142872, latency: 12)
Memory->access(MemRead, addr: 2142872, latency: 112)
CYCLE: 74956 -> 75067
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 75068] STORE: (Seq:      587)(Addr: 2147448168)(PC: 2142876)
IL1Cache->access(MemRead, addr: 2142876, latency: 2)
L2Cache->access(MemRead, addr: 2142876, latency: 12)
Memory->access(MemRead, addr: 2142876, latency: 112)
CYCLE: 75068 -> 75179
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 75180] STORE: (Seq:      588)(Addr: 268453968)(PC: 2142880)
IL1Cache->access(MemRead, addr: 2142880, latency: 2)
L2Cache->access(MemRead, addr: 2142880, latency: 12)
Memory->access(MemRead, addr: 2142880, latency: 112)
CYCLE: 75180 -> 75291
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 75292] STORE: (Seq:      586)(Addr: 2147448172)(PC: 2142872)
DL1Cache->access(MemWrite, addr: 2147448172, latency: 2)
L2Cache->access(MemWrite, addr: 2147448172, latency: 12)
Memory->access(MemWrite, addr: 2147448172, latency: 112)
CYCLE: 75292 -> 75292
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 75292] JTYPE: (Seq:      589)(Addr: 0)(PC: 2142884)
IL1Cache->access(MemRead, addr: 2142884, latency: 2)
L2Cache->access(MemRead, addr: 2142884, latency: 12)
Memory->access(MemRead, addr: 2142884, latency: 112)
CYCLE: 75292 -> 75403
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 75404] STORE: (Seq:      587)(Addr: 2147448168)(PC: 2142876)
DL1Cache->access(MemWrite, addr: 2147448168, latency: 2)
L2Cache->access(MemWrite, addr: 2147448168, latency: 12)
Memory->access(MemWrite, addr: 2147448168, latency: 112)
CYCLE: 75404 -> 75404
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 75404] ITYPE: (Seq:      590)(Addr: 4294967272)(PC: 2157104)
IL1Cache->access(MemRead, addr: 2157104, latency: 2)
L2Cache->access(MemRead, addr: 2157104, latency: 12)
Memory->access(MemRead, addr: 2157104, latency: 112)
CYCLE: 75404 -> 75515
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 75516] STORE: (Seq:      588)(Addr: 268453968)(PC: 2142880)
DL1Cache->access(MemWrite, addr: 268453968, latency: 2)
L2Cache->access(MemWrite, addr: 268453968, latency: 12)
Memory->access(MemWrite, addr: 268453968, latency: 112)
CYCLE: 75516 -> 75516
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 75516] STORE: (Seq:      591)(Addr: 2147448144)(PC: 2157108)
IL1Cache->access(MemRead, addr: 2157108, latency: 2)
L2Cache->access(MemRead, addr: 2157108, latency: 12)
Memory->access(MemRead, addr: 2157108, latency: 112)
CYCLE: 75516 -> 75627
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 75628] JTYPE: (Seq:      592)(Addr: 2177640)(PC: 2157112)
IL1Cache->access(MemRead, addr: 2157112, latency: 2)
L2Cache->access(MemRead, addr: 2157112, latency: 12)
Memory->access(MemRead, addr: 2157112, latency: 112)
CYCLE: 75628 -> 75739
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 75740] ITYPE: (Seq:      593)(Addr: 4294967272)(PC: 2177640)
IL1Cache->access(MemRead, addr: 2177640, latency: 2)
L2Cache->access(MemRead, addr: 2177640, latency: 12)
Memory->access(MemRead, addr: 2177640, latency: 112)
CYCLE: 75740 -> 75851
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 75852] STORE: (Seq:      591)(Addr: 2147448144)(PC: 2157108)
DL1Cache->access(MemWrite, addr: 2147448144, latency: 2)
L2Cache->access(MemWrite, addr: 2147448144, latency: 12)
Memory->access(MemWrite, addr: 2147448144, latency: 112)
CYCLE: 75852 -> 75852
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 75852] STORE: (Seq:      594)(Addr: 2147448124)(PC: 2177644)
IL1Cache->access(MemRead, addr: 2177644, latency: 2)
L2Cache->access(MemRead, addr: 2177644, latency: 12)
Memory->access(MemRead, addr: 2177644, latency: 112)
CYCLE: 75852 -> 75963
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 75964] STORE: (Seq:      595)(Addr: 2147448120)(PC: 2177648)
IL1Cache->access(MemRead, addr: 2177648, latency: 2)
L2Cache->access(MemRead, addr: 2177648, latency: 12)
Memory->access(MemRead, addr: 2177648, latency: 112)
CYCLE: 75964 -> 76075
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 76076] BRANCH: (Seq:      596)(Addr: 2177664)(PC: 2177652)
IL1Cache->access(MemRead, addr: 2177652, latency: 2)
L2Cache->access(MemRead, addr: 2177652, latency: 12)
Memory->access(MemRead, addr: 2177652, latency: 112)
CYCLE: 76076 -> 76187
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 76188] STORE: (Seq:      594)(Addr: 2147448124)(PC: 2177644)
DL1Cache->access(MemWrite, addr: 2147448124, latency: 2)
L2Cache->access(MemWrite, addr: 2147448124, latency: 12)
Memory->access(MemWrite, addr: 2147448124, latency: 112)
CYCLE: 76188 -> 76188
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 76188] LOAD: (Seq:      597)(Addr: 268485632)(PC: 2177664)
IL1Cache->access(MemRead, addr: 2177664, latency: 2)
L2Cache->access(MemRead, addr: 2177664, latency: 12)
Memory->access(MemRead, addr: 2177664, latency: 112)
CYCLE: 76188 -> 76299
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 76300] STORE: (Seq:      595)(Addr: 2147448120)(PC: 2177648)
DL1Cache->access(MemWrite, addr: 2147448120, latency: 2)
L2Cache->access(MemWrite, addr: 2147448120, latency: 12)
Memory->access(MemWrite, addr: 2147448120, latency: 112)
CYCLE: 76300 -> 76300
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 76300] RTYPE: (Seq:      598)(Addr: 0)(PC: 2177668)
IL1Cache->access(MemRead, addr: 2177668, latency: 2)
L2Cache->access(MemRead, addr: 2177668, latency: 12)
Memory->access(MemRead, addr: 2177668, latency: 112)
CYCLE: 76300 -> 76411
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 76412] JTYPE: (Seq:      599)(Addr: 2187960)(PC: 2177672)
IL1Cache->access(MemRead, addr: 2177672, latency: 2)
L2Cache->access(MemRead, addr: 2177672, latency: 12)
Memory->access(MemRead, addr: 2177672, latency: 112)
CYCLE: 76412 -> 76523
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 76524] LOAD: (Seq:      597)(Addr: 268485632)(PC: 2177664)
DL1Cache->access(MemRead, addr: 268485632, latency: 2)
L2Cache->access(MemRead, addr: 268485632, latency: 12)
Memory->access(MemRead, addr: 268485632, latency: 112)
CYCLE: 76524 -> 76635
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 76635] LOAD: (Seq:      600)(Addr: 268485632)(PC: 2187960)
IL1Cache->access(MemRead, addr: 2187960, latency: 2)
L2Cache->access(MemRead, addr: 2187960, latency: 12)
Memory->access(MemRead, addr: 2187960, latency: 112)
CYCLE: 76635 -> 76746
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 76747] RTYPE: (Seq:      601)(Addr: 0)(PC: 2187964)
IL1Cache->access(MemRead, addr: 2187964, latency: 2)
L2Cache->access(MemRead, addr: 2187964, latency: 12)
Memory->access(MemRead, addr: 2187964, latency: 112)
CYCLE: 76747 -> 76858
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 76859] BRANCH: (Seq:      602)(Addr: 2187976)(PC: 2187968)
IL1Cache->access(MemRead, addr: 2187968, latency: 2)
L2Cache->access(MemRead, addr: 2187968, latency: 12)
Memory->access(MemRead, addr: 2187968, latency: 112)
CYCLE: 76859 -> 76970
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 76971] LOAD: (Seq:      600)(Addr: 268485632)(PC: 2187960)
DL1Cache->access(MemRead, addr: 268485632, latency: 2)
L2Cache->access(MemRead, addr: 268485632, latency: 12)
Memory->access(MemRead, addr: 268485632, latency: 112)
CYCLE: 76971 -> 77082
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 77082] ITYPE: (Seq:      603)(Addr: 17)(PC: 2187976)
IL1Cache->access(MemRead, addr: 2187976, latency: 2)
L2Cache->access(MemRead, addr: 2187976, latency: 12)
Memory->access(MemRead, addr: 2187976, latency: 112)
CYCLE: 77082 -> 77193
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 77194] SPECIAL: (Seq:      604)(Addr: 0)(PC: 2187980)
IL1Cache->access(MemRead, addr: 2187980, latency: 2)
L2Cache->access(MemRead, addr: 2187980, latency: 12)
Memory->access(MemRead, addr: 2187980, latency: 112)
CYCLE: 77194 -> 77305
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 77306] BRANCH: (Seq:      605)(Addr: 2188000)(PC: 2187984)
IL1Cache->access(MemRead, addr: 2187984, latency: 2)
L2Cache->access(MemRead, addr: 2187984, latency: 12)
Memory->access(MemRead, addr: 2187984, latency: 112)
CYCLE: 77306 -> 77417
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 77418] STORE: (Seq:      606)(Addr: 268453072)(PC: 2187988)
IL1Cache->access(MemRead, addr: 2187988, latency: 2)
L2Cache->access(MemRead, addr: 2187988, latency: 12)
Memory->access(MemRead, addr: 2187988, latency: 112)
CYCLE: 77418 -> 77529
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 77530] RTYPE: (Seq:      607)(Addr: 0)(PC: 2187992)
IL1Cache->access(MemRead, addr: 2187992, latency: 2)
L2Cache->access(MemRead, addr: 2187992, latency: 12)
Memory->access(MemRead, addr: 2187992, latency: 112)
CYCLE: 77530 -> 77641
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 77642] JRTYPE: (Seq:      608)(Addr: 2177676)(PC: 2187996)
IL1Cache->access(MemRead, addr: 2187996, latency: 2)
L2Cache->access(MemRead, addr: 2187996, latency: 12)
Memory->access(MemRead, addr: 2187996, latency: 112)
CYCLE: 77642 -> 77753
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 77754] STORE: (Seq:      606)(Addr: 268453072)(PC: 2187988)
DL1Cache->access(MemWrite, addr: 268453072, latency: 2)
L2Cache->access(MemWrite, addr: 268453072, latency: 12)
Memory->access(MemWrite, addr: 268453072, latency: 112)
CYCLE: 77754 -> 77754
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 77754] RTYPE: (Seq:      609)(Addr: 0)(PC: 2177676)
IL1Cache->access(MemRead, addr: 2177676, latency: 2)
L2Cache->access(MemRead, addr: 2177676, latency: 12)
Memory->access(MemRead, addr: 2177676, latency: 112)
CYCLE: 77754 -> 77865
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 77866] ITYPE: (Seq:      610)(Addr: 4294967295)(PC: 2177680)
IL1Cache->access(MemRead, addr: 2177680, latency: 2)
L2Cache->access(MemRead, addr: 2177680, latency: 12)
Memory->access(MemRead, addr: 2177680, latency: 112)
CYCLE: 77866 -> 77977
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 77978] BRANCH: (Seq:      611)(Addr: 2177692)(PC: 2177684)
IL1Cache->access(MemRead, addr: 2177684, latency: 2)
L2Cache->access(MemRead, addr: 2177684, latency: 12)
Memory->access(MemRead, addr: 2177684, latency: 112)
CYCLE: 77978 -> 78089
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 78090] RTYPE: (Seq:      612)(Addr: 0)(PC: 2177688)
IL1Cache->access(MemRead, addr: 2177688, latency: 2)
L2Cache->access(MemRead, addr: 2177688, latency: 12)
Memory->access(MemRead, addr: 2177688, latency: 112)
CYCLE: 78090 -> 78201
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 78202] LOAD: (Seq:      613)(Addr: 2151803456)(PC: 2177692)
IL1Cache->access(MemRead, addr: 2177692, latency: 2)
L2Cache->access(MemRead, addr: 2177692, latency: 12)
Memory->access(MemRead, addr: 2177692, latency: 112)
CYCLE: 78202 -> 78313
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 78314] LOAD: (Seq:      614)(Addr: 2416234568)(PC: 2177696)
IL1Cache->access(MemRead, addr: 2177696, latency: 2)
L2Cache->access(MemRead, addr: 2177696, latency: 12)
Memory->access(MemRead, addr: 2177696, latency: 112)
CYCLE: 78314 -> 78425
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 78426] ITYPE: (Seq:      615)(Addr: 24)(PC: 2177700)
IL1Cache->access(MemRead, addr: 2177700, latency: 2)
L2Cache->access(MemRead, addr: 2177700, latency: 12)
Memory->access(MemRead, addr: 2177700, latency: 112)
CYCLE: 78426 -> 78537
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 78538] LOAD: (Seq:      613)(Addr: 2151803456)(PC: 2177692)
DL1Cache->access(MemRead, addr: 2151803456, latency: 2)
L2Cache->access(MemRead, addr: 2151803456, latency: 12)
Memory->access(MemRead, addr: 2151803456, latency: 112)
CYCLE: 78538 -> 78649
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 78649] JRTYPE: (Seq:      616)(Addr: 2157116)(PC: 2177704)
IL1Cache->access(MemRead, addr: 2177704, latency: 2)
L2Cache->access(MemRead, addr: 2177704, latency: 12)
Memory->access(MemRead, addr: 2177704, latency: 112)
CYCLE: 78649 -> 78760
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 78761] LOAD: (Seq:      614)(Addr: 2416234568)(PC: 2177696)
DL1Cache->access(MemRead, addr: 2416234568, latency: 2)
L2Cache->access(MemRead, addr: 2416234568, latency: 12)
Memory->access(MemRead, addr: 2416234568, latency: 112)
CYCLE: 78761 -> 78872
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 78872] RTYPE: (Seq:      617)(Addr: 0)(PC: 2157116)
IL1Cache->access(MemRead, addr: 2157116, latency: 2)
L2Cache->access(MemRead, addr: 2157116, latency: 12)
Memory->access(MemRead, addr: 2157116, latency: 112)
CYCLE: 78872 -> 78983
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 78984] RTYPE: (Seq:      618)(Addr: 0)(PC: 2157120)
IL1Cache->access(MemRead, addr: 2157120, latency: 2)
L2Cache->access(MemRead, addr: 2157120, latency: 12)
Memory->access(MemRead, addr: 2157120, latency: 112)
CYCLE: 78984 -> 79095
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 79096] RTYPE: (Seq:      619)(Addr: 0)(PC: 2157124)
IL1Cache->access(MemRead, addr: 2157124, latency: 2)
L2Cache->access(MemRead, addr: 2157124, latency: 12)
Memory->access(MemRead, addr: 2157124, latency: 112)
CYCLE: 79096 -> 79207
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 79208] RTYPE: (Seq:      620)(Addr: 0)(PC: 2157128)
IL1Cache->access(MemRead, addr: 2157128, latency: 2)
L2Cache->access(MemRead, addr: 2157128, latency: 12)
Memory->access(MemRead, addr: 2157128, latency: 112)
CYCLE: 79208 -> 79319
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 79320] LOAD: (Seq:      621)(Addr: 2151762360)(PC: 2157132)
IL1Cache->access(MemRead, addr: 2157132, latency: 2)
L2Cache->access(MemRead, addr: 2157132, latency: 12)
Memory->access(MemRead, addr: 2157132, latency: 112)
CYCLE: 79320 -> 79431
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 79432] ITYPE: (Seq:      622)(Addr: 24)(PC: 2157136)
IL1Cache->access(MemRead, addr: 2157136, latency: 2)
L2Cache->access(MemRead, addr: 2157136, latency: 12)
Memory->access(MemRead, addr: 2157136, latency: 112)
CYCLE: 79432 -> 79543
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 79544] JRTYPE: (Seq:      623)(Addr: 2142888)(PC: 2157140)
IL1Cache->access(MemRead, addr: 2157140, latency: 2)
L2Cache->access(MemRead, addr: 2157140, latency: 12)
Memory->access(MemRead, addr: 2157140, latency: 112)
CYCLE: 79544 -> 79655
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 79656] LOAD: (Seq:      621)(Addr: 2151762360)(PC: 2157132)
DL1Cache->access(MemRead, addr: 2151762360, latency: 2)
L2Cache->access(MemRead, addr: 2151762360, latency: 12)
Memory->access(MemRead, addr: 2151762360, latency: 112)
CYCLE: 79656 -> 79767
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 79767] RTYPE: (Seq:      624)(Addr: 0)(PC: 2142888)
IL1Cache->access(MemRead, addr: 2142888, latency: 2)
L2Cache->access(MemRead, addr: 2142888, latency: 12)
Memory->access(MemRead, addr: 2142888, latency: 112)
CYCLE: 79767 -> 79878
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 79879] ITYPE: (Seq:      625)(Addr: 4095)(PC: 2142892)
IL1Cache->access(MemRead, addr: 2142892, latency: 2)
L2Cache->access(MemRead, addr: 2142892, latency: 12)
Memory->access(MemRead, addr: 2142892, latency: 112)
CYCLE: 79879 -> 79990
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 79991] BRANCH: (Seq:      626)(Addr: 2142920)(PC: 2142896)
IL1Cache->access(MemRead, addr: 2142896, latency: 2)
L2Cache->access(MemRead, addr: 2142896, latency: 12)
Memory->access(MemRead, addr: 2142896, latency: 112)
CYCLE: 79991 -> 80102
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 80103] ITYPE: (Seq:      627)(Addr: 4096)(PC: 2142900)
IL1Cache->access(MemRead, addr: 2142900, latency: 2)
L2Cache->access(MemRead, addr: 2142900, latency: 12)
Memory->access(MemRead, addr: 2142900, latency: 112)
CYCLE: 80103 -> 80214
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 80215] RTYPE: (Seq:      628)(Addr: 0)(PC: 2142904)
IL1Cache->access(MemRead, addr: 2142904, latency: 2)
L2Cache->access(MemRead, addr: 2142904, latency: 12)
Memory->access(MemRead, addr: 2142904, latency: 112)
CYCLE: 80215 -> 80326
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 80327] LOAD: (Seq:      629)(Addr: 268487456)(PC: 2142908)
IL1Cache->access(MemRead, addr: 2142908, latency: 2)
L2Cache->access(MemRead, addr: 2142908, latency: 12)
Memory->access(MemRead, addr: 2142908, latency: 112)
CYCLE: 80327 -> 80438
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 80439] RTYPE: (Seq:      630)(Addr: 0)(PC: 2142912)
IL1Cache->access(MemRead, addr: 2142912, latency: 2)
L2Cache->access(MemRead, addr: 2142912, latency: 12)
Memory->access(MemRead, addr: 2142912, latency: 112)
CYCLE: 80439 -> 80550
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 80551] JTYPE: (Seq:      631)(Addr: 0)(PC: 2142916)
IL1Cache->access(MemRead, addr: 2142916, latency: 2)
L2Cache->access(MemRead, addr: 2142916, latency: 12)
Memory->access(MemRead, addr: 2142916, latency: 112)
CYCLE: 80551 -> 80662
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 80663] LOAD: (Seq:      629)(Addr: 268487456)(PC: 2142908)
DL1Cache->access(MemRead, addr: 268487456, latency: 2)
L2Cache->access(MemRead, addr: 268487456, latency: 12)
Memory->access(MemRead, addr: 268487456, latency: 112)
CYCLE: 80663 -> 80774
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 80774] ITYPE: (Seq:      632)(Addr: 4294967272)(PC: 2157104)
IL1Cache->access(MemRead, addr: 2157104, latency: 2)
L2Cache->access(MemRead, addr: 2157104, latency: 12)
Memory->access(MemRead, addr: 2157104, latency: 112)
CYCLE: 80774 -> 80885
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 80886] STORE: (Seq:      633)(Addr: 2147448144)(PC: 2157108)
IL1Cache->access(MemRead, addr: 2157108, latency: 2)
L2Cache->access(MemRead, addr: 2157108, latency: 12)
Memory->access(MemRead, addr: 2157108, latency: 112)
CYCLE: 80886 -> 80997
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 80998] JTYPE: (Seq:      634)(Addr: 2177640)(PC: 2157112)
IL1Cache->access(MemRead, addr: 2157112, latency: 2)
L2Cache->access(MemRead, addr: 2157112, latency: 12)
Memory->access(MemRead, addr: 2157112, latency: 112)
CYCLE: 80998 -> 81109
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 81110] ITYPE: (Seq:      635)(Addr: 4294967272)(PC: 2177640)
IL1Cache->access(MemRead, addr: 2177640, latency: 2)
L2Cache->access(MemRead, addr: 2177640, latency: 12)
Memory->access(MemRead, addr: 2177640, latency: 112)
CYCLE: 81110 -> 81221
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 81222] STORE: (Seq:      633)(Addr: 2147448144)(PC: 2157108)
DL1Cache->access(MemWrite, addr: 2147448144, latency: 2)
L2Cache->access(MemWrite, addr: 2147448144, latency: 12)
Memory->access(MemWrite, addr: 2147448144, latency: 112)
CYCLE: 81222 -> 81222
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 81222] STORE: (Seq:      636)(Addr: 2147448124)(PC: 2177644)
IL1Cache->access(MemRead, addr: 2177644, latency: 2)
L2Cache->access(MemRead, addr: 2177644, latency: 12)
Memory->access(MemRead, addr: 2177644, latency: 112)
CYCLE: 81222 -> 81333
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 81334] STORE: (Seq:      637)(Addr: 2147448120)(PC: 2177648)
IL1Cache->access(MemRead, addr: 2177648, latency: 2)
L2Cache->access(MemRead, addr: 2177648, latency: 12)
Memory->access(MemRead, addr: 2177648, latency: 112)
CYCLE: 81334 -> 81445
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 81446] BRANCH: (Seq:      638)(Addr: 2177664)(PC: 2177652)
IL1Cache->access(MemRead, addr: 2177652, latency: 2)
L2Cache->access(MemRead, addr: 2177652, latency: 12)
Memory->access(MemRead, addr: 2177652, latency: 112)
CYCLE: 81446 -> 81557
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 81558] STORE: (Seq:      636)(Addr: 2147448124)(PC: 2177644)
DL1Cache->access(MemWrite, addr: 2147448124, latency: 2)
L2Cache->access(MemWrite, addr: 2147448124, latency: 12)
Memory->access(MemWrite, addr: 2147448124, latency: 112)
CYCLE: 81558 -> 81558
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 81558] LOAD: (Seq:      639)(Addr: 537272320)(PC: 2177664)
IL1Cache->access(MemRead, addr: 2177664, latency: 2)
L2Cache->access(MemRead, addr: 2177664, latency: 12)
Memory->access(MemRead, addr: 2177664, latency: 112)
CYCLE: 81558 -> 81669
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 81670] STORE: (Seq:      637)(Addr: 2147448120)(PC: 2177648)
DL1Cache->access(MemWrite, addr: 2147448120, latency: 2)
L2Cache->access(MemWrite, addr: 2147448120, latency: 12)
Memory->access(MemWrite, addr: 2147448120, latency: 112)
CYCLE: 81670 -> 81670
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 81670] RTYPE: (Seq:      640)(Addr: 0)(PC: 2177668)
IL1Cache->access(MemRead, addr: 2177668, latency: 2)
L2Cache->access(MemRead, addr: 2177668, latency: 12)
Memory->access(MemRead, addr: 2177668, latency: 112)
CYCLE: 81670 -> 81781
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 81782] JTYPE: (Seq:      641)(Addr: 2187960)(PC: 2177672)
IL1Cache->access(MemRead, addr: 2177672, latency: 2)
L2Cache->access(MemRead, addr: 2177672, latency: 12)
Memory->access(MemRead, addr: 2177672, latency: 112)
CYCLE: 81782 -> 81893
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 81894] LOAD: (Seq:      639)(Addr: 537272320)(PC: 2177664)
DL1Cache->access(MemRead, addr: 537272320, latency: 2)
L2Cache->access(MemRead, addr: 537272320, latency: 12)
Memory->access(MemRead, addr: 537272320, latency: 112)
CYCLE: 81894 -> 82005
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 82005] LOAD: (Seq:      642)(Addr: 272798816)(PC: 2187960)
IL1Cache->access(MemRead, addr: 2187960, latency: 2)
L2Cache->access(MemRead, addr: 2187960, latency: 12)
Memory->access(MemRead, addr: 2187960, latency: 112)
CYCLE: 82005 -> 82116
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 82117] RTYPE: (Seq:      643)(Addr: 0)(PC: 2187964)
IL1Cache->access(MemRead, addr: 2187964, latency: 2)
L2Cache->access(MemRead, addr: 2187964, latency: 12)
Memory->access(MemRead, addr: 2187964, latency: 112)
CYCLE: 82117 -> 82228
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 82229] BRANCH: (Seq:      644)(Addr: 2187976)(PC: 2187968)
IL1Cache->access(MemRead, addr: 2187968, latency: 2)
L2Cache->access(MemRead, addr: 2187968, latency: 12)
Memory->access(MemRead, addr: 2187968, latency: 112)
CYCLE: 82229 -> 82340
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 82341] LOAD: (Seq:      642)(Addr: 272798816)(PC: 2187960)
DL1Cache->access(MemRead, addr: 272798816, latency: 2)
L2Cache->access(MemRead, addr: 272798816, latency: 12)
Memory->access(MemRead, addr: 272798816, latency: 112)
CYCLE: 82341 -> 82452
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 82452] ITYPE: (Seq:      645)(Addr: 17)(PC: 2187976)
IL1Cache->access(MemRead, addr: 2187976, latency: 2)
L2Cache->access(MemRead, addr: 2187976, latency: 12)
Memory->access(MemRead, addr: 2187976, latency: 112)
CYCLE: 82452 -> 82563
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 82564] SPECIAL: (Seq:      646)(Addr: 0)(PC: 2187980)
IL1Cache->access(MemRead, addr: 2187980, latency: 2)
L2Cache->access(MemRead, addr: 2187980, latency: 12)
Memory->access(MemRead, addr: 2187980, latency: 112)
CYCLE: 82564 -> 82675
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 82676] BRANCH: (Seq:      647)(Addr: 2188000)(PC: 2187984)
IL1Cache->access(MemRead, addr: 2187984, latency: 2)
L2Cache->access(MemRead, addr: 2187984, latency: 12)
Memory->access(MemRead, addr: 2187984, latency: 112)
CYCLE: 82676 -> 82787
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 82788] STORE: (Seq:      648)(Addr: 268453072)(PC: 2187988)
IL1Cache->access(MemRead, addr: 2187988, latency: 2)
L2Cache->access(MemRead, addr: 2187988, latency: 12)
Memory->access(MemRead, addr: 2187988, latency: 112)
CYCLE: 82788 -> 82899
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 82900] RTYPE: (Seq:      649)(Addr: 0)(PC: 2187992)
IL1Cache->access(MemRead, addr: 2187992, latency: 2)
L2Cache->access(MemRead, addr: 2187992, latency: 12)
Memory->access(MemRead, addr: 2187992, latency: 112)
CYCLE: 82900 -> 83011
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 83012] JRTYPE: (Seq:      650)(Addr: 2177676)(PC: 2187996)
IL1Cache->access(MemRead, addr: 2187996, latency: 2)
L2Cache->access(MemRead, addr: 2187996, latency: 12)
Memory->access(MemRead, addr: 2187996, latency: 112)
CYCLE: 83012 -> 83123
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 83124] STORE: (Seq:      648)(Addr: 268453072)(PC: 2187988)
DL1Cache->access(MemWrite, addr: 268453072, latency: 2)
L2Cache->access(MemWrite, addr: 268453072, latency: 12)
Memory->access(MemWrite, addr: 268453072, latency: 112)
CYCLE: 83124 -> 83124
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 83124] RTYPE: (Seq:      651)(Addr: 0)(PC: 2177676)
IL1Cache->access(MemRead, addr: 2177676, latency: 2)
L2Cache->access(MemRead, addr: 2177676, latency: 12)
Memory->access(MemRead, addr: 2177676, latency: 112)
CYCLE: 83124 -> 83235
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 83236] ITYPE: (Seq:      652)(Addr: 4294967295)(PC: 2177680)
IL1Cache->access(MemRead, addr: 2177680, latency: 2)
L2Cache->access(MemRead, addr: 2177680, latency: 12)
Memory->access(MemRead, addr: 2177680, latency: 112)
CYCLE: 83236 -> 83347
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 83348] BRANCH: (Seq:      653)(Addr: 2177692)(PC: 2177684)
IL1Cache->access(MemRead, addr: 2177684, latency: 2)
L2Cache->access(MemRead, addr: 2177684, latency: 12)
Memory->access(MemRead, addr: 2177684, latency: 112)
CYCLE: 83348 -> 83459
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 83460] RTYPE: (Seq:      654)(Addr: 0)(PC: 2177688)
IL1Cache->access(MemRead, addr: 2177688, latency: 2)
L2Cache->access(MemRead, addr: 2177688, latency: 12)
Memory->access(MemRead, addr: 2177688, latency: 112)
CYCLE: 83460 -> 83571
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 83572] LOAD: (Seq:      655)(Addr: 2151803456)(PC: 2177692)
IL1Cache->access(MemRead, addr: 2177692, latency: 2)
L2Cache->access(MemRead, addr: 2177692, latency: 12)
Memory->access(MemRead, addr: 2177692, latency: 112)
CYCLE: 83572 -> 83683
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 83684] LOAD: (Seq:      656)(Addr: 2416246856)(PC: 2177696)
IL1Cache->access(MemRead, addr: 2177696, latency: 2)
L2Cache->access(MemRead, addr: 2177696, latency: 12)
Memory->access(MemRead, addr: 2177696, latency: 112)
CYCLE: 83684 -> 83795
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 83796] ITYPE: (Seq:      657)(Addr: 24)(PC: 2177700)
IL1Cache->access(MemRead, addr: 2177700, latency: 2)
L2Cache->access(MemRead, addr: 2177700, latency: 12)
Memory->access(MemRead, addr: 2177700, latency: 112)
CYCLE: 83796 -> 83907
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 83908] LOAD: (Seq:      655)(Addr: 2151803456)(PC: 2177692)
DL1Cache->access(MemRead, addr: 2151803456, latency: 2)
L2Cache->access(MemRead, addr: 2151803456, latency: 12)
Memory->access(MemRead, addr: 2151803456, latency: 112)
CYCLE: 83908 -> 84019
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 84019] JRTYPE: (Seq:      658)(Addr: 2157116)(PC: 2177704)
IL1Cache->access(MemRead, addr: 2177704, latency: 2)
L2Cache->access(MemRead, addr: 2177704, latency: 12)
Memory->access(MemRead, addr: 2177704, latency: 112)
CYCLE: 84019 -> 84130
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 84131] LOAD: (Seq:      656)(Addr: 2416246856)(PC: 2177696)
DL1Cache->access(MemRead, addr: 2416246856, latency: 2)
L2Cache->access(MemRead, addr: 2416246856, latency: 12)
Memory->access(MemRead, addr: 2416246856, latency: 112)
CYCLE: 84131 -> 84242
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 84242] RTYPE: (Seq:      659)(Addr: 0)(PC: 2157116)
IL1Cache->access(MemRead, addr: 2157116, latency: 2)
L2Cache->access(MemRead, addr: 2157116, latency: 12)
Memory->access(MemRead, addr: 2157116, latency: 112)
CYCLE: 84242 -> 84353
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 84354] RTYPE: (Seq:      660)(Addr: 0)(PC: 2157120)
IL1Cache->access(MemRead, addr: 2157120, latency: 2)
L2Cache->access(MemRead, addr: 2157120, latency: 12)
Memory->access(MemRead, addr: 2157120, latency: 112)
CYCLE: 84354 -> 84465
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 84466] RTYPE: (Seq:      661)(Addr: 0)(PC: 2157124)
IL1Cache->access(MemRead, addr: 2157124, latency: 2)
L2Cache->access(MemRead, addr: 2157124, latency: 12)
Memory->access(MemRead, addr: 2157124, latency: 112)
CYCLE: 84466 -> 84577
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 84578] RTYPE: (Seq:      662)(Addr: 0)(PC: 2157128)
IL1Cache->access(MemRead, addr: 2157128, latency: 2)
L2Cache->access(MemRead, addr: 2157128, latency: 12)
Memory->access(MemRead, addr: 2157128, latency: 112)
CYCLE: 84578 -> 84689
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 84690] LOAD: (Seq:      663)(Addr: 2151762360)(PC: 2157132)
IL1Cache->access(MemRead, addr: 2157132, latency: 2)
L2Cache->access(MemRead, addr: 2157132, latency: 12)
Memory->access(MemRead, addr: 2157132, latency: 112)
CYCLE: 84690 -> 84801
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 84802] ITYPE: (Seq:      664)(Addr: 24)(PC: 2157136)
IL1Cache->access(MemRead, addr: 2157136, latency: 2)
L2Cache->access(MemRead, addr: 2157136, latency: 12)
Memory->access(MemRead, addr: 2157136, latency: 112)
CYCLE: 84802 -> 84913
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 84914] JRTYPE: (Seq:      665)(Addr: 2142920)(PC: 2157140)
IL1Cache->access(MemRead, addr: 2157140, latency: 2)
L2Cache->access(MemRead, addr: 2157140, latency: 12)
Memory->access(MemRead, addr: 2157140, latency: 112)
CYCLE: 84914 -> 85025
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 85026] LOAD: (Seq:      663)(Addr: 2151762360)(PC: 2157132)
DL1Cache->access(MemRead, addr: 2151762360, latency: 2)
L2Cache->access(MemRead, addr: 2151762360, latency: 12)
Memory->access(MemRead, addr: 2151762360, latency: 112)
CYCLE: 85026 -> 85137
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 85137] LOAD: (Seq:      666)(Addr: 537283360)(PC: 2142920)
IL1Cache->access(MemRead, addr: 2142920, latency: 2)
L2Cache->access(MemRead, addr: 2142920, latency: 12)
Memory->access(MemRead, addr: 2142920, latency: 112)
CYCLE: 85137 -> 85248
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 85249] BRANCH: (Seq:      667)(Addr: 2142932)(PC: 2142924)
IL1Cache->access(MemRead, addr: 2142924, latency: 2)
L2Cache->access(MemRead, addr: 2142924, latency: 12)
Memory->access(MemRead, addr: 2142924, latency: 112)
CYCLE: 85249 -> 85360
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 85361] STORE: (Seq:      668)(Addr: 268454280)(PC: 2142932)
IL1Cache->access(MemRead, addr: 2142932, latency: 2)
L2Cache->access(MemRead, addr: 2142932, latency: 12)
Memory->access(MemRead, addr: 2142932, latency: 112)
CYCLE: 85361 -> 85472
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 85473] LOAD: (Seq:      666)(Addr: 537283360)(PC: 2142920)
DL1Cache->access(MemRead, addr: 537283360, latency: 2)
L2Cache->access(MemRead, addr: 537283360, latency: 12)
Memory->access(MemRead, addr: 537283360, latency: 112)
CYCLE: 85473 -> 85584
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 85584] BRANCH: (Seq:      669)(Addr: 2143032)(PC: 2142936)
IL1Cache->access(MemRead, addr: 2142936, latency: 2)
L2Cache->access(MemRead, addr: 2142936, latency: 12)
Memory->access(MemRead, addr: 2142936, latency: 112)
CYCLE: 85584 -> 85695
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 85696] LOAD: (Seq:      670)(Addr: 268484608)(PC: 2142940)
IL1Cache->access(MemRead, addr: 2142940, latency: 2)
L2Cache->access(MemRead, addr: 2142940, latency: 12)
Memory->access(MemRead, addr: 2142940, latency: 112)
CYCLE: 85696 -> 85807
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 85808] STORE: (Seq:      668)(Addr: 268454280)(PC: 2142932)
DL1Cache->access(MemWrite, addr: 268454280, latency: 2)
L2Cache->access(MemWrite, addr: 268454280, latency: 12)
Memory->access(MemWrite, addr: 268454280, latency: 112)
CYCLE: 85808 -> 85808
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 85808] RTYPE: (Seq:      671)(Addr: 0)(PC: 2142944)
IL1Cache->access(MemRead, addr: 2142944, latency: 2)
L2Cache->access(MemRead, addr: 2142944, latency: 12)
Memory->access(MemRead, addr: 2142944, latency: 112)
CYCLE: 85808 -> 85919
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 85920] RTYPE: (Seq:      672)(Addr: 0)(PC: 2142948)
IL1Cache->access(MemRead, addr: 2142948, latency: 2)
L2Cache->access(MemRead, addr: 2142948, latency: 12)
Memory->access(MemRead, addr: 2142948, latency: 112)
CYCLE: 85920 -> 86031
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 86032] LOAD: (Seq:      670)(Addr: 268484608)(PC: 2142940)
DL1Cache->access(MemRead, addr: 268484608, latency: 2)
L2Cache->access(MemRead, addr: 268484608, latency: 12)
Memory->access(MemRead, addr: 268484608, latency: 112)
CYCLE: 86032 -> 86143
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 86143] ITYPE: (Seq:      673)(Addr: 1)(PC: 2142952)
IL1Cache->access(MemRead, addr: 2142952, latency: 2)
L2Cache->access(MemRead, addr: 2142952, latency: 12)
Memory->access(MemRead, addr: 2142952, latency: 112)
CYCLE: 86143 -> 86254
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 86255] RTYPE: (Seq:      674)(Addr: 0)(PC: 2142956)
IL1Cache->access(MemRead, addr: 2142956, latency: 2)
L2Cache->access(MemRead, addr: 2142956, latency: 12)
Memory->access(MemRead, addr: 2142956, latency: 112)
CYCLE: 86255 -> 86366
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 86367] ITYPE: (Seq:      675)(Addr: 2)(PC: 2142960)
IL1Cache->access(MemRead, addr: 2142960, latency: 2)
L2Cache->access(MemRead, addr: 2142960, latency: 12)
Memory->access(MemRead, addr: 2142960, latency: 112)
CYCLE: 86367 -> 86478
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 86479] JTYPE: (Seq:      676)(Addr: 2138392)(PC: 2142964)
IL1Cache->access(MemRead, addr: 2142964, latency: 2)
L2Cache->access(MemRead, addr: 2142964, latency: 12)
Memory->access(MemRead, addr: 2142964, latency: 112)
CYCLE: 86479 -> 86590
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 86591] RTYPE: (Seq:      677)(Addr: 0)(PC: 2138392)
IL1Cache->access(MemRead, addr: 2138392, latency: 2)
L2Cache->access(MemRead, addr: 2138392, latency: 12)
Memory->access(MemRead, addr: 2138392, latency: 112)
CYCLE: 86591 -> 86702
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 86703] ITYPE: (Seq:      678)(Addr: 8)(PC: 2138396)
IL1Cache->access(MemRead, addr: 2138396, latency: 2)
L2Cache->access(MemRead, addr: 2138396, latency: 12)
Memory->access(MemRead, addr: 2138396, latency: 112)
CYCLE: 86703 -> 86814
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 86815] BRANCH: (Seq:      679)(Addr: 2138544)(PC: 2138400)
IL1Cache->access(MemRead, addr: 2138400, latency: 2)
L2Cache->access(MemRead, addr: 2138400, latency: 12)
Memory->access(MemRead, addr: 2138400, latency: 112)
CYCLE: 86815 -> 86926
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 86927] ITYPE: (Seq:      680)(Addr: 255)(PC: 2138404)
IL1Cache->access(MemRead, addr: 2138404, latency: 2)
L2Cache->access(MemRead, addr: 2138404, latency: 12)
Memory->access(MemRead, addr: 2138404, latency: 112)
CYCLE: 86927 -> 87038
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 87039] ITYPE: (Seq:      681)(Addr: 8)(PC: 2138408)
IL1Cache->access(MemRead, addr: 2138408, latency: 2)
L2Cache->access(MemRead, addr: 2138408, latency: 12)
Memory->access(MemRead, addr: 2138408, latency: 112)
CYCLE: 87039 -> 87150
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 87151] RTYPE: (Seq:      682)(Addr: 0)(PC: 2138412)
IL1Cache->access(MemRead, addr: 2138412, latency: 2)
L2Cache->access(MemRead, addr: 2138412, latency: 12)
Memory->access(MemRead, addr: 2138412, latency: 112)
CYCLE: 87151 -> 87262
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 87263] ITYPE: (Seq:      683)(Addr: 16)(PC: 2138416)
IL1Cache->access(MemRead, addr: 2138416, latency: 2)
L2Cache->access(MemRead, addr: 2138416, latency: 12)
Memory->access(MemRead, addr: 2138416, latency: 112)
CYCLE: 87263 -> 87374
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 87375] RTYPE: (Seq:      684)(Addr: 0)(PC: 2138420)
IL1Cache->access(MemRead, addr: 2138420, latency: 2)
L2Cache->access(MemRead, addr: 2138420, latency: 12)
Memory->access(MemRead, addr: 2138420, latency: 112)
CYCLE: 87375 -> 87486
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 87487] ITYPE: (Seq:      685)(Addr: 3)(PC: 2138424)
IL1Cache->access(MemRead, addr: 2138424, latency: 2)
L2Cache->access(MemRead, addr: 2138424, latency: 12)
Memory->access(MemRead, addr: 2138424, latency: 112)
CYCLE: 87487 -> 87598
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 87599] BRANCH: (Seq:      686)(Addr: 2138452)(PC: 2138428)
IL1Cache->access(MemRead, addr: 2138428, latency: 2)
L2Cache->access(MemRead, addr: 2138428, latency: 12)
Memory->access(MemRead, addr: 2138428, latency: 112)
CYCLE: 87599 -> 87710
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 87711] ITYPE: (Seq:      687)(Addr: 5)(PC: 2138452)
IL1Cache->access(MemRead, addr: 2138452, latency: 2)
L2Cache->access(MemRead, addr: 2138452, latency: 12)
Memory->access(MemRead, addr: 2138452, latency: 112)
CYCLE: 87711 -> 87822
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 87823] BRANCH: (Seq:      688)(Addr: 2138512)(PC: 2138456)
IL1Cache->access(MemRead, addr: 2138456, latency: 2)
L2Cache->access(MemRead, addr: 2138456, latency: 12)
Memory->access(MemRead, addr: 2138456, latency: 112)
CYCLE: 87823 -> 87934
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 87935] ITYPE: (Seq:      689)(Addr: 28)(PC: 2138460)
IL1Cache->access(MemRead, addr: 2138460, latency: 2)
L2Cache->access(MemRead, addr: 2138460, latency: 12)
Memory->access(MemRead, addr: 2138460, latency: 112)
CYCLE: 87935 -> 88046
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 88047] STORE: (Seq:      690)(Addr: 268787712)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 88047 -> 88158
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 88159] STORE: (Seq:      691)(Addr: 268787716)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 88159 -> 88270
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 88271] STORE: (Seq:      692)(Addr: 268787720)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 88271 -> 88382
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 88383] STORE: (Seq:      690)(Addr: 268787712)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268787712, latency: 2)
L2Cache->access(MemWrite, addr: 268787712, latency: 12)
Memory->access(MemWrite, addr: 268787712, latency: 112)
CYCLE: 88383 -> 88383
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 88383] STORE: (Seq:      693)(Addr: 268787724)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 88383 -> 88494
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 88495] STORE: (Seq:      691)(Addr: 268787716)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268787716, latency: 2)
L2Cache->access(MemWrite, addr: 268787716, latency: 12)
Memory->access(MemWrite, addr: 268787716, latency: 112)
CYCLE: 88495 -> 88495
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 88495] STORE: (Seq:      694)(Addr: 268787728)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 88495 -> 88606
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 88607] STORE: (Seq:      692)(Addr: 268787720)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268787720, latency: 2)
L2Cache->access(MemWrite, addr: 268787720, latency: 12)
Memory->access(MemWrite, addr: 268787720, latency: 112)
CYCLE: 88607 -> 88607
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 88607] STORE: (Seq:      695)(Addr: 268787732)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 88607 -> 88718
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 88719] STORE: (Seq:      693)(Addr: 268787724)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268787724, latency: 2)
L2Cache->access(MemWrite, addr: 268787724, latency: 12)
Memory->access(MemWrite, addr: 268787724, latency: 112)
CYCLE: 88719 -> 88719
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 88719] STORE: (Seq:      696)(Addr: 268787736)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 88719 -> 88830
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 88831] STORE: (Seq:      694)(Addr: 268787728)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268787728, latency: 2)
L2Cache->access(MemWrite, addr: 268787728, latency: 12)
Memory->access(MemWrite, addr: 268787728, latency: 112)
CYCLE: 88831 -> 88831
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 88831] STORE: (Seq:      697)(Addr: 268787740)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 88831 -> 88942
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 88943] STORE: (Seq:      695)(Addr: 268787732)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268787732, latency: 2)
L2Cache->access(MemWrite, addr: 268787732, latency: 12)
Memory->access(MemWrite, addr: 268787732, latency: 112)
CYCLE: 88943 -> 88943
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 88943] ITYPE: (Seq:      698)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 88943 -> 89054
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 89055] STORE: (Seq:      696)(Addr: 268787736)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268787736, latency: 2)
L2Cache->access(MemWrite, addr: 268787736, latency: 12)
Memory->access(MemWrite, addr: 268787736, latency: 112)
CYCLE: 89055 -> 89055
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 89055] ITYPE: (Seq:      699)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 89055 -> 89166
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 89167] STORE: (Seq:      697)(Addr: 268787740)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268787740, latency: 2)
L2Cache->access(MemWrite, addr: 268787740, latency: 12)
Memory->access(MemWrite, addr: 268787740, latency: 112)
CYCLE: 89167 -> 89167
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 89167] ITYPE: (Seq:      700)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 89167 -> 89278
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 89279] BRANCH: (Seq:      701)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 89279 -> 89390
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 89391] STORE: (Seq:      702)(Addr: 268787744)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 89391 -> 89502
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 89503] STORE: (Seq:      703)(Addr: 268787748)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 89503 -> 89614
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 89615] STORE: (Seq:      704)(Addr: 268787752)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 89615 -> 89726
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 89727] STORE: (Seq:      702)(Addr: 268787744)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268787744, latency: 2)
L2Cache->access(MemWrite, addr: 268787744, latency: 12)
Memory->access(MemWrite, addr: 268787744, latency: 112)
CYCLE: 89727 -> 89727
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 89727] STORE: (Seq:      705)(Addr: 268787756)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 89727 -> 89838
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 89839] STORE: (Seq:      703)(Addr: 268787748)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268787748, latency: 2)
L2Cache->access(MemWrite, addr: 268787748, latency: 12)
Memory->access(MemWrite, addr: 268787748, latency: 112)
CYCLE: 89839 -> 89839
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 89839] STORE: (Seq:      706)(Addr: 268787760)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 89839 -> 89950
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 89951] STORE: (Seq:      704)(Addr: 268787752)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268787752, latency: 2)
L2Cache->access(MemWrite, addr: 268787752, latency: 12)
Memory->access(MemWrite, addr: 268787752, latency: 112)
CYCLE: 89951 -> 89951
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 89951] STORE: (Seq:      707)(Addr: 268787764)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 89951 -> 90062
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 90063] STORE: (Seq:      705)(Addr: 268787756)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268787756, latency: 2)
L2Cache->access(MemWrite, addr: 268787756, latency: 12)
Memory->access(MemWrite, addr: 268787756, latency: 112)
CYCLE: 90063 -> 90063
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 90063] STORE: (Seq:      708)(Addr: 268787768)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 90063 -> 90174
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 90175] STORE: (Seq:      706)(Addr: 268787760)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268787760, latency: 2)
L2Cache->access(MemWrite, addr: 268787760, latency: 12)
Memory->access(MemWrite, addr: 268787760, latency: 112)
CYCLE: 90175 -> 90175
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 90175] STORE: (Seq:      709)(Addr: 268787772)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 90175 -> 90286
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 90287] STORE: (Seq:      707)(Addr: 268787764)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268787764, latency: 2)
L2Cache->access(MemWrite, addr: 268787764, latency: 12)
Memory->access(MemWrite, addr: 268787764, latency: 112)
CYCLE: 90287 -> 90287
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 90287] ITYPE: (Seq:      710)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 90287 -> 90398
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 90399] STORE: (Seq:      708)(Addr: 268787768)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268787768, latency: 2)
L2Cache->access(MemWrite, addr: 268787768, latency: 12)
Memory->access(MemWrite, addr: 268787768, latency: 112)
CYCLE: 90399 -> 90399
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 90399] ITYPE: (Seq:      711)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 90399 -> 90510
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 90511] STORE: (Seq:      709)(Addr: 268787772)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268787772, latency: 2)
L2Cache->access(MemWrite, addr: 268787772, latency: 12)
Memory->access(MemWrite, addr: 268787772, latency: 112)
CYCLE: 90511 -> 90511
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 90511] ITYPE: (Seq:      712)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 90511 -> 90622
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 90623] BRANCH: (Seq:      713)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 90623 -> 90734
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 90735] STORE: (Seq:      714)(Addr: 268787776)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 90735 -> 90846
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 90847] STORE: (Seq:      715)(Addr: 268787780)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 90847 -> 90958
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 90959] STORE: (Seq:      716)(Addr: 268787784)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 90959 -> 91070
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 91071] STORE: (Seq:      714)(Addr: 268787776)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268787776, latency: 2)
L2Cache->access(MemWrite, addr: 268787776, latency: 12)
Memory->access(MemWrite, addr: 268787776, latency: 112)
CYCLE: 91071 -> 91071
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 91071] STORE: (Seq:      717)(Addr: 268787788)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 91071 -> 91182
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 91183] STORE: (Seq:      715)(Addr: 268787780)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268787780, latency: 2)
L2Cache->access(MemWrite, addr: 268787780, latency: 12)
Memory->access(MemWrite, addr: 268787780, latency: 112)
CYCLE: 91183 -> 91183
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 91183] STORE: (Seq:      718)(Addr: 268787792)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 91183 -> 91294
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 91295] STORE: (Seq:      716)(Addr: 268787784)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268787784, latency: 2)
L2Cache->access(MemWrite, addr: 268787784, latency: 12)
Memory->access(MemWrite, addr: 268787784, latency: 112)
CYCLE: 91295 -> 91295
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 91295] STORE: (Seq:      719)(Addr: 268787796)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 91295 -> 91406
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 91407] STORE: (Seq:      717)(Addr: 268787788)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268787788, latency: 2)
L2Cache->access(MemWrite, addr: 268787788, latency: 12)
Memory->access(MemWrite, addr: 268787788, latency: 112)
CYCLE: 91407 -> 91407
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 91407] STORE: (Seq:      720)(Addr: 268787800)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 91407 -> 91518
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 91519] STORE: (Seq:      718)(Addr: 268787792)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268787792, latency: 2)
L2Cache->access(MemWrite, addr: 268787792, latency: 12)
Memory->access(MemWrite, addr: 268787792, latency: 112)
CYCLE: 91519 -> 91519
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 91519] STORE: (Seq:      721)(Addr: 268787804)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 91519 -> 91630
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 91631] STORE: (Seq:      719)(Addr: 268787796)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268787796, latency: 2)
L2Cache->access(MemWrite, addr: 268787796, latency: 12)
Memory->access(MemWrite, addr: 268787796, latency: 112)
CYCLE: 91631 -> 91631
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 91631] ITYPE: (Seq:      722)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 91631 -> 91742
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 91743] STORE: (Seq:      720)(Addr: 268787800)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268787800, latency: 2)
L2Cache->access(MemWrite, addr: 268787800, latency: 12)
Memory->access(MemWrite, addr: 268787800, latency: 112)
CYCLE: 91743 -> 91743
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 91743] ITYPE: (Seq:      723)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 91743 -> 91854
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 91855] STORE: (Seq:      721)(Addr: 268787804)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268787804, latency: 2)
L2Cache->access(MemWrite, addr: 268787804, latency: 12)
Memory->access(MemWrite, addr: 268787804, latency: 112)
CYCLE: 91855 -> 91855
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 91855] ITYPE: (Seq:      724)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 91855 -> 91966
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 91967] BRANCH: (Seq:      725)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 91967 -> 92078
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 92079] STORE: (Seq:      726)(Addr: 268787808)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 92079 -> 92190
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 92191] STORE: (Seq:      727)(Addr: 268787812)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 92191 -> 92302
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 92303] STORE: (Seq:      728)(Addr: 268787816)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 92303 -> 92414
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 92415] STORE: (Seq:      726)(Addr: 268787808)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268787808, latency: 2)
L2Cache->access(MemWrite, addr: 268787808, latency: 12)
Memory->access(MemWrite, addr: 268787808, latency: 112)
CYCLE: 92415 -> 92415
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 92415] STORE: (Seq:      729)(Addr: 268787820)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 92415 -> 92526
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 92527] STORE: (Seq:      727)(Addr: 268787812)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268787812, latency: 2)
L2Cache->access(MemWrite, addr: 268787812, latency: 12)
Memory->access(MemWrite, addr: 268787812, latency: 112)
CYCLE: 92527 -> 92527
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 92527] STORE: (Seq:      730)(Addr: 268787824)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 92527 -> 92638
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 92639] STORE: (Seq:      728)(Addr: 268787816)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268787816, latency: 2)
L2Cache->access(MemWrite, addr: 268787816, latency: 12)
Memory->access(MemWrite, addr: 268787816, latency: 112)
CYCLE: 92639 -> 92639
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 92639] STORE: (Seq:      731)(Addr: 268787828)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 92639 -> 92750
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 92751] STORE: (Seq:      729)(Addr: 268787820)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268787820, latency: 2)
L2Cache->access(MemWrite, addr: 268787820, latency: 12)
Memory->access(MemWrite, addr: 268787820, latency: 112)
CYCLE: 92751 -> 92751
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 92751] STORE: (Seq:      732)(Addr: 268787832)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 92751 -> 92862
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 92863] STORE: (Seq:      730)(Addr: 268787824)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268787824, latency: 2)
L2Cache->access(MemWrite, addr: 268787824, latency: 12)
Memory->access(MemWrite, addr: 268787824, latency: 112)
CYCLE: 92863 -> 92863
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 92863] STORE: (Seq:      733)(Addr: 268787836)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 92863 -> 92974
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 92975] STORE: (Seq:      731)(Addr: 268787828)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268787828, latency: 2)
L2Cache->access(MemWrite, addr: 268787828, latency: 12)
Memory->access(MemWrite, addr: 268787828, latency: 112)
CYCLE: 92975 -> 92975
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 92975] ITYPE: (Seq:      734)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 92975 -> 93086
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 93087] STORE: (Seq:      732)(Addr: 268787832)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268787832, latency: 2)
L2Cache->access(MemWrite, addr: 268787832, latency: 12)
Memory->access(MemWrite, addr: 268787832, latency: 112)
CYCLE: 93087 -> 93087
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 93087] ITYPE: (Seq:      735)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 93087 -> 93198
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 93199] STORE: (Seq:      733)(Addr: 268787836)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268787836, latency: 2)
L2Cache->access(MemWrite, addr: 268787836, latency: 12)
Memory->access(MemWrite, addr: 268787836, latency: 112)
CYCLE: 93199 -> 93199
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 93199] ITYPE: (Seq:      736)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 93199 -> 93310
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 93311] BRANCH: (Seq:      737)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 93311 -> 93422
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 93423] STORE: (Seq:      738)(Addr: 268787840)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 93423 -> 93534
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 93535] STORE: (Seq:      739)(Addr: 268787844)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 93535 -> 93646
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 93647] STORE: (Seq:      740)(Addr: 268787848)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 93647 -> 93758
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 93759] STORE: (Seq:      738)(Addr: 268787840)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268787840, latency: 2)
L2Cache->access(MemWrite, addr: 268787840, latency: 12)
Memory->access(MemWrite, addr: 268787840, latency: 112)
CYCLE: 93759 -> 93759
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 93759] STORE: (Seq:      741)(Addr: 268787852)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 93759 -> 93870
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 93871] STORE: (Seq:      739)(Addr: 268787844)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268787844, latency: 2)
L2Cache->access(MemWrite, addr: 268787844, latency: 12)
Memory->access(MemWrite, addr: 268787844, latency: 112)
CYCLE: 93871 -> 93871
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 93871] STORE: (Seq:      742)(Addr: 268787856)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 93871 -> 93982
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 93983] STORE: (Seq:      740)(Addr: 268787848)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268787848, latency: 2)
L2Cache->access(MemWrite, addr: 268787848, latency: 12)
Memory->access(MemWrite, addr: 268787848, latency: 112)
CYCLE: 93983 -> 93983
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 93983] STORE: (Seq:      743)(Addr: 268787860)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 93983 -> 94094
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 94095] STORE: (Seq:      741)(Addr: 268787852)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268787852, latency: 2)
L2Cache->access(MemWrite, addr: 268787852, latency: 12)
Memory->access(MemWrite, addr: 268787852, latency: 112)
CYCLE: 94095 -> 94095
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 94095] STORE: (Seq:      744)(Addr: 268787864)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 94095 -> 94206
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 94207] STORE: (Seq:      742)(Addr: 268787856)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268787856, latency: 2)
L2Cache->access(MemWrite, addr: 268787856, latency: 12)
Memory->access(MemWrite, addr: 268787856, latency: 112)
CYCLE: 94207 -> 94207
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 94207] STORE: (Seq:      745)(Addr: 268787868)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 94207 -> 94318
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 94319] STORE: (Seq:      743)(Addr: 268787860)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268787860, latency: 2)
L2Cache->access(MemWrite, addr: 268787860, latency: 12)
Memory->access(MemWrite, addr: 268787860, latency: 112)
CYCLE: 94319 -> 94319
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 94319] ITYPE: (Seq:      746)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 94319 -> 94430
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 94431] STORE: (Seq:      744)(Addr: 268787864)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268787864, latency: 2)
L2Cache->access(MemWrite, addr: 268787864, latency: 12)
Memory->access(MemWrite, addr: 268787864, latency: 112)
CYCLE: 94431 -> 94431
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 94431] ITYPE: (Seq:      747)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 94431 -> 94542
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 94543] STORE: (Seq:      745)(Addr: 268787868)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268787868, latency: 2)
L2Cache->access(MemWrite, addr: 268787868, latency: 12)
Memory->access(MemWrite, addr: 268787868, latency: 112)
CYCLE: 94543 -> 94543
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 94543] ITYPE: (Seq:      748)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 94543 -> 94654
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 94655] BRANCH: (Seq:      749)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 94655 -> 94766
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 94767] STORE: (Seq:      750)(Addr: 268787872)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 94767 -> 94878
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 94879] STORE: (Seq:      751)(Addr: 268787876)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 94879 -> 94990
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 94991] STORE: (Seq:      752)(Addr: 268787880)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 94991 -> 95102
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 95103] STORE: (Seq:      750)(Addr: 268787872)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268787872, latency: 2)
L2Cache->access(MemWrite, addr: 268787872, latency: 12)
Memory->access(MemWrite, addr: 268787872, latency: 112)
CYCLE: 95103 -> 95103
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 95103] STORE: (Seq:      753)(Addr: 268787884)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 95103 -> 95214
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 95215] STORE: (Seq:      751)(Addr: 268787876)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268787876, latency: 2)
L2Cache->access(MemWrite, addr: 268787876, latency: 12)
Memory->access(MemWrite, addr: 268787876, latency: 112)
CYCLE: 95215 -> 95215
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 95215] STORE: (Seq:      754)(Addr: 268787888)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 95215 -> 95326
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 95327] STORE: (Seq:      752)(Addr: 268787880)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268787880, latency: 2)
L2Cache->access(MemWrite, addr: 268787880, latency: 12)
Memory->access(MemWrite, addr: 268787880, latency: 112)
CYCLE: 95327 -> 95327
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 95327] STORE: (Seq:      755)(Addr: 268787892)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 95327 -> 95438
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 95439] STORE: (Seq:      753)(Addr: 268787884)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268787884, latency: 2)
L2Cache->access(MemWrite, addr: 268787884, latency: 12)
Memory->access(MemWrite, addr: 268787884, latency: 112)
CYCLE: 95439 -> 95439
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 95439] STORE: (Seq:      756)(Addr: 268787896)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 95439 -> 95550
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 95551] STORE: (Seq:      754)(Addr: 268787888)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268787888, latency: 2)
L2Cache->access(MemWrite, addr: 268787888, latency: 12)
Memory->access(MemWrite, addr: 268787888, latency: 112)
CYCLE: 95551 -> 95551
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 95551] STORE: (Seq:      757)(Addr: 268787900)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 95551 -> 95662
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 95663] STORE: (Seq:      755)(Addr: 268787892)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268787892, latency: 2)
L2Cache->access(MemWrite, addr: 268787892, latency: 12)
Memory->access(MemWrite, addr: 268787892, latency: 112)
CYCLE: 95663 -> 95663
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 95663] ITYPE: (Seq:      758)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 95663 -> 95774
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 95775] STORE: (Seq:      756)(Addr: 268787896)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268787896, latency: 2)
L2Cache->access(MemWrite, addr: 268787896, latency: 12)
Memory->access(MemWrite, addr: 268787896, latency: 112)
CYCLE: 95775 -> 95775
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 95775] ITYPE: (Seq:      759)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 95775 -> 95886
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 95887] STORE: (Seq:      757)(Addr: 268787900)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268787900, latency: 2)
L2Cache->access(MemWrite, addr: 268787900, latency: 12)
Memory->access(MemWrite, addr: 268787900, latency: 112)
CYCLE: 95887 -> 95887
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 95887] ITYPE: (Seq:      760)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 95887 -> 95998
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 95999] BRANCH: (Seq:      761)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 95999 -> 96110
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 96111] STORE: (Seq:      762)(Addr: 268787904)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 96111 -> 96222
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 96223] STORE: (Seq:      763)(Addr: 268787908)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 96223 -> 96334
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 96335] STORE: (Seq:      764)(Addr: 268787912)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 96335 -> 96446
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 96447] STORE: (Seq:      762)(Addr: 268787904)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268787904, latency: 2)
L2Cache->access(MemWrite, addr: 268787904, latency: 12)
Memory->access(MemWrite, addr: 268787904, latency: 112)
CYCLE: 96447 -> 96447
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 96447] STORE: (Seq:      765)(Addr: 268787916)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 96447 -> 96558
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 96559] STORE: (Seq:      763)(Addr: 268787908)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268787908, latency: 2)
L2Cache->access(MemWrite, addr: 268787908, latency: 12)
Memory->access(MemWrite, addr: 268787908, latency: 112)
CYCLE: 96559 -> 96559
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 96559] STORE: (Seq:      766)(Addr: 268787920)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 96559 -> 96670
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 96671] STORE: (Seq:      764)(Addr: 268787912)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268787912, latency: 2)
L2Cache->access(MemWrite, addr: 268787912, latency: 12)
Memory->access(MemWrite, addr: 268787912, latency: 112)
CYCLE: 96671 -> 96671
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 96671] STORE: (Seq:      767)(Addr: 268787924)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 96671 -> 96782
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 96783] STORE: (Seq:      765)(Addr: 268787916)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268787916, latency: 2)
L2Cache->access(MemWrite, addr: 268787916, latency: 12)
Memory->access(MemWrite, addr: 268787916, latency: 112)
CYCLE: 96783 -> 96783
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 96783] STORE: (Seq:      768)(Addr: 268787928)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 96783 -> 96894
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 96895] STORE: (Seq:      766)(Addr: 268787920)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268787920, latency: 2)
L2Cache->access(MemWrite, addr: 268787920, latency: 12)
Memory->access(MemWrite, addr: 268787920, latency: 112)
CYCLE: 96895 -> 96895
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 96895] STORE: (Seq:      769)(Addr: 268787932)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 96895 -> 97006
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 97007] STORE: (Seq:      767)(Addr: 268787924)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268787924, latency: 2)
L2Cache->access(MemWrite, addr: 268787924, latency: 12)
Memory->access(MemWrite, addr: 268787924, latency: 112)
CYCLE: 97007 -> 97007
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 97007] ITYPE: (Seq:      770)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 97007 -> 97118
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 97119] STORE: (Seq:      768)(Addr: 268787928)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268787928, latency: 2)
L2Cache->access(MemWrite, addr: 268787928, latency: 12)
Memory->access(MemWrite, addr: 268787928, latency: 112)
CYCLE: 97119 -> 97119
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 97119] ITYPE: (Seq:      771)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 97119 -> 97230
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 97231] STORE: (Seq:      769)(Addr: 268787932)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268787932, latency: 2)
L2Cache->access(MemWrite, addr: 268787932, latency: 12)
Memory->access(MemWrite, addr: 268787932, latency: 112)
CYCLE: 97231 -> 97231
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 97231] ITYPE: (Seq:      772)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 97231 -> 97342
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 97343] BRANCH: (Seq:      773)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 97343 -> 97454
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 97455] STORE: (Seq:      774)(Addr: 268787936)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 97455 -> 97566
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 97567] STORE: (Seq:      775)(Addr: 268787940)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 97567 -> 97678
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 97679] STORE: (Seq:      776)(Addr: 268787944)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 97679 -> 97790
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 97791] STORE: (Seq:      774)(Addr: 268787936)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268787936, latency: 2)
L2Cache->access(MemWrite, addr: 268787936, latency: 12)
Memory->access(MemWrite, addr: 268787936, latency: 112)
CYCLE: 97791 -> 97791
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 97791] STORE: (Seq:      777)(Addr: 268787948)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 97791 -> 97902
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 97903] STORE: (Seq:      775)(Addr: 268787940)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268787940, latency: 2)
L2Cache->access(MemWrite, addr: 268787940, latency: 12)
Memory->access(MemWrite, addr: 268787940, latency: 112)
CYCLE: 97903 -> 97903
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 97903] STORE: (Seq:      778)(Addr: 268787952)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 97903 -> 98014
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 98015] STORE: (Seq:      776)(Addr: 268787944)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268787944, latency: 2)
L2Cache->access(MemWrite, addr: 268787944, latency: 12)
Memory->access(MemWrite, addr: 268787944, latency: 112)
CYCLE: 98015 -> 98015
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 98015] STORE: (Seq:      779)(Addr: 268787956)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 98015 -> 98126
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 98127] STORE: (Seq:      777)(Addr: 268787948)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268787948, latency: 2)
L2Cache->access(MemWrite, addr: 268787948, latency: 12)
Memory->access(MemWrite, addr: 268787948, latency: 112)
CYCLE: 98127 -> 98127
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 98127] STORE: (Seq:      780)(Addr: 268787960)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 98127 -> 98238
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 98239] STORE: (Seq:      778)(Addr: 268787952)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268787952, latency: 2)
L2Cache->access(MemWrite, addr: 268787952, latency: 12)
Memory->access(MemWrite, addr: 268787952, latency: 112)
CYCLE: 98239 -> 98239
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 98239] STORE: (Seq:      781)(Addr: 268787964)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 98239 -> 98350
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 98351] STORE: (Seq:      779)(Addr: 268787956)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268787956, latency: 2)
L2Cache->access(MemWrite, addr: 268787956, latency: 12)
Memory->access(MemWrite, addr: 268787956, latency: 112)
CYCLE: 98351 -> 98351
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 98351] ITYPE: (Seq:      782)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 98351 -> 98462
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 98463] STORE: (Seq:      780)(Addr: 268787960)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268787960, latency: 2)
L2Cache->access(MemWrite, addr: 268787960, latency: 12)
Memory->access(MemWrite, addr: 268787960, latency: 112)
CYCLE: 98463 -> 98463
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 98463] ITYPE: (Seq:      783)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 98463 -> 98574
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 98575] STORE: (Seq:      781)(Addr: 268787964)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268787964, latency: 2)
L2Cache->access(MemWrite, addr: 268787964, latency: 12)
Memory->access(MemWrite, addr: 268787964, latency: 112)
CYCLE: 98575 -> 98575
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 98575] ITYPE: (Seq:      784)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 98575 -> 98686
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 98687] BRANCH: (Seq:      785)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 98687 -> 98798
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 98799] STORE: (Seq:      786)(Addr: 268787968)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 98799 -> 98910
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 98911] STORE: (Seq:      787)(Addr: 268787972)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 98911 -> 99022
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 99023] STORE: (Seq:      788)(Addr: 268787976)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 99023 -> 99134
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 99135] STORE: (Seq:      786)(Addr: 268787968)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268787968, latency: 2)
L2Cache->access(MemWrite, addr: 268787968, latency: 12)
Memory->access(MemWrite, addr: 268787968, latency: 112)
CYCLE: 99135 -> 99135
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 99135] STORE: (Seq:      789)(Addr: 268787980)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 99135 -> 99246
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 99247] STORE: (Seq:      787)(Addr: 268787972)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268787972, latency: 2)
L2Cache->access(MemWrite, addr: 268787972, latency: 12)
Memory->access(MemWrite, addr: 268787972, latency: 112)
CYCLE: 99247 -> 99247
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 99247] STORE: (Seq:      790)(Addr: 268787984)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 99247 -> 99358
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 99359] STORE: (Seq:      788)(Addr: 268787976)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268787976, latency: 2)
L2Cache->access(MemWrite, addr: 268787976, latency: 12)
Memory->access(MemWrite, addr: 268787976, latency: 112)
CYCLE: 99359 -> 99359
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 99359] STORE: (Seq:      791)(Addr: 268787988)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 99359 -> 99470
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 99471] STORE: (Seq:      789)(Addr: 268787980)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268787980, latency: 2)
L2Cache->access(MemWrite, addr: 268787980, latency: 12)
Memory->access(MemWrite, addr: 268787980, latency: 112)
CYCLE: 99471 -> 99471
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 99471] STORE: (Seq:      792)(Addr: 268787992)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 99471 -> 99582
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 99583] STORE: (Seq:      790)(Addr: 268787984)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268787984, latency: 2)
L2Cache->access(MemWrite, addr: 268787984, latency: 12)
Memory->access(MemWrite, addr: 268787984, latency: 112)
CYCLE: 99583 -> 99583
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 99583] STORE: (Seq:      793)(Addr: 268787996)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 99583 -> 99694
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 99695] STORE: (Seq:      791)(Addr: 268787988)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268787988, latency: 2)
L2Cache->access(MemWrite, addr: 268787988, latency: 12)
Memory->access(MemWrite, addr: 268787988, latency: 112)
CYCLE: 99695 -> 99695
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 99695] ITYPE: (Seq:      794)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 99695 -> 99806
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 99807] STORE: (Seq:      792)(Addr: 268787992)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268787992, latency: 2)
L2Cache->access(MemWrite, addr: 268787992, latency: 12)
Memory->access(MemWrite, addr: 268787992, latency: 112)
CYCLE: 99807 -> 99807
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 99807] ITYPE: (Seq:      795)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 99807 -> 99918
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 99919] STORE: (Seq:      793)(Addr: 268787996)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268787996, latency: 2)
L2Cache->access(MemWrite, addr: 268787996, latency: 12)
Memory->access(MemWrite, addr: 268787996, latency: 112)
CYCLE: 99919 -> 99919
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 99919] ITYPE: (Seq:      796)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 99919 -> 100030
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 100031] BRANCH: (Seq:      797)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 100031 -> 100142
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 100143] STORE: (Seq:      798)(Addr: 268788000)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 100143 -> 100254
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 100255] STORE: (Seq:      799)(Addr: 268788004)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 100255 -> 100366
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 100367] STORE: (Seq:      800)(Addr: 268788008)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 100367 -> 100478
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 100479] STORE: (Seq:      798)(Addr: 268788000)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788000, latency: 2)
L2Cache->access(MemWrite, addr: 268788000, latency: 12)
Memory->access(MemWrite, addr: 268788000, latency: 112)
CYCLE: 100479 -> 100479
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 100479] STORE: (Seq:      801)(Addr: 268788012)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 100479 -> 100590
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 100591] STORE: (Seq:      799)(Addr: 268788004)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788004, latency: 2)
L2Cache->access(MemWrite, addr: 268788004, latency: 12)
Memory->access(MemWrite, addr: 268788004, latency: 112)
CYCLE: 100591 -> 100591
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 100591] STORE: (Seq:      802)(Addr: 268788016)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 100591 -> 100702
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 100703] STORE: (Seq:      800)(Addr: 268788008)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788008, latency: 2)
L2Cache->access(MemWrite, addr: 268788008, latency: 12)
Memory->access(MemWrite, addr: 268788008, latency: 112)
CYCLE: 100703 -> 100703
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 100703] STORE: (Seq:      803)(Addr: 268788020)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 100703 -> 100814
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 100815] STORE: (Seq:      801)(Addr: 268788012)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788012, latency: 2)
L2Cache->access(MemWrite, addr: 268788012, latency: 12)
Memory->access(MemWrite, addr: 268788012, latency: 112)
CYCLE: 100815 -> 100815
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 100815] STORE: (Seq:      804)(Addr: 268788024)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 100815 -> 100926
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 100927] STORE: (Seq:      802)(Addr: 268788016)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788016, latency: 2)
L2Cache->access(MemWrite, addr: 268788016, latency: 12)
Memory->access(MemWrite, addr: 268788016, latency: 112)
CYCLE: 100927 -> 100927
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 100927] STORE: (Seq:      805)(Addr: 268788028)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 100927 -> 101038
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 101039] STORE: (Seq:      803)(Addr: 268788020)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788020, latency: 2)
L2Cache->access(MemWrite, addr: 268788020, latency: 12)
Memory->access(MemWrite, addr: 268788020, latency: 112)
CYCLE: 101039 -> 101039
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 101039] ITYPE: (Seq:      806)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 101039 -> 101150
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 101151] STORE: (Seq:      804)(Addr: 268788024)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788024, latency: 2)
L2Cache->access(MemWrite, addr: 268788024, latency: 12)
Memory->access(MemWrite, addr: 268788024, latency: 112)
CYCLE: 101151 -> 101151
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 101151] ITYPE: (Seq:      807)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 101151 -> 101262
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 101263] STORE: (Seq:      805)(Addr: 268788028)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788028, latency: 2)
L2Cache->access(MemWrite, addr: 268788028, latency: 12)
Memory->access(MemWrite, addr: 268788028, latency: 112)
CYCLE: 101263 -> 101263
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 101263] ITYPE: (Seq:      808)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 101263 -> 101374
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 101375] BRANCH: (Seq:      809)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 101375 -> 101486
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 101487] STORE: (Seq:      810)(Addr: 268788032)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 101487 -> 101598
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 101599] STORE: (Seq:      811)(Addr: 268788036)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 101599 -> 101710
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 101711] STORE: (Seq:      812)(Addr: 268788040)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 101711 -> 101822
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 101823] STORE: (Seq:      810)(Addr: 268788032)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788032, latency: 2)
L2Cache->access(MemWrite, addr: 268788032, latency: 12)
Memory->access(MemWrite, addr: 268788032, latency: 112)
CYCLE: 101823 -> 101823
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 101823] STORE: (Seq:      813)(Addr: 268788044)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 101823 -> 101934
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 101935] STORE: (Seq:      811)(Addr: 268788036)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788036, latency: 2)
L2Cache->access(MemWrite, addr: 268788036, latency: 12)
Memory->access(MemWrite, addr: 268788036, latency: 112)
CYCLE: 101935 -> 101935
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 101935] STORE: (Seq:      814)(Addr: 268788048)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 101935 -> 102046
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 102047] STORE: (Seq:      812)(Addr: 268788040)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788040, latency: 2)
L2Cache->access(MemWrite, addr: 268788040, latency: 12)
Memory->access(MemWrite, addr: 268788040, latency: 112)
CYCLE: 102047 -> 102047
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 102047] STORE: (Seq:      815)(Addr: 268788052)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 102047 -> 102158
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 102159] STORE: (Seq:      813)(Addr: 268788044)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788044, latency: 2)
L2Cache->access(MemWrite, addr: 268788044, latency: 12)
Memory->access(MemWrite, addr: 268788044, latency: 112)
CYCLE: 102159 -> 102159
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 102159] STORE: (Seq:      816)(Addr: 268788056)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 102159 -> 102270
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 102271] STORE: (Seq:      814)(Addr: 268788048)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788048, latency: 2)
L2Cache->access(MemWrite, addr: 268788048, latency: 12)
Memory->access(MemWrite, addr: 268788048, latency: 112)
CYCLE: 102271 -> 102271
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 102271] STORE: (Seq:      817)(Addr: 268788060)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 102271 -> 102382
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 102383] STORE: (Seq:      815)(Addr: 268788052)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788052, latency: 2)
L2Cache->access(MemWrite, addr: 268788052, latency: 12)
Memory->access(MemWrite, addr: 268788052, latency: 112)
CYCLE: 102383 -> 102383
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 102383] ITYPE: (Seq:      818)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 102383 -> 102494
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 102495] STORE: (Seq:      816)(Addr: 268788056)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788056, latency: 2)
L2Cache->access(MemWrite, addr: 268788056, latency: 12)
Memory->access(MemWrite, addr: 268788056, latency: 112)
CYCLE: 102495 -> 102495
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 102495] ITYPE: (Seq:      819)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 102495 -> 102606
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 102607] STORE: (Seq:      817)(Addr: 268788060)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788060, latency: 2)
L2Cache->access(MemWrite, addr: 268788060, latency: 12)
Memory->access(MemWrite, addr: 268788060, latency: 112)
CYCLE: 102607 -> 102607
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 102607] ITYPE: (Seq:      820)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 102607 -> 102718
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 102719] BRANCH: (Seq:      821)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 102719 -> 102830
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 102831] STORE: (Seq:      822)(Addr: 268788064)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 102831 -> 102942
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 102943] STORE: (Seq:      823)(Addr: 268788068)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 102943 -> 103054
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 103055] STORE: (Seq:      824)(Addr: 268788072)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 103055 -> 103166
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 103167] STORE: (Seq:      822)(Addr: 268788064)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788064, latency: 2)
L2Cache->access(MemWrite, addr: 268788064, latency: 12)
Memory->access(MemWrite, addr: 268788064, latency: 112)
CYCLE: 103167 -> 103167
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 103167] STORE: (Seq:      825)(Addr: 268788076)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 103167 -> 103278
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 103279] STORE: (Seq:      823)(Addr: 268788068)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788068, latency: 2)
L2Cache->access(MemWrite, addr: 268788068, latency: 12)
Memory->access(MemWrite, addr: 268788068, latency: 112)
CYCLE: 103279 -> 103279
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 103279] STORE: (Seq:      826)(Addr: 268788080)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 103279 -> 103390
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 103391] STORE: (Seq:      824)(Addr: 268788072)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788072, latency: 2)
L2Cache->access(MemWrite, addr: 268788072, latency: 12)
Memory->access(MemWrite, addr: 268788072, latency: 112)
CYCLE: 103391 -> 103391
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 103391] STORE: (Seq:      827)(Addr: 268788084)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 103391 -> 103502
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 103503] STORE: (Seq:      825)(Addr: 268788076)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788076, latency: 2)
L2Cache->access(MemWrite, addr: 268788076, latency: 12)
Memory->access(MemWrite, addr: 268788076, latency: 112)
CYCLE: 103503 -> 103503
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 103503] STORE: (Seq:      828)(Addr: 268788088)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 103503 -> 103614
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 103615] STORE: (Seq:      826)(Addr: 268788080)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788080, latency: 2)
L2Cache->access(MemWrite, addr: 268788080, latency: 12)
Memory->access(MemWrite, addr: 268788080, latency: 112)
CYCLE: 103615 -> 103615
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 103615] STORE: (Seq:      829)(Addr: 268788092)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 103615 -> 103726
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 103727] STORE: (Seq:      827)(Addr: 268788084)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788084, latency: 2)
L2Cache->access(MemWrite, addr: 268788084, latency: 12)
Memory->access(MemWrite, addr: 268788084, latency: 112)
CYCLE: 103727 -> 103727
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 103727] ITYPE: (Seq:      830)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 103727 -> 103838
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 103839] STORE: (Seq:      828)(Addr: 268788088)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788088, latency: 2)
L2Cache->access(MemWrite, addr: 268788088, latency: 12)
Memory->access(MemWrite, addr: 268788088, latency: 112)
CYCLE: 103839 -> 103839
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 103839] ITYPE: (Seq:      831)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 103839 -> 103950
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 103951] STORE: (Seq:      829)(Addr: 268788092)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788092, latency: 2)
L2Cache->access(MemWrite, addr: 268788092, latency: 12)
Memory->access(MemWrite, addr: 268788092, latency: 112)
CYCLE: 103951 -> 103951
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 103951] ITYPE: (Seq:      832)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 103951 -> 104062
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 104063] BRANCH: (Seq:      833)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 104063 -> 104174
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 104175] STORE: (Seq:      834)(Addr: 268788096)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 104175 -> 104286
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 104287] STORE: (Seq:      835)(Addr: 268788100)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 104287 -> 104398
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 104399] STORE: (Seq:      836)(Addr: 268788104)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 104399 -> 104510
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 104511] STORE: (Seq:      834)(Addr: 268788096)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788096, latency: 2)
L2Cache->access(MemWrite, addr: 268788096, latency: 12)
Memory->access(MemWrite, addr: 268788096, latency: 112)
CYCLE: 104511 -> 104511
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 104511] STORE: (Seq:      837)(Addr: 268788108)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 104511 -> 104622
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 104623] STORE: (Seq:      835)(Addr: 268788100)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788100, latency: 2)
L2Cache->access(MemWrite, addr: 268788100, latency: 12)
Memory->access(MemWrite, addr: 268788100, latency: 112)
CYCLE: 104623 -> 104623
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 104623] STORE: (Seq:      838)(Addr: 268788112)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 104623 -> 104734
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 104735] STORE: (Seq:      836)(Addr: 268788104)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788104, latency: 2)
L2Cache->access(MemWrite, addr: 268788104, latency: 12)
Memory->access(MemWrite, addr: 268788104, latency: 112)
CYCLE: 104735 -> 104735
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 104735] STORE: (Seq:      839)(Addr: 268788116)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 104735 -> 104846
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 104847] STORE: (Seq:      837)(Addr: 268788108)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788108, latency: 2)
L2Cache->access(MemWrite, addr: 268788108, latency: 12)
Memory->access(MemWrite, addr: 268788108, latency: 112)
CYCLE: 104847 -> 104847
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 104847] STORE: (Seq:      840)(Addr: 268788120)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 104847 -> 104958
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 104959] STORE: (Seq:      838)(Addr: 268788112)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788112, latency: 2)
L2Cache->access(MemWrite, addr: 268788112, latency: 12)
Memory->access(MemWrite, addr: 268788112, latency: 112)
CYCLE: 104959 -> 104959
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 104959] STORE: (Seq:      841)(Addr: 268788124)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 104959 -> 105070
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 105071] STORE: (Seq:      839)(Addr: 268788116)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788116, latency: 2)
L2Cache->access(MemWrite, addr: 268788116, latency: 12)
Memory->access(MemWrite, addr: 268788116, latency: 112)
CYCLE: 105071 -> 105071
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 105071] ITYPE: (Seq:      842)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 105071 -> 105182
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 105183] STORE: (Seq:      840)(Addr: 268788120)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788120, latency: 2)
L2Cache->access(MemWrite, addr: 268788120, latency: 12)
Memory->access(MemWrite, addr: 268788120, latency: 112)
CYCLE: 105183 -> 105183
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 105183] ITYPE: (Seq:      843)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 105183 -> 105294
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 105295] STORE: (Seq:      841)(Addr: 268788124)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788124, latency: 2)
L2Cache->access(MemWrite, addr: 268788124, latency: 12)
Memory->access(MemWrite, addr: 268788124, latency: 112)
CYCLE: 105295 -> 105295
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 105295] ITYPE: (Seq:      844)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 105295 -> 105406
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 105407] BRANCH: (Seq:      845)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 105407 -> 105518
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 105519] STORE: (Seq:      846)(Addr: 268788128)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 105519 -> 105630
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 105631] STORE: (Seq:      847)(Addr: 268788132)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 105631 -> 105742
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 105743] STORE: (Seq:      848)(Addr: 268788136)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 105743 -> 105854
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 105855] STORE: (Seq:      846)(Addr: 268788128)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788128, latency: 2)
L2Cache->access(MemWrite, addr: 268788128, latency: 12)
Memory->access(MemWrite, addr: 268788128, latency: 112)
CYCLE: 105855 -> 105855
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 105855] STORE: (Seq:      849)(Addr: 268788140)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 105855 -> 105966
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 105967] STORE: (Seq:      847)(Addr: 268788132)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788132, latency: 2)
L2Cache->access(MemWrite, addr: 268788132, latency: 12)
Memory->access(MemWrite, addr: 268788132, latency: 112)
CYCLE: 105967 -> 105967
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 105967] STORE: (Seq:      850)(Addr: 268788144)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 105967 -> 106078
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 106079] STORE: (Seq:      848)(Addr: 268788136)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788136, latency: 2)
L2Cache->access(MemWrite, addr: 268788136, latency: 12)
Memory->access(MemWrite, addr: 268788136, latency: 112)
CYCLE: 106079 -> 106079
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 106079] STORE: (Seq:      851)(Addr: 268788148)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 106079 -> 106190
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 106191] STORE: (Seq:      849)(Addr: 268788140)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788140, latency: 2)
L2Cache->access(MemWrite, addr: 268788140, latency: 12)
Memory->access(MemWrite, addr: 268788140, latency: 112)
CYCLE: 106191 -> 106191
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 106191] STORE: (Seq:      852)(Addr: 268788152)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 106191 -> 106302
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 106303] STORE: (Seq:      850)(Addr: 268788144)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788144, latency: 2)
L2Cache->access(MemWrite, addr: 268788144, latency: 12)
Memory->access(MemWrite, addr: 268788144, latency: 112)
CYCLE: 106303 -> 106303
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 106303] STORE: (Seq:      853)(Addr: 268788156)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 106303 -> 106414
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 106415] STORE: (Seq:      851)(Addr: 268788148)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788148, latency: 2)
L2Cache->access(MemWrite, addr: 268788148, latency: 12)
Memory->access(MemWrite, addr: 268788148, latency: 112)
CYCLE: 106415 -> 106415
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 106415] ITYPE: (Seq:      854)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 106415 -> 106526
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 106527] STORE: (Seq:      852)(Addr: 268788152)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788152, latency: 2)
L2Cache->access(MemWrite, addr: 268788152, latency: 12)
Memory->access(MemWrite, addr: 268788152, latency: 112)
CYCLE: 106527 -> 106527
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 106527] ITYPE: (Seq:      855)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 106527 -> 106638
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 106639] STORE: (Seq:      853)(Addr: 268788156)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788156, latency: 2)
L2Cache->access(MemWrite, addr: 268788156, latency: 12)
Memory->access(MemWrite, addr: 268788156, latency: 112)
CYCLE: 106639 -> 106639
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 106639] ITYPE: (Seq:      856)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 106639 -> 106750
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 106751] BRANCH: (Seq:      857)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 106751 -> 106862
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 106863] STORE: (Seq:      858)(Addr: 268788160)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 106863 -> 106974
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 106975] STORE: (Seq:      859)(Addr: 268788164)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 106975 -> 107086
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 107087] STORE: (Seq:      860)(Addr: 268788168)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 107087 -> 107198
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 107199] STORE: (Seq:      858)(Addr: 268788160)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788160, latency: 2)
L2Cache->access(MemWrite, addr: 268788160, latency: 12)
Memory->access(MemWrite, addr: 268788160, latency: 112)
CYCLE: 107199 -> 107199
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 107199] STORE: (Seq:      861)(Addr: 268788172)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 107199 -> 107310
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 107311] STORE: (Seq:      859)(Addr: 268788164)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788164, latency: 2)
L2Cache->access(MemWrite, addr: 268788164, latency: 12)
Memory->access(MemWrite, addr: 268788164, latency: 112)
CYCLE: 107311 -> 107311
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 107311] STORE: (Seq:      862)(Addr: 268788176)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 107311 -> 107422
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 107423] STORE: (Seq:      860)(Addr: 268788168)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788168, latency: 2)
L2Cache->access(MemWrite, addr: 268788168, latency: 12)
Memory->access(MemWrite, addr: 268788168, latency: 112)
CYCLE: 107423 -> 107423
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 107423] STORE: (Seq:      863)(Addr: 268788180)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 107423 -> 107534
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 107535] STORE: (Seq:      861)(Addr: 268788172)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788172, latency: 2)
L2Cache->access(MemWrite, addr: 268788172, latency: 12)
Memory->access(MemWrite, addr: 268788172, latency: 112)
CYCLE: 107535 -> 107535
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 107535] STORE: (Seq:      864)(Addr: 268788184)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 107535 -> 107646
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 107647] STORE: (Seq:      862)(Addr: 268788176)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788176, latency: 2)
L2Cache->access(MemWrite, addr: 268788176, latency: 12)
Memory->access(MemWrite, addr: 268788176, latency: 112)
CYCLE: 107647 -> 107647
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 107647] STORE: (Seq:      865)(Addr: 268788188)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 107647 -> 107758
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 107759] STORE: (Seq:      863)(Addr: 268788180)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788180, latency: 2)
L2Cache->access(MemWrite, addr: 268788180, latency: 12)
Memory->access(MemWrite, addr: 268788180, latency: 112)
CYCLE: 107759 -> 107759
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 107759] ITYPE: (Seq:      866)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 107759 -> 107870
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 107871] STORE: (Seq:      864)(Addr: 268788184)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788184, latency: 2)
L2Cache->access(MemWrite, addr: 268788184, latency: 12)
Memory->access(MemWrite, addr: 268788184, latency: 112)
CYCLE: 107871 -> 107871
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 107871] ITYPE: (Seq:      867)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 107871 -> 107982
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 107983] STORE: (Seq:      865)(Addr: 268788188)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788188, latency: 2)
L2Cache->access(MemWrite, addr: 268788188, latency: 12)
Memory->access(MemWrite, addr: 268788188, latency: 112)
CYCLE: 107983 -> 107983
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 107983] ITYPE: (Seq:      868)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 107983 -> 108094
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 108095] BRANCH: (Seq:      869)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 108095 -> 108206
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 108207] STORE: (Seq:      870)(Addr: 268788192)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 108207 -> 108318
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 108319] STORE: (Seq:      871)(Addr: 268788196)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 108319 -> 108430
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 108431] STORE: (Seq:      872)(Addr: 268788200)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 108431 -> 108542
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 108543] STORE: (Seq:      870)(Addr: 268788192)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788192, latency: 2)
L2Cache->access(MemWrite, addr: 268788192, latency: 12)
Memory->access(MemWrite, addr: 268788192, latency: 112)
CYCLE: 108543 -> 108543
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 108543] STORE: (Seq:      873)(Addr: 268788204)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 108543 -> 108654
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 108655] STORE: (Seq:      871)(Addr: 268788196)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788196, latency: 2)
L2Cache->access(MemWrite, addr: 268788196, latency: 12)
Memory->access(MemWrite, addr: 268788196, latency: 112)
CYCLE: 108655 -> 108655
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 108655] STORE: (Seq:      874)(Addr: 268788208)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 108655 -> 108766
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 108767] STORE: (Seq:      872)(Addr: 268788200)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788200, latency: 2)
L2Cache->access(MemWrite, addr: 268788200, latency: 12)
Memory->access(MemWrite, addr: 268788200, latency: 112)
CYCLE: 108767 -> 108767
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 108767] STORE: (Seq:      875)(Addr: 268788212)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 108767 -> 108878
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 108879] STORE: (Seq:      873)(Addr: 268788204)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788204, latency: 2)
L2Cache->access(MemWrite, addr: 268788204, latency: 12)
Memory->access(MemWrite, addr: 268788204, latency: 112)
CYCLE: 108879 -> 108879
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 108879] STORE: (Seq:      876)(Addr: 268788216)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 108879 -> 108990
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 108991] STORE: (Seq:      874)(Addr: 268788208)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788208, latency: 2)
L2Cache->access(MemWrite, addr: 268788208, latency: 12)
Memory->access(MemWrite, addr: 268788208, latency: 112)
CYCLE: 108991 -> 108991
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 108991] STORE: (Seq:      877)(Addr: 268788220)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 108991 -> 109102
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 109103] STORE: (Seq:      875)(Addr: 268788212)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788212, latency: 2)
L2Cache->access(MemWrite, addr: 268788212, latency: 12)
Memory->access(MemWrite, addr: 268788212, latency: 112)
CYCLE: 109103 -> 109103
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 109103] ITYPE: (Seq:      878)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 109103 -> 109214
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 109215] STORE: (Seq:      876)(Addr: 268788216)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788216, latency: 2)
L2Cache->access(MemWrite, addr: 268788216, latency: 12)
Memory->access(MemWrite, addr: 268788216, latency: 112)
CYCLE: 109215 -> 109215
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 109215] ITYPE: (Seq:      879)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 109215 -> 109326
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 109327] STORE: (Seq:      877)(Addr: 268788220)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788220, latency: 2)
L2Cache->access(MemWrite, addr: 268788220, latency: 12)
Memory->access(MemWrite, addr: 268788220, latency: 112)
CYCLE: 109327 -> 109327
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 109327] ITYPE: (Seq:      880)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 109327 -> 109438
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 109439] BRANCH: (Seq:      881)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 109439 -> 109550
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 109551] STORE: (Seq:      882)(Addr: 268788224)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 109551 -> 109662
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 109663] STORE: (Seq:      883)(Addr: 268788228)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 109663 -> 109774
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 109775] STORE: (Seq:      884)(Addr: 268788232)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 109775 -> 109886
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 109887] STORE: (Seq:      882)(Addr: 268788224)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788224, latency: 2)
L2Cache->access(MemWrite, addr: 268788224, latency: 12)
Memory->access(MemWrite, addr: 268788224, latency: 112)
CYCLE: 109887 -> 109887
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 109887] STORE: (Seq:      885)(Addr: 268788236)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 109887 -> 109998
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 109999] STORE: (Seq:      883)(Addr: 268788228)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788228, latency: 2)
L2Cache->access(MemWrite, addr: 268788228, latency: 12)
Memory->access(MemWrite, addr: 268788228, latency: 112)
CYCLE: 109999 -> 109999
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 109999] STORE: (Seq:      886)(Addr: 268788240)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 109999 -> 110110
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 110111] STORE: (Seq:      884)(Addr: 268788232)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788232, latency: 2)
L2Cache->access(MemWrite, addr: 268788232, latency: 12)
Memory->access(MemWrite, addr: 268788232, latency: 112)
CYCLE: 110111 -> 110111
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 110111] STORE: (Seq:      887)(Addr: 268788244)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 110111 -> 110222
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 110223] STORE: (Seq:      885)(Addr: 268788236)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788236, latency: 2)
L2Cache->access(MemWrite, addr: 268788236, latency: 12)
Memory->access(MemWrite, addr: 268788236, latency: 112)
CYCLE: 110223 -> 110223
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 110223] STORE: (Seq:      888)(Addr: 268788248)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 110223 -> 110334
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 110335] STORE: (Seq:      886)(Addr: 268788240)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788240, latency: 2)
L2Cache->access(MemWrite, addr: 268788240, latency: 12)
Memory->access(MemWrite, addr: 268788240, latency: 112)
CYCLE: 110335 -> 110335
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 110335] STORE: (Seq:      889)(Addr: 268788252)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 110335 -> 110446
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 110447] STORE: (Seq:      887)(Addr: 268788244)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788244, latency: 2)
L2Cache->access(MemWrite, addr: 268788244, latency: 12)
Memory->access(MemWrite, addr: 268788244, latency: 112)
CYCLE: 110447 -> 110447
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 110447] ITYPE: (Seq:      890)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 110447 -> 110558
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 110559] STORE: (Seq:      888)(Addr: 268788248)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788248, latency: 2)
L2Cache->access(MemWrite, addr: 268788248, latency: 12)
Memory->access(MemWrite, addr: 268788248, latency: 112)
CYCLE: 110559 -> 110559
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 110559] ITYPE: (Seq:      891)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 110559 -> 110670
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 110671] STORE: (Seq:      889)(Addr: 268788252)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788252, latency: 2)
L2Cache->access(MemWrite, addr: 268788252, latency: 12)
Memory->access(MemWrite, addr: 268788252, latency: 112)
CYCLE: 110671 -> 110671
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 110671] ITYPE: (Seq:      892)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 110671 -> 110782
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 110783] BRANCH: (Seq:      893)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 110783 -> 110894
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 110895] STORE: (Seq:      894)(Addr: 268788256)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 110895 -> 111006
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 111007] STORE: (Seq:      895)(Addr: 268788260)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 111007 -> 111118
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 111119] STORE: (Seq:      896)(Addr: 268788264)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 111119 -> 111230
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 111231] STORE: (Seq:      894)(Addr: 268788256)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788256, latency: 2)
L2Cache->access(MemWrite, addr: 268788256, latency: 12)
Memory->access(MemWrite, addr: 268788256, latency: 112)
CYCLE: 111231 -> 111231
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 111231] STORE: (Seq:      897)(Addr: 268788268)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 111231 -> 111342
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 111343] STORE: (Seq:      895)(Addr: 268788260)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788260, latency: 2)
L2Cache->access(MemWrite, addr: 268788260, latency: 12)
Memory->access(MemWrite, addr: 268788260, latency: 112)
CYCLE: 111343 -> 111343
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 111343] STORE: (Seq:      898)(Addr: 268788272)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 111343 -> 111454
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 111455] STORE: (Seq:      896)(Addr: 268788264)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788264, latency: 2)
L2Cache->access(MemWrite, addr: 268788264, latency: 12)
Memory->access(MemWrite, addr: 268788264, latency: 112)
CYCLE: 111455 -> 111455
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 111455] STORE: (Seq:      899)(Addr: 268788276)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 111455 -> 111566
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 111567] STORE: (Seq:      897)(Addr: 268788268)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788268, latency: 2)
L2Cache->access(MemWrite, addr: 268788268, latency: 12)
Memory->access(MemWrite, addr: 268788268, latency: 112)
CYCLE: 111567 -> 111567
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 111567] STORE: (Seq:      900)(Addr: 268788280)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 111567 -> 111678
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 111679] STORE: (Seq:      898)(Addr: 268788272)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788272, latency: 2)
L2Cache->access(MemWrite, addr: 268788272, latency: 12)
Memory->access(MemWrite, addr: 268788272, latency: 112)
CYCLE: 111679 -> 111679
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 111679] STORE: (Seq:      901)(Addr: 268788284)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 111679 -> 111790
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 111791] STORE: (Seq:      899)(Addr: 268788276)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788276, latency: 2)
L2Cache->access(MemWrite, addr: 268788276, latency: 12)
Memory->access(MemWrite, addr: 268788276, latency: 112)
CYCLE: 111791 -> 111791
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 111791] ITYPE: (Seq:      902)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 111791 -> 111902
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 111903] STORE: (Seq:      900)(Addr: 268788280)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788280, latency: 2)
L2Cache->access(MemWrite, addr: 268788280, latency: 12)
Memory->access(MemWrite, addr: 268788280, latency: 112)
CYCLE: 111903 -> 111903
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 111903] ITYPE: (Seq:      903)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 111903 -> 112014
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 112015] STORE: (Seq:      901)(Addr: 268788284)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788284, latency: 2)
L2Cache->access(MemWrite, addr: 268788284, latency: 12)
Memory->access(MemWrite, addr: 268788284, latency: 112)
CYCLE: 112015 -> 112015
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 112015] ITYPE: (Seq:      904)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 112015 -> 112126
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 112127] BRANCH: (Seq:      905)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 112127 -> 112238
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 112239] STORE: (Seq:      906)(Addr: 268788288)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 112239 -> 112350
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 112351] STORE: (Seq:      907)(Addr: 268788292)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 112351 -> 112462
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 112463] STORE: (Seq:      908)(Addr: 268788296)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 112463 -> 112574
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 112575] STORE: (Seq:      906)(Addr: 268788288)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788288, latency: 2)
L2Cache->access(MemWrite, addr: 268788288, latency: 12)
Memory->access(MemWrite, addr: 268788288, latency: 112)
CYCLE: 112575 -> 112575
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 112575] STORE: (Seq:      909)(Addr: 268788300)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 112575 -> 112686
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 112687] STORE: (Seq:      907)(Addr: 268788292)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788292, latency: 2)
L2Cache->access(MemWrite, addr: 268788292, latency: 12)
Memory->access(MemWrite, addr: 268788292, latency: 112)
CYCLE: 112687 -> 112687
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 112687] STORE: (Seq:      910)(Addr: 268788304)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 112687 -> 112798
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 112799] STORE: (Seq:      908)(Addr: 268788296)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788296, latency: 2)
L2Cache->access(MemWrite, addr: 268788296, latency: 12)
Memory->access(MemWrite, addr: 268788296, latency: 112)
CYCLE: 112799 -> 112799
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 112799] STORE: (Seq:      911)(Addr: 268788308)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 112799 -> 112910
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 112911] STORE: (Seq:      909)(Addr: 268788300)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788300, latency: 2)
L2Cache->access(MemWrite, addr: 268788300, latency: 12)
Memory->access(MemWrite, addr: 268788300, latency: 112)
CYCLE: 112911 -> 112911
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 112911] STORE: (Seq:      912)(Addr: 268788312)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 112911 -> 113022
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 113023] STORE: (Seq:      910)(Addr: 268788304)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788304, latency: 2)
L2Cache->access(MemWrite, addr: 268788304, latency: 12)
Memory->access(MemWrite, addr: 268788304, latency: 112)
CYCLE: 113023 -> 113023
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113023] STORE: (Seq:      913)(Addr: 268788316)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 113023 -> 113134
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 113135] STORE: (Seq:      911)(Addr: 268788308)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788308, latency: 2)
L2Cache->access(MemWrite, addr: 268788308, latency: 12)
Memory->access(MemWrite, addr: 268788308, latency: 112)
CYCLE: 113135 -> 113135
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113135] ITYPE: (Seq:      914)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 113135 -> 113246
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 113247] STORE: (Seq:      912)(Addr: 268788312)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788312, latency: 2)
L2Cache->access(MemWrite, addr: 268788312, latency: 12)
Memory->access(MemWrite, addr: 268788312, latency: 112)
CYCLE: 113247 -> 113247
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113247] ITYPE: (Seq:      915)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 113247 -> 113358
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 113359] STORE: (Seq:      913)(Addr: 268788316)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788316, latency: 2)
L2Cache->access(MemWrite, addr: 268788316, latency: 12)
Memory->access(MemWrite, addr: 268788316, latency: 112)
CYCLE: 113359 -> 113359
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113359] ITYPE: (Seq:      916)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 113359 -> 113470
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113471] BRANCH: (Seq:      917)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 113471 -> 113582
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113583] STORE: (Seq:      918)(Addr: 268788320)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 113583 -> 113694
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113695] STORE: (Seq:      919)(Addr: 268788324)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 113695 -> 113806
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113807] STORE: (Seq:      920)(Addr: 268788328)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 113807 -> 113918
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 113919] STORE: (Seq:      918)(Addr: 268788320)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788320, latency: 2)
L2Cache->access(MemWrite, addr: 268788320, latency: 12)
Memory->access(MemWrite, addr: 268788320, latency: 112)
CYCLE: 113919 -> 113919
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113919] STORE: (Seq:      921)(Addr: 268788332)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 113919 -> 114030
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 114031] STORE: (Seq:      919)(Addr: 268788324)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788324, latency: 2)
L2Cache->access(MemWrite, addr: 268788324, latency: 12)
Memory->access(MemWrite, addr: 268788324, latency: 112)
CYCLE: 114031 -> 114031
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 114031] STORE: (Seq:      922)(Addr: 268788336)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 114031 -> 114142
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 114143] STORE: (Seq:      920)(Addr: 268788328)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788328, latency: 2)
L2Cache->access(MemWrite, addr: 268788328, latency: 12)
Memory->access(MemWrite, addr: 268788328, latency: 112)
CYCLE: 114143 -> 114143
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 114143] STORE: (Seq:      923)(Addr: 268788340)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 114143 -> 114254
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 114255] STORE: (Seq:      921)(Addr: 268788332)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788332, latency: 2)
L2Cache->access(MemWrite, addr: 268788332, latency: 12)
Memory->access(MemWrite, addr: 268788332, latency: 112)
CYCLE: 114255 -> 114255
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 114255] STORE: (Seq:      924)(Addr: 268788344)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 114255 -> 114366
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 114367] STORE: (Seq:      922)(Addr: 268788336)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788336, latency: 2)
L2Cache->access(MemWrite, addr: 268788336, latency: 12)
Memory->access(MemWrite, addr: 268788336, latency: 112)
CYCLE: 114367 -> 114367
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 114367] STORE: (Seq:      925)(Addr: 268788348)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 114367 -> 114478
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 114479] STORE: (Seq:      923)(Addr: 268788340)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788340, latency: 2)
L2Cache->access(MemWrite, addr: 268788340, latency: 12)
Memory->access(MemWrite, addr: 268788340, latency: 112)
CYCLE: 114479 -> 114479
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 114479] ITYPE: (Seq:      926)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 114479 -> 114590
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 114591] STORE: (Seq:      924)(Addr: 268788344)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788344, latency: 2)
L2Cache->access(MemWrite, addr: 268788344, latency: 12)
Memory->access(MemWrite, addr: 268788344, latency: 112)
CYCLE: 114591 -> 114591
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 114591] ITYPE: (Seq:      927)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 114591 -> 114702
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 114703] STORE: (Seq:      925)(Addr: 268788348)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788348, latency: 2)
L2Cache->access(MemWrite, addr: 268788348, latency: 12)
Memory->access(MemWrite, addr: 268788348, latency: 112)
CYCLE: 114703 -> 114703
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 114703] ITYPE: (Seq:      928)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 114703 -> 114814
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 114815] BRANCH: (Seq:      929)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 114815 -> 114926
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 114927] STORE: (Seq:      930)(Addr: 268788352)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 114927 -> 115038
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 115039] STORE: (Seq:      931)(Addr: 268788356)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 115039 -> 115150
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 115151] STORE: (Seq:      932)(Addr: 268788360)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 115151 -> 115262
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 115263] STORE: (Seq:      930)(Addr: 268788352)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788352, latency: 2)
L2Cache->access(MemWrite, addr: 268788352, latency: 12)
Memory->access(MemWrite, addr: 268788352, latency: 112)
CYCLE: 115263 -> 115263
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 115263] STORE: (Seq:      933)(Addr: 268788364)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 115263 -> 115374
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 115375] STORE: (Seq:      931)(Addr: 268788356)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788356, latency: 2)
L2Cache->access(MemWrite, addr: 268788356, latency: 12)
Memory->access(MemWrite, addr: 268788356, latency: 112)
CYCLE: 115375 -> 115375
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 115375] STORE: (Seq:      934)(Addr: 268788368)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 115375 -> 115486
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 115487] STORE: (Seq:      932)(Addr: 268788360)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788360, latency: 2)
L2Cache->access(MemWrite, addr: 268788360, latency: 12)
Memory->access(MemWrite, addr: 268788360, latency: 112)
CYCLE: 115487 -> 115487
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 115487] STORE: (Seq:      935)(Addr: 268788372)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 115487 -> 115598
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 115599] STORE: (Seq:      933)(Addr: 268788364)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788364, latency: 2)
L2Cache->access(MemWrite, addr: 268788364, latency: 12)
Memory->access(MemWrite, addr: 268788364, latency: 112)
CYCLE: 115599 -> 115599
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 115599] STORE: (Seq:      936)(Addr: 268788376)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 115599 -> 115710
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 115711] STORE: (Seq:      934)(Addr: 268788368)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788368, latency: 2)
L2Cache->access(MemWrite, addr: 268788368, latency: 12)
Memory->access(MemWrite, addr: 268788368, latency: 112)
CYCLE: 115711 -> 115711
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 115711] STORE: (Seq:      937)(Addr: 268788380)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 115711 -> 115822
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 115823] STORE: (Seq:      935)(Addr: 268788372)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788372, latency: 2)
L2Cache->access(MemWrite, addr: 268788372, latency: 12)
Memory->access(MemWrite, addr: 268788372, latency: 112)
CYCLE: 115823 -> 115823
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 115823] ITYPE: (Seq:      938)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 115823 -> 115934
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 115935] STORE: (Seq:      936)(Addr: 268788376)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788376, latency: 2)
L2Cache->access(MemWrite, addr: 268788376, latency: 12)
Memory->access(MemWrite, addr: 268788376, latency: 112)
CYCLE: 115935 -> 115935
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 115935] ITYPE: (Seq:      939)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 115935 -> 116046
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 116047] STORE: (Seq:      937)(Addr: 268788380)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788380, latency: 2)
L2Cache->access(MemWrite, addr: 268788380, latency: 12)
Memory->access(MemWrite, addr: 268788380, latency: 112)
CYCLE: 116047 -> 116047
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 116047] ITYPE: (Seq:      940)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 116047 -> 116158
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 116159] BRANCH: (Seq:      941)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 116159 -> 116270
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 116271] STORE: (Seq:      942)(Addr: 268788384)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 116271 -> 116382
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 116383] STORE: (Seq:      943)(Addr: 268788388)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 116383 -> 116494
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 116495] STORE: (Seq:      944)(Addr: 268788392)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 116495 -> 116606
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 116607] STORE: (Seq:      942)(Addr: 268788384)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788384, latency: 2)
L2Cache->access(MemWrite, addr: 268788384, latency: 12)
Memory->access(MemWrite, addr: 268788384, latency: 112)
CYCLE: 116607 -> 116607
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 116607] STORE: (Seq:      945)(Addr: 268788396)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 116607 -> 116718
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 116719] STORE: (Seq:      943)(Addr: 268788388)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788388, latency: 2)
L2Cache->access(MemWrite, addr: 268788388, latency: 12)
Memory->access(MemWrite, addr: 268788388, latency: 112)
CYCLE: 116719 -> 116719
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 116719] STORE: (Seq:      946)(Addr: 268788400)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 116719 -> 116830
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 116831] STORE: (Seq:      944)(Addr: 268788392)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788392, latency: 2)
L2Cache->access(MemWrite, addr: 268788392, latency: 12)
Memory->access(MemWrite, addr: 268788392, latency: 112)
CYCLE: 116831 -> 116831
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 116831] STORE: (Seq:      947)(Addr: 268788404)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 116831 -> 116942
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 116943] STORE: (Seq:      945)(Addr: 268788396)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788396, latency: 2)
L2Cache->access(MemWrite, addr: 268788396, latency: 12)
Memory->access(MemWrite, addr: 268788396, latency: 112)
CYCLE: 116943 -> 116943
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 116943] STORE: (Seq:      948)(Addr: 268788408)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 116943 -> 117054
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 117055] STORE: (Seq:      946)(Addr: 268788400)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788400, latency: 2)
L2Cache->access(MemWrite, addr: 268788400, latency: 12)
Memory->access(MemWrite, addr: 268788400, latency: 112)
CYCLE: 117055 -> 117055
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 117055] STORE: (Seq:      949)(Addr: 268788412)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 117055 -> 117166
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 117167] STORE: (Seq:      947)(Addr: 268788404)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788404, latency: 2)
L2Cache->access(MemWrite, addr: 268788404, latency: 12)
Memory->access(MemWrite, addr: 268788404, latency: 112)
CYCLE: 117167 -> 117167
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 117167] ITYPE: (Seq:      950)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 117167 -> 117278
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 117279] STORE: (Seq:      948)(Addr: 268788408)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788408, latency: 2)
L2Cache->access(MemWrite, addr: 268788408, latency: 12)
Memory->access(MemWrite, addr: 268788408, latency: 112)
CYCLE: 117279 -> 117279
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 117279] ITYPE: (Seq:      951)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 117279 -> 117390
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 117391] STORE: (Seq:      949)(Addr: 268788412)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788412, latency: 2)
L2Cache->access(MemWrite, addr: 268788412, latency: 12)
Memory->access(MemWrite, addr: 268788412, latency: 112)
CYCLE: 117391 -> 117391
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 117391] ITYPE: (Seq:      952)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 117391 -> 117502
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 117503] BRANCH: (Seq:      953)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 117503 -> 117614
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 117615] STORE: (Seq:      954)(Addr: 268788416)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 117615 -> 117726
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 117727] STORE: (Seq:      955)(Addr: 268788420)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 117727 -> 117838
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 117839] STORE: (Seq:      956)(Addr: 268788424)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 117839 -> 117950
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 117951] STORE: (Seq:      954)(Addr: 268788416)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788416, latency: 2)
L2Cache->access(MemWrite, addr: 268788416, latency: 12)
Memory->access(MemWrite, addr: 268788416, latency: 112)
CYCLE: 117951 -> 117951
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 117951] STORE: (Seq:      957)(Addr: 268788428)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 117951 -> 118062
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 118063] STORE: (Seq:      955)(Addr: 268788420)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788420, latency: 2)
L2Cache->access(MemWrite, addr: 268788420, latency: 12)
Memory->access(MemWrite, addr: 268788420, latency: 112)
CYCLE: 118063 -> 118063
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 118063] STORE: (Seq:      958)(Addr: 268788432)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 118063 -> 118174
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 118175] STORE: (Seq:      956)(Addr: 268788424)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788424, latency: 2)
L2Cache->access(MemWrite, addr: 268788424, latency: 12)
Memory->access(MemWrite, addr: 268788424, latency: 112)
CYCLE: 118175 -> 118175
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 118175] STORE: (Seq:      959)(Addr: 268788436)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 118175 -> 118286
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 118287] STORE: (Seq:      957)(Addr: 268788428)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788428, latency: 2)
L2Cache->access(MemWrite, addr: 268788428, latency: 12)
Memory->access(MemWrite, addr: 268788428, latency: 112)
CYCLE: 118287 -> 118287
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 118287] STORE: (Seq:      960)(Addr: 268788440)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 118287 -> 118398
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 118399] STORE: (Seq:      958)(Addr: 268788432)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788432, latency: 2)
L2Cache->access(MemWrite, addr: 268788432, latency: 12)
Memory->access(MemWrite, addr: 268788432, latency: 112)
CYCLE: 118399 -> 118399
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 118399] STORE: (Seq:      961)(Addr: 268788444)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 118399 -> 118510
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 118511] STORE: (Seq:      959)(Addr: 268788436)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788436, latency: 2)
L2Cache->access(MemWrite, addr: 268788436, latency: 12)
Memory->access(MemWrite, addr: 268788436, latency: 112)
CYCLE: 118511 -> 118511
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 118511] ITYPE: (Seq:      962)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 118511 -> 118622
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 118623] STORE: (Seq:      960)(Addr: 268788440)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788440, latency: 2)
L2Cache->access(MemWrite, addr: 268788440, latency: 12)
Memory->access(MemWrite, addr: 268788440, latency: 112)
CYCLE: 118623 -> 118623
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 118623] ITYPE: (Seq:      963)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 118623 -> 118734
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 118735] STORE: (Seq:      961)(Addr: 268788444)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788444, latency: 2)
L2Cache->access(MemWrite, addr: 268788444, latency: 12)
Memory->access(MemWrite, addr: 268788444, latency: 112)
CYCLE: 118735 -> 118735
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 118735] ITYPE: (Seq:      964)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 118735 -> 118846
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 118847] BRANCH: (Seq:      965)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 118847 -> 118958
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 118959] STORE: (Seq:      966)(Addr: 268788448)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 118959 -> 119070
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 119071] STORE: (Seq:      967)(Addr: 268788452)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 119071 -> 119182
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 119183] STORE: (Seq:      968)(Addr: 268788456)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 119183 -> 119294
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 119295] STORE: (Seq:      966)(Addr: 268788448)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788448, latency: 2)
L2Cache->access(MemWrite, addr: 268788448, latency: 12)
Memory->access(MemWrite, addr: 268788448, latency: 112)
CYCLE: 119295 -> 119295
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 119295] STORE: (Seq:      969)(Addr: 268788460)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 119295 -> 119406
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 119407] STORE: (Seq:      967)(Addr: 268788452)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788452, latency: 2)
L2Cache->access(MemWrite, addr: 268788452, latency: 12)
Memory->access(MemWrite, addr: 268788452, latency: 112)
CYCLE: 119407 -> 119407
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 119407] STORE: (Seq:      970)(Addr: 268788464)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 119407 -> 119518
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 119519] STORE: (Seq:      968)(Addr: 268788456)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788456, latency: 2)
L2Cache->access(MemWrite, addr: 268788456, latency: 12)
Memory->access(MemWrite, addr: 268788456, latency: 112)
CYCLE: 119519 -> 119519
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 119519] STORE: (Seq:      971)(Addr: 268788468)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 119519 -> 119630
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 119631] STORE: (Seq:      969)(Addr: 268788460)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788460, latency: 2)
L2Cache->access(MemWrite, addr: 268788460, latency: 12)
Memory->access(MemWrite, addr: 268788460, latency: 112)
CYCLE: 119631 -> 119631
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 119631] STORE: (Seq:      972)(Addr: 268788472)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 119631 -> 119742
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 119743] STORE: (Seq:      970)(Addr: 268788464)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788464, latency: 2)
L2Cache->access(MemWrite, addr: 268788464, latency: 12)
Memory->access(MemWrite, addr: 268788464, latency: 112)
CYCLE: 119743 -> 119743
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 119743] STORE: (Seq:      973)(Addr: 268788476)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 119743 -> 119854
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 119855] STORE: (Seq:      971)(Addr: 268788468)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788468, latency: 2)
L2Cache->access(MemWrite, addr: 268788468, latency: 12)
Memory->access(MemWrite, addr: 268788468, latency: 112)
CYCLE: 119855 -> 119855
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 119855] ITYPE: (Seq:      974)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 119855 -> 119966
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 119967] STORE: (Seq:      972)(Addr: 268788472)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788472, latency: 2)
L2Cache->access(MemWrite, addr: 268788472, latency: 12)
Memory->access(MemWrite, addr: 268788472, latency: 112)
CYCLE: 119967 -> 119967
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 119967] ITYPE: (Seq:      975)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 119967 -> 120078
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 120079] STORE: (Seq:      973)(Addr: 268788476)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788476, latency: 2)
L2Cache->access(MemWrite, addr: 268788476, latency: 12)
Memory->access(MemWrite, addr: 268788476, latency: 112)
CYCLE: 120079 -> 120079
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 120079] ITYPE: (Seq:      976)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 120079 -> 120190
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 120191] BRANCH: (Seq:      977)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 120191 -> 120302
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 120303] STORE: (Seq:      978)(Addr: 268788480)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 120303 -> 120414
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 120415] STORE: (Seq:      979)(Addr: 268788484)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 120415 -> 120526
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 120527] STORE: (Seq:      980)(Addr: 268788488)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 120527 -> 120638
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 120639] STORE: (Seq:      978)(Addr: 268788480)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788480, latency: 2)
L2Cache->access(MemWrite, addr: 268788480, latency: 12)
Memory->access(MemWrite, addr: 268788480, latency: 112)
CYCLE: 120639 -> 120639
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 120639] STORE: (Seq:      981)(Addr: 268788492)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 120639 -> 120750
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 120751] STORE: (Seq:      979)(Addr: 268788484)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788484, latency: 2)
L2Cache->access(MemWrite, addr: 268788484, latency: 12)
Memory->access(MemWrite, addr: 268788484, latency: 112)
CYCLE: 120751 -> 120751
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 120751] STORE: (Seq:      982)(Addr: 268788496)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 120751 -> 120862
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 120863] STORE: (Seq:      980)(Addr: 268788488)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788488, latency: 2)
L2Cache->access(MemWrite, addr: 268788488, latency: 12)
Memory->access(MemWrite, addr: 268788488, latency: 112)
CYCLE: 120863 -> 120863
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 120863] STORE: (Seq:      983)(Addr: 268788500)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 120863 -> 120974
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 120975] STORE: (Seq:      981)(Addr: 268788492)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788492, latency: 2)
L2Cache->access(MemWrite, addr: 268788492, latency: 12)
Memory->access(MemWrite, addr: 268788492, latency: 112)
CYCLE: 120975 -> 120975
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 120975] STORE: (Seq:      984)(Addr: 268788504)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 120975 -> 121086
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 121087] STORE: (Seq:      982)(Addr: 268788496)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788496, latency: 2)
L2Cache->access(MemWrite, addr: 268788496, latency: 12)
Memory->access(MemWrite, addr: 268788496, latency: 112)
CYCLE: 121087 -> 121087
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 121087] STORE: (Seq:      985)(Addr: 268788508)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 121087 -> 121198
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 121199] STORE: (Seq:      983)(Addr: 268788500)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788500, latency: 2)
L2Cache->access(MemWrite, addr: 268788500, latency: 12)
Memory->access(MemWrite, addr: 268788500, latency: 112)
CYCLE: 121199 -> 121199
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 121199] ITYPE: (Seq:      986)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 121199 -> 121310
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 121311] STORE: (Seq:      984)(Addr: 268788504)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788504, latency: 2)
L2Cache->access(MemWrite, addr: 268788504, latency: 12)
Memory->access(MemWrite, addr: 268788504, latency: 112)
CYCLE: 121311 -> 121311
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 121311] ITYPE: (Seq:      987)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 121311 -> 121422
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 121423] STORE: (Seq:      985)(Addr: 268788508)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788508, latency: 2)
L2Cache->access(MemWrite, addr: 268788508, latency: 12)
Memory->access(MemWrite, addr: 268788508, latency: 112)
CYCLE: 121423 -> 121423
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 121423] ITYPE: (Seq:      988)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 121423 -> 121534
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 121535] BRANCH: (Seq:      989)(Addr: 2138464)(PC: 2138508)
IL1Cache->access(MemRead, addr: 2138508, latency: 2)
L2Cache->access(MemRead, addr: 2138508, latency: 12)
Memory->access(MemRead, addr: 2138508, latency: 112)
CYCLE: 121535 -> 121646
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 121647] STORE: (Seq:      990)(Addr: 268788512)(PC: 2138464)
IL1Cache->access(MemRead, addr: 2138464, latency: 2)
L2Cache->access(MemRead, addr: 2138464, latency: 12)
Memory->access(MemRead, addr: 2138464, latency: 112)
CYCLE: 121647 -> 121758
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 121759] STORE: (Seq:      991)(Addr: 268788516)(PC: 2138468)
IL1Cache->access(MemRead, addr: 2138468, latency: 2)
L2Cache->access(MemRead, addr: 2138468, latency: 12)
Memory->access(MemRead, addr: 2138468, latency: 112)
CYCLE: 121759 -> 121870
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 121871] STORE: (Seq:      992)(Addr: 268788520)(PC: 2138472)
IL1Cache->access(MemRead, addr: 2138472, latency: 2)
L2Cache->access(MemRead, addr: 2138472, latency: 12)
Memory->access(MemRead, addr: 2138472, latency: 112)
CYCLE: 121871 -> 121982
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 121983] STORE: (Seq:      990)(Addr: 268788512)(PC: 2138464)
DL1Cache->access(MemWrite, addr: 268788512, latency: 2)
L2Cache->access(MemWrite, addr: 268788512, latency: 12)
Memory->access(MemWrite, addr: 268788512, latency: 112)
CYCLE: 121983 -> 121983
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 121983] STORE: (Seq:      993)(Addr: 268788524)(PC: 2138476)
IL1Cache->access(MemRead, addr: 2138476, latency: 2)
L2Cache->access(MemRead, addr: 2138476, latency: 12)
Memory->access(MemRead, addr: 2138476, latency: 112)
CYCLE: 121983 -> 122094
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 122095] STORE: (Seq:      991)(Addr: 268788516)(PC: 2138468)
DL1Cache->access(MemWrite, addr: 268788516, latency: 2)
L2Cache->access(MemWrite, addr: 268788516, latency: 12)
Memory->access(MemWrite, addr: 268788516, latency: 112)
CYCLE: 122095 -> 122095
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 122095] STORE: (Seq:      994)(Addr: 268788528)(PC: 2138480)
IL1Cache->access(MemRead, addr: 2138480, latency: 2)
L2Cache->access(MemRead, addr: 2138480, latency: 12)
Memory->access(MemRead, addr: 2138480, latency: 112)
CYCLE: 122095 -> 122206
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 122207] STORE: (Seq:      992)(Addr: 268788520)(PC: 2138472)
DL1Cache->access(MemWrite, addr: 268788520, latency: 2)
L2Cache->access(MemWrite, addr: 268788520, latency: 12)
Memory->access(MemWrite, addr: 268788520, latency: 112)
CYCLE: 122207 -> 122207
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 122207] STORE: (Seq:      995)(Addr: 268788532)(PC: 2138484)
IL1Cache->access(MemRead, addr: 2138484, latency: 2)
L2Cache->access(MemRead, addr: 2138484, latency: 12)
Memory->access(MemRead, addr: 2138484, latency: 112)
CYCLE: 122207 -> 122318
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 122319] STORE: (Seq:      993)(Addr: 268788524)(PC: 2138476)
DL1Cache->access(MemWrite, addr: 268788524, latency: 2)
L2Cache->access(MemWrite, addr: 268788524, latency: 12)
Memory->access(MemWrite, addr: 268788524, latency: 112)
CYCLE: 122319 -> 122319
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 122319] STORE: (Seq:      996)(Addr: 268788536)(PC: 2138488)
IL1Cache->access(MemRead, addr: 2138488, latency: 2)
L2Cache->access(MemRead, addr: 2138488, latency: 12)
Memory->access(MemRead, addr: 2138488, latency: 112)
CYCLE: 122319 -> 122430
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 122431] STORE: (Seq:      994)(Addr: 268788528)(PC: 2138480)
DL1Cache->access(MemWrite, addr: 268788528, latency: 2)
L2Cache->access(MemWrite, addr: 268788528, latency: 12)
Memory->access(MemWrite, addr: 268788528, latency: 112)
CYCLE: 122431 -> 122431
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 122431] STORE: (Seq:      997)(Addr: 268788540)(PC: 2138492)
IL1Cache->access(MemRead, addr: 2138492, latency: 2)
L2Cache->access(MemRead, addr: 2138492, latency: 12)
Memory->access(MemRead, addr: 2138492, latency: 112)
CYCLE: 122431 -> 122542
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 122543] STORE: (Seq:      995)(Addr: 268788532)(PC: 2138484)
DL1Cache->access(MemWrite, addr: 268788532, latency: 2)
L2Cache->access(MemWrite, addr: 268788532, latency: 12)
Memory->access(MemWrite, addr: 268788532, latency: 112)
CYCLE: 122543 -> 122543
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 122543] ITYPE: (Seq:      998)(Addr: 32)(PC: 2138496)
IL1Cache->access(MemRead, addr: 2138496, latency: 2)
L2Cache->access(MemRead, addr: 2138496, latency: 12)
Memory->access(MemRead, addr: 2138496, latency: 112)
CYCLE: 122543 -> 122654
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 122655] STORE: (Seq:      996)(Addr: 268788536)(PC: 2138488)
DL1Cache->access(MemWrite, addr: 268788536, latency: 2)
L2Cache->access(MemWrite, addr: 268788536, latency: 12)
Memory->access(MemWrite, addr: 268788536, latency: 112)
CYCLE: 122655 -> 122655
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 122655] ITYPE: (Seq:      999)(Addr: 32)(PC: 2138500)
IL1Cache->access(MemRead, addr: 2138500, latency: 2)
L2Cache->access(MemRead, addr: 2138500, latency: 12)
Memory->access(MemRead, addr: 2138500, latency: 112)
CYCLE: 122655 -> 122766
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 122767] STORE: (Seq:      997)(Addr: 268788540)(PC: 2138492)
DL1Cache->access(MemWrite, addr: 268788540, latency: 2)
L2Cache->access(MemWrite, addr: 268788540, latency: 12)
Memory->access(MemWrite, addr: 268788540, latency: 112)
CYCLE: 122767 -> 122767
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 122767] ITYPE: (Seq:     1000)(Addr: 4294967295)(PC: 2138504)
IL1Cache->access(MemRead, addr: 2138504, latency: 2)
L2Cache->access(MemRead, addr: 2138504, latency: 12)
Memory->access(MemRead, addr: 2138504, latency: 112)
CYCLE: 122767 -> 122878
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
======================================================================

Printing all memory stats ... 

DL1Cache:readHits=0:readMisses=98:writeHits=0:writeMisses=298:writeBacks=0
IL1Cache:readHits=0:readMisses=1000:writeHits=0:writeMisses=0:writeBacks=0
L2Cache:readHits=0:readMisses=1098:writeHits=0:writeMisses=298:writeBacks=0
Memory:readHits=1098:writeHits=298

======================================================================
+ Memory stall cycles : 121878
+ Number of cycles : 122882
+ IPC (Instructions Per Cycle) : 0.0081
