// Seed: 2530094128
`resetall
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4,
    output id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output id_9,
    input id_10,
    input logic id_11,
    input real id_12,
    input id_13,
    output id_14,
    input id_15,
    output id_16,
    input id_17,
    input logic id_18,
    output id_19,
    input id_20
);
  assign id_14[1+1] = 1;
  logic id_21;
  assign id_21 = id_1;
endmodule
