[root]
type=Root
children=system
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=bridge clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler iobus iocache l2 lint mem_ctrls membus mmcs tol2bus uartlite voltage_domain workload
arch_db=Null
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
gcpt_file=/nfs-nvme/home/share/checkpoints_profiles/spec06_rv64gcb_o2_20m/take_cpt/gcc_expr2_61380000000_0.150583/0/_61380000000_.gz
gcpt_restorer_file=
init_param=0
m5ops_base=0
map_to_raw_cpt=false
mem_mode=timing
mem_ranges=2147483648:10737418240
memories=system.mem_ctrls.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
restore_from_gcpt=true
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
xiangshan_system=true
system_port=system.membus.cpu_side_ports[0]

[system.bridge]
type=Bridge
children=power_state
clk_domain=system.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=system.bridge.power_state
ranges=1080033280:1080033293 939524096:939589632 1073750016:1073750144
req_size=16
resp_size=16
cpu_side_port=system.membus.mem_side_ports[0]
mem_side_port=system.iobus.cpu_side_ports[0]

[system.bridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu]
type=BaseO3CPU
children=branchPred dcache decoder dtb_walker_cache fuPool icache iewDelayCalibrator interrupts isa itb_walker_cache mmu power_state tracer
LFSTSize=1024
LQEntries=80
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=64
SSITSize=1024
activity=0
backComSize=10
branchPred=system.cpu.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=6
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=6
decoder=system.cpu.decoder
difftest_ref_so=/nfs/home/chenzihang/NEMU/build/riscv64-nemu-interpreter-so
dispatchWidth=6
do_checkpoint_insts=true
do_statistics_insts=true
dump_commit=false
dump_start=0
enable_difftest=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=128
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=16
forwardComSize=10
fuPool=system.cpu.fuPool
function_trace=false
function_trace_start=0
iewDelayCalibrator=system.cpu.iewDelayCalibrator
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu.interrupts
isa=system.cpu.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=20000000
mmu=system.cpu.mmu
needsTSO=false
nemuSDCptBin=
nemuSDimg=
numIQEntries=192
numPhysCCRegs=0
numPhysFloatRegs=192
numPhysIntRegs=192
numPhysVecPredRegs=32
numPhysVecRegs=192
numROBEntries=256
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=6
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=6
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu.tracer
trapLatency=13
warmupInstCount=10000000
wbWidth=8
workload=
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side

[system.cpu.branchPred]
type=LTAGE
children=indirectBranchPred loop_predictor tage
BTBEntries=4096
BTBTagSize=16
RASSize=16
eventq_index=0
indirectBranchPred=system.cpu.branchPred.indirectBranchPred
instShiftAmt=2
isDumpMisspredPC=false
loop_predictor=system.cpu.branchPred.loop_predictor
numThreads=1
tage=system.cpu.branchPred.tage

[system.cpu.branchPred.indirectBranchPred]
type=ITTAGE
TTagBitSizes=9 9 13 13 13 13 13 13 13 13 15 15 15 15 15
TTagPcShifts=2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
eventq_index=0
histLengths=4 10 16 27 44 60 96 109 219 449 487
indirectPathLength=3
numPredictors=11
numThreads=1
simpleBTBSize=512
tableSizes=256 256 256 256 256 256 256 256 256 256 256 256 256 256 256

[system.cpu.branchPred.loop_predictor]
type=LoopPredictor
eventq_index=0
initialLoopAge=255
initialLoopIter=1
logLoopTableAssoc=2
logSizeLoopPred=8
loopTableAgeBits=8
loopTableConfidenceBits=2
loopTableIterBits=14
loopTableTagBits=14
optionalAgeReset=true
restrictAllocation=false
useDirectionBit=false
useHashing=false
useSpeculation=false
withLoopBits=7

[system.cpu.branchPred.tage]
type=TAGEBase
eventq_index=0
histBufferSize=2097152
initialTCounterValue=131072
instShiftAmt=2
logRatioBiModalHystEntries=2
logTagTableSizes=14 10 10 11 11 11 11 10 10 10 10 9 9
logUResetPeriod=19
maxHist=640
maxNumAlloc=1
minHist=4
nHistoryTables=12
noSkip=
numThreads=1
numUseAltOnNa=1
pathHistBits=16
speculativeHistUpdate=true
tagTableCounterBits=3
tagTableTagWidths=0 7 7 8 8 9 10 11 12 12 13 14 15
tagTableUBits=2
useAltOnNaBits=4

[system.cpu.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
arch_db=Null
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
power_model=
power_state=system.cpu.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu.dcache.replacement_policy
response_latency=4
sequential_access=false
size=131072
system=system
tag_latency=1
tags=system.cpu.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu.dcache_port
mem_side=system.tol2bus.cpu_side_ports[1]

[system.cpu.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu.dcache.tags.indexing_policy
power_model=
power_state=system.cpu.dcache.tags.power_state
replacement_policy=system.cpu.dcache.replacement_policy
sequential_access=false
size=131072
system=system
tag_latency=1
warmup_percentage=0

[system.cpu.dcache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=131072

[system.cpu.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.decoder]
type=RiscvDecoder
eventq_index=0
isa=system.cpu.isa

[system.cpu.dtb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
arch_db=Null
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=10
power_model=
power_state=system.cpu.dtb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu.dtb_walker_cache.replacement_policy
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu.dtb_walker_cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.mmu.dtb.walker.port
mem_side=system.tol2bus.cpu_side_ports[3]

[system.cpu.dtb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu.dtb_walker_cache.tags.indexing_policy
power_model=
power_state=system.cpu.dtb_walker_cache.tags.power_state
replacement_policy=system.cpu.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=1024

[system.cpu.dtb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.fuPool]
type=FUPool
children=FUList00 FUList01 FUList02 FUList03 FUList04 FUList05 FUList06 FUList07 FUList08 FUList09 FUList10
FUList=system.cpu.fuPool.FUList00 system.cpu.fuPool.FUList01 system.cpu.fuPool.FUList02 system.cpu.fuPool.FUList03 system.cpu.fuPool.FUList04 system.cpu.fuPool.FUList05 system.cpu.fuPool.FUList06 system.cpu.fuPool.FUList07 system.cpu.fuPool.FUList08 system.cpu.fuPool.FUList09 system.cpu.fuPool.FUList10
eventq_index=0

[system.cpu.fuPool.FUList00]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu.fuPool.FUList00.opList

[system.cpu.fuPool.FUList00.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList01]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu.fuPool.FUList01.opList0 system.cpu.fuPool.FUList01.opList1

[system.cpu.fuPool.FUList01.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu.fuPool.FUList01.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.cpu.fuPool.FUList02]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu.fuPool.FUList02.opList0 system.cpu.fuPool.FUList02.opList1 system.cpu.fuPool.FUList02.opList2 system.cpu.fuPool.FUList02.opList3 system.cpu.fuPool.FUList02.opList4

[system.cpu.fuPool.FUList02.opList0]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=3
pipelined=true

[system.cpu.fuPool.FUList02.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=3
pipelined=true

[system.cpu.fuPool.FUList02.opList2]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=19
pipelined=false

[system.cpu.fuPool.FUList02.opList3]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu.fuPool.FUList02.opList4]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu.fuPool.FUList03]
type=FUDesc
children=opList0 opList1
count=4
eventq_index=0
opList=system.cpu.fuPool.FUList03.opList0 system.cpu.fuPool.FUList03.opList1

[system.cpu.fuPool.FUList03.opList0]
type=OpDesc
eventq_index=0
opClass=FMAMul
opLat=3
pipelined=true

[system.cpu.fuPool.FUList03.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=3
pipelined=true

[system.cpu.fuPool.FUList04]
type=FUDesc
children=opList0 opList1
count=4
eventq_index=0
opList=system.cpu.fuPool.FUList04.opList0 system.cpu.fuPool.FUList04.opList1

[system.cpu.fuPool.FUList04.opList0]
type=OpDesc
eventq_index=0
opClass=FMAAcc
opLat=2
pipelined=true

[system.cpu.fuPool.FUList04.opList1]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=3
pipelined=true

[system.cpu.fuPool.FUList05]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu.fuPool.FUList05.opList0 system.cpu.fuPool.FUList05.opList1

[system.cpu.fuPool.FUList05.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=2
pipelined=true

[system.cpu.fuPool.FUList05.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.cpu.fuPool.FUList06.opList00 system.cpu.fuPool.FUList06.opList01 system.cpu.fuPool.FUList06.opList02 system.cpu.fuPool.FUList06.opList03 system.cpu.fuPool.FUList06.opList04 system.cpu.fuPool.FUList06.opList05 system.cpu.fuPool.FUList06.opList06 system.cpu.fuPool.FUList06.opList07 system.cpu.fuPool.FUList06.opList08 system.cpu.fuPool.FUList06.opList09 system.cpu.fuPool.FUList06.opList10 system.cpu.fuPool.FUList06.opList11 system.cpu.fuPool.FUList06.opList12 system.cpu.fuPool.FUList06.opList13 system.cpu.fuPool.FUList06.opList14 system.cpu.fuPool.FUList06.opList15 system.cpu.fuPool.FUList06.opList16 system.cpu.fuPool.FUList06.opList17 system.cpu.fuPool.FUList06.opList18 system.cpu.fuPool.FUList06.opList19 system.cpu.fuPool.FUList06.opList20 system.cpu.fuPool.FUList06.opList21 system.cpu.fuPool.FUList06.opList22 system.cpu.fuPool.FUList06.opList23 system.cpu.fuPool.FUList06.opList24 system.cpu.fuPool.FUList06.opList25

[system.cpu.fuPool.FUList06.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList06.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList07]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu.fuPool.FUList07.opList

[system.cpu.fuPool.FUList07.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList08]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu.fuPool.FUList08.opList0 system.cpu.fuPool.FUList08.opList1

[system.cpu.fuPool.FUList08.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=4
pipelined=true

[system.cpu.fuPool.FUList08.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList09]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=0
eventq_index=0
opList=system.cpu.fuPool.FUList09.opList0 system.cpu.fuPool.FUList09.opList1 system.cpu.fuPool.FUList09.opList2 system.cpu.fuPool.FUList09.opList3

[system.cpu.fuPool.FUList09.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList09.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList09.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList09.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList10]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu.fuPool.FUList10.opList

[system.cpu.fuPool.FUList10.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
arch_db=Null
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=2
power_model=
power_state=system.cpu.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu.icache.replacement_policy
response_latency=4
sequential_access=false
size=131072
system=system
tag_latency=1
tags=system.cpu.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu.icache_port
mem_side=system.tol2bus.cpu_side_ports[0]

[system.cpu.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu.icache.tags.indexing_policy
power_model=
power_state=system.cpu.icache.tags.power_state
replacement_policy=system.cpu.icache.replacement_policy
sequential_access=false
size=131072
system=system
tag_latency=1
warmup_percentage=0

[system.cpu.icache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=131072

[system.cpu.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.iewDelayCalibrator]
type=DelayCalibrator
children=matrix00 matrix01 matrix02 matrix03 matrix04 matrix05 matrix06 matrix07 matrix08 matrix09 matrix10 matrix11 matrix12 matrix13 matrix14 matrix15 matrix16 matrix17 matrix18 matrix19 matrix20 matrix21 matrix22 matrix23 matrix24 matrix25 matrix26
eventq_index=0
matrix=system.cpu.iewDelayCalibrator.matrix00 system.cpu.iewDelayCalibrator.matrix01 system.cpu.iewDelayCalibrator.matrix02 system.cpu.iewDelayCalibrator.matrix03 system.cpu.iewDelayCalibrator.matrix04 system.cpu.iewDelayCalibrator.matrix05 system.cpu.iewDelayCalibrator.matrix06 system.cpu.iewDelayCalibrator.matrix07 system.cpu.iewDelayCalibrator.matrix08 system.cpu.iewDelayCalibrator.matrix09 system.cpu.iewDelayCalibrator.matrix10 system.cpu.iewDelayCalibrator.matrix11 system.cpu.iewDelayCalibrator.matrix12 system.cpu.iewDelayCalibrator.matrix13 system.cpu.iewDelayCalibrator.matrix14 system.cpu.iewDelayCalibrator.matrix15 system.cpu.iewDelayCalibrator.matrix16 system.cpu.iewDelayCalibrator.matrix17 system.cpu.iewDelayCalibrator.matrix18 system.cpu.iewDelayCalibrator.matrix19 system.cpu.iewDelayCalibrator.matrix20 system.cpu.iewDelayCalibrator.matrix21 system.cpu.iewDelayCalibrator.matrix22 system.cpu.iewDelayCalibrator.matrix23 system.cpu.iewDelayCalibrator.matrix24 system.cpu.iewDelayCalibrator.matrix25 system.cpu.iewDelayCalibrator.matrix26

[system.cpu.iewDelayCalibrator.matrix00]
type=ScheduleDelayMatrixMap
completed_opclass=IntAlu
delay_tick=0
dep_opclass=IntAlu
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix01]
type=ScheduleDelayMatrixMap
completed_opclass=IntAlu
delay_tick=1
dep_opclass=IntMult
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix02]
type=ScheduleDelayMatrixMap
completed_opclass=IntDiv
delay_tick=1
dep_opclass=IntDiv
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix03]
type=ScheduleDelayMatrixMap
completed_opclass=IntMult
delay_tick=1
dep_opclass=IntDiv
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix04]
type=ScheduleDelayMatrixMap
completed_opclass=IntAlu
delay_tick=2
dep_opclass=IntDiv
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix05]
type=ScheduleDelayMatrixMap
completed_opclass=IntAlu
delay_tick=3
dep_opclass=FloatCvt
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix06]
type=ScheduleDelayMatrixMap
completed_opclass=IntMult
delay_tick=3
dep_opclass=FloatCvt
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix07]
type=ScheduleDelayMatrixMap
completed_opclass=IntDiv
delay_tick=2
dep_opclass=FloatCvt
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix08]
type=ScheduleDelayMatrixMap
completed_opclass=FloatAdd
delay_tick=2
dep_opclass=FloatCvt
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix09]
type=ScheduleDelayMatrixMap
completed_opclass=FloatMult
delay_tick=2
dep_opclass=FloatCvt
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix10]
type=ScheduleDelayMatrixMap
completed_opclass=FloatDiv
delay_tick=2
dep_opclass=FloatCvt
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix11]
type=ScheduleDelayMatrixMap
completed_opclass=FloatCvt
delay_tick=2
dep_opclass=FloatCvt
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix12]
type=ScheduleDelayMatrixMap
completed_opclass=IntAlu
delay_tick=0
dep_opclass=MemRead
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix13]
type=ScheduleDelayMatrixMap
completed_opclass=MemRead
delay_tick=1
dep_opclass=MemRead
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix14]
type=ScheduleDelayMatrixMap
completed_opclass=MemRead
delay_tick=0
dep_opclass=IntAlu
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix15]
type=ScheduleDelayMatrixMap
completed_opclass=FloatMemRead
delay_tick=1
dep_opclass=FMAAcc
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix16]
type=ScheduleDelayMatrixMap
completed_opclass=FloatMemRead
delay_tick=1
dep_opclass=FMAMul
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix17]
type=ScheduleDelayMatrixMap
completed_opclass=FloatMemRead
delay_tick=1
dep_opclass=FloatMult
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix18]
type=ScheduleDelayMatrixMap
completed_opclass=FloatMemRead
delay_tick=1
dep_opclass=FloatAdd
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix19]
type=ScheduleDelayMatrixMap
completed_opclass=FloatCvt
delay_tick=2
dep_opclass=FMAAcc
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix20]
type=ScheduleDelayMatrixMap
completed_opclass=FloatCvt
delay_tick=2
dep_opclass=FMAMul
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix21]
type=ScheduleDelayMatrixMap
completed_opclass=FloatCvt
delay_tick=2
dep_opclass=FloatMult
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix22]
type=ScheduleDelayMatrixMap
completed_opclass=FloatCvt
delay_tick=2
dep_opclass=FloatAdd
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix23]
type=ScheduleDelayMatrixMap
completed_opclass=MemWrite
delay_tick=3
dep_opclass=MemRead
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix24]
type=ScheduleDelayMatrixMap
completed_opclass=MemRead
delay_tick=2
dep_opclass=MemWrite
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix25]
type=ScheduleDelayMatrixMap
completed_opclass=MemRead
delay_tick=1
dep_opclass=IntMult
eventq_index=0

[system.cpu.iewDelayCalibrator.matrix26]
type=ScheduleDelayMatrixMap
completed_opclass=MemRead
delay_tick=1
dep_opclass=IntDiv
eventq_index=0

[system.cpu.interrupts]
type=RiscvInterrupts
eventq_index=0

[system.cpu.isa]
type=RiscvISA
eventq_index=0

[system.cpu.itb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
arch_db=Null
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=10
power_model=
power_state=system.cpu.itb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu.itb_walker_cache.replacement_policy
response_latency=2
sequential_access=false
size=1024
system=system
tag_latency=2
tags=system.cpu.itb_walker_cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.mmu.itb.walker.port
mem_side=system.tol2bus.cpu_side_ports[2]

[system.cpu.itb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu.itb_walker_cache.tags.indexing_policy
power_model=
power_state=system.cpu.itb_walker_cache.tags.power_state
replacement_policy=system.cpu.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=1024

[system.cpu.itb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu]
type=RiscvMMU
children=dtb itb pma_checker pmp
dtb=system.cpu.mmu.dtb
eventq_index=0
itb=system.cpu.mmu.itb
pma_checker=system.cpu.mmu.pma_checker
pmp=system.cpu.mmu.pmp

[system.cpu.mmu.dtb]
type=RiscvTLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
pma_checker=system.cpu.mmu.pma_checker
pmp=system.cpu.mmu.pmp
size=2048
walker=system.cpu.mmu.dtb.walker

[system.cpu.mmu.dtb.walker]
type=RiscvPagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
pma_checker=system.cpu.mmu.pma_checker
pmp=system.cpu.mmu.pmp
power_model=
power_state=system.cpu.mmu.dtb.walker.power_state
system=system
port=system.cpu.dtb_walker_cache.cpu_side

[system.cpu.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.itb]
type=RiscvTLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
pma_checker=system.cpu.mmu.pma_checker
pmp=system.cpu.mmu.pmp
size=2048
walker=system.cpu.mmu.itb.walker

[system.cpu.mmu.itb.walker]
type=RiscvPagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
pma_checker=system.cpu.mmu.pma_checker
pmp=system.cpu.mmu.pmp
power_model=
power_state=system.cpu.mmu.itb.walker.power_state
system=system
port=system.cpu.itb_walker_cache.cpu_side

[system.cpu.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.pma_checker]
type=PMAChecker
eventq_index=0
uncacheable=0:2147483648

[system.cpu.mmu.pmp]
type=PMP
eventq_index=0
pmp_entries=16

[system.cpu.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=system.bridge.mem_side_port
mem_side_ports=system.uartlite.pio system.lint.pio system.mmcs.pio system.iocache.cpu_side

[system.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iocache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=2147483648:10737418240
arch_db=Null
assoc=8
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=50
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=system.iocache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.iocache.replacement_policy
response_latency=50
sequential_access=false
size=1024
system=system
tag_latency=50
tags=system.iocache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.iobus.mem_side_ports[3]
mem_side=system.membus.cpu_side_ports[1]

[system.iocache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iocache.replacement_policy]
type=LRURP
eventq_index=0

[system.iocache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.iocache.tags.indexing_policy
power_model=
power_state=system.iocache.tags.power_state
replacement_policy=system.iocache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=50
warmup_percentage=0

[system.iocache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.iocache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
arch_db=Null
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_excl
compressor=Null
data_latency=13
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=system.l2.power_state
prefetch_on_access=true
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.l2.replacement_policy
response_latency=15
sequential_access=true
size=1048576
system=system
tag_latency=2
tags=system.l2.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.tol2bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[2]

[system.l2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2.replacement_policy]
type=LRURP
eventq_index=0

[system.l2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l2.tags.indexing_policy
power_model=
power_state=system.l2.tags.power_state
replacement_policy=system.l2.replacement_policy
sequential_access=true
size=1048576
system=system
tag_latency=2
warmup_percentage=0

[system.l2.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1048576

[system.l2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.lint]
type=Lint
children=power_state
clk_domain=system.clk_domain
eventq_index=0
int_enable=true
lint_id=0
num_threads=1
pio_addr=939524096
pio_latency=100000
pio_size=65536
power_model=
power_state=system.lint.power_state
system=system
time=Tue Jan  1 00:00:00 2019
pio=system.iobus.mem_side_ports[1]

[system.lint.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
dram=system.mem_ctrls.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.mem_side_ports[1]

[system.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.043000000000000003
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.032
IDD3P12=0.0
IDD4R=0.11
IDD4R2=0.0
IDD4W=0.10300000000000001
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=4
device_rowbuffer_size=512
device_size=1073741824
devices_per_rank=16
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrls.dram.power_state
range=2147483648:10737418240
ranks_per_channel=2
read_buffer_size=64
tAAD=833
tBURST=3332
tBURST_MAX=3332
tBURST_MIN=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tCWL=14160
tPPD=0
tRAS=32000
tRCD=14160
tRCD_WR=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tWTR_L=5000
tXAW=13328
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128

[system.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.system_port system.iocache.mem_side system.l2.mem_side
default=system.membus.badaddr_responder.pio
mem_side_ports=system.bridge.cpu_side_port system.mem_ctrls.port

[system.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=system.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.membus.default

[system.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.mmcs]
type=NemuMMC
children=power_state
clk_domain=system.clk_domain
cpt_bin_path=/the/mid/of/nowhere.xhit
eventq_index=0
img_path=/the/mid/of/nowhere.xhit
pio_addr=1073750016
pio_latency=100000
pio_size=128
power_model=
power_state=system.mmcs.power_state
system=system
pio=system.iobus.mem_side_ports[2]

[system.mmcs.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.tol2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.tol2bus.power_state
response_latency=1
snoop_filter=system.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=256
cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb_walker_cache.mem_side system.cpu.dtb_walker_cache.mem_side
mem_side_ports=system.l2.cpu_side

[system.tol2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.uartlite]
type=UartLite
children=power_state
clk_domain=system.clk_domain
eventq_index=0
pio_addr=1080033280
pio_latency=100000
pio_size=13
power_model=
power_state=system.uartlite.power_state
system=system
pio=system.iobus.mem_side_ports[0]

[system.uartlite.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.workload]
type=RiscvBareMetal
bare_metal=true
bootloader=
eventq_index=0
raw_bootloader=false
reset_vect=2147483648
wait_for_remote_gdb=false
xiangshan_cpt=true

