# 311-Lab-3
Design and write behavioral Verilog code for Mealy and Moore state machines
