<!DOCTYPE html><html lang="en">
<head>
<title>Annotated Source Code: code/POIZONE_10.txt</title>
<link rel="stylesheet" href="style.css" />
</head>
<div class="options"><button class="toggle_comments">üëÅÔ∏è‚Äçüó®Ô∏è</button><button class="toggle_night">üåù</button></div>
<div class="toc-wrap"><div class="toc"><a data-type="Branch" href="#Poizone">Poizone</a><a data-type="Branch" href="#infini">infini</a><a data-type="Branch" href="#retToPres">retToPres</a><a data-type="Branch" href="#gosub">gosub</a><a data-type="Branch" href="#startGame">startGame</a><a data-type="Branch" href="#nextZone">nextZone</a><a data-type="Branch" href="#Loooop">Loooop</a><a data-type="Branch" href="#endofLoooop">endofLoooop</a><a data-type="Branch" href="#searchChl">searchChl</a><a data-type="Branch" href="#endOfGame">endOfGame</a><a data-type="Branch" href="#PlayChallenge">PlayChallenge</a><a data-type="Branch" href="#Loooop2">Loooop2</a><a data-type="Branch" href="#endofLoooop2">endofLoooop2</a><a data-type="Branch" href="#EscapeGame">EscapeGame</a><a data-type="Branch" href="#temp14_5">temp14_5</a><a data-type="Branch" href="#prepare14">prepare14</a><a data-type="Branch" href="#PrepareGame">PrepareGame</a><a data-type="Branch" href="#PrepareChallenge">PrepareChallenge</a><a data-type="Branch" href="#nxtPenta">nxtPenta</a><a data-type="Branch" href="#PlayZoneMusic">PlayZoneMusic</a><a data-type="Branch" href="#nxtZMs">nxtZMs</a><a data-type="Branch" href="#theMusicFilename">theMusicFilename</a><a data-type="Branch" href="#BufferAdt">BufferAdt</a><a data-type="Branch" href="#Pirated">Pirated</a><a data-type="Branch" href="#TheScore1">TheScore1</a><a data-type="Branch" href="#TheScore2">TheScore2</a><a data-type="Branch" href="#TempScore1">TempScore1</a><a data-type="Branch" href="#TempScore2">TempScore2</a><a data-type="Branch" href="#Time">Time</a><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a><a data-type="Branch" href="#WhichLevel">WhichLevel</a><a data-type="Branch" href="#ItsChallenge">ItsChallenge</a><a data-type="Branch" href="#ChallPos">ChallPos</a><a data-type="Branch" href="#Unreal">Unreal</a><a data-type="Branch" href="#Unreal2">Unreal2</a><a data-type="Branch" href="#DeltaX">DeltaX</a><a data-type="Branch" href="#DeltaY">DeltaY</a><a data-type="Branch" href="#DeltaX2">DeltaX2</a><a data-type="Branch" href="#DeltaY2">DeltaY2</a><a data-type="Branch" href="#ScrCoords">ScrCoords</a><a data-type="Branch" href="#ScrPX">ScrPX</a><a data-type="Branch" href="#ScrPY">ScrPY</a><a data-type="Branch" href="#ScrFX">ScrFX</a><a data-type="Branch" href="#ScrFY">ScrFY</a><a data-type="Branch" href="#PenCoords">PenCoords</a><a data-type="Branch" href="#PosX">PosX</a><a data-type="Branch" href="#PosY">PosY</a><a data-type="Branch" href="#FinX">FinX</a><a data-type="Branch" href="#FinY">FinY</a><a data-type="Branch" href="#PenCoords2">PenCoords2</a><a data-type="Branch" href="#PosX2">PosX2</a><a data-type="Branch" href="#PosY2">PosY2</a><a data-type="Branch" href="#FinX2">FinX2</a><a data-type="Branch" href="#FinY2">FinY2</a><a data-type="Branch" href="#DirX">DirX</a><a data-type="Branch" href="#DirY">DirY</a><a data-type="Branch" href="#PengDir">PengDir</a><a data-type="Branch" href="#Pushing">Pushing</a><a data-type="Branch" href="#movwhat">movwhat</a><a data-type="Branch" href="#movbx">movbx</a><a data-type="Branch" href="#movby">movby</a><a data-type="Branch" href="#movbdx">movbdx</a><a data-type="Branch" href="#movbdy">movbdy</a><a data-type="Branch" href="#movcrsh">movcrsh</a><a data-type="Branch" href="#Deadly">Deadly</a><a data-type="Branch" href="#DirX2">DirX2</a><a data-type="Branch" href="#DirY2">DirY2</a><a data-type="Branch" href="#PengDir2">PengDir2</a><a data-type="Branch" href="#Pushing2">Pushing2</a><a data-type="Branch" href="#movwhat2">movwhat2</a><a data-type="Branch" href="#movbx2">movbx2</a><a data-type="Branch" href="#movby2">movby2</a><a data-type="Branch" href="#movbdx2">movbdx2</a><a data-type="Branch" href="#movbdy2">movbdy2</a><a data-type="Branch" href="#movcrsh2">movcrsh2</a><a data-type="Branch" href="#Deadly2">Deadly2</a><a data-type="Branch" href="#ScreenStartAdr">ScreenStartAdr</a><a data-type="Branch" href="#BASESCR">BASESCR</a><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a><a data-type="Branch" href="#SwapPage">SwapPage</a><a data-type="Branch" href="#ResetGameVariables">ResetGameVariables</a><a data-type="Branch" href="#ResetGeneralVariables">ResetGeneralVariables</a><a data-type="Branch" href="#ResetLevelVariables">ResetLevelVariables</a><a data-type="Branch" href="#ResetChallengeVariables">ResetChallengeVariables</a><a data-type="Branch" href="#AddScore1">AddScore1</a><a data-type="Branch" href="#AddScore2">AddScore2</a><a data-type="Branch" href="#RefreshScore">RefreshScore</a><a data-type="Branch" href="#TotalRefresh">TotalRefresh</a><a data-type="Branch" href="#RefreshTime">RefreshTime</a><a data-type="Branch" href="#ResetRND">ResetRND</a><a data-type="Branch" href="#SwapScreens">SwapScreens</a><a data-type="Branch" href="#ViewScreen">ViewScreen</a><a data-type="Branch" href="#SetDisplayStart">SetDisplayStart</a><a data-type="Branch" href="#inoutBlock">inoutBlock</a><a data-type="Branch" href="#SetChallengePos">SetChallengePos</a><a data-type="Branch" href="#CalculeDeltas">CalculeDeltas</a><a data-type="Branch" href="#CalculeDeltas2">CalculeDeltas2</a><a data-type="Branch" href="#CtrlScrollScreen">CtrlScrollScreen</a><a data-type="Branch" href="#notoleft">notoleft</a><a data-type="Branch" href="#notoright">notoright</a><a data-type="Branch" href="#notup">notup</a><a data-type="Branch" href="#notdown">notdown</a><a data-type="Branch" href="#GestionDeltasTwin">GestionDeltasTwin</a><a data-type="Branch" href="#endjump12">endjump12</a><a data-type="Branch" href="#endjump34">endjump34</a><a data-type="Branch" href="#endtrivial1">endtrivial1</a><a data-type="Branch" href="#endjump56">endjump56</a><a data-type="Branch" href="#endjump78">endjump78</a><a data-type="Branch" href="#endtrivial2">endtrivial2</a><a data-type="Branch" href="#temp14_19">temp14_19</a><a data-type="Branch" href="#jump1">jump1</a><a data-type="Branch" href="#jump3">jump3</a><a data-type="Branch" href="#jump2">jump2</a><a data-type="Branch" href="#jump4">jump4</a><a data-type="Branch" href="#trivial1">trivial1</a><a data-type="Branch" href="#trivjump1">trivjump1</a><a data-type="Branch" href="#trivjump2">trivjump2</a><a data-type="Branch" href="#jump5">jump5</a><a data-type="Branch" href="#jump7">jump7</a><a data-type="Branch" href="#jump6">jump6</a><a data-type="Branch" href="#jump8">jump8</a><a data-type="Branch" href="#trivial2">trivial2</a><a data-type="Branch" href="#trivjump3">trivjump3</a><a data-type="Branch" href="#trivjump4">trivjump4</a><a data-type="Branch" href="#CtrlCollision1">CtrlCollision1</a><a data-type="Branch" href="#CtrlCollision2">CtrlCollision2</a><a data-type="Branch" href="#Draw">Draw</a><a data-type="Branch" href="#Alfa2">Alfa2</a><a data-type="Branch" href="#Lospr">Lospr</a><a data-type="Branch" href="#rightrunc">rightrunc</a><a data-type="Branch" href="#Alfa22">Alfa22</a><a data-type="Branch" href="#Lospr2">Lospr2</a><a data-type="Branch" href="#lefttrunc">lefttrunc</a><a data-type="Branch" href="#Alfa23">Alfa23</a><a data-type="Branch" href="#Lospr3">Lospr3</a><a data-type="Branch" href="#temp14_2">temp14_2</a><a data-type="Branch" href="#GraphBAS">GraphBAS</a><a data-type="Branch" href="#LandBAS">LandBAS</a><a data-type="Branch" href="#SCROLL">SCROLL</a><a data-type="Branch" href="#five">five</a><a data-type="Branch" href="#loop1">loop1</a><a data-type="Branch" href="#four">four</a><a data-type="Branch" href="#loop2">loop2</a><a data-type="Branch" href="#three">three</a><a data-type="Branch" href="#loop3">loop3</a><a data-type="Branch" href="#two">two</a><a data-type="Branch" href="#loop4">loop4</a><a data-type="Branch" href="#one">one</a><a data-type="Branch" href="#loop5">loop5</a><a data-type="Branch" href="#out1">out1</a><a data-type="Branch" href="#BigLoop1">BigLoop1</a><a data-type="Branch" href="#loop6">loop6</a><a data-type="Branch" href="#one2">one2</a><a data-type="Branch" href="#loop7">loop7</a><a data-type="Branch" href="#four2">four2</a><a data-type="Branch" href="#loop8">loop8</a><a data-type="Branch" href="#three2">three2</a><a data-type="Branch" href="#loop9">loop9</a><a data-type="Branch" href="#two2">two2</a><a data-type="Branch" href="#loop10">loop10</a><a data-type="Branch" href="#five2">five2</a><a data-type="Branch" href="#loop11">loop11</a><a data-type="Branch" href="#out2">out2</a><a data-type="Branch" href="#VeryBigLoop">VeryBigLoop</a><a data-type="Branch" href="#five3">five3</a><a data-type="Branch" href="#loop12">loop12</a><a data-type="Branch" href="#four3">four3</a><a data-type="Branch" href="#loop13">loop13</a><a data-type="Branch" href="#three3">three3</a><a data-type="Branch" href="#loop14">loop14</a><a data-type="Branch" href="#two3">two3</a><a data-type="Branch" href="#loop15">loop15</a><a data-type="Branch" href="#one3">one3</a><a data-type="Branch" href="#loop16">loop16</a><a data-type="Branch" href="#out3">out3</a><a data-type="Branch" href="#loop17">loop17</a><a data-type="Branch" href="#one4">one4</a><a data-type="Branch" href="#loop18">loop18</a><a data-type="Branch" href="#four4">four4</a><a data-type="Branch" href="#loop19">loop19</a><a data-type="Branch" href="#three4">three4</a><a data-type="Branch" href="#loop20">loop20</a><a data-type="Branch" href="#two4">two4</a><a data-type="Branch" href="#loop21">loop21</a><a data-type="Branch" href="#five4">five4</a><a data-type="Branch" href="#loop22">loop22</a><a data-type="Branch" href="#out4">out4</a><a data-type="Branch" href="#five5">five5</a><a data-type="Branch" href="#loop23">loop23</a><a data-type="Branch" href="#four5">four5</a><a data-type="Branch" href="#loop24">loop24</a><a data-type="Branch" href="#three5">three5</a><a data-type="Branch" href="#loop25">loop25</a><a data-type="Branch" href="#two5">two5</a><a data-type="Branch" href="#loop26">loop26</a><a data-type="Branch" href="#one5">one5</a><a data-type="Branch" href="#loop27">loop27</a><a data-type="Branch" href="#out5">out5</a><a data-type="Branch" href="#BigLoop3">BigLoop3</a><a data-type="Branch" href="#loop28">loop28</a><a data-type="Branch" href="#temp_2">temp_2</a><a data-type="Branch" href="#one6">one6</a><a data-type="Branch" href="#loop29">loop29</a><a data-type="Branch" href="#four6">four6</a><a data-type="Branch" href="#loop30">loop30</a><a data-type="Branch" href="#three6">three6</a><a data-type="Branch" href="#loop31">loop31</a><a data-type="Branch" href="#two6">two6</a><a data-type="Branch" href="#loop32">loop32</a><a data-type="Branch" href="#five6">five6</a><a data-type="Branch" href="#loop33">loop33</a><a data-type="Branch" href="#quit">quit</a><a data-type="Branch" href="#bicoflex">bicoflex</a><a data-type="Branch" href="#temp14_1">temp14_1</a><a data-type="Branch" href="#Memos">Memos</a><a data-type="Branch" href="#SprBAS">SprBAS</a><a data-type="Branch" href="#SpriteController">SpriteController</a><a data-type="Branch" href="#nextsprite">nextsprite</a><a data-type="Branch" href="#ContSprites">ContSprites</a><a data-type="Branch" href="#ListOfSprites">ListOfSprites</a><a data-type="Branch" href="#temp14_9">temp14_9</a><a data-type="Branch" href="#LOSpr">LOSpr</a><a data-type="Branch" href="#PengDirBAS">PengDirBAS</a><a data-type="Branch" href="#Remember">Remember</a><a data-type="Branch" href="#EndOfLevel">EndOfLevel</a><a data-type="Branch" href="#noWOW">noWOW</a><a data-type="Branch" href="#ComputePercent">ComputePercent</a><a data-type="Branch" href="#noGameOverTxt">noGameOverTxt</a><a data-type="Branch" href="#Lpause2">Lpause2</a><a data-type="Branch" href="#Perfect">Perfect</a><a data-type="Branch" href="#Flash">Flash</a><a data-type="Branch" href="#NbBadBAS">NbBadBAS</a><a data-type="Branch" href="#Remaining">Remaining</a><a data-type="Branch" href="#TotalBadBlocks">TotalBadBlocks</a><a data-type="Branch" href="#Pourcentage">Pourcentage</a><a data-type="Branch" href="#Text1">Text1</a><a data-type="Branch" href="#Text2">Text2</a><a data-type="Branch" href="#Text3">Text3</a><a data-type="Branch" href="#Text4">Text4</a><a data-type="Branch" href="#Text5">Text5</a><a data-type="Branch" href="#Text6">Text6</a><a data-type="Branch" href="#Text7">Text7</a><a data-type="Branch" href="#PutLevelInString">PutLevelInString</a><a data-type="Branch" href="#nxtlStr">nxtlStr</a><a data-type="Branch" href="#PutTimeInString">PutTimeInString</a><a data-type="Branch" href="#csec">csec</a><a data-type="Branch" href="#dsec">dsec</a><a data-type="Branch" href="#usec">usec</a><a data-type="Branch" href="#PutBonusInString">PutBonusInString</a><a data-type="Branch" href="#bmille">bmille</a><a data-type="Branch" href="#bcent">bcent</a><a data-type="Branch" href="#bdix">bdix</a><a data-type="Branch" href="#CalculeBonus">CalculeBonus</a><a data-type="Branch" href="#Dancing">Dancing</a><a data-type="Branch" href="#FirstDance">FirstDance</a><a data-type="Branch" href="#LastDance">LastDance</a><a data-type="Branch" href="#ListBAS">ListBAS</a><a data-type="Branch" href="#Coreogr">Coreogr</a><a data-type="Branch" href="#temp14_17">temp14_17</a><a data-type="Branch" href="#DanceGauche">DanceGauche</a><a data-type="Branch" href="#GaucheDance">GaucheDance</a><a data-type="Branch" href="#DanceDroite">DanceDroite</a><a data-type="Branch" href="#DroiteDance">DroiteDance</a><a data-type="Branch" href="#DanceDevant">DanceDevant</a><a data-type="Branch" href="#DevantDance">DevantDance</a><a data-type="Branch" href="#temp14_18">temp14_18</a><a data-type="Branch" href="#FadeBAS">FadeBAS</a><a data-type="Branch" href="#temp14_15">temp14_15</a><a data-type="Branch" href="#LessIntensity">LessIntensity</a><a data-type="Branch" href="#LfadeY">LfadeY</a><a data-type="Branch" href="#LfadeX">LfadeX</a><a data-type="Branch" href="#FadeScreen">FadeScreen</a><a data-type="Branch" href="#Fader">Fader</a><a data-type="Branch" href="#Faderlooping">Faderlooping</a><a data-type="Branch" href="#FaderLines">FaderLines</a><a data-type="Branch" href="#FadeFromRight">FadeFromRight</a><a data-type="Branch" href="#FaderColmns">FaderColmns</a><a data-type="Branch" href="#FadeFromLeft">FadeFromLeft</a><a data-type="Branch" href="#FaderColmns2">FaderColmns2</a><a data-type="Branch" href="#endOfLineFade">endOfLineFade</a><a data-type="Branch" href="#IntermedeScr">IntermedeScr</a><a data-type="Branch" href="#WaitFirePressed">WaitFirePressed</a><a data-type="Branch" href="#noArrows">noArrows</a><a data-type="Branch" href="#noIntermede">noIntermede</a><a data-type="Branch" href="#temp14_31">temp14_31</a><a data-type="Branch" href="#flashArrows">flashArrows</a><a data-type="Branch" href="#PressFire_txt">PressFire_txt</a><a data-type="Branch" href="#Lev1_txtA">Lev1_txtA</a><a data-type="Branch" href="#Lev1_txtB">Lev1_txtB</a><a data-type="Branch" href="#Lev2_txtA">Lev2_txtA</a><a data-type="Branch" href="#Lev2_txtB">Lev2_txtB</a><a data-type="Branch" href="#Lev3_txtA">Lev3_txtA</a><a data-type="Branch" href="#Lev3_txtB">Lev3_txtB</a><a data-type="Branch" href="#Lev4_txtA">Lev4_txtA</a><a data-type="Branch" href="#Lev4_txtB">Lev4_txtB</a><a data-type="Branch" href="#Demo_blocks">Demo_blocks</a><a data-type="Branch" href="#Lev1_dmo">Lev1_dmo</a><a data-type="Branch" href="#Lev2_dmo">Lev2_dmo</a><a data-type="Branch" href="#Lev3_dmo">Lev3_dmo</a><a data-type="Branch" href="#Lev4_dmo">Lev4_dmo</a><a data-type="Branch" href="#ArrowsList">ArrowsList</a><a data-type="Branch" href="#Lev1_arr">Lev1_arr</a><a data-type="Branch" href="#Lev2_arr">Lev2_arr</a><a data-type="Branch" href="#Lev3_arr">Lev3_arr</a><a data-type="Branch" href="#Lev4_arr">Lev4_arr</a><a data-type="Branch" href="#PutDemoBlocks">PutDemoBlocks</a><a data-type="Branch" href="#DemoBlockY">DemoBlockY</a><a data-type="Branch" href="#DemoBlockX">DemoBlockX</a><a data-type="Branch" href="#DemoBlockLines">DemoBlockLines</a><a data-type="Branch" href="#noDemoBlock">noDemoBlock</a><a data-type="Branch" href="#GraphAdress">GraphAdress</a><a data-type="Branch" href="#ArrowsBAS">ArrowsBAS</a><a data-type="Branch" href="#PutArrows">PutArrows</a><a data-type="Branch" href="#loopPutArrows">loopPutArrows</a><a data-type="Branch" href="#lPArrY">lPArrY</a><a data-type="Branch" href="#lPArrX">lPArrX</a><a data-type="Branch" href="#SaveBehindArrows">SaveBehindArrows</a><a data-type="Branch" href="#loopSaveArrows">loopSaveArrows</a><a data-type="Branch" href="#lPArrY2">lPArrY2</a><a data-type="Branch" href="#LoadBehindArrows">LoadBehindArrows</a><a data-type="Branch" href="#loopLoadArrows">loopLoadArrows</a><a data-type="Branch" href="#lPArrY3">lPArrY3</a><a data-type="Branch" href="#BufferAdress">BufferAdress</a><a data-type="Branch" href="#InitInstr">InitInstr</a><a data-type="Branch" href="#instr1">instr1</a><a data-type="Branch" href="#instr2">instr2</a><a data-type="Branch" href="#txtA_adr">txtA_adr</a><a data-type="Branch" href="#finA">finA</a><a data-type="Branch" href="#txtB_adr">txtB_adr</a><a data-type="Branch" href="#finB">finB</a><a data-type="Branch" href="#Instructions">Instructions</a><a data-type="Branch" href="#PutInstr">PutInstr</a><a data-type="Branch" href="#lPutInstr">lPutInstr</a><a data-type="Branch" href="#lPutYi">lPutYi</a><a data-type="Branch" href="#nodrw">nodrw</a><a data-type="Branch" href="#SaveTwoLines">SaveTwoLines</a><a data-type="Branch" href="#lsve1">lsve1</a><a data-type="Branch" href="#lsve11">lsve11</a><a data-type="Branch" href="#lsve2">lsve2</a><a data-type="Branch" href="#lsve21">lsve21</a><a data-type="Branch" href="#LoadLine1">LoadLine1</a><a data-type="Branch" href="#llad1">llad1</a><a data-type="Branch" href="#LoadLine2">LoadLine2</a><a data-type="Branch" href="#llad2">llad2</a><a data-type="Branch" href="#BfrAds">BfrAds</a><a data-type="Branch" href="#MarcharsAdrs">MarcharsAdrs</a><a data-type="Branch" href="#AppearPlayScreen">AppearPlayScreen</a><a data-type="Branch" href="#LoopApp2">LoopApp2</a><a data-type="Branch" href="#vertChange">vertChange</a><a data-type="Branch" href="#endOfChangeAngle">endOfChangeAngle</a><a data-type="Branch" href="#noChangeAngle">noChangeAngle</a><a data-type="Branch" href="#ViewBigBlock">ViewBigBlock</a><a data-type="Branch" href="#lViewBlock_z">lViewBlock_z</a><a data-type="Branch" href="#lViewBlock_y">lViewBlock_y</a><a data-type="Branch" href="#lViewBlock_x">lViewBlock_x</a><a data-type="Branch" href="#GraphBAS2">GraphBAS2</a><a data-type="Branch" href="#WriteBlackFrame">WriteBlackFrame</a><a data-type="Branch" href="#ioda2">ioda2</a><a data-type="Branch" href="#diopA2">diopA2</a><a data-type="Branch" href="#noPn">noPn</a><a data-type="Branch" href="#theFaTab">theFaTab</a><a data-type="Branch" href="#WriteFadeFrame">WriteFadeFrame</a><a data-type="Branch" href="#ioda3">ioda3</a><a data-type="Branch" href="#diopA3">diopA3</a><a data-type="Branch" href="#noPn3">noPn3</a><a data-type="Branch" href="#CharBAS">CharBAS</a><a data-type="Branch" href="#random">random</a><a data-type="Branch" href="#WriteRand">WriteRand</a><a data-type="Branch" href="#ioda">ioda</a><a data-type="Branch" href="#diopA">diopA</a><a data-type="Branch" href="#noPs">noPs</a><a data-type="Branch" href="#WriteString">WriteString</a><a data-type="Branch" href="#nxtLetter">nxtLetter</a><a data-type="Branch" href="#MoveCursor">MoveCursor</a><a data-type="Branch" href="#WriteBlackString">WriteBlackString</a><a data-type="Branch" href="#nxtLetter2">nxtLetter2</a><a data-type="Branch" href="#MoveCursor2">MoveCursor2</a><a data-type="Branch" href="#WriteFadeString">WriteFadeString</a><a data-type="Branch" href="#nxtLetter3">nxtLetter3</a><a data-type="Branch" href="#MoveCursor3">MoveCursor3</a><a data-type="Branch" href="#temp14_14">temp14_14</a><a data-type="Branch" href="#BufferBAS">BufferBAS</a><a data-type="Branch" href="#PutPartInBuf">PutPartInBuf</a><a data-type="Branch" href="#nextLineBuf">nextLineBuf</a><a data-type="Branch" href="#PutAllInOther">PutAllInOther</a><a data-type="Branch" href="#nextLineOth2">nextLineOth2</a><a data-type="Branch" href="#CopyScreen">CopyScreen</a><a data-type="Branch" href="#lCopyScr">lCopyScr</a><a data-type="Branch" href="#GetPartFromBuf">GetPartFromBuf</a><a data-type="Branch" href="#nextLineBuf2">nextLineBuf2</a><a data-type="Branch" href="#bigia14">bigia14</a><a data-type="Branch" href="#posxText">posxText</a><a data-type="Branch" href="#posyText">posyText</a><a data-type="Branch" href="#poinText">poinText</a><a data-type="Branch" href="#DeltaTop">DeltaTop</a><a data-type="Branch" href="#ContBin">ContBin</a><a data-type="Branch" href="#AfficheText">AfficheText</a><a data-type="Branch" href="#Hyperloop">Hyperloop</a><a data-type="Branch" href="#EraseBackGround">EraseBackGround</a><a data-type="Branch" href="#Lmotif">Lmotif</a><a data-type="Branch" href="#PutMidWindowInBuffer">PutMidWindowInBuffer</a><a data-type="Branch" href="#PutMidWindowOnScreen">PutMidWindowOnScreen</a><a data-type="Branch" href="#WritePourcent">WritePourcent</a><a data-type="Branch" href="#andAgain1">andAgain1</a><a data-type="Branch" href="#temp14_16">temp14_16</a><a data-type="Branch" href="#Startnumb">Startnumb</a><a data-type="Branch" href="#AfficheBigNb">AfficheBigNb</a><a data-type="Branch" href="#lOOPY">lOOPY</a><a data-type="Branch" href="#lOOPX">lOOPX</a><a data-type="Branch" href="#noPutPixel">noPutPixel</a><a data-type="Branch" href="#temp14_20">temp14_20</a><a data-type="Branch" href="#temp14_21">temp14_21</a><a data-type="Branch" href="#CiclusY">CiclusY</a><a data-type="Branch" href="#CiclusT">CiclusT</a><a data-type="Branch" href="#WriteScoreTable">WriteScoreTable</a><a data-type="Branch" href="#MegaCiclus">MegaCiclus</a><a data-type="Branch" href="#MegaCiclus2">MegaCiclus2</a><a data-type="Branch" href="#HighScore_txt">HighScore_txt</a><a data-type="Branch" href="#HiTable">HiTable</a><a data-type="Branch" href="#RealHiScores">RealHiScores</a><a data-type="Branch" href="#lowestScore">lowestScore</a><a data-type="Branch" href="#TranslateHiScores">TranslateHiScores</a><a data-type="Branch" href="#LTransl">LTransl</a><a data-type="Branch" href="#myLoop1">myLoop1</a><a data-type="Branch" href="#myLoop2">myLoop2</a><a data-type="Branch" href="#myLoop3">myLoop3</a><a data-type="Branch" href="#myLoop4">myLoop4</a><a data-type="Branch" href="#myLoop5">myLoop5</a><a data-type="Branch" href="#InsertNewHiScore">InsertNewHiScore</a><a data-type="Branch" href="#LsearchBeast">LsearchBeast</a><a data-type="Branch" href="#Lexpulsion">Lexpulsion</a><a data-type="Branch" href="#InsertNewDatas">InsertNewDatas</a><a data-type="Branch" href="#loopInsertString">loopInsertString</a><a data-type="Branch" href="#LoadScoresTable">LoadScoresTable</a><a data-type="Branch" href="#SaveScoresTable">SaveScoresTable</a><a data-type="Branch" href="#pointerToFilename">pointerToFilename</a><a data-type="Branch" href="#InsertName">InsertName</a><a data-type="Branch" href="#notEnough">notEnough</a><a data-type="Branch" href="#InsertHiScore">InsertHiScore</a><a data-type="Branch" href="#InputNameLoop">InputNameLoop</a><a data-type="Branch" href="#retFromAdd">retFromAdd</a><a data-type="Branch" href="#Lpause3">Lpause3</a><a data-type="Branch" href="#ReadMoves">ReadMoves</a><a data-type="Branch" href="#whoMoves">whoMoves</a><a data-type="Branch" href="#newHiScore">newHiScore</a><a data-type="Branch" href="#temp14_22">temp14_22</a><a data-type="Branch" href="#temp14_22b">temp14_22b</a><a data-type="Branch" href="#SpySpace">SpySpace</a><a data-type="Branch" href="#Text8">Text8</a><a data-type="Branch" href="#Text9">Text9</a><a data-type="Branch" href="#Text10">Text10</a><a data-type="Branch" href="#Text11">Text11</a><a data-type="Branch" href="#Text12">Text12</a><a data-type="Branch" href="#Text13">Text13</a><a data-type="Branch" href="#Text14">Text14</a><a data-type="Branch" href="#WinnersReset">WinnersReset</a><a data-type="Branch" href="#WinnersName">WinnersName</a><a data-type="Branch" href="#ResetWinnersName">ResetWinnersName</a><a data-type="Branch" href="#WriteWinnersName">WriteWinnersName</a><a data-type="Branch" href="#posOfCursor">posOfCursor</a><a data-type="Branch" href="#CursorX">CursorX</a><a data-type="Branch" href="#CursorY">CursorY</a><a data-type="Branch" href="#CursorFX">CursorFX</a><a data-type="Branch" href="#CursorFY">CursorFY</a><a data-type="Branch" href="#CursorDX">CursorDX</a><a data-type="Branch" href="#CursorDY">CursorDY</a><a data-type="Branch" href="#ViewCursor">ViewCursor</a><a data-type="Branch" href="#colOne">colOne</a><a data-type="Branch" href="#colTwo">colTwo</a><a data-type="Branch" href="#EraseCursor">EraseCursor</a><a data-type="Branch" href="#ChangeCursor">ChangeCursor</a><a data-type="Branch" href="#AddCursor">AddCursor</a><a data-type="Branch" href="#BackSpace">BackSpace</a><a data-type="Branch" href="#FlashingCurs">FlashingCurs</a><a data-type="Branch" href="#Flashing">Flashing</a><a data-type="Branch" href="#lFlsh">lFlsh</a><a data-type="Branch" href="#AppearStartScr">AppearStartScr</a><a data-type="Branch" href="#LoopApp">LoopApp</a><a data-type="Branch" href="#IntroScreenAdr">IntroScreenAdr</a><a data-type="Branch" href="#PaintChars">PaintChars</a><a data-type="Branch" href="#ChLoop">ChLoop</a><a data-type="Branch" href="#Ipsylon">Ipsylon</a><a data-type="Branch" href="#nextPixel">nextPixel</a><a data-type="Branch" href="#blackPoint">blackPoint</a><a data-type="Branch" href="#DegradesBAS">DegradesBAS</a><a data-type="Branch" href="#CtrlPassWord">CtrlPassWord</a><a data-type="Branch" href="#nextPassWord">nextPassWord</a><a data-type="Branch" href="#PassWords">PassWords</a><a data-type="Branch" href="#CurrentPassWord">CurrentPassWord</a><a data-type="Branch" href="#FadeBAS2">FadeBAS2</a><a data-type="Branch" href="#RequestPassWord">RequestPassWord</a><a data-type="Branch" href="#waitF3Released">waitF3Released</a><a data-type="Branch" href="#clsWindow">clsWindow</a><a data-type="Branch" href="#RequestY">RequestY</a><a data-type="Branch" href="#RequestX">RequestX</a><a data-type="Branch" href="#cycleReadPW">cycleReadPW</a><a data-type="Branch" href="#noBackSpace">noBackSpace</a><a data-type="Branch" href="#notread">notread</a><a data-type="Branch" href="#quitRequest">quitRequest</a><a data-type="Branch" href="#PW_txt1">PW_txt1</a><a data-type="Branch" href="#PointerToPW">PointerToPW</a><a data-type="Branch" href="#RevealPassWord">RevealPassWord</a><a data-type="Branch" href="#nxtReveal">nxtReveal</a><a data-type="Branch" href="#waitFirePress">waitFirePress</a><a data-type="Branch" href="#PW_txt2">PW_txt2</a><a data-type="Branch" href="#PW_txt3">PW_txt3</a><a data-type="Branch" href="#PW_txt4">PW_txt4</a><a data-type="Branch" href="#PW_txt5">PW_txt5</a><a data-type="Branch" href="#TextChallenge">TextChallenge</a><a data-type="Branch" href="#waitFirePress2">waitFirePress2</a><a data-type="Branch" href="#CH_txt1">CH_txt1</a><a data-type="Branch" href="#CH_txt2">CH_txt2</a><a data-type="Branch" href="#CH_txt3">CH_txt3</a><a data-type="Branch" href="#IntroChallenge">IntroChallenge</a><a data-type="Branch" href="#Congratulations">Congratulations</a><a data-type="Branch" href="#waitFirePress3">waitFirePress3</a><a data-type="Branch" href="#CO_txt1">CO_txt1</a><a data-type="Branch" href="#CO_txt2">CO_txt2</a><a data-type="Branch" href="#CO_txt3">CO_txt3</a><a data-type="Branch" href="#CO_txt4">CO_txt4</a><a data-type="Branch" href="#PutPlaque">PutPlaque</a><a data-type="Branch" href="#LoopPlaquette">LoopPlaquette</a><a data-type="Branch" href="#PlaquetteBAS">PlaquetteBAS</a><a data-type="Branch" href="#PausedGame">PausedGame</a><a data-type="Branch" href="#DownPausedKey">DownPausedKey</a><a data-type="Branch" href="#UpPausedKey">UpPausedKey</a><a data-type="Branch" href="#temp14_13">temp14_13</a><a data-type="Branch" href="#col1">col1</a><a data-type="Branch" href="#colGold">colGold</a><a data-type="Branch" href="#WriteTime">WriteTime</a><a data-type="Branch" href="#moreThan1minute">moreThan1minute</a><a data-type="Branch" href="#moreThan10secs">moreThan10secs</a><a data-type="Branch" href="#moreThan1sec">moreThan1sec</a><a data-type="Branch" href="#WritePerc">WritePerc</a><a data-type="Branch" href="#moreThan10p">moreThan10p</a><a data-type="Branch" href="#pacer">pacer</a><a data-type="Branch" href="#currentPerc">currentPerc</a><a data-type="Branch" href="#CharsBAS">CharsBAS</a><a data-type="Branch" href="#Write">Write</a><a data-type="Branch" href="#PrintString">PrintString</a><a data-type="Branch" href="#nxtOne">nxtOne</a><a data-type="Branch" href="#temp14_28">temp14_28</a><a data-type="Branch" href="#SetScoreChars">SetScoreChars</a><a data-type="Branch" href="#temp14_0">temp14_0</a><a data-type="Branch" href="#WriteScore">WriteScore</a><a data-type="Branch" href="#AfficheScore">AfficheScore</a><a data-type="Branch" href="#dixmille">dixmille</a><a data-type="Branch" href="#mille">mille</a><a data-type="Branch" href="#cent">cent</a><a data-type="Branch" href="#dix">dix</a><a data-type="Branch" href="#temp14_41">temp14_41</a><a data-type="Branch" href="#ScoresUpDate">ScoresUpDate</a><a data-type="Branch" href="#temp14_30">temp14_30</a><a data-type="Branch" href="#inkeyTable">inkeyTable</a><a data-type="Branch" href="#BoundingBox">BoundingBox</a><a data-type="Branch" href="#MouseMultiply">MouseMultiply</a><a data-type="Branch" href="#MousePosition">MousePosition</a><a data-type="Branch" href="#RedefineKeys">RedefineKeys</a><a data-type="Branch" href="#endOfF4">endOfF4</a><a data-type="Branch" href="#continueMouse">continueMouse</a><a data-type="Branch" href="#LoopLight">LoopLight</a><a data-type="Branch" href="#LoopHigh">LoopHigh</a><a data-type="Branch" href="#LoopCtrlKey">LoopCtrlKey</a><a data-type="Branch" href="#leftKeyAddr">leftKeyAddr</a><a data-type="Branch" href="#RedText1">RedText1</a><a data-type="Branch" href="#RedText2">RedText2</a><a data-type="Branch" href="#RedText3">RedText3</a><a data-type="Branch" href="#RedText4">RedText4</a><a data-type="Branch" href="#RedText5">RedText5</a><a data-type="Branch" href="#RedText6">RedText6</a><a data-type="Branch" href="#RedText7">RedText7</a><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a><a data-type="Branch" href="#Wait1Second">Wait1Second</a><a data-type="Branch" href="#LWait1Second">LWait1Second</a><a data-type="Branch" href="#temp14_26">temp14_26</a><a data-type="Branch" href="#CtrlFunctionKeys">CtrlFunctionKeys</a><a data-type="Branch" href="#temp14_23">temp14_23</a><a data-type="Branch" href="#PresentationInitiale">PresentationInitiale</a><a data-type="Branch" href="#forever">forever</a><a data-type="Branch" href="#quitPresentation">quitPresentation</a><a data-type="Branch" href="#ScrollText">ScrollText</a><a data-type="Branch" href="#loopTextScroll">loopTextScroll</a><a data-type="Branch" href="#Sinus">Sinus</a><a data-type="Branch" href="#ContaS">ContaS</a><a data-type="Branch" href="#Finer">Finer</a><a data-type="Branch" href="#MoveS">MoveS</a><a data-type="Branch" href="#SinPrint">SinPrint</a><a data-type="Branch" href="#loopx">loopx</a><a data-type="Branch" href="#SinLoop">SinLoop</a><a data-type="Branch" href="#nodraw">nodraw</a><a data-type="Branch" href="#MarcharsBABAS">MarcharsBABAS</a><a data-type="Branch" href="#TextToScroll">TextToScroll</a><a data-type="Branch" href="#AppearTitle">AppearTitle</a><a data-type="Branch" href="#LAppTitle1">LAppTitle1</a><a data-type="Branch" href="#LAppTitle2">LAppTitle2</a><a data-type="Branch" href="#LAppTitle3">LAppTitle3</a><a data-type="Branch" href="#dontFadeThat">dontFadeThat</a><a data-type="Branch" href="#LAppTitle4">LAppTitle4</a><a data-type="Branch" href="#LAppTitle5">LAppTitle5</a><a data-type="Branch" href="#LAppTitle6">LAppTitle6</a><a data-type="Branch" href="#dontPutThat">dontPutThat</a><a data-type="Branch" href="#TitleComp">TitleComp</a><a data-type="Branch" href="#TitleAdr">TitleAdr</a><a data-type="Branch" href="#FadeADR">FadeADR</a><a data-type="Branch" href="#DataBAS">DataBAS</a><a data-type="Branch" href="#DataBASbck">DataBASbck</a><a data-type="Branch" href="#SchDmoBAS">SchDmoBAS</a><a data-type="Branch" href="#SchDestin">SchDestin</a><a data-type="Branch" href="#BufferAds">BufferAds</a><a data-type="Branch" href="#CycleLands">CycleLands</a><a data-type="Branch" href="#Minuterie">Minuterie</a><a data-type="Branch" href="#DemoMode">DemoMode</a><a data-type="Branch" href="#continueDemo">continueDemo</a><a data-type="Branch" href="#temp14_24">temp14_24</a><a data-type="Branch" href="#BoardAddr">BoardAddr</a><a data-type="Branch" href="#CheckPort">CheckPort</a><a data-type="Branch" href="#Jloop">Jloop</a><a data-type="Branch" href="#Econet">Econet</a><a data-type="Branch" href="#mainloop">mainloop</a><a data-type="Branch" href="#Jloop2">Jloop2</a><a data-type="Branch" href="#next">next</a><a data-type="Branch" href="#result">result</a><a data-type="Branch" href="#ReadPorts">ReadPorts</a><a data-type="Branch" href="#port1">port1</a><a data-type="Branch" href="#port2">port2</a><a data-type="Branch" href="#temp14_25">temp14_25</a><a data-type="Branch" href="#ReadKeyJoy">ReadKeyJoy</a><a data-type="Branch" href="#noInv1">noInv1</a><a data-type="Branch" href="#noInv2">noInv2</a><a data-type="Branch" href="#leftKey">leftKey</a><a data-type="Branch" href="#rightKey">rightKey</a><a data-type="Branch" href="#upKey">upKey</a><a data-type="Branch" href="#downKey">downKey</a><a data-type="Branch" href="#pushKey">pushKey</a><a data-type="Branch" href="#leftKey2">leftKey2</a><a data-type="Branch" href="#rightKey2">rightKey2</a><a data-type="Branch" href="#upKey2">upKey2</a><a data-type="Branch" href="#downKey2">downKey2</a><a data-type="Branch" href="#pushKey2">pushKey2</a><a data-type="Branch" href="#trunk1">trunk1</a><a data-type="Branch" href="#trunk2">trunk2</a><a data-type="Branch" href="#ReversePl1">ReversePl1</a><a data-type="Branch" href="#ReversePl2">ReversePl2</a><a data-type="Branch" href="#ResetTrunk1">ResetTrunk1</a><a data-type="Branch" href="#ResetTrunk2">ResetTrunk2</a><a data-type="Branch" href="#ResetTrunk">ResetTrunk</a><a data-type="Branch" href="#Player1flag">Player1flag</a><a data-type="Branch" href="#Player2flag">Player2flag</a><a data-type="Branch" href="#CtrlFuncKeys">CtrlFuncKeys</a><a data-type="Branch" href="#abortGame">abortGame</a><a data-type="Branch" href="#temp14_3">temp14_3</a><a data-type="Branch" href="#LandRel">LandRel</a><a data-type="Branch" href="#OccTBAS">OccTBAS</a><a data-type="Branch" href="#MovePengi1">MovePengi1</a><a data-type="Branch" href="#okSelect1">okSelect1</a><a data-type="Branch" href="#noStra1">noStra1</a><a data-type="Branch" href="#unset1">unset1</a><a data-type="Branch" href="#noleft">noleft</a><a data-type="Branch" href="#okSelect2">okSelect2</a><a data-type="Branch" href="#noStra2">noStra2</a><a data-type="Branch" href="#unset2">unset2</a><a data-type="Branch" href="#noright">noright</a><a data-type="Branch" href="#okSelect3">okSelect3</a><a data-type="Branch" href="#noStra3">noStra3</a><a data-type="Branch" href="#unset3">unset3</a><a data-type="Branch" href="#noup">noup</a><a data-type="Branch" href="#okSelect4">okSelect4</a><a data-type="Branch" href="#noStra4">noStra4</a><a data-type="Branch" href="#unset4">unset4</a><a data-type="Branch" href="#nodown">nodown</a><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a><a data-type="Branch" href="#mourant">mourant</a><a data-type="Branch" href="#MovePengi2">MovePengi2</a><a data-type="Branch" href="#okSelect12">okSelect12</a><a data-type="Branch" href="#noStra12">noStra12</a><a data-type="Branch" href="#unset12">unset12</a><a data-type="Branch" href="#noleft2">noleft2</a><a data-type="Branch" href="#okSelect22">okSelect22</a><a data-type="Branch" href="#noStra22">noStra22</a><a data-type="Branch" href="#unset22">unset22</a><a data-type="Branch" href="#noright2">noright2</a><a data-type="Branch" href="#okSelect32">okSelect32</a><a data-type="Branch" href="#noStra32">noStra32</a><a data-type="Branch" href="#unset32">unset32</a><a data-type="Branch" href="#noup2">noup2</a><a data-type="Branch" href="#okSelect42">okSelect42</a><a data-type="Branch" href="#noStra42">noStra42</a><a data-type="Branch" href="#unset42">unset42</a><a data-type="Branch" href="#nodown2">nodown2</a><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a><a data-type="Branch" href="#mourant2">mourant2</a><a data-type="Branch" href="#CrashesBAS">CrashesBAS</a><a data-type="Branch" href="#NewCrash">NewCrash</a><a data-type="Branch" href="#NewCrash2">NewCrash2</a><a data-type="Branch" href="#MonsterList">MonsterList</a><a data-type="Branch" href="#badwhat">badwhat</a><a data-type="Branch" href="#badbx">badbx</a><a data-type="Branch" href="#badby">badby</a><a data-type="Branch" href="#badbdx">badbdx</a><a data-type="Branch" href="#badbdy">badbdy</a><a data-type="Branch" href="#temp14_4">temp14_4</a><a data-type="Branch" href="#LandRel2">LandRel2</a><a data-type="Branch" href="#OAdr">OAdr</a><a data-type="Branch" href="#PointerSpr">PointerSpr</a><a data-type="Branch" href="#Baddie">Baddie</a><a data-type="Branch" href="#MoveMonsters">MoveMonsters</a><a data-type="Branch" href="#LmM">LmM</a><a data-type="Branch" href="#vert">vert</a><a data-type="Branch" href="#up">up</a><a data-type="Branch" href="#oriz">oriz</a><a data-type="Branch" href="#left">left</a><a data-type="Branch" href="#noChange">noChange</a><a data-type="Branch" href="#retEtour">retEtour</a><a data-type="Branch" href="#nokill1">nokill1</a><a data-type="Branch" href="#nokill2">nokill2</a><a data-type="Branch" href="#nokill3">nokill3</a><a data-type="Branch" href="#noTestX">noTestX</a><a data-type="Branch" href="#noTestY">noTestY</a><a data-type="Branch" href="#noPossibleChok">noPossibleChok</a><a data-type="Branch" href="#noMortel1">noMortel1</a><a data-type="Branch" href="#noMortel2">noMortel2</a><a data-type="Branch" href="#NextMonst">NextMonst</a><a data-type="Branch" href="#danger">danger</a><a data-type="Branch" href="#downBad">downBad</a><a data-type="Branch" href="#upBad">upBad</a><a data-type="Branch" href="#leftBad">leftBad</a><a data-type="Branch" href="#rightBad">rightBad</a><a data-type="Branch" href="#okMoveBlock">okMoveBlock</a><a data-type="Branch" href="#crackIt">crackIt</a><a data-type="Branch" href="#reserv">reserv</a><a data-type="Branch" href="#MonsterDead1">MonsterDead1</a><a data-type="Branch" href="#MonsterDead2">MonsterDead2</a><a data-type="Branch" href="#MonsterDead3">MonsterDead3</a><a data-type="Branch" href="#Limbo">Limbo</a><a data-type="Branch" href="#BlurpNait">BlurpNait</a><a data-type="Branch" href="#Etourdi">Etourdi</a><a data-type="Branch" href="#SetSpeedOfBirth">SetSpeedOfBirth</a><a data-type="Branch" href="#SetDayOfBirth">SetDayOfBirth</a><a data-type="Branch" href="#MaskForSpeed">MaskForSpeed</a><a data-type="Branch" href="#MonsterGenesis">MonsterGenesis</a><a data-type="Branch" href="#TRYanother">TRYanother</a><a data-type="Branch" href="#MonsterChallenge">MonsterChallenge</a><a data-type="Branch" href="#TRYanother2">TRYanother2</a><a data-type="Branch" href="#GenerateAllMonsters">GenerateAllMonsters</a><a data-type="Branch" href="#ForEveryMonster">ForEveryMonster</a><a data-type="Branch" href="#MonsterListAdr">MonsterListAdr</a><a data-type="Branch" href="#Random">Random</a><a data-type="Branch" href="#Crashes">Crashes</a><a data-type="Branch" href="#cycle">cycle</a><a data-type="Branch" href="#LSprCnt">LSprCnt</a><a data-type="Branch" href="#temp14_6">temp14_6</a><a data-type="Branch" href="#LandAdr">LandAdr</a><a data-type="Branch" href="#CreateAllSprites">CreateAllSprites</a><a data-type="Branch" href="#Apparence">Apparence</a><a data-type="Branch" href="#EndOfReincarnation1">EndOfReincarnation1</a><a data-type="Branch" href="#dontWorry">dontWorry</a><a data-type="Branch" href="#endofmov">endofmov</a><a data-type="Branch" href="#Worry">Worry</a><a data-type="Branch" href="#noPengo">noPengo</a><a data-type="Branch" href="#Apparence2">Apparence2</a><a data-type="Branch" href="#EndOfReincarnation2">EndOfReincarnation2</a><a data-type="Branch" href="#dontWorry2">dontWorry2</a><a data-type="Branch" href="#endofmov2">endofmov2</a><a data-type="Branch" href="#Worry2">Worry2</a><a data-type="Branch" href="#noPengo2">noPengo2</a><a data-type="Branch" href="#occupe1">occupe1</a><a data-type="Branch" href="#EndOfCreationBut">EndOfCreationBut</a><a data-type="Branch" href="#EndOfCreation">EndOfCreation</a><a data-type="Branch" href="#occupe2">occupe2</a><a data-type="Branch" href="#EndOfCreationBut2">EndOfCreationBut2</a><a data-type="Branch" href="#EndOfCreation2">EndOfCreation2</a><a data-type="Branch" href="#EndOfCreationBut3">EndOfCreationBut3</a><a data-type="Branch" href="#EndOfCreation3">EndOfCreation3</a><a data-type="Branch" href="#noLittleScore">noLittleScore</a><a data-type="Branch" href="#noBomb">noBomb</a><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a><a data-type="Branch" href="#scoreX">scoreX</a><a data-type="Branch" href="#scoreY">scoreY</a><a data-type="Branch" href="#scoreT">scoreT</a><a data-type="Branch" href="#scoreS">scoreS</a><a data-type="Branch" href="#bombX">bombX</a><a data-type="Branch" href="#bombY">bombY</a><a data-type="Branch" href="#bombT">bombT</a><a data-type="Branch" href="#OccTablBAS">OccTablBAS</a><a data-type="Branch" href="#DoCrash">DoCrash</a><a data-type="Branch" href="#Assassin">Assassin</a><a data-type="Branch" href="#casPengo2">casPengo2</a><a data-type="Branch" href="#CtrlMonsterBlock_P2">CtrlMonsterBlock_P2</a><a data-type="Branch" href="#CtrlMonsterBlock_P1">CtrlMonsterBlock_P1</a><a data-type="Branch" href="#LandOADr">LandOADr</a><a data-type="Branch" href="#Reincarnation1">Reincarnation1</a><a data-type="Branch" href="#Reincarnation2">Reincarnation2</a><a data-type="Branch" href="#temp14_11">temp14_11</a><a data-type="Branch" href="#CanTransfer">CanTransfer</a><a data-type="Branch" href="#LandSBAS">LandSBAS</a><a data-type="Branch" href="#Arbitre">Arbitre</a><a data-type="Branch" href="#endTransport">endTransport</a><a data-type="Branch" href="#noB1">noB1</a><a data-type="Branch" href="#noB2">noB2</a><a data-type="Branch" href="#noB3">noB3</a><a data-type="Branch" href="#noB4">noB4</a><a data-type="Branch" href="#noB5">noB5</a><a data-type="Branch" href="#noB6">noB6</a><a data-type="Branch" href="#noB7">noB7</a><a data-type="Branch" href="#noB8">noB8</a><a data-type="Branch" href="#noTurn">noTurn</a><a data-type="Branch" href="#PaceMaker">PaceMaker</a><a data-type="Branch" href="#CycloneList">CycloneList</a><a data-type="Branch" href="#Offst1">Offst1</a><a data-type="Branch" href="#Offst2">Offst2</a><a data-type="Branch" href="#Offst3">Offst3</a><a data-type="Branch" href="#FirstTransport">FirstTransport</a><a data-type="Branch" href="#noFUno">noFUno</a><a data-type="Branch" href="#SeconTransport">SeconTransport</a><a data-type="Branch" href="#noFDue">noFDue</a><a data-type="Branch" href="#ThirdTransport">ThirdTransport</a><a data-type="Branch" href="#noFTre">noFTre</a><a data-type="Branch" href="#TraDta">TraDta</a><a data-type="Branch" href="#MakeOffsts">MakeOffsts</a><a data-type="Branch" href="#ArbitreCrash">ArbitreCrash</a><a data-type="Branch" href="#Magic">Magic</a><a data-type="Branch" href="#TheBeer">TheBeer</a><a data-type="Branch" href="#TheBomb">TheBomb</a><a data-type="Branch" href="#Poison">Poison</a><a data-type="Branch" href="#CFC">CFC</a><a data-type="Branch" href="#Aluminium">Aluminium</a><a data-type="Branch" href="#Radioactivity">Radioactivity</a><a data-type="Branch" href="#Batterie">Batterie</a><a data-type="Branch" href="#DDT">DDT</a><a data-type="Branch" href="#Chemical">Chemical</a><a data-type="Branch" href="#YoureDead">YoureDead</a><a data-type="Branch" href="#ArbitreEndBlk">ArbitreEndBlk</a><a data-type="Branch" href="#noDiamLeft1">noDiamLeft1</a><a data-type="Branch" href="#noDiamUP">noDiamUP</a><a data-type="Branch" href="#noDiamLeft2">noDiamLeft2</a><a data-type="Branch" href="#endDiamond">endDiamond</a><a data-type="Branch" href="#noChem">noChem</a><a data-type="Branch" href="#noAlu">noAlu</a><a data-type="Branch" href="#tryNextCyclo">tryNextCyclo</a><a data-type="Branch" href="#noCycl">noCycl</a><a data-type="Branch" href="#OAdr2">OAdr2</a><a data-type="Branch" href="#Diamond">Diamond</a><a data-type="Branch" href="#alreadyDiamond">alreadyDiamond</a><a data-type="Branch" href="#temp14_12">temp14_12</a><a data-type="Branch" href="#ArbitreStartBlk1">ArbitreStartBlk1</a><a data-type="Branch" href="#ArbitreStartBlk2">ArbitreStartBlk2</a><a data-type="Branch" href="#moveCyclone">moveCyclone</a><a data-type="Branch" href="#tryNextCycl">tryNextCycl</a><a data-type="Branch" href="#OneLess">OneLess</a><a data-type="Branch" href="#NbOfBadBlocks">NbOfBadBlocks</a><a data-type="Branch" href="#Etat">Etat</a><a data-type="Branch" href="#Normal">Normal</a><a data-type="Branch" href="#Drink">Drink</a><a data-type="Branch" href="#Bombs">Bombs</a><a data-type="Branch" href="#DeathFace">DeathFace</a><a data-type="Branch" href="#Chemic1">Chemic1</a><a data-type="Branch" href="#Alu">Alu</a><a data-type="Branch" href="#Pile">Pile</a><a data-type="Branch" href="#NbDDT">NbDDT</a><a data-type="Branch" href="#NbCFC">NbCFC</a><a data-type="Branch" href="#Radio">Radio</a><a data-type="Branch" href="#Chemic2">Chemic2</a><a data-type="Branch" href="#AnalizeScheme">AnalizeScheme</a><a data-type="Branch" href="#Levery">Levery</a><a data-type="Branch" href="#noAnalz">noAnalz</a><a data-type="Branch" href="#CountBadBlocks">CountBadBlocks</a><a data-type="Branch" href="#temp14_8">temp14_8</a><a data-type="Branch" href="#Lili">Lili</a><a data-type="Branch" href="#Lolo">Lolo</a><a data-type="Branch" href="#pace">pace</a><a data-type="Branch" href="#AnimBackGround">AnimBackGround</a><a data-type="Branch" href="#MainGame">MainGame</a><a data-type="Branch" href="#MainGame2">MainGame2</a><a data-type="Branch" href="#Rest1">Rest1</a><a data-type="Branch" href="#noRestore1">noRestore1</a><a data-type="Branch" href="#Rest2">Rest2</a><a data-type="Branch" href="#noRestore2">noRestore2</a><a data-type="Branch" href="#MainGame1">MainGame1</a><a data-type="Branch" href="#Rest12">Rest12</a><a data-type="Branch" href="#noRestore12">noRestore12</a><a data-type="Branch" href="#temp14_7">temp14_7</a><a data-type="Branch" href="#MainChal">MainChal</a><a data-type="Branch" href="#MainChal2">MainChal2</a><a data-type="Branch" href="#Rest1c">Rest1c</a><a data-type="Branch" href="#noRestore1c">noRestore1c</a><a data-type="Branch" href="#Rest2c">Rest2c</a><a data-type="Branch" href="#noRestore2c">noRestore2c</a><a data-type="Branch" href="#MainChal1">MainChal1</a><a data-type="Branch" href="#Rest12c">Rest12c</a><a data-type="Branch" href="#noRestore12c">noRestore12c</a><a data-type="Branch" href="#LandsBAS">LandsBAS</a><a data-type="Branch" href="#SchemeBAS">SchemeBAS</a><a data-type="Branch" href="#LandABAS">LandABAS</a><a data-type="Branch" href="#TransDataBAS">TransDataBAS</a><a data-type="Branch" href="#BufDres">BufDres</a><a data-type="Branch" href="#temp14_10">temp14_10</a><a data-type="Branch" href="#LoadScheme">LoadScheme</a><a data-type="Branch" href="#loadAgain">loadAgain</a><a data-type="Branch" href="#LoadChallengeScheme">LoadChallengeScheme</a><a data-type="Branch" href="#SchemesFilename">SchemesFilename</a><a data-type="Branch" href="#SchNumberFile">SchNumberFile</a><a data-type="Branch" href="#ChallFilename">ChallFilename</a><a data-type="Branch" href="#GenerateLand">GenerateLand</a><a data-type="Branch" href="#ContGen2">ContGen2</a><a data-type="Branch" href="#ContGen">ContGen</a><a data-type="Branch" href="#noTost">noTost</a><a data-type="Branch" href="#noSpecial">noSpecial</a><a data-type="Branch" href="#KillTransporters">KillTransporters</a><a data-type="Branch" href="#LoopKiller">LoopKiller</a><a data-type="Branch" href="#InitOccTable">InitOccTable</a><a data-type="Branch" href="#LoopInitOT">LoopInitOT</a><a data-type="Branch" href="#InitCyclones">InitCyclones</a><a data-type="Branch" href="#LoopInitCy">LoopInitCy</a><a data-type="Branch" href="#CycloneListAdr">CycloneListAdr</a><a data-type="Branch" href="#tricBAS">tricBAS</a><a data-type="Branch" href="#Bzzt">Bzzt</a><a data-type="Branch" href="#ElectroChok">ElectroChok</a><a data-type="Branch" href="#Electr">Electr</a><a data-type="Branch" href="#NoElectric">NoElectric</a><a data-type="Branch" href="#AbortElectric">AbortElectric</a><a data-type="Branch" href="#SetNormalBlock">SetNormalBlock</a><a data-type="Branch" href="#lSetNBl">lSetNBl</a><a data-type="Branch" href="#SpriteBAS">SpriteBAS</a><a data-type="Branch" href="#SpriteBAS2">SpriteBAS2</a><a data-type="Branch" href="#GraphBAS1">GraphBAS1</a><a data-type="Branch" href="#CrunchWBas">CrunchWBas</a><a data-type="Branch" href="#ScrBuffer">ScrBuffer</a><a data-type="Branch" href="#AddMaskToLevel">AddMaskToLevel</a><a data-type="Branch" href="#laddM1">laddM1</a><a data-type="Branch" href="#MakeCrunch">MakeCrunch</a><a data-type="Branch" href="#CrFase">CrFase</a><a data-type="Branch" href="#CountWords1">CountWords1</a><a data-type="Branch" href="#MakeMaskMonst">MakeMaskMonst</a><a data-type="Branch" href="#CountWords3">CountWords3</a><a data-type="Branch" href="#WriteNumber">WriteNumber</a><a data-type="Branch" href="#Point">Point</a><a data-type="Branch" href="#NbZero">NbZero</a><a data-type="Branch" href="#NbUn">NbUn</a><a data-type="Branch" href="#NbDeux">NbDeux</a><a data-type="Branch" href="#NbTrois">NbTrois</a><a data-type="Branch" href="#NbQuatre">NbQuatre</a><a data-type="Branch" href="#NbCinq">NbCinq</a><a data-type="Branch" href="#NbSix">NbSix</a><a data-type="Branch" href="#NbSept">NbSept</a><a data-type="Branch" href="#NbHuit">NbHuit</a><a data-type="Branch" href="#NbNeuf">NbNeuf</a><a data-type="Branch" href="#CharZ">CharZ</a><a data-type="Branch" href="#CharE">CharE</a><a data-type="Branch" href="#CharN">CharN</a><a data-type="Branch" href="#CharO">CharO</a><a data-type="Branch" href="#CharPerc">CharPerc</a><a data-type="Branch" href="#SetStartScreen">SetStartScreen</a><a data-type="Branch" href="#StartScreenAdr">StartScreenAdr</a><a data-type="Branch" href="#ScreenAdr">ScreenAdr</a><a data-type="Branch" href="#Cartoon">Cartoon</a><a data-type="Branch" href="#predCart">predCart</a><a data-type="Branch" href="#Cart_Ordi">Cart_Ordi</a><a data-type="Branch" href="#lCartOrdi">lCartOrdi</a><a data-type="Branch" href="#noJump2">noJump2</a><a data-type="Branch" href="#lOrdiP">lOrdiP</a><a data-type="Branch" href="#lOrdiQ">lOrdiQ</a><a data-type="Branch" href="#Cart_PoleSud">Cart_PoleSud</a><a data-type="Branch" href="#lCartPole">lCartPole</a><a data-type="Branch" href="#noJmp">noJmp</a><a data-type="Branch" href="#Cart_BaseSpa">Cart_BaseSpa</a><a data-type="Branch" href="#lCartBase">lCartBase</a><a data-type="Branch" href="#Cart_Space">Cart_Space</a><a data-type="Branch" href="#lCartSpce">lCartSpce</a><a data-type="Branch" href="#UnpackRocket">UnpackRocket</a><a data-type="Branch" href="#theRocketAdr">theRocketAdr</a><a data-type="Branch" href="#GraphBuf">GraphBuf</a><a data-type="Branch" href="#InitJet">InitJet</a><a data-type="Branch" href="#lInitJet">lInitJet</a><a data-type="Branch" href="#colsJet">colsJet</a><a data-type="Branch" href="#JetBuf">JetBuf</a><a data-type="Branch" href="#highJet">highJet</a><a data-type="Branch" href="#gravityJet">gravityJet</a><a data-type="Branch" href="#forceJet">forceJet</a><a data-type="Branch" href="#dXRocket">dXRocket</a><a data-type="Branch" href="#groundJet">groundJet</a><a data-type="Branch" href="#DrawJet">DrawJet</a><a data-type="Branch" href="#loopJet">loopJet</a><a data-type="Branch" href="#endOfGen">endOfGen</a><a data-type="Branch" href="#genesisJet">genesisJet</a><a data-type="Branch" href="#RandomJet">RandomJet</a><a data-type="Branch" href="#Cart_Jungle">Cart_Jungle</a><a data-type="Branch" href="#lCartJngl">lCartJngl</a><a data-type="Branch" href="#endOfCartoon">endOfCartoon</a><a data-type="Branch" href="#sprAdr">sprAdr</a><a data-type="Branch" href="#phaseCounter">phaseCounter</a><a data-type="Branch" href="#DecrunchScr">DecrunchScr</a><a data-type="Branch" href="#okScrName">okScrName</a><a data-type="Branch" href="#ICE_Screen">ICE_Screen</a><a data-type="Branch" href="#ESA_Screen">ESA_Screen</a><a data-type="Branch" href="#SPA_Screen">SPA_Screen</a><a data-type="Branch" href="#JUN_Screen">JUN_Screen</a><a data-type="Branch" href="#COM_Screen">COM_Screen</a><a data-type="Branch" href="#BufferAdr">BufferAdr</a><a data-type="Branch" href="#animNumb">animNumb</a><a data-type="Branch" href="#temp14_40">temp14_40</a><a data-type="Branch" href="#FastRecopy">FastRecopy</a><a data-type="Branch" href="#lFastRcpy">lFastRcpy</a><a data-type="Branch" href="#PutRocket">PutRocket</a><a data-type="Branch" href="#lPutRY">lPutRY</a><a data-type="Branch" href="#MmoBrdrAdr">MmoBrdrAdr</a><a data-type="Branch" href="#SaveBorder">SaveBorder</a><a data-type="Branch" href="#lsaveBrd">lsaveBrd</a><a data-type="Branch" href="#lsaveBrd2">lsaveBrd2</a><a data-type="Branch" href="#lsaveBrd3">lsaveBrd3</a><a data-type="Branch" href="#eraseZONE">eraseZONE</a><a data-type="Branch" href="#eraseZONE_bis">eraseZONE_bis</a><a data-type="Branch" href="#eraseTime">eraseTime</a><a data-type="Branch" href="#lloadBrd2">lloadBrd2</a><a data-type="Branch" href="#erasePerc">erasePerc</a><a data-type="Branch" href="#lloadBrd3">lloadBrd3</a><a data-type="Branch" href="#temp14_42">temp14_42</a><a data-type="Branch" href="#writeZONE">writeZONE</a><a data-type="Branch" href="#writeZONE_bis">writeZONE_bis</a><a data-type="Branch" href="#nxtDex">nxtDex</a><a data-type="Branch" href="#col1a">col1a</a><a data-type="Branch" href="#col1b">col1b</a><a data-type="Branch" href="#OccTable">OccTable</a><a data-type="Branch" href="#Scheme">Scheme</a><a data-type="Branch" href="#Lands">Lands</a><a data-type="Branch" href="#Land">Land</a><a data-type="Branch" href="#MemoBorder">MemoBorder</a><a data-type="Branch" href="#CrunchWay">CrunchWay</a><a data-type="Branch" href="#Arrows">Arrows</a><a data-type="Branch" href="#FadeTable">FadeTable</a><a data-type="Branch" href="#Plaquette">Plaquette</a><a data-type="Branch" href="#Chars">Chars</a><a data-type="Branch" href="#Degrades">Degrades</a><a data-type="Branch" href="#StartScreen">StartScreen</a><a data-type="Branch" href="#Screen">Screen</a><a data-type="Branch" href="#TitleDat">TitleDat</a><a data-type="Branch" href="#DataDEMO">DataDEMO</a><a data-type="Branch" href="#SchemeDemo">SchemeDemo</a><a data-type="Branch" href="#Buffer">Buffer</a><a data-type="Branch" href="#theRocket">theRocket</a><a data-type="Branch" href="#SetLevelGraphLand">SetLevelGraphLand</a><a data-type="Branch" href="#searchSet">searchSet</a><a data-type="Branch" href="#DecomprLevelA">DecomprLevelA</a><a data-type="Branch" href="#DecomprLevelB">DecomprLevelB</a><a data-type="Branch" href="#GraphIst">GraphIst</a><a data-type="Branch" href="#LandsIst">LandsIst</a><a data-type="Branch" href="#Bufferbas">Bufferbas</a><a data-type="Branch" href="#GraphJst">GraphJst</a><a data-type="Branch" href="#DecompChallenge">DecompChallenge</a><a data-type="Branch" href="#lFillLands">lFillLands</a><a data-type="Branch" href="#Chall__crunch">Chall__crunch</a><a data-type="Branch" href="#Level1_crunch">Level1_crunch</a><a data-type="Branch" href="#Level2_crunch">Level2_crunch</a><a data-type="Branch" href="#Level3_crunch">Level3_crunch</a><a data-type="Branch" href="#Level4_crunch">Level4_crunch</a><a data-type="Branch" href="#Level5_crunch">Level5_crunch</a><a data-type="Branch" href="#ICE_Land">ICE_Land</a><a data-type="Branch" href="#ESA_Land">ESA_Land</a><a data-type="Branch" href="#SPACE_Land">SPACE_Land</a><a data-type="Branch" href="#JUNGLE_Land">JUNGLE_Land</a><a data-type="Branch" href="#COMPUTER_Land">COMPUTER_Land</a><a data-type="Branch" href="#Graph">Graph</a><a data-type="Branch" href="#Sprite">Sprite</a><a data-type="Branch" href="#MakePengiMask">MakePengiMask</a><a data-type="Branch" href="#ReadPengi">ReadPengi</a><a data-type="Branch" href="#CountWords2">CountWords2</a></div></div>
<pre id="annotated-code">
<code>
<span><span>REM</span><span> </span><span>>POIZONE_10</span></span>
<span><span>REM</span><span> </span><span class="branch"><a data-type="Branch" href="#Poizone">Poizone</a></span><span> </span><span>by</span><span> </span><span>P</span><span> </span><span>Baerlocher</span><span> , </span><span>M</span><span> </span><span>Andreoli</span><span> </span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">and</span><span> </span><span>F</span><span> </span><span>Hautecloque</span><span> </span><span>-</span><span> </span><span>1991</span></span>
<span></span>
<span><span>basecode=&8000+220*1024</span></span>
<span></span>
<span><span>DIM</span><span> </span><span>Cde</span><span> </span><span>539000</span></span>
<span><span>FOR</span><span> </span><span>PASS=4</span><span> </span><span>TO</span><span> </span><span>6</span><span> </span><span>STEP</span><span> </span><span>2</span></span>
<span><span>P%=basecode</span></span>
<span><span>O%=Cde</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;; PROGRAMME PRINCIPAL ;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="Poizone" data-type="Label">.Poizone</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>200</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>%01</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>" </span><span></span><span class="comment" data-type="Comment">; no 'escape'</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> </span><span>256+21</span><span> </span><span></span><span class="comment" data-type="Comment">; disable VDU screen</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetDisplayStart">SetDisplayStart</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; to set BASESCROLL</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetStartScreen">SetStartScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FastRecopy">FastRecopy</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#theMusicFilename">theMusicFilename</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>&8000</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferAdt">BufferAdt</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>LZWD_Decompress</span><span>"   </span><span></span><span class="comment" data-type="Comment">; load music</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SaveBorder">SaveBorder</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CheckPort">CheckPort</a></span><span>            </span><span></span><span class="comment" data-type="Comment">; ctrl if RTFM fitted</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CopyScreen">CopyScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetScoreChars">SetScoreChars</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ScoresUpDate">ScoresUpDate</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LoadScoresTable">LoadScoresTable</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#TranslateHiScores">TranslateHiScores</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&8000</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_InitMusic</span><span>"</span><span></span></span>
<span></span>
<span><span class="label"><a id="infini" data-type="Label">.infini</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_SetPosition</span><span>"</span><span></span></span>
<span></span>
<span><span class="label"><a id="retToPres" data-type="Label">.retToPres</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PresentationInitiale">PresentationInitiale</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; return in R0 key number</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#startGame">startGame</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; analyse key pressed</span></span>
<span><span></span><span>          </span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#gosub">gosub</a></span></span>
<span></span>
<span><span></span><span>          </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#RedefineKeys">RedefineKeys</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; F4</span></span>
<span><span></span><span>          </span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#retToPres">retToPres</a></span></span>
<span><span></span><span>      </span><span class="label"><a id="gosub" data-type="Label">.gosub</a></span></span>
<span><span></span><span>          </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#RequestPassWord">RequestPassWord</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; F3</span></span>
<span><span></span><span>          </span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#retToPres">retToPres</a></span></span>
<span></span>
<span><span class="label"><a id="startGame" data-type="Label">.startGame</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetGameVariables">ResetGameVariables</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlPassWord">CtrlPassWord</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; output R0=level nb</span></span>
<span></span>
<span><span class="label"><a id="nextZone" data-type="Label">.nextZone</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetLevelGraphLand">SetLevelGraphLand</a></span><span> </span><span></span><span class="comment" data-type="Comment">; input R0</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetRND">ResetRND</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LoadScheme">LoadScheme</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrepareGame">PrepareGame</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PlayZoneMusic">PlayZoneMusic</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#writeZONE">writeZONE</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetScoreChars">SetScoreChars</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ScoresUpDate">ScoresUpDate</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#IntermedeScr">IntermedeScr</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetScoreChars">SetScoreChars</a></span></span>
<span></span>
<span><span class="label"><a id="Loooop" data-type="Label">.Loooop</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MainGame">MainGame</a></span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#endofLoooop">endofLoooop</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; conditions de sortie</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CountBadBlocks">CountBadBlocks</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#endofLoooop">endofLoooop</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#abortGame">abortGame</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#abortGame">abortGame</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#EscapeGame">EscapeGame</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Loooop">Loooop</a></span></span>
<span></span>
<span><span class="label"><a id="endofLoooop" data-type="Label">.endofLoooop</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseTime">eraseTime</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#erasePerc">erasePerc</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseTime">eraseTime</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#erasePerc">erasePerc</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfLevel">EndOfLevel</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseZONE">eraseZONE</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pourcentage">Pourcentage</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pourcentage">Pourcentage</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>90</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#endOfGame">endOfGame</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Cartoon">Cartoon</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; if last level was computer then play challenge</span></span>
<span><span class="label"><a id="searchChl" data-type="Label">.searchChl</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>5</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#searchChl">searchChl</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>5</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#PlayChallenge">PlayChallenge</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Pirated">Pirated</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#infini">infini</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>  </span><span></span><span class="comment" data-type="Comment">; all right,next zone</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>51</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#nextZone">nextZone</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Congratulations">Congratulations</a></span><span>              </span><span></span><span class="comment" data-type="Comment">; un genie a fini le jeu</span></span>
<span></span>
<span><span class="label"><a id="endOfGame" data-type="Label">.endOfGame</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InsertName">InsertName</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SaveScoresTable">SaveScoresTable</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#infini">infini</a></span></span>
<span></span>
<span><span class="label"><a id="PlayChallenge" data-type="Label">.PlayChallenge</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_5">temp14_5</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#TextChallenge">TextChallenge</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrepareChallenge">PrepareChallenge</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>16</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_SetPosition</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#IntroChallenge">IntroChallenge</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetScoreChars">SetScoreChars</a></span></span>
<span></span>
<span><span class="label"><a id="Loooop2" data-type="Label">.Loooop2</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MainChal">MainChal</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#endofLoooop2">endofLoooop2</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; conditions de sortie</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#abortGame">abortGame</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#abortGame">abortGame</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#EscapeGame">EscapeGame</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Loooop2">Loooop2</a></span></span>
<span></span>
<span><span class="label"><a id="endofLoooop2" data-type="Label">.endofLoooop2</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseTime">eraseTime</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseTime">eraseTime</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ScoresUpDate">ScoresUpDate</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#RevealPassWord">RevealPassWord</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_5">temp14_5</a></span></span>
<span></span>
<span><span class="label"><a id="EscapeGame" data-type="Label">.EscapeGame</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ScoresUpDate">ScoresUpDate</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseTime">eraseTime</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#erasePerc">erasePerc</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseTime">eraseTime</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#erasePerc">erasePerc</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseZONE">eraseZONE</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#infini">infini</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;; END OF MAIN PROGRAM ;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="temp14_5" data-type="Label">.temp14_5</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="prepare14" data-type="Label">.prepare14</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="PrepareGame" data-type="Label">.PrepareGame</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#prepare14">prepare14</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ItsChallenge">ItsChallenge</a></span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>3</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Baddie">Baddie</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Baddie">Baddie</a></span><span>)</span><span>]</span><span> </span><span></span><span class="comment" data-type="Comment">;nb of bad monsters</span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetSpeedOfBirth">SetSpeedOfBirth</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AddMaskToLevel">AddMaskToLevel</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetGeneralVariables">ResetGeneralVariables</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetLevelVariables">ResetLevelVariables</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetTrunk">ResetTrunk</a></span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>MVNEQ</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span></span>
<span><span></span><span> </span><span>BLNE</span><span> </span><span class="branch"><a data-type="Branch" href="#KillTransporters">KillTransporters</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#GenerateLand">GenerateLand</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InitOccTable">InitOccTable</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InitCyclones">InitCyclones</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AnalizeScheme">AnalizeScheme</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#GenerateAllMonsters">GenerateAllMonsters</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#prepare14">prepare14</a></span></span>
<span></span>
<span><span class="label"><a id="PrepareChallenge" data-type="Label">.PrepareChallenge</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#prepare14">prepare14</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ItsChallenge">ItsChallenge</a></span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LoadChallengeScheme">LoadChallengeScheme</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#DecompChallenge">DecompChallenge</a></span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span><span></span><span> </span><span class="label"><a id="nxtPenta" data-type="Label">.nxtPenta</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nxtPenta">nxtPenta</a></span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetChallengePos">SetChallengePos</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetSpeedOfBirth">SetSpeedOfBirth</a></span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetGeneralVariables">ResetGeneralVariables</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetChallengeVariables">ResetChallengeVariables</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetTrunk">ResetTrunk</a></span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>MVNEQ</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#GenerateLand">GenerateLand</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InitOccTable">InitOccTable</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InitCyclones">InitCyclones</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#GenerateAllMonsters">GenerateAllMonsters</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#prepare14">prepare14</a></span></span>
<span></span>
<span><span class="label"><a id="PlayZoneMusic" data-type="Label">.PlayZoneMusic</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span class="label"><a id="nxtZMs" data-type="Label">.nxtZMs</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>5</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nxtZMs">nxtZMs</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[PC</span><span>,</span><span>R0]</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_SetPosition</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>30</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>36</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>45</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>51</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>57</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="theMusicFilename" data-type="Label">.theMusicFilename</a></span><span> </span><span>EQUS</span><span> "</span><span>Music</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="BufferAdt" data-type="Label">.BufferAdt</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Buffer">Buffer</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;; FIN DU PROGRAMME PRINCIPAL ;;;;;;;;;;;;</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; INDICATIONS - chaque fois qu'il est necessaire de sauver R14/13 au debut</span></span>
<span><span></span><span class="comment" data-type="Comment">;          d'une subroutine,je sauve R14/13 dans une location temp14\13_xx</span></span>
<span><span></span><span class="comment" data-type="Comment">;             - pour acceder a' une location eloignee (delta>4096) je fais</span></span>
<span><span></span><span class="comment" data-type="Comment">;               ainsi * SUB Rx,PC,#FNmb(LABEL%) LDR Rx,[Rx,#FNlb(LABEL%)]</span></span>
<span><span></span><span class="comment" data-type="Comment">;               ou les fonctions FNmb & FNlb me donnent,respectivement,</span></span>
<span><span></span><span class="comment" data-type="Comment">;               le byte le plus et le moins significatif du delta cherche'</span></span>
<span><span></span><span class="comment" data-type="Comment">;               ( si LABEL% est posterieure a l'istruction,j'utilise ADD )</span></span>
<span><span></span><span class="comment" data-type="Comment">;************************************************************************</span></span>
<span></span>
<span><span>\\\\\\\\\\\\\\</span></span>
<span><span>\</span><span> </span><span>PROTECTION</span><span> </span><span>\</span><span>   </span><span>Si</span><span> </span><span>c'est</span><span> </span><span>une</span><span> </span><span>copie</span><span>,</span><span>alors</span><span> </span><span>sauver</span><span> </span><span>1</span><span> </span><span>dans</span><span> </span><span class="branch"><a data-type="Branch" href="#Pirated">Pirated</a></span></span>
<span><span>\\\\\\\\\\\\\\</span><span>   ( </span><span>le</span><span> </span><span>programme</span><span> </span><span>se</span><span> </span><span>charge</span><span> </span><span>alors</span><span> </span><span>de</span><span> </span><span>diminuer</span><span> </span><span>le</span><span> </span><span>temps</span><span>)</span><span></span></span>
<span></span>
<span><span class="label"><a id="Pirated" data-type="Label">.Pirated</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span> </span><span></span><span class="comment" data-type="Comment">; 0=original</span></span>
<span></span>
<span><span>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</span></span>
<span><span>\</span><span> </span><span>VARIABLES</span><span> </span><span>PRINCIPALES</span><span> </span><span>DU</span><span> </span><span>JEU</span><span> </span><span>\</span></span>
<span><span>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</span></span>
<span></span>
<span><span class="label"><a id="TheScore1" data-type="Label">.TheScore1</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>00000</span><span>        </span><span></span><span class="comment" data-type="Comment">; 0 - 99999    ; SCORE OF PLAYER 1 \ 2</span></span>
<span><span class="label"><a id="TheScore2" data-type="Label">.TheScore2</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>00000</span></span>
<span><span class="label"><a id="TempScore1" data-type="Label">.TempScore1</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>00000</span></span>
<span><span class="label"><a id="TempScore2" data-type="Label">.TempScore2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>00000</span></span>
<span><span class="label"><a id="Time" data-type="Label">.Time</a></span><span>       </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>15000</span><span>        </span><span></span><span class="comment" data-type="Comment">; 0 - 15000 ( 5 minutes )</span></span>
<span></span>
<span><span class="label"><a id="NbOfPlayers" data-type="Label">.NbOfPlayers</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>1</span><span>           </span><span></span><span class="comment" data-type="Comment">; 1 ou 2</span></span>
<span><span class="label"><a id="WhichLevel" data-type="Label">.WhichLevel</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>           </span><span></span><span class="comment" data-type="Comment">; 1..50</span></span>
<span></span>
<span><span>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</span></span>
<span><span>\</span><span> </span><span>VARIABLES</span><span> </span><span>DU</span><span> </span><span>JEU</span><span> </span><span>SECONDAIRES</span><span> </span><span>\</span></span>
<span><span>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</span></span>
<span></span>
<span><span class="label"><a id="ItsChallenge" data-type="Label">.ItsChallenge</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>           </span><span></span><span class="comment" data-type="Comment">; 0/1 = (no / yes) challenge</span></span>
<span><span class="label"><a id="ChallPos" data-type="Label">.ChallPos</a></span><span>     </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>           </span><span></span><span class="comment" data-type="Comment">; mais quel challenge(il y en a 10)</span></span>
<span></span>
<span><span class="label"><a id="Unreal" data-type="Label">.Unreal</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>      </span><span></span><span class="comment" data-type="Comment">; Pengi1 vulnerable si !Unreal=0</span></span>
<span><span class="label"><a id="Unreal2" data-type="Label">.Unreal2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>      </span><span></span><span class="comment" data-type="Comment">; Pengi2 vulnerable si !Unreal2=0</span></span>
<span></span>
<span><span class="label"><a id="DeltaX" data-type="Label">.DeltaX</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="DeltaY" data-type="Label">.DeltaY</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="DeltaX2" data-type="Label">.DeltaX2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="DeltaY2" data-type="Label">.DeltaY2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="ScrCoords" data-type="Label">.ScrCoords</a></span></span>
<span><span class="label"><a id="ScrPX" data-type="Label">.ScrPX</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>18</span><span>     </span><span></span><span class="comment" data-type="Comment">; Indique case en haut a' droite</span></span>
<span><span class="label"><a id="ScrPY" data-type="Label">.ScrPY</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>19</span><span>     </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="ScrFX" data-type="Label">.ScrFX</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>2</span><span>      </span><span></span><span class="comment" data-type="Comment">; [ interval comme pour pengo (0-63) & (0-4) ]</span></span>
<span><span class="label"><a id="ScrFY" data-type="Label">.ScrFY</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>2</span><span>      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span></span>
<span><span class="label"><a id="PenCoords" data-type="Label">.PenCoords</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; ( doit immediatement suivre ScrCoords! )</span></span>
<span><span class="label"><a id="PosX" data-type="Label">.PosX</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>25</span><span>     </span><span></span><span class="comment" data-type="Comment">; 0-63   ; position de pengo dans la zone de jeu</span></span>
<span><span class="label"><a id="PosY" data-type="Label">.PosY</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>26</span><span>     </span><span></span><span class="comment" data-type="Comment">; 0-63</span></span>
<span><span class="label"><a id="FinX" data-type="Label">.FinX</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>      </span><span></span><span class="comment" data-type="Comment">; 0-4    ; position de pengo dans une case</span></span>
<span><span class="label"><a id="FinY" data-type="Label">.FinY</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>      </span><span></span><span class="comment" data-type="Comment">; 0-4</span></span>
<span></span>
<span><span class="label"><a id="PenCoords2" data-type="Label">.PenCoords2</a></span></span>
<span><span class="label"><a id="PosX2" data-type="Label">.PosX2</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>25</span><span>     </span><span></span><span class="comment" data-type="Comment">; 0-63   ; position de pengo2 dans la zone de jeu</span></span>
<span><span class="label"><a id="PosY2" data-type="Label">.PosY2</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>27</span><span>     </span><span></span><span class="comment" data-type="Comment">; 0-63</span></span>
<span><span class="label"><a id="FinX2" data-type="Label">.FinX2</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>      </span><span></span><span class="comment" data-type="Comment">; 0-4    ; position de pengo2 dans une case</span></span>
<span><span class="label"><a id="FinY2" data-type="Label">.FinY2</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>      </span><span></span><span class="comment" data-type="Comment">; 0-4</span></span>
<span></span>
<span><span class="label"><a id="DirX" data-type="Label">.DirX</a></span><span>    </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">; for every player | -1 , 0 , 1    * direction X</span></span>
<span><span class="label"><a id="DirY" data-type="Label">.DirY</a></span><span>    </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">;                  | -1 , 0 , 1    * direction Y</span></span>
<span><span class="label"><a id="PengDir" data-type="Label">.PengDir</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">;                  | deltaSprite du Pengo</span></span>
<span><span class="label"><a id="Pushing" data-type="Label">.Pushing</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">;                  | indique si Pengo pousse bloc</span></span>
<span><span class="label"><a id="movwhat" data-type="Label">.movwhat</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">;                  | quel bloc  ( =-1 pas de bloc )</span></span>
<span><span class="label"><a id="movbx" data-type="Label">.movbx</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">;                  | ou se trouve ce bloc X</span></span>
<span><span class="label"><a id="movby" data-type="Label">.movby</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">;                  |         "            Y</span></span>
<span><span class="label"><a id="movbdx" data-type="Label">.movbdx</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">;                  | direction de deplacement bloc X</span></span>
<span><span class="label"><a id="movbdy" data-type="Label">.movbdy</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">;                  |             "                 Y</span></span>
<span><span class="label"><a id="movcrsh" data-type="Label">.movcrsh</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">;                  | Nb de monstres tues avec bloc</span></span>
<span><span class="label"><a id="Deadly" data-type="Label">.Deadly</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">;                  | phase d'agonie de Pengo</span></span>
<span></span>
<span><span class="label"><a id="DirX2" data-type="Label">.DirX2</a></span><span>    </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>      </span><span></span><span class="comment" data-type="Comment">; idem for player 2</span></span>
<span><span class="label"><a id="DirY2" data-type="Label">.DirY2</a></span><span>    </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="PengDir2" data-type="Label">.PengDir2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="Pushing2" data-type="Label">.Pushing2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="movwhat2" data-type="Label">.movwhat2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="movbx2" data-type="Label">.movbx2</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="movby2" data-type="Label">.movby2</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="movbdx2" data-type="Label">.movbdx2</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="movbdy2" data-type="Label">.movbdy2</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="movcrsh2" data-type="Label">.movcrsh2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="Deadly2" data-type="Label">.Deadly2</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</span></span>
<span><span>\</span><span> </span><span>AUTRES</span><span> </span><span>VARIABLES</span><span> </span><span>IMPORTANTES</span><span> </span><span>\</span></span>
<span><span>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</span></span>
<span></span>
<span><span class="label"><a id="ScreenStartAdr" data-type="Label">.ScreenStartAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&1FD8000</span><span> </span><span></span><span class="comment" data-type="Comment">; Adresse base de la RAM Video</span></span>
<span><span class="label"><a id="BASESCR" data-type="Label">.BASESCR</a></span><span>        </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&1FD8000</span><span> </span><span></span><span class="comment" data-type="Comment">; Address of current screen (Shadow Screen)</span></span>
<span><span class="label"><a id="BASESCROLL" data-type="Label">.BASESCROLL</a></span><span>     </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&1FD8A08</span><span> </span><span></span><span class="comment" data-type="Comment">; Address of scroll screen (=BASESCR+321*8)</span></span>
<span><span class="label"><a id="SwapPage" data-type="Label">.SwapPage</a></span><span>       </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>        </span><span></span><span class="comment" data-type="Comment">; 0\80 Kb (delta entre deux ecrans)</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;; MicroRoutines ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="ResetGameVariables" data-type="Label">.ResetGameVariables</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TheScore1">TheScore1</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TheScore2">TheScore2</a></span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore1">TempScore1</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore2">TempScore2</a></span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#abortGame">abortGame</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#abortGame">abortGame</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="ResetGeneralVariables" data-type="Label">.ResetGeneralVariables</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirY">DirY</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#movcrsh">movcrsh</a></span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#PengDir">PengDir</a></span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirY2">DirY2</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#movcrsh2">movcrsh2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#PengDir2">PengDir2</a></span></span>
<span><span>MVN</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:    </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#alreadyDiamond">alreadyDiamond</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#alreadyDiamond">alreadyDiamond</a></span><span>)</span><span>]</span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Crashes">Crashes</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Crashes">Crashes</a></span><span>)</span><span>]</span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span>Crashes+4</span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span>Crashes+4</span><span>)</span><span>]</span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#bombT">bombT</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#bombT">bombT</a></span><span>)</span><span>]</span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#scoreT">scoreT</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#scoreT">scoreT</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="ResetLevelVariables" data-type="Label">.ResetLevelVariables</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>90</span><span>  </span><span></span><span class="comment" data-type="Comment">;select right delay</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>2</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>90</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>3</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>150</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>4</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>150</span><span>:</span><span>MOVGT</span><span> </span><span>R0</span><span>,#</span><span>180</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span> </span><span></span><span class="comment" data-type="Comment">; x50</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Unreal2">Unreal2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>18</span><span>:   </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1</span></span>
<span></span>
<span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:</span><span>MOVGT</span><span> </span><span>R0</span><span>,#</span><span>23</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>25</span><span>:               </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:   </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span></span>
<span><span></span><span>              </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY2">PosY2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY2">FinY2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#currentPerc">currentPerc</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#currentPerc">currentPerc</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="ResetChallengeVariables" data-type="Label">.ResetChallengeVariables</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&5D0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>&C</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; 30 secs</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>2048</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Unreal2">Unreal2</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; superpengo</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ChallPos">ChallPos</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>5</span><span>:                </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY2">PosY2</a></span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>,#</span><span>63</span><span>:               </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span>SUBNE</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY2">FinY2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="AddScore1" data-type="Label">.AddScore1</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore1">TempScore1</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R12</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore1">TempScore1</a></span><span>                     </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span><span>                            </span><span></span><span class="comment" data-type="Comment">;GESTION SCORE;</span></span>
<span><span></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="AddScore2" data-type="Label">.AddScore2</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore2">TempScore2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R12</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore2">TempScore2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="RefreshScore" data-type="Label">.RefreshScore</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore1">TempScore1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>LDRPL</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#TheScore1">TheScore1</a></span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore1">TempScore1</a></span><span>:</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#TheScore1">TheScore1</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore2">TempScore2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>LDRPL</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#TheScore2">TheScore2</a></span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore2">TempScore2</a></span><span>:</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#TheScore2">TheScore2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="TotalRefresh" data-type="Label">.TotalRefresh</a></span><span>                       </span><span></span><span class="comment" data-type="Comment">; (for both players)</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore1">TempScore1</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#TheScore1">TheScore1</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#TheScore1">TheScore1</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore1">TempScore1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore2">TempScore2</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#TheScore2">TheScore2</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#TheScore2">TheScore2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TempScore2">TempScore2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span></span><span>                                          </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="RefreshTime" data-type="Label">.RefreshTime</a></span><span>                              </span><span></span><span class="comment" data-type="Comment">; GESTION TEMPS ;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>      </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="ResetRND" data-type="Label">.ResetRND</a></span><span>                                </span><span></span><span class="comment" data-type="Comment">; Reset RND seed ;</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_ReadMonotonicTime</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="SwapScreens" data-type="Label">.SwapScreens</a></span><span>                           </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScreenStartAdr">ScreenStartAdr</a></span><span>                  </span><span></span><span class="comment" data-type="Comment">;GESTION PAGES GRAPHIQUES;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>                        </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>80*1024</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#BASESCR">BASESCR</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="ViewScreen" data-type="Label">.ViewScreen</a></span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_EnterOS</span><span>"                 </span><span></span><span class="comment" data-type="Comment">; SwapPage (Hard)</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&3600000</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R0]</span></span>
<span><span>TEQP</span><span> </span><span>PC</span><span>,#</span><span>0</span></span>
<span><span>MOVNV</span><span> </span><span>R0</span><span>,</span><span>R0</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="SetDisplayStart" data-type="Label">.SetDisplayStart</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#inoutBlock">inoutBlock</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>,#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_ReadVduVariables</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScreenStartAdr">ScreenStartAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="inoutBlock" data-type="Label">.inoutBlock</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>149</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="SetChallengePos" data-type="Label">.SetChallengePos</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; input R0=challenge number</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>4</span><span>:</span><span>MOVPL</span><span> </span><span>R1</span><span>,#</span><span>1*12*64*4</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>4</span><span>:</span><span>MOVPL</span><span> </span><span>R1</span><span>,#</span><span>2*12*64*4</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ChallPos">ChallPos</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CalculeDeltas" data-type="Label">.CalculeDeltas</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R0</span><span>,</span><span>R1</span><span>, </span><span>R2</span><span>,</span><span>R3</span><span>, </span><span>R4</span><span>,</span><span>R5</span><span>, </span><span>R6</span><span>,</span><span>R7}</span><span>  </span><span></span><span class="comment" data-type="Comment">; ScrPX,.PY,.FX,.FY,PosX,.Y,FinX,.Y</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R6</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R7</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaX">DeltaX</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaY">DeltaY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CalculeDeltas2" data-type="Label">.CalculeDeltas2</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R0</span><span>,</span><span>R1</span><span>, </span><span>R2</span><span>,</span><span>R3}</span><span>  </span><span></span><span class="comment" data-type="Comment">; ScrPX,.PY,.FX,.FY</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#PenCoords2">PenCoords2</a></span></span>
<span><span>LDMIA</span><span> </span><span>R4</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>, </span><span>R6</span><span>,</span><span>R7}</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R6</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R7</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaX2">DeltaX2</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaY2">DeltaY2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CtrlScrollScreen" data-type="Label">.CtrlScrollScreen</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaX">DeltaX</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>13</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#notoleft">notoleft</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#notoright">notoright</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span></span>
<span><span class="label"><a id="notoleft" data-type="Label">.notoleft</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#notoright">notoright</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>5</span></span>
<span><span>STRMI</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#notoright">notoright</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span></span>
<span><span class="label"><a id="notoright" data-type="Label">.notoright</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaX">DeltaX</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaY">DeltaY</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>13</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#notup">notup</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#notdown">notdown</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span></span>
<span><span class="label"><a id="notup" data-type="Label">.notup</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#notdown">notdown</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>5</span></span>
<span><span>STRMI</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#notdown">notdown</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span></span>
<span><span class="label"><a id="notdown" data-type="Label">.notdown</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaY">DeltaY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="GestionDeltasTwin" data-type="Label">.GestionDeltasTwin</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_19">temp14_19</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeDeltas">CalculeDeltas</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeDeltas2">CalculeDeltas2</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; cas X</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaX">DeltaX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaX2">DeltaX2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span>RSBMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>0</span><span>   </span><span></span><span class="comment" data-type="Comment">; delta between pengos</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>31</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#trivial1">trivial1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>13</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#jump1">jump1</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#jump2">jump2</a></span></span>
<span><span class="label"><a id="endjump12" data-type="Label">.endjump12</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>13</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#jump3">jump3</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>44</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#jump4">jump4</a></span></span>
<span><span class="label"><a id="endjump34" data-type="Label">.endjump34</a></span></span>
<span><span class="label"><a id="endtrivial1" data-type="Label">.endtrivial1</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; cas Y</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaY">DeltaY</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaY2">DeltaY2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span>RSBMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>0</span><span>   </span><span></span><span class="comment" data-type="Comment">; delta between pengos</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>31</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#trivial2">trivial2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>13</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#jump5">jump5</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#jump6">jump6</a></span></span>
<span><span class="label"><a id="endjump56" data-type="Label">.endjump56</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>13</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#jump7">jump7</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>44</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#jump8">jump8</a></span></span>
<span><span class="label"><a id="endjump78" data-type="Label">.endjump78</a></span></span>
<span><span class="label"><a id="endtrivial2" data-type="Label">.endtrivial2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeDeltas">CalculeDeltas</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeDeltas2">CalculeDeltas2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_19">temp14_19</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_19" data-type="Label">.temp14_19</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="jump1" data-type="Label">.jump1</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>5</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span></span>
<span><span>LDREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>:</span><span>ADDEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endjump12">endjump12</a></span></span>
<span></span>
<span><span class="label"><a id="jump3" data-type="Label">.jump3</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>5</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span></span>
<span><span>LDREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>:</span><span>ADDEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endjump34">endjump34</a></span></span>
<span></span>
<span><span class="label"><a id="jump2" data-type="Label">.jump2</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span></span>
<span><span>LDRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>:</span><span>SUBMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>STRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endjump12">endjump12</a></span></span>
<span></span>
<span><span class="label"><a id="jump4" data-type="Label">.jump4</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span></span>
<span><span>LDRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>:</span><span>SUBMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>STRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endjump34">endjump34</a></span></span>
<span></span>
<span><span class="label"><a id="trivial1" data-type="Label">.trivial1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>13</span><span>:</span><span>CMPPL</span><span> </span><span>R1</span><span>,#</span><span>13</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#trivjump1">trivjump1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span>CMPMI</span><span> </span><span>R1</span><span>,#</span><span>44</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#trivjump2">trivjump2</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endtrivial1">endtrivial1</a></span></span>
<span></span>
<span><span class="label"><a id="trivjump1" data-type="Label">.trivjump1</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span></span>
<span><span>LDRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>:</span><span>SUBMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>STRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endtrivial1">endtrivial1</a></span></span>
<span><span class="label"><a id="trivjump2" data-type="Label">.trivjump2</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>5</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span></span>
<span><span>LDREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>:</span><span>ADDEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endtrivial1">endtrivial1</a></span></span>
<span></span>
<span><span class="label"><a id="jump5" data-type="Label">.jump5</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>5</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span></span>
<span><span>LDREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>:</span><span>ADDEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirY">DirY</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endjump56">endjump56</a></span></span>
<span></span>
<span><span class="label"><a id="jump7" data-type="Label">.jump7</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY2">FinY2</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>5</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY2">FinY2</a></span></span>
<span><span>LDREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY2">PosY2</a></span><span>:</span><span>ADDEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY2">PosY2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirY2">DirY2</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endjump78">endjump78</a></span></span>
<span></span>
<span><span class="label"><a id="jump6" data-type="Label">.jump6</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span></span>
<span><span>LDRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>:</span><span>SUBMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>STRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirY">DirY</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endjump56">endjump56</a></span></span>
<span></span>
<span><span class="label"><a id="jump8" data-type="Label">.jump8</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY2">FinY2</a></span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY2">FinY2</a></span></span>
<span><span>LDRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY2">PosY2</a></span><span>:</span><span>SUBMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>STRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY2">PosY2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#DirY2">DirY2</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endjump78">endjump78</a></span></span>
<span></span>
<span><span class="label"><a id="trivial2" data-type="Label">.trivial2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>13</span><span>:</span><span>CMPPL</span><span> </span><span>R1</span><span>,#</span><span>13</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#trivjump3">trivjump3</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span>CMPMI</span><span> </span><span>R1</span><span>,#</span><span>44</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#trivjump4">trivjump4</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endtrivial2">endtrivial2</a></span></span>
<span></span>
<span><span class="label"><a id="trivjump3" data-type="Label">.trivjump3</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span><span>LDRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span><span>:</span><span>SUBMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>STRMI</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endtrivial2">endtrivial2</a></span></span>
<span><span class="label"><a id="trivjump4" data-type="Label">.trivjump4</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>5</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span><span>LDREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span><span>:</span><span>ADDEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endtrivial2">endtrivial2</a></span></span>
<span></span>
<span><span class="label"><a id="CtrlCollision1" data-type="Label">.CtrlCollision1</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>:</span><span>MVNS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span>MOVPL</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R10</span><span>    </span><span></span><span class="comment" data-type="Comment">;dx1</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>5</span><span>:</span><span>MOVPL</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R11</span><span>    </span><span></span><span class="comment" data-type="Comment">;dy1</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY2">PosY2</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY2">FinY2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>5</span><span>:</span><span>MOVPL</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R13</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CtrlCollision2" data-type="Label">.CtrlCollision2</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>:</span><span>MVNS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span>MOVPL</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R10</span><span>    </span><span></span><span class="comment" data-type="Comment">;dx2</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>5</span><span>:</span><span>MOVPL</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R11</span><span>    </span><span></span><span class="comment" data-type="Comment">;dy2</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>5</span><span>:</span><span>MOVPL</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R13</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;; Fin des MicroRoutines ;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;; DRAW * dessine un sprite sous controle du Controller ;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="Draw" data-type="Label">.Draw</a></span><span>            </span><span></span><span class="comment" data-type="Comment">; Input  R0,R1,R2 = SPOSX,SPOSY,spritePosition</span></span>
<span><span></span><span class="comment" data-type="Comment">; Accessible from Controller only !</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; R2 = Number of lines to draw</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>             </span><span></span><span class="comment" data-type="Comment">; NORMAL = 20 lines to draw</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>220</span></span>
<span><span>RSBPL</span><span> </span><span>R2</span><span>,</span><span>R1</span><span>,#</span><span>240</span></span>
<span><span>CMPPL</span><span> </span><span>R2</span><span>,#</span><span>21</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#ContSprites">ContSprites</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; out of screen ?</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>0</span></span>
<span><span>ADDMI</span><span> </span><span>R2</span><span>,</span><span>R1</span><span>,#</span><span>20</span></span>
<span><span>SUBMI</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span><span>SUBMI</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>5</span><span>   </span><span></span><span class="comment" data-type="Comment">; R14+=R1*20*2</span></span>
<span><span>MOVMI</span><span> </span><span>R1</span><span>,#</span><span>0</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#ContSprites">ContSprites</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; no lines to draw?</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>245-20</span></span>
<span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#rightrunc">rightrunc</a></span></span>
<span><span>BCS</span><span> </span><span class="branch"><a data-type="Branch" href="#lefttrunc">lefttrunc</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R0</span></span>
<span></span>
<span><span>ANDS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>%11</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Lospr">Lospr</a></span></span>
<span></span>
<span><span class="label"><a id="Alfa2" data-type="Label">.Alfa2</a></span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R3</span><span>,</span><span>{R0</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>R8}</span></span>
<span><span>LDMIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span> ,</span><span>R10</span><span>,</span><span>R11</span><span>, </span><span>R12</span><span>,</span><span>R13}</span></span>
<span><span>BIC</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span> :</span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>BIC</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span> :</span><span>ORR</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>BIC</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R11</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ORR</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>BIC</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R11</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>ORR</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R10</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>BIC</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ORR</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>BIC</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R13</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>ORR</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R12</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>LDMIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span> ,</span><span>R10</span><span>,</span><span>R11}</span></span>
<span><span>BIC</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span> :</span><span>ORR</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>BIC</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span> :</span><span>ORR</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>BIC</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R11</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ORR</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>BIC</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R11</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>ORR</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R10</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R0</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>R8}</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Alfa2">Alfa2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#ContSprites">ContSprites</a></span></span>
<span></span>
<span><span class="label"><a id="Lospr" data-type="Label">.Lospr</a></span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R3</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>R8}</span></span>
<span><span>LDMIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span> ,</span><span>R10</span><span>,</span><span>R11</span><span>, </span><span>R12</span><span>,</span><span>R13}</span></span>
<span><span>BIC</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R9</span><span>:</span><span>ORR</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R1</span></span>
<span><span>BIC</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R11</span><span>:</span><span>ORR</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R10</span></span>
<span><span>BIC</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R13</span><span>:</span><span>ORR</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R12</span></span>
<span><span>LDMIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span> ,</span><span>R10</span><span>,</span><span>R11}</span></span>
<span><span>BIC</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R9</span><span>:</span><span>ORR</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R1</span></span>
<span><span>BIC</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R11</span><span>:</span><span>ORR</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R10</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>R8}</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Lospr">Lospr</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#ContSprites">ContSprites</a></span></span>
<span></span>
<span><span class="label"><a id="rightrunc" data-type="Label">.rightrunc</a></span></span>
<span><span>RSBS</span><span> </span><span>R8</span><span>,</span><span>R0</span><span>,#</span><span>244</span></span>
<span><span>BLE</span><span> </span><span class="branch"><a data-type="Branch" href="#ContSprites">ContSprites</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R0</span></span>
<span></span>
<span><span>ANDS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>%11</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Lospr2">Lospr2</a></span></span>
<span></span>
<span><span class="label"><a id="Alfa22" data-type="Label">.Alfa22</a></span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R3</span><span>,</span><span>{R0</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7}</span></span>
<span><span>LDMIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span> ,</span><span>R10</span><span>,</span><span>R11</span><span>, </span><span>R12</span><span>,</span><span>R13}</span></span>
<span><span>BIC</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>   :</span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>5</span></span>
<span><span>BICPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span> :</span><span>ORRPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>BICPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R11</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>CMPPL</span><span> </span><span>R8</span><span>,#</span><span>9</span></span>
<span><span>BICPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R11</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R10</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>BICPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>CMPPL</span><span> </span><span>R8</span><span>,#</span><span>13</span></span>
<span><span>BICPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R13</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R12</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>LDMPLIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span>,</span><span>R10</span><span>,</span><span>R11}</span><span>:</span><span>ADDMI</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>4*4</span></span>
<span><span>BICPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span> :</span><span>ORRPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>CMPPL</span><span> </span><span>R8</span><span>,#</span><span>17</span></span>
<span><span>BICPL</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span> :</span><span>ORRPL</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>BICPL</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R11</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R0</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7}</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Alfa22">Alfa22</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#ContSprites">ContSprites</a></span></span>
<span></span>
<span><span class="label"><a id="Lospr2" data-type="Label">.Lospr2</a></span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R3</span><span>,</span><span>{R0</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span></span>
<span><span>LDMIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span> ,</span><span>R10</span><span>,</span><span>R11</span><span>, </span><span>R12</span><span>,</span><span>R13}</span></span>
<span><span>BIC</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R9</span><span>          :</span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>5</span></span>
<span><span>BICPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R11</span><span>       :</span><span>ORRPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R10</span></span>
<span><span>CMPPL</span><span> </span><span>R8</span><span>,#</span><span>9</span></span>
<span><span>BICPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R13</span><span>       :</span><span>ORRPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R12</span></span>
<span><span>CMPPL</span><span> </span><span>R8</span><span>,#</span><span>13</span></span>
<span><span>LDMPLIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span>,</span><span>R10</span><span>,</span><span>R11}</span><span>:</span><span>ADDMI</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>4*4</span></span>
<span><span>BICPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R9</span><span>        :</span><span>ORRPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R1</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R0</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Lospr2">Lospr2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#ContSprites">ContSprites</a></span></span>
<span></span>
<span><span class="label"><a id="lefttrunc" data-type="Label">.lefttrunc</a></span></span>
<span><span>ADDS</span><span> </span><span>R8</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span>BLE</span><span> </span><span class="branch"><a data-type="Branch" href="#ContSprites">ContSprites</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R6</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span></span>
<span><span>ANDS</span><span> </span><span>R0</span><span>,</span><span>R6</span><span>,#</span><span>%11</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Lospr3">Lospr3</a></span></span>
<span></span>
<span><span class="label"><a id="Alfa23" data-type="Label">.Alfa23</a></span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R3</span><span>,</span><span>{R0</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7}</span></span>
<span><span>LDMIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span> ,</span><span>R10</span><span>,</span><span>R11</span><span>, </span><span>R12</span><span>,</span><span>R13}</span></span>
<span><span>BIC</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>   :</span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>5</span></span>
<span><span>BICPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R11</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>BICPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R11</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R10</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>CMPPL</span><span> </span><span>R8</span><span>,#</span><span>9</span></span>
<span><span>BICPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>BICPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R13</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R12</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>LDMPLIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span>,</span><span>R10</span><span>,</span><span>R11}</span><span>:</span><span>ADDMI</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>4*4</span></span>
<span><span>CMPPL</span><span> </span><span>R8</span><span>,#</span><span>13</span></span>
<span><span>BICPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span> :</span><span>ORRPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>BICPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span> :</span><span>ORRPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>CMPPL</span><span> </span><span>R8</span><span>,#</span><span>17</span></span>
<span><span>BICPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R11</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span>BICPL</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R11</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>ORRPL</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R10</span><span>,</span><span>LSR</span><span>#</span><span>16</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R0</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7}</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Alfa23">Alfa23</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#ContSprites">ContSprites</a></span></span>
<span></span>
<span><span class="label"><a id="Lospr3" data-type="Label">.Lospr3</a></span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R3</span><span>,</span><span>{R0</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span></span>
<span><span>LDMIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span> ,</span><span>R10</span><span>,</span><span>R11</span><span>, </span><span>R12</span><span>,</span><span>R13}</span></span>
<span><span>BIC</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R9</span><span>   :</span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>5</span></span>
<span><span>BICPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R11</span><span>:</span><span>ORRPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R10</span></span>
<span><span>CMPPL</span><span> </span><span>R8</span><span>,#</span><span>9</span></span>
<span><span>BICPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R13</span><span>:</span><span>ORRPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R12</span></span>
<span><span>LDMPLIA</span><span> </span><span>R14!</span><span>,</span><span>{R1</span><span>,</span><span>R9</span><span>,</span><span>R10</span><span>,</span><span>R11}</span><span>:</span><span>ADDMI</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>4*4</span></span>
<span><span>CMPPL</span><span> </span><span>R8</span><span>,#</span><span>13</span></span>
<span><span>BICPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R9</span><span> :</span><span>ORRPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R1</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R0</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Lospr3">Lospr3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#ContSprites">ContSprites</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;; DESSINE TOUT L'ECRAN DE JEU (BACKGROUND+BLOCKS) ;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="temp14_2" data-type="Label">.temp14_2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="GraphBAS" data-type="Label">.GraphBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Graph">Graph</a></span></span>
<span><span class="label"><a id="LandBAS" data-type="Label">.LandBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Land">Land</a></span></span>
<span></span>
<span><span class="label"><a id="SCROLL" data-type="Label">.SCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_2">temp14_2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandBAS">LandBAS</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R6</span><span>,</span><span class="branch"><a data-type="Branch" href="#GraphBAS">GraphBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span> </span><span></span><span class="comment" data-type="Comment">; position in land</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R13</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>   </span><span></span><span class="comment" data-type="Comment">; kind of graph</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFX">ScrFX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span></span>
<span></span>
<span><span></span><span>       </span><span></span><span class="comment" data-type="Comment">; R2*4 = number of lines to draw</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>    </span><span></span><span class="comment" data-type="Comment">; R7=R6+R2*4*20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>R14</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>20</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;; Draw first line</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R3</span><span>,</span><span>R2</span><span>,#</span><span>5</span><span>       </span><span></span><span class="comment" data-type="Comment">; number of (4*)lines to draw</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>PC</span><span>,</span><span>PC</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>EQUS</span><span> "</span><span>JUMP</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#one">one</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#two">two</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#three">three</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#four">four</a></span></span>
<span></span>
<span><span class="label"><a id="five" data-type="Label">.five</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>16</span></span>
<span><span class="label"><a id="loop1" data-type="Label">.loop1</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNuno</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop1">loop1</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out1">out1</a></span></span>
<span></span>
<span><span class="label"><a id="four" data-type="Label">.four</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>12</span></span>
<span><span class="label"><a id="loop2" data-type="Label">.loop2</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNdue</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop2">loop2</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out1">out1</a></span></span>
<span></span>
<span><span class="label"><a id="three" data-type="Label">.three</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>8</span></span>
<span><span class="label"><a id="loop3" data-type="Label">.loop3</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNtre</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop3">loop3</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out1">out1</a></span></span>
<span></span>
<span><span class="label"><a id="two" data-type="Label">.two</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>4</span></span>
<span><span class="label"><a id="loop4" data-type="Label">.loop4</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNquattro</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop4">loop4</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out1">out1</a></span></span>
<span></span>
<span><span class="label"><a id="one" data-type="Label">.one</a></span></span>
<span><span class="label"><a id="loop5" data-type="Label">.loop5</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinque</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop5">loop5</a></span></span>
<span></span>
<span><span class="label"><a id="out1" data-type="Label">.out1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>11</span></span>
<span><span class="label"><a id="BigLoop1" data-type="Label">.BigLoop1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R13</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>   </span><span></span><span class="comment" data-type="Comment">; kind of graph</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R2</span><span>,</span><span>R13</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,</span><span>R5</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R3</span><span>,</span><span>R2</span><span>,#</span><span>5</span></span>
<span></span>
<span><span class="label"><a id="loop6" data-type="Label">.loop6</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinque</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop6">loop6</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#BigLoop1">BigLoop1</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">; Draw last part of first line ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R13</span><span>,</span><span>[R0]</span><span>,#</span><span>4*</span><span>(</span><span>64-12</span><span>)   </span><span></span><span class="comment" data-type="Comment">; kind of graph</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R2</span><span>,</span><span>R13</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,</span><span>R5</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R3</span><span>,</span><span>R2</span><span>,#</span><span>5</span><span>       </span><span></span><span class="comment" data-type="Comment">; number of (4*)lines to draw</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>PC</span><span>,</span><span>PC</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>EQUS</span><span> "</span><span>JUMP</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#five2">five2</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#four2">four2</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#three2">three2</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#two2">two2</a></span></span>
<span></span>
<span><span class="label"><a id="one2" data-type="Label">.one2</a></span></span>
<span><span class="label"><a id="loop7" data-type="Label">.loop7</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinque</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop7">loop7</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out2">out2</a></span></span>
<span></span>
<span><span class="label"><a id="four2" data-type="Label">.four2</a></span></span>
<span><span class="label"><a id="loop8" data-type="Label">.loop8</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNdue</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop8">loop8</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out2">out2</a></span></span>
<span></span>
<span><span class="label"><a id="three2" data-type="Label">.three2</a></span></span>
<span><span class="label"><a id="loop9" data-type="Label">.loop9</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNtre</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop9">loop9</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out2">out2</a></span></span>
<span></span>
<span><span class="label"><a id="two2" data-type="Label">.two2</a></span></span>
<span><span class="label"><a id="loop10" data-type="Label">.loop10</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNquattro</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop10">loop10</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out2">out2</a></span></span>
<span></span>
<span><span class="label"><a id="five2" data-type="Label">.five2</a></span></span>
<span><span class="label"><a id="loop11" data-type="Label">.loop11</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNuno</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop11">loop11</a></span></span>
<span></span>
<span><span class="label"><a id="out2" data-type="Label">.out2</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;; Draw others lines ;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R13</span><span>,</span><span>R2</span><span>,#</span><span>5</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>10</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320*20</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#bicoflex">bicoflex</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>11</span></span>
<span></span>
<span><span class="label"><a id="VeryBigLoop" data-type="Label">.VeryBigLoop</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#bicoflex">bicoflex</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320*20</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#bicoflex">bicoflex</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R13</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>   </span><span></span><span class="comment" data-type="Comment">; kind of graph</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>R14</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>5</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>PC</span><span>,</span><span>PC</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>EQUS</span><span> "</span><span>JUMP</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#one3">one3</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#two3">two3</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#three3">three3</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#four3">four3</a></span></span>
<span></span>
<span><span class="label"><a id="five3" data-type="Label">.five3</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>16</span></span>
<span><span class="label"><a id="loop12" data-type="Label">.loop12</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNuno</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop12">loop12</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out3">out3</a></span></span>
<span></span>
<span><span class="label"><a id="four3" data-type="Label">.four3</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>12</span></span>
<span><span class="label"><a id="loop13" data-type="Label">.loop13</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNdue</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop13">loop13</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out3">out3</a></span></span>
<span></span>
<span><span class="label"><a id="three3" data-type="Label">.three3</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>8</span></span>
<span><span class="label"><a id="loop14" data-type="Label">.loop14</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNtre</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop14">loop14</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out3">out3</a></span></span>
<span></span>
<span><span class="label"><a id="two3" data-type="Label">.two3</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>4</span></span>
<span><span class="label"><a id="loop15" data-type="Label">.loop15</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNquattro</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop15">loop15</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out3">out3</a></span></span>
<span></span>
<span><span class="label"><a id="one3" data-type="Label">.one3</a></span></span>
<span><span class="label"><a id="loop16" data-type="Label">.loop16</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinque</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop16">loop16</a></span></span>
<span></span>
<span><span class="label"><a id="out3" data-type="Label">.out3</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,</span><span>R5</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp_2">temp_2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>11</span></span>
<span><span class="label"><a id="loop17" data-type="Label">.loop17</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R13</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>   </span><span></span><span class="comment" data-type="Comment">; kind of graph</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinqueb</span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinqueb</span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinqueb</span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinqueb</span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinqueb</span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320*20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>20</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R6</span><span>,</span><span class="branch"><a data-type="Branch" href="#GraphBAS">GraphBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop17">loop17</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp_2">temp_2</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">; Draw last part of line ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R13</span><span>,</span><span>[R0]</span><span>,#</span><span>4*</span><span>(</span><span>64-12</span><span>) </span><span></span><span class="comment" data-type="Comment">; kind of graph</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>5</span><span>          </span><span></span><span class="comment" data-type="Comment">; 20 lines to draw</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>PC</span><span>,</span><span>PC</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>EQUS</span><span> "</span><span>JUMP</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#five4">five4</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#four4">four4</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#three4">three4</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#two4">two4</a></span></span>
<span></span>
<span><span class="label"><a id="one4" data-type="Label">.one4</a></span></span>
<span><span class="label"><a id="loop18" data-type="Label">.loop18</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinque</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop18">loop18</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out4">out4</a></span></span>
<span></span>
<span><span class="label"><a id="four4" data-type="Label">.four4</a></span></span>
<span><span class="label"><a id="loop19" data-type="Label">.loop19</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNdue</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop19">loop19</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out4">out4</a></span></span>
<span></span>
<span><span class="label"><a id="three4" data-type="Label">.three4</a></span></span>
<span><span class="label"><a id="loop20" data-type="Label">.loop20</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNtre</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop20">loop20</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out4">out4</a></span></span>
<span></span>
<span><span class="label"><a id="two4" data-type="Label">.two4</a></span></span>
<span><span class="label"><a id="loop21" data-type="Label">.loop21</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNquattro</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop21">loop21</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out4">out4</a></span></span>
<span></span>
<span><span class="label"><a id="five4" data-type="Label">.five4</a></span></span>
<span><span class="label"><a id="loop22" data-type="Label">.loop22</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNuno</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop22">loop22</a></span></span>
<span></span>
<span><span class="label"><a id="out4" data-type="Label">.out4</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#VeryBigLoop">VeryBigLoop</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;; And finally draw last line of the screen ;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrFY">ScrFY</a></span><span>)</span><span>]</span></span>
<span><span>MOVS</span><span> </span><span>R3</span><span>,</span><span>R2</span><span>         </span><span></span><span class="comment" data-type="Comment">; number of (4*)lines to draw</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#quit">quit</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#bicoflex">bicoflex</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320*20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R13</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>   </span><span></span><span class="comment" data-type="Comment">; kind of graph</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>R14</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>PC</span><span>,</span><span>PC</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>EQUS</span><span> "</span><span>JUMP</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#one5">one5</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#two5">two5</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#three5">three5</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#four5">four5</a></span></span>
<span></span>
<span><span class="label"><a id="five5" data-type="Label">.five5</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>16</span></span>
<span><span class="label"><a id="loop23" data-type="Label">.loop23</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNuno</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop23">loop23</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out5">out5</a></span></span>
<span></span>
<span><span class="label"><a id="four5" data-type="Label">.four5</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>12</span></span>
<span><span class="label"><a id="loop24" data-type="Label">.loop24</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNdue</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop24">loop24</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out5">out5</a></span></span>
<span></span>
<span><span class="label"><a id="three5" data-type="Label">.three5</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>8</span></span>
<span><span class="label"><a id="loop25" data-type="Label">.loop25</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNtre</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop25">loop25</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out5">out5</a></span></span>
<span></span>
<span><span class="label"><a id="two5" data-type="Label">.two5</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>4</span></span>
<span><span class="label"><a id="loop26" data-type="Label">.loop26</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNquattro</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop26">loop26</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#out5">out5</a></span></span>
<span></span>
<span><span class="label"><a id="one5" data-type="Label">.one5</a></span></span>
<span><span class="label"><a id="loop27" data-type="Label">.loop27</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinque</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop27">loop27</a></span></span>
<span></span>
<span><span class="label"><a id="out5" data-type="Label">.out5</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>11</span></span>
<span><span class="label"><a id="BigLoop3" data-type="Label">.BigLoop3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R13</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>   </span><span></span><span class="comment" data-type="Comment">; kind of graph</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,</span><span>R5</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R2</span><span>            </span><span></span><span class="comment" data-type="Comment">; number of (4*)lines to draw</span></span>
<span></span>
<span><span class="label"><a id="loop28" data-type="Label">.loop28</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinque</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop28">loop28</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#BigLoop3">BigLoop3</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">; Draw last part of line ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R13</span><span>,</span><span>[R0]</span><span>,#</span><span>4*</span><span>(</span><span>64-12</span><span>)   </span><span></span><span class="comment" data-type="Comment">; kind of graph</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R13</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,</span><span>R5</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R2</span><span>          </span><span></span><span class="comment" data-type="Comment">; number of (4*)lines to draw</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>PC</span><span>,</span><span>PC</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span class="label"><a id="temp_2" data-type="Label">.temp_2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#five6">five6</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#four6">four6</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#three6">three6</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#two6">two6</a></span></span>
<span></span>
<span><span class="label"><a id="one6" data-type="Label">.one6</a></span></span>
<span><span class="label"><a id="loop29" data-type="Label">.loop29</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNcinque</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop29">loop29</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#quit">quit</a></span></span>
<span></span>
<span><span class="label"><a id="four6" data-type="Label">.four6</a></span></span>
<span><span class="label"><a id="loop30" data-type="Label">.loop30</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNdue</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop30">loop30</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#quit">quit</a></span></span>
<span></span>
<span><span class="label"><a id="three6" data-type="Label">.three6</a></span></span>
<span><span class="label"><a id="loop31" data-type="Label">.loop31</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNtre</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop31">loop31</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#quit">quit</a></span></span>
<span></span>
<span><span class="label"><a id="two6" data-type="Label">.two6</a></span></span>
<span><span class="label"><a id="loop32" data-type="Label">.loop32</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNquattro</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop32">loop32</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#quit">quit</a></span></span>
<span></span>
<span><span class="label"><a id="five6" data-type="Label">.five6</a></span></span>
<span><span class="label"><a id="loop33" data-type="Label">.loop33</a></span></span>
<span><span></span><span> </span><span data-type="Macro/Inline Function" data-description="Used for scrolling (part of FNwait)"title="Used for scrolling (part of FNwait)">FNuno</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loop33">loop33</a></span></span>
<span></span>
<span><span class="label"><a id="quit" data-type="Label">.quit</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_2">temp14_2</a></span></span>
<span></span>
<span><span class="label"><a id="bicoflex" data-type="Label">.bicoflex</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;; Sprite Controller (interface pour l'utilisateur) ;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="temp14_1" data-type="Label">.temp14_1</a></span><span>         </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="Memos" data-type="Label">.Memos</a></span><span>            </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="SprBAS" data-type="Label">.SprBAS</a></span><span>           </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Sprite">Sprite</a></span></span>
<span></span>
<span><span class="label"><a id="SpriteController" data-type="Label">.SpriteController</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; read list & write sprites</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_1">temp14_1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ListOfSprites">ListOfSprites</a></span><span>           </span><span></span><span class="comment" data-type="Comment">; max 20 sprites</span></span>
<span></span>
<span><span class="label"><a id="nextsprite" data-type="Label">.nextsprite</a></span></span>
<span><span>LDMIA</span><span> </span><span>R2!</span><span>,</span><span>{R0</span><span>,</span><span>R1</span><span>,</span><span>R3}</span><span>      </span><span></span><span class="comment" data-type="Comment">; Structure    x,y,Spritenumber (end=&00FF0000)</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>&00FF0000</span></span>
<span><span>LDREQ</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_1">temp14_1</a></span><span>        </span><span></span><span class="comment" data-type="Comment">;exit</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#SprBAS">SprBAS</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>9</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>5</span><span>   </span><span></span><span class="comment" data-type="Comment">; x800</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Memos">Memos</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Draw">Draw</a></span></span>
<span><span class="label"><a id="ContSprites" data-type="Label">.ContSprites</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Memos">Memos</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#nextsprite">nextsprite</a></span></span>
<span></span>
<span><span class="label"><a id="ListOfSprites" data-type="Label">.ListOfSprites</a></span></span>
<span><span>]</span></span>
<span><span>P%+=12*18+4</span><span>:</span><span>O%+=12*18+4</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="temp14_9" data-type="Label">.temp14_9</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="LOSpr" data-type="Label">.LOSpr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#ListOfSprites">ListOfSprites</a></span></span>
<span><span class="label"><a id="PengDirBAS" data-type="Label">.PengDirBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#PengDir">PengDir</a></span></span>
<span><span class="label"><a id="Remember" data-type="Label">.Remember</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="EndOfLevel" data-type="Label">.EndOfLevel</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_9">temp14_9</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CountBadBlocks">CountBadBlocks</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noWOW">noWOW</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>35</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>":</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span class="label"><a id="noWOW" data-type="Label">.noWOW</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ScoresUpDate">ScoresUpDate</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; ajoute aux scores les points pas encore cumules</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; premiere phase . fade screen</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; deuxieme phase . affiche resultats</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutLevelInString">PutLevelInString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CountBadBlocks">CountBadBlocks</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Perfect">Perfect</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; 100% decontamination!</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbBadBAS">NbBadBAS</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#TotalBadBlocks">TotalBadBlocks</a></span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>      </span><span></span><span class="comment" data-type="Comment">;x100</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Remaining">Remaining</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span><span>              </span><span></span><span class="comment" data-type="Comment">; print lignes de texte</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text1">Text1</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>34</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>70</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text2">Text2</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Pourcentage">Pourcentage</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; initialise Pourcentage</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowInBuffer">PutMidWindowInBuffer</a></span></span>
<span></span>
<span><span class="label"><a id="ComputePercent" data-type="Label">.ComputePercent</a></span><span>             </span><span></span><span class="comment" data-type="Comment">; calcule et print pourcentage decontamination</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Pourcentage">Pourcentage</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>89</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>16</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,</span><span>R1</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowOnScreen">PutMidWindowOnScreen</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Pourcentage">Pourcentage</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Pourcentage">Pourcentage</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WritePourcent">WritePourcent</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Remaining">Remaining</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#TotalBadBlocks">TotalBadBlocks</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span></span>
<span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Remaining">Remaining</a></span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#ComputePercent">ComputePercent</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeBonus">CalculeBonus</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; >> R0=bonus</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AddScore1">AddScore1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>2</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#AddScore2">AddScore2</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutBonusInString">PutBonusInString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>34</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>170</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text3">Text3</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeBonus">CalculeBonus</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noGameOverTxt">noGameOverTxt</a></span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>16</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>16</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>210</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text7">Text7</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span class="label"><a id="noGameOverTxt" data-type="Label">.noGameOverTxt</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetScoreChars">SetScoreChars</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ScoresUpDate">ScoresUpDate</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>125</span><span>         </span><span></span><span class="comment" data-type="Comment">; pause</span></span>
<span><span class="label"><a id="Lpause2" data-type="Label">.Lpause2</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Lpause2">Lpause2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_9">temp14_9</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;; CAS PARFAIT ( 100 % ) ;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="Perfect" data-type="Label">.Perfect</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutTimeInString">PutTimeInString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>100</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Pourcentage">Pourcentage</a></span><span> </span><span></span><span class="comment" data-type="Comment">;100% !</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>34</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>60</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text5">Text5</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>16</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text1">Text1</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>190</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text4">Text4</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>00</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowInBuffer">PutMidWindowInBuffer</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>9</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Remember">Remember</a></span></span>
<span><span class="label"><a id="Flash" data-type="Label">.Flash</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowOnScreen">PutMidWindowOnScreen</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>95</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text6">Text6</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>135</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text2">Text2</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Remember">Remember</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Remember">Remember</a></span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#Flash">Flash</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>3</span><span>              </span><span></span><span class="comment" data-type="Comment">; 4 sec = 25 points</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>500</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AddScore1">AddScore1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>2</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#AddScore2">AddScore2</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutBonusInString">PutBonusInString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>34</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>170</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text3">Text3</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowInBuffer">PutMidWindowInBuffer</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Dancing">Dancing</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetScoreChars">SetScoreChars</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ScoresUpDate">ScoresUpDate</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_9">temp14_9</a></span></span>
<span></span>
<span><span class="label"><a id="NbBadBAS" data-type="Label">.NbBadBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#NbOfBadBlocks">NbOfBadBlocks</a></span></span>
<span><span class="label"><a id="Remaining" data-type="Label">.Remaining</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="TotalBadBlocks" data-type="Label">.TotalBadBlocks</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="Pourcentage" data-type="Label">.Pourcentage</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; Textes ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="Text1" data-type="Label">.Text1</a></span><span> </span><span>EQUS</span><span> "</span><span>END</span><span> </span><span>OF</span><span> </span><span>LEVEL</span><span> </span><span>01</span><span>"</span><span>+CHR$0</span></span>
<span><span class="label"><a id="Text2" data-type="Label">.Text2</a></span><span> </span><span>EQUS</span><span> "</span><span>DECONTAMINATION</span><span>"</span><span>+CHR$0</span></span>
<span><span class="label"><a id="Text3" data-type="Label">.Text3</a></span><span> </span><span>EQUS</span><span> " </span><span>BONUS</span><span>    </span><span>0000</span><span> "</span><span>+CHR$0</span></span>
<span><span class="label"><a id="Text4" data-type="Label">.Text4</a></span><span> </span><span>EQUS</span><span> " </span><span>TIME</span><span> </span><span>LEFT</span><span> </span><span>000</span><span> "</span><span>+CHR$0</span></span>
<span><span class="label"><a id="Text5" data-type="Label">.Text5</a></span><span> </span><span>EQUS</span><span> "   </span><span>VERY</span><span> </span><span>GOOD</span><span>   "</span><span>+CHR$0</span></span>
<span><span class="label"><a id="Text6" data-type="Label">.Text6</a></span><span> </span><span>EQUS</span><span> "     </span><span>TOTAL</span><span> "    </span><span>+CHR$0</span></span>
<span><span class="label"><a id="Text7" data-type="Label">.Text7</a></span><span> </span><span>EQUS</span><span> "   </span><span>GAME</span><span> </span><span>OVER</span><span>   "</span><span>+CHR$0</span></span>
<span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="PutLevelInString" data-type="Label">.PutLevelInString</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>ASC</span><span>("</span><span>0</span><span>")</span><span></span></span>
<span><span class="label"><a id="nxtlStr" data-type="Label">.nxtlStr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nxtlStr">nxtlStr</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R1</span><span>,</span><span>Text1+13</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>ASC</span><span>("</span><span>0</span><span>"):</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span>Text1+14</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="PutTimeInString" data-type="Label">.PutTimeInString</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>&1300</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&88</span><span>    </span><span></span><span class="comment" data-type="Comment">; =5000</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>48</span></span>
<span><span class="label"><a id="csec" data-type="Label">.csec</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,</span><span>R3</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#csec">csec</a></span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R2</span><span>,</span><span>Text4+11</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>48</span></span>
<span><span class="label"><a id="dsec" data-type="Label">.dsec</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>50*10</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>50*10</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#dsec">dsec</a></span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R2</span><span>,</span><span>Text4+12</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>48</span></span>
<span><span class="label"><a id="usec" data-type="Label">.usec</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>50</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>50</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#usec">usec</a></span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R2</span><span>,</span><span>Text4+13</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="PutBonusInString" data-type="Label">.PutBonusInString</a></span><span>                   </span><span></span><span class="comment" data-type="Comment">; input R0 = bonus</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>48</span></span>
<span><span class="label"><a id="bmille" data-type="Label">.bmille</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1000</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1000</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#bmille">bmille</a></span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R1</span><span>,</span><span>Text3+10</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>48</span></span>
<span><span class="label"><a id="bcent" data-type="Label">.bcent</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0100</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0100</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#bcent">bcent</a></span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R1</span><span>,</span><span>Text3+11</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>48</span></span>
<span><span class="label"><a id="bdix" data-type="Label">.bdix</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0010</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0010</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#bdix">bdix</a></span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R1</span><span>,</span><span>Text3+12</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R1</span><span>,</span><span>Text3+13</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CalculeBonus" data-type="Label">.CalculeBonus</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Pourcentage">Pourcentage</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>90</span><span>:</span><span>MOVMI</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>         </span><span></span><span class="comment" data-type="Comment">;x25</span></span>
<span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>200</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;; Dancing Pengo ;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="Dancing" data-type="Label">.Dancing</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_17">temp14_17</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>92</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; avance</span></span>
<span><span class="label"><a id="FirstDance" data-type="Label">.FirstDance</a></span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%11000</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>3</span><span>      </span><span></span><span class="comment" data-type="Comment">; cycle1</span></span>
<span><span></span><span>      </span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>ADDMI</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>4</span><span>     </span><span></span><span class="comment" data-type="Comment">; cycle2</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ListBAS">ListBAS</a></span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>46</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>116</span><span>                            </span><span></span><span class="comment" data-type="Comment">; y</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>&00FF0000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R4</span><span>,#</span><span>4</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3}</span><span>         </span><span></span><span class="comment" data-type="Comment">; pengo Nb1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R5</span><span>,#</span><span>4</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3}</span><span>         </span><span></span><span class="comment" data-type="Comment">; pengo Nb2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R4</span><span>,#</span><span>4</span></span>
<span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3</span><span>, </span><span>R6}</span><span>      </span><span></span><span class="comment" data-type="Comment">; pengo Nb3 + EOS</span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowOnScreen">PutMidWindowOnScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FirstDance">FirstDance</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#DanceDroite">DanceDroite</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#DanceDevant">DanceDevant</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#DanceGauche">DanceGauche</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#DanceDevant">DanceDevant</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#DanceDroite">DanceDroite</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>100</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; bye bye pengo</span></span>
<span><span class="label"><a id="LastDance" data-type="Label">.LastDance</a></span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%11000</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>3</span><span>      </span><span></span><span class="comment" data-type="Comment">; cycle1</span></span>
<span><span></span><span>      </span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>ADDMI</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>4</span><span>     </span><span></span><span class="comment" data-type="Comment">; cycle2</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ListBAS">ListBAS</a></span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>92</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>116</span><span>                            </span><span></span><span class="comment" data-type="Comment">; y</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>&00FF0000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R4</span><span>,#</span><span>4</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3}</span><span>         </span><span></span><span class="comment" data-type="Comment">; pengo Nb1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R5</span><span>,#</span><span>4</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3}</span><span>         </span><span></span><span class="comment" data-type="Comment">; pengo Nb2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R4</span><span>,#</span><span>4</span></span>
<span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3</span><span>, </span><span>R6}</span><span>      </span><span></span><span class="comment" data-type="Comment">; pengo Nb3 + EOS</span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowOnScreen">PutMidWindowOnScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#LastDance">LastDance</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_17">temp14_17</a></span><span>             </span><span></span><span class="comment" data-type="Comment">; end of dance</span></span>
<span></span>
<span><span class="label"><a id="ListBAS" data-type="Label">.ListBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#ListOfSprites">ListOfSprites</a></span></span>
<span><span class="label"><a id="Coreogr" data-type="Label">.Coreogr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="temp14_17" data-type="Label">.temp14_17</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;; Dance directions ;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="DanceGauche" data-type="Label">.DanceGauche</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_18">temp14_18</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span class="label"><a id="GaucheDance" data-type="Label">.GaucheDance</a></span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%11000</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>3</span></span>
<span><span></span><span>      </span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>ADDMI</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ListBAS">ListBAS</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>92</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>116</span><span>                            </span><span></span><span class="comment" data-type="Comment">; y</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>&00FF0000</span></span>
<span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R4}</span><span>         </span><span></span><span class="comment" data-type="Comment">; pengo Nb1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R5}</span><span>         </span><span></span><span class="comment" data-type="Comment">; pengo Nb2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R4</span><span>, </span><span>R6}</span><span>      </span><span></span><span class="comment" data-type="Comment">; pengo Nb3 + EOS</span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowOnScreen">PutMidWindowOnScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#GaucheDance">GaucheDance</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_18">temp14_18</a></span></span>
<span></span>
<span><span class="label"><a id="DanceDroite" data-type="Label">.DanceDroite</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_18">temp14_18</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span class="label"><a id="DroiteDance" data-type="Label">.DroiteDance</a></span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%11000</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>3</span></span>
<span><span></span><span>      </span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>ADDMI</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ListBAS">ListBAS</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>92</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>116</span><span>                            </span><span></span><span class="comment" data-type="Comment">; y</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>&00FF0000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R4</span><span>,#</span><span>4</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3}</span><span>         </span><span></span><span class="comment" data-type="Comment">; pengo Nb1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R5</span><span>,#</span><span>4</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3}</span><span>         </span><span></span><span class="comment" data-type="Comment">; pengo Nb2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R4</span><span>,#</span><span>4</span></span>
<span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3</span><span>, </span><span>R6}</span><span>      </span><span></span><span class="comment" data-type="Comment">; pengo Nb3 + EOS</span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowOnScreen">PutMidWindowOnScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#DroiteDance">DroiteDance</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_18">temp14_18</a></span></span>
<span></span>
<span><span class="label"><a id="DanceDevant" data-type="Label">.DanceDevant</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_18">temp14_18</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span class="label"><a id="DevantDance" data-type="Label">.DevantDance</a></span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%11000</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>3</span></span>
<span><span></span><span>      </span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>ADDMI</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ListBAS">ListBAS</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>92</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>116</span><span>                            </span><span></span><span class="comment" data-type="Comment">; y</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>&00FF0000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R4</span><span>,#</span><span>12</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3}</span><span>         </span><span></span><span class="comment" data-type="Comment">; pengo Nb1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R5</span><span>,#</span><span>12</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3}</span><span>         </span><span></span><span class="comment" data-type="Comment">; pengo Nb2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R4</span><span>,#</span><span>12</span></span>
<span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R0</span><span>,</span><span>R2</span><span>,</span><span>R3</span><span>, </span><span>R6}</span><span>      </span><span></span><span class="comment" data-type="Comment">; pengo Nb3 + EOS (end of sprites)</span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowOnScreen">PutMidWindowOnScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Coreogr">Coreogr</a></span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#DevantDance">DevantDance</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_18">temp14_18</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_18" data-type="Label">.temp14_18</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;; FadeScreen = effet special ;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="FadeBAS" data-type="Label">.FadeBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeTable">FadeTable</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; pour chaque couleur donne une moins intense</span></span>
<span><span class="label"><a id="temp14_15" data-type="Label">.temp14_15</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="LessIntensity" data-type="Label">.LessIntensity</a></span><span>            </span><span></span><span class="comment" data-type="Comment">; routine qui diminue un peu l'intensite du scr</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#FadeBAS">FadeBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>240</span><span>               </span><span></span><span class="comment" data-type="Comment">; R11=input,R3=output</span></span>
<span><span class="label"><a id="LfadeY" data-type="Label">.LfadeY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>61</span></span>
<span><span class="label"><a id="LfadeX" data-type="Label">.LfadeX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R6</span><span>,</span><span>[R11]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R10</span><span>,</span><span>R6</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R9</span><span>,</span><span>[R7</span><span>,</span><span>R10]</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R10</span><span>,</span><span>R6</span><span>,#</span><span>&FF00</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R10</span><span>,</span><span>[R7</span><span>,</span><span>R10</span><span>,</span><span>LSR</span><span>#</span><span>8]</span><span>:</span><span>ORR</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R10</span><span>,</span><span>R6</span><span>,#</span><span>&FF0000</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R10</span><span>,</span><span>[R7</span><span>,</span><span>R10</span><span>,</span><span>LSR</span><span>#</span><span>16]</span><span>:</span><span>ORR</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span></span><span>                    </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R10</span><span>,</span><span>[R7</span><span>,</span><span>R6</span><span>,</span><span>LSR</span><span>#</span><span>24]</span><span>:</span><span>ORR</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span>[R3]</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LfadeX">LfadeX</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320-244</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>320-244</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LfadeY">LfadeY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="FadeScreen" data-type="Label">.FadeScreen</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; diminue un peu l'intensite de la zone de jeu</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_15">temp14_15</a></span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span>SUBNE</span><span> </span><span>R11</span><span>,</span><span>R3</span><span>,#</span><span>80*1024</span><span>:</span><span>ADDEQ</span><span> </span><span>R11</span><span>,</span><span>R3</span><span>,#</span><span>80*1024</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LessIntensity">LessIntensity</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_15">temp14_15</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;; Routine FADER (passage d'une image a' l'autre) ;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="Fader" data-type="Label">.Fader</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>60</span></span>
<span><span class="label"><a id="Faderlooping" data-type="Label">.Faderlooping</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R11</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span>[R11</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R12</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R12</span><span>,</span><span>R11</span><span>,#</span><span>80*1024</span><span>:</span><span>SUBNE</span><span> </span><span>R12</span><span>,</span><span>R11</span><span>,#</span><span>80*1024</span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>240</span></span>
<span><span class="label"><a id="FaderLines" data-type="Label">.FaderLines</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>%1</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeFromLeft">FadeFromLeft</a></span></span>
<span><span class="label"><a id="FadeFromRight" data-type="Label">.FadeFromRight</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>10</span></span>
<span><span class="label"><a id="FaderColmns" data-type="Label">.FaderColmns</a></span></span>
<span></span>
<span><span>LDMIB</span><span> </span><span>R11</span><span>,</span><span>{R0</span><span>,</span><span>R1</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>R8}</span><span>:</span><span>STMIA</span><span> </span><span>R11!</span><span>,</span><span>{R0</span><span>,</span><span>R1</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>R8}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FaderColmns">FaderColmns</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R12</span><span>,#</span><span>240</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R4</span><span>,</span><span>-R9</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R11]</span><span>,#</span><span>320-240</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endOfLineFade">endOfLineFade</a></span></span>
<span><span class="label"><a id="FadeFromLeft" data-type="Label">.FadeFromLeft</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>240</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>10</span></span>
<span><span class="label"><a id="FaderColmns2" data-type="Label">.FaderColmns2</a></span></span>
<span></span>
<span><span>LDMDB</span><span> </span><span>R11</span><span>,</span><span>{R0</span><span>,</span><span>R1</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>R8}</span><span>:</span><span>STMDA</span><span> </span><span>R11!</span><span>,</span><span>{R0</span><span>,</span><span>R1</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>R8}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FaderColmns2">FaderColmns2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R12</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R11]</span><span>,#</span><span>320</span></span>
<span></span>
<span><span class="label"><a id="endOfLineFade" data-type="Label">.endOfLineFade</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,#</span><span>320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FaderLines">FaderLines</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>1</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#Faderlooping">Faderlooping</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="IntermedeScr" data-type="Label">.IntermedeScr</a></span><span>           </span><span></span><span class="comment" data-type="Comment">; passe de la presentation au jeu</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_31">temp14_31</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; echange ecrans,diminue l'intensite'</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SCROLL">SCROLL</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LessIntensity">LessIntensity</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LessIntensity">LessIntensity</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LessIntensity">LessIntensity</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>5</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noIntermede">noIntermede</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InitInstr">InitInstr</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R13</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R13</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>140</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>116</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutDemoBlocks">PutDemoBlocks</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R13</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutDemoBlocks">PutDemoBlocks</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Fader">Fader</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; et fait apparaitre l'ecran</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Affiche two big blocks</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>9</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>3</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span>MOVPL</span><span> </span><span>R2</span><span>,#</span><span>5</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>140</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewBigBlock">ViewBigBlock</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>3</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>7</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span>MOVPL</span><span> </span><span>R2</span><span>,#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>116</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewBigBlock">ViewBigBlock</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>29</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>62</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>221</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PressFire_txt">PressFire_txt</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteBlackString">WriteBlackString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>62</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>221</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PressFire_txt">PressFire_txt</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;Affiche les infos</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SaveTwoLines">SaveTwoLines</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SaveBehindArrows">SaveBehindArrows</a></span><span>                 </span><span></span><span class="comment" data-type="Comment">; sauvegarde zones d'ecran des fleches</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#flashArrows">flashArrows</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; pour activer les fleches</span></span>
<span></span>
<span><span class="label"><a id="WaitFirePressed" data-type="Label">.WaitFirePressed</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; attend la touche FIRE</span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LoadBehindArrows">LoadBehindArrows</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; recharge zones d'ecran des fleches</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#flashArrows">flashArrows</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#flashArrows">flashArrows</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; flash arrows</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%01000</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noArrows">noArrows</a></span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%100000</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span></span>
<span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span>MOVNE</span><span> </span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutArrows">PutArrows</a></span><span> </span><span></span><span class="comment" data-type="Comment">; red or green arrows?</span></span>
<span><span class="label"><a id="noArrows" data-type="Label">.noArrows</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Instructions">Instructions</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadKeyJoy">ReadKeyJoy</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span><span>):</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span><span>):</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#WaitFirePressed">WaitFirePressed</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SCROLL">SCROLL</a></span><span>      </span><span></span><span class="comment" data-type="Comment">;draw PlayScreen</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LessIntensity">LessIntensity</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearPlayScreen">AppearPlayScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span class="label"><a id="noIntermede" data-type="Label">.noIntermede</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SCROLL">SCROLL</a></span><span>      </span><span></span><span class="comment" data-type="Comment">;draw PlayScreen</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearPlayScreen">AppearPlayScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_31">temp14_31</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_31" data-type="Label">.temp14_31</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="flashArrows" data-type="Label">.flashArrows</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Pour les niveaux 1-4 il y a une presentation des blocs a' eliminer</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;; Text Levels ;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="PressFire_txt" data-type="Label">.PressFire_txt</a></span><span> </span><span>EQUS</span><span> "</span><span>PRESS</span><span> </span><span>FIRE</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="Lev1_txtA" data-type="Label">.Lev1_txtA</a></span><span>                                   </span><span></span><span class="comment" data-type="Comment">; GreenChem & CFC</span></span>
<span><span>EQUS</span><span> "                    "</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>THROW</span><span> </span><span>THIS</span><span> </span><span>CHEMICAL</span><span> </span><span>SUBSTANCE</span><span> </span><span>AWAY</span><span>              "</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Lev1_txtB" data-type="Label">.Lev1_txtB</a></span></span>
<span><span>EQUS</span><span> "                    "</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>DESTROY</span><span> </span><span class="branch"><a data-type="Branch" href="#CFC">CFC</a></span><span> </span><span>BY</span><span> </span><span>PUSHING</span><span> </span><span>IT</span><span> </span><span>FROM</span><span> </span><span>THE</span><span> </span><span>TOP</span><span>          "</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Lev2_txtA" data-type="Label">.Lev2_txtA</a></span><span>                                   </span><span></span><span class="comment" data-type="Comment">; Radioactif & RedChemic</span></span>
<span><span>EQUS</span><span> "                    "</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>CRUSH</span><span> </span><span>THE</span><span> </span><span>URANIUM</span><span> </span><span>WHEN</span><span> </span><span>NOT</span><span> </span><span>NEAR</span><span> </span><span>ANOTHER</span><span> </span><span>ONE</span><span>     "</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Lev2_txtB" data-type="Label">.Lev2_txtB</a></span></span>
<span><span>EQUS</span><span> "                    "</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>CRUSH</span><span> </span><span>BUT</span><span> </span><span>DONT</span><span> </span><span>THROW</span><span> </span><span>THIS</span><span> </span><span>REACTIVE</span><span> </span><span>THING</span><span> </span><span>AWAY</span><span>   "</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Lev3_txtA" data-type="Label">.Lev3_txtA</a></span><span>                                   </span><span></span><span class="comment" data-type="Comment">; BATTERY & DDT</span></span>
<span><span>EQUS</span><span> "                    "</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>CRUSH</span><span> </span><span>BATTERY</span><span> </span><span>FROM</span><span> </span><span>THE</span><span> </span><span>TOP</span><span> </span><span>OR</span><span> </span><span>FROM</span><span> </span><span>THE</span><span> </span><span>BOTTOM</span><span>   "</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Lev3_txtB" data-type="Label">.Lev3_txtB</a></span></span>
<span><span>EQUS</span><span> "                    "</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>DESTROY</span><span> </span><span>IT</span><span> </span><span>ONLY</span><span> </span><span>WHEN</span><span> </span><span>NEAR</span><span> </span><span>ANOTHER</span><span> </span><span class="branch"><a data-type="Branch" href="#DDT">DDT</a></span><span> </span><span>BLOCK</span><span>     "</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Lev4_txtA" data-type="Label">.Lev4_txtA</a></span><span>                                   </span><span></span><span class="comment" data-type="Comment">; Alu & Poison</span></span>
<span><span>EQUS</span><span> "                    "</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>FLING</span><span> </span><span>THE</span><span> </span><span>ALU</span><span> </span><span>AGAINST</span><span> </span><span>THE</span><span> </span><span>ELECTRIC</span><span> </span><span>BORDER</span><span>       "</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Lev4_txtB" data-type="Label">.Lev4_txtB</a></span></span>
<span><span>EQUS</span><span> "                    "</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>BREAK</span><span> </span><span>POISON</span><span> </span><span>WHEN</span><span> </span><span>NEAR</span><span> </span><span>AN</span><span> </span><span>ALUMINIUM</span><span> </span><span>BLOCK</span><span>       "</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="Demo_blocks" data-type="Label">.Demo_blocks</a></span></span>
<span><span class="label"><a id="Lev1_dmo" data-type="Label">.Lev1_dmo</a></span><span>                                    </span><span></span><span class="comment" data-type="Comment">; -1=no block</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>08</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>08</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>10</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span></span>
<span><span class="label"><a id="Lev2_dmo" data-type="Label">.Lev2_dmo</a></span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>04</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>04</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>09</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>09</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>09</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span></span>
<span><span class="label"><a id="Lev3_dmo" data-type="Label">.Lev3_dmo</a></span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>07</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>07</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>07</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>06</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>06</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span></span>
<span><span class="label"><a id="Lev4_dmo" data-type="Label">.Lev4_dmo</a></span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>05</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>03</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>03</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span></span>
<span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>22</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>05</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>22</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>00</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>22</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>05</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>22</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>-1</span></span>
<span></span>
<span><span class="label"><a id="ArrowsList" data-type="Label">.ArrowsList</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; 4 rouges,4 vertes (RGHT,LEFT,UP,DOWN)</span></span>
<span><span class="label"><a id="Lev1_arr" data-type="Label">.Lev1_arr</a></span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span><span>     </span><span></span><span class="comment" data-type="Comment">; x,y (0..3) & direction (0..3)</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+3</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+3</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span></span>
<span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span class="label"><a id="Lev2_arr" data-type="Label">.Lev2_arr</a></span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span></span>
<span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+3</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span></span>
<span><span class="label"><a id="Lev3_arr" data-type="Label">.Lev3_arr</a></span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span></span>
<span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span class="label"><a id="Lev4_arr" data-type="Label">.Lev4_arr</a></span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>3</span></span>
<span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>6+3</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>5+1</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>1</span></span>
<span></span>
<span><span class="label"><a id="PutDemoBlocks" data-type="Label">.PutDemoBlocks</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; input R0=which block(0..7) , R1,R2=pos X,Y on screen</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#Demo_blocks">Demo_blocks</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#GraphAdress">GraphAdress</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>4</span></span>
<span><span class="label"><a id="DemoBlockY" data-type="Label">.DemoBlockY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>4</span></span>
<span><span class="label"><a id="DemoBlockX" data-type="Label">.DemoBlockX</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R6</span><span>,</span><span>[R3]</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>255</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noDemoBlock">noDemoBlock</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R1</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>7</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>20</span><span>     </span><span></span><span class="comment" data-type="Comment">; 20 lines per every block</span></span>
<span><span class="label"><a id="DemoBlockLines" data-type="Label">.DemoBlockLines</a></span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R8-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0</span><span>,</span><span>{R8-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#DemoBlockLines">DemoBlockLines</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*20</span></span>
<span><span class="label"><a id="noDemoBlock" data-type="Label">.noDemoBlock</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#DemoBlockX">DemoBlockX</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>80</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*20</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#DemoBlockY">DemoBlockY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="GraphAdress" data-type="Label">.GraphAdress</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Graph">Graph</a></span></span>
<span><span class="label"><a id="ArrowsBAS" data-type="Label">.ArrowsBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Arrows">Arrows</a></span></span>
<span></span>
<span><span class="label"><a id="PutArrows" data-type="Label">.PutArrows</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; input R0=level number(1..4) ,R1=0 or 1 (red/green)</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ArrowsList">ArrowsList</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>12*320</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span class="branch"><a data-type="Branch" href="#ArrowsBAS">ArrowsBAS</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>9</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>4</span><span> </span><span></span><span class="comment" data-type="Comment">; 4 arrows</span></span>
<span><span class="label"><a id="loopPutArrows" data-type="Label">.loopPutArrows</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R2]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R5</span><span>,</span><span>[R2]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R6</span><span>,</span><span>[R2]</span><span>,#</span><span>1</span><span>       </span><span></span><span class="comment" data-type="Comment">; read x,y,direction</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; R11=destination address(scr)</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>11</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>320*4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>1</span><span>:</span><span>SUBEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>2</span><span>:</span><span>SUBEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>10*320</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>3</span><span>:</span><span>ADDEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>10*320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R10</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>20</span><span>     </span><span></span><span class="comment" data-type="Comment">; plot arrow</span></span>
<span><span class="label"><a id="lPArrY" data-type="Label">.lPArrY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>5</span></span>
<span><span class="label"><a id="lPArrX" data-type="Label">.lPArrX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R6]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R7</span><span>,#</span><span>&FF</span><span>:</span><span>STRNEB</span><span> </span><span>R7</span><span>,</span><span>[R11]</span><span>,#</span><span>4</span><span>:</span><span>ADDEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R7</span><span>,#</span><span>&FF00</span><span>:</span><span>MOVNE</span><span> </span><span>R12</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>8</span><span>:</span><span>STRNEB</span><span> </span><span>R12</span><span>,</span><span>[R11</span><span>,#</span><span>1-4]</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R7</span><span>,#</span><span>&FF0000</span><span>:</span><span>MOVNE</span><span> </span><span>R12</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>STRNEB</span><span> </span><span>R12</span><span>,</span><span>[R11</span><span>,#</span><span>2-4]</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R7</span><span>,#</span><span>&FF000000</span><span>:</span><span>MOVNE</span><span> </span><span>R12</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>24</span><span>:</span><span>STRNEB</span><span> </span><span>R12</span><span>,</span><span>[R11</span><span>,#</span><span>3-4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lPArrX">lPArrX</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>320-20</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lPArrY">lPArrY</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loopPutArrows">loopPutArrows</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="SaveBehindArrows" data-type="Label">.SaveBehindArrows</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; input R0=level number(1..4)</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ArrowsList">ArrowsList</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>12*320</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferAdress">BufferAdress</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>8</span><span> </span><span></span><span class="comment" data-type="Comment">; 8 arrows</span></span>
<span><span class="label"><a id="loopSaveArrows" data-type="Label">.loopSaveArrows</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R2]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R5</span><span>,</span><span>[R2]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R6</span><span>,</span><span>[R2]</span><span>,#</span><span>1</span><span>       </span><span></span><span class="comment" data-type="Comment">; read x,y,direction</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; R11=destination address(scr)</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>11</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>320*4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>1</span><span>:</span><span>SUBEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>2</span><span>:</span><span>SUBEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>10*320</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>3</span><span>:</span><span>ADDEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>10*320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>20</span><span>     </span><span></span><span class="comment" data-type="Comment">; save scr</span></span>
<span><span class="label"><a id="lPArrY2" data-type="Label">.lPArrY2</a></span></span>
<span><span>LDMIA</span><span> </span><span>R11</span><span>,</span><span>{R5-R9}</span><span>:</span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R5-R9}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lPArrY2">lPArrY2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loopSaveArrows">loopSaveArrows</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="LoadBehindArrows" data-type="Label">.LoadBehindArrows</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; input R0=level number(1..4)</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#ArrowsList">ArrowsList</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>12*320</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferAdress">BufferAdress</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>8</span><span> </span><span></span><span class="comment" data-type="Comment">; 8 arrows</span></span>
<span><span class="label"><a id="loopLoadArrows" data-type="Label">.loopLoadArrows</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R2]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R5</span><span>,</span><span>[R2]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R6</span><span>,</span><span>[R2]</span><span>,#</span><span>1</span><span>       </span><span></span><span class="comment" data-type="Comment">; read x,y,direction</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; R11=destination address(scr)</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>11</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>320*4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>1</span><span>:</span><span>SUBEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>2</span><span>:</span><span>SUBEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>10*320</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>3</span><span>:</span><span>ADDEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>10*320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>20</span><span>     </span><span></span><span class="comment" data-type="Comment">; save scr</span></span>
<span><span class="label"><a id="lPArrY3" data-type="Label">.lPArrY3</a></span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R5-R9}</span><span>:</span><span>STMIA</span><span> </span><span>R11</span><span>,</span><span>{R5-R9}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lPArrY3">lPArrY3</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loopLoadArrows">loopLoadArrows</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="BufferAdress" data-type="Label">.BufferAdress</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>Buffer+2*244*16</span></span>
<span></span>
<span><span class="label"><a id="InitInstr" data-type="Label">.InitInstr</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; input R0=level(0..3)</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[PC</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#instr1">instr1</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Lev1_txtA">Lev1_txtA</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Lev2_txtA">Lev2_txtA</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Lev3_txtA">Lev3_txtA</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Lev4_txtA">Lev4_txtA</a></span></span>
<span><span class="label"><a id="instr1" data-type="Label">.instr1</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span>[PC</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#instr2">instr2</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Lev1_txtB">Lev1_txtB</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Lev2_txtB">Lev2_txtB</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Lev3_txtB">Lev3_txtB</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Lev4_txtB">Lev4_txtB</a></span></span>
<span><span class="label"><a id="instr2" data-type="Label">.instr2</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#txtA_adr">txtA_adr</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#txtB_adr">txtB_adr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#finA">finA</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#finB">finB</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="txtA_adr" data-type="Label">.txtA_adr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="finA" data-type="Label">.finA</a></span><span>     </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="txtB_adr" data-type="Label">.txtB_adr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="finB" data-type="Label">.finB</a></span><span>     </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="Instructions" data-type="Label">.Instructions</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_14">temp14_14</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LoadLine1">LoadLine1</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>96</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#txtA_adr">txtA_adr</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutInstr">PutInstr</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; write 2 texts</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LoadLine2">LoadLine2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>200</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#txtB_adr">txtB_adr</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutInstr">PutInstr</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#txtA_adr">txtA_adr</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#finA">finA</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>3</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R0]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>SUBEQ</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>48</span><span> </span><span></span><span class="comment" data-type="Comment">; end of text?</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#txtA_adr">txtA_adr</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#finA">finA</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#txtB_adr">txtB_adr</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#finB">finB</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>3</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R0]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>SUBEQ</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>48</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#txtB_adr">txtB_adr</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#finB">finB</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_14">temp14_14</a></span></span>
<span></span>
<span><span class="label"><a id="PutInstr" data-type="Label">.PutInstr</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; input R0=delta y from top , R1=A or B adress</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#MarcharsAdrs">MarcharsAdrs</a></span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R1</span><span>,</span><span>{R5</span><span>,</span><span>R6}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>61</span></span>
<span><span class="label"><a id="lPutInstr" data-type="Label">.lPutInstr</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>3</span><span>:</span><span>MOVEQ</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R10</span><span>,</span><span>[R5]</span><span> </span><span></span><span class="comment" data-type="Comment">;read char</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>0</span><span>:</span><span>SUBEQ</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>48</span><span>:</span><span>LDREQB</span><span> </span><span>R10</span><span>,</span><span>[R5]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>32</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#nodrw">nodrw</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>65</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R2</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>16</span></span>
<span><span class="label"><a id="lPutYi" data-type="Label">.lPutYi</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span>[R10]</span><span>,#</span><span>12</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R11</span><span>,#</span><span>&FF</span><span>:</span><span>STRNEB</span><span> </span><span>R11</span><span>,</span><span>[R0]</span><span>,#</span><span>320</span><span>:</span><span>ADDEQ</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R11</span><span>,#</span><span>&FF00</span><span>:</span><span>MOVNE</span><span> </span><span>R12</span><span>,</span><span>R11</span><span>,</span><span>LSR</span><span>#</span><span>8</span><span>:</span><span>STRNEB</span><span> </span><span>R12</span><span>,</span><span>[R0</span><span>,#</span><span>1-320]</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R11</span><span>,#</span><span>&FF0000</span><span>:</span><span>MOVNE</span><span> </span><span>R12</span><span>,</span><span>R11</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>STRNEB</span><span> </span><span>R12</span><span>,</span><span>[R0</span><span>,#</span><span>2-320]</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R11</span><span>,#</span><span>&FF000000</span><span>:</span><span>MOVNE</span><span> </span><span>R12</span><span>,</span><span>R11</span><span>,</span><span>LSR</span><span>#</span><span>24</span><span>:</span><span>STRNEB</span><span> </span><span>R12</span><span>,</span><span>[R0</span><span>,#</span><span>3-320]</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lPutYi">lPutYi</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*16</span></span>
<span><span class="label"><a id="nodrw" data-type="Label">.nodrw</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lPutInstr">lPutInstr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="SaveTwoLines" data-type="Label">.SaveTwoLines</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#BfrAds">BfrAds</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*96</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>16</span><span>             </span><span></span><span class="comment" data-type="Comment">; first line</span></span>
<span><span class="label"><a id="lsve1" data-type="Label">.lsve1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>61</span></span>
<span><span class="label"><a id="lsve11" data-type="Label">.lsve11</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lsve11">lsve11</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320-244</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lsve1">lsve1</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*</span><span>(</span><span>200-16-96</span><span>)</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>16</span><span>             </span><span></span><span class="comment" data-type="Comment">; second line</span></span>
<span><span class="label"><a id="lsve2" data-type="Label">.lsve2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>61</span></span>
<span><span class="label"><a id="lsve21" data-type="Label">.lsve21</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lsve21">lsve21</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320-244</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lsve2">lsve2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="LoadLine1" data-type="Label">.LoadLine1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#BfrAds">BfrAds</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*96</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>16</span><span>             </span><span></span><span class="comment" data-type="Comment">; first line</span></span>
<span><span class="label"><a id="llad1" data-type="Label">.llad1</a></span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R13}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R13}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320-244</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#llad1">llad1</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="LoadLine2" data-type="Label">.LoadLine2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#BfrAds">BfrAds</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>244*16</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*200</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>16</span><span>             </span><span></span><span class="comment" data-type="Comment">; second line</span></span>
<span><span class="label"><a id="llad2" data-type="Label">.llad2</a></span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R13}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R13}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320-244</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#llad2">llad2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="BfrAds" data-type="Label">.BfrAds</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Buffer">Buffer</a></span></span>
<span><span class="label"><a id="MarcharsAdrs" data-type="Label">.MarcharsAdrs</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Chars">Chars</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="AppearPlayScreen" data-type="Label">.AppearPlayScreen</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span>ADDEQ</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>,#</span><span>80*1024</span><span>:</span><span>SUBNE</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>,#</span><span>80*1024</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R8</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&E40</span></span>
<span><span class="label"><a id="LoopApp2" data-type="Label">.LoopApp2</a></span></span>
<span></span>
<span><span>MUL</span><span> </span><span>R5</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>:</span><span>MUL</span><span> </span><span>R5</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>:</span><span>MUL</span><span> </span><span>R5</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>:</span><span>MUL</span><span> </span><span>R5</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>   </span><span></span><span class="comment" data-type="Comment">; little pause</span></span>
<span><span>MUL</span><span> </span><span>R5</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>:</span><span>MUL</span><span> </span><span>R5</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>:</span><span>MUL</span><span> </span><span>R5</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>:</span><span>MUL</span><span> </span><span>R5</span><span>,</span><span>R2</span><span>,</span><span>R2</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>10</span><span> </span><span></span><span class="comment" data-type="Comment">;write pos</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R1</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>10</span><span> </span><span></span><span class="comment" data-type="Comment">;read  pos</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R6]</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R5]</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R6]</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R5]</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R6]</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R5]</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R6]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R5]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R10</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R11</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noChangeAngle">noChangeAngle</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#vertChange">vertChange</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>0</span><span>:</span><span>MOVMI</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>:</span><span>MVNPL</span><span> </span><span>R11</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endOfChangeAngle">endOfChangeAngle</a></span></span>
<span><span class="label"><a id="vertChange" data-type="Label">.vertChange</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>MOVPL</span><span> </span><span>R10</span><span>,#</span><span>1</span><span>:</span><span>MVNMI</span><span> </span><span>R10</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>1</span></span>
<span><span class="label"><a id="endOfChangeAngle" data-type="Label">.endOfChangeAngle</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R8</span><span>,</span><span>R9</span></span>
<span><span class="label"><a id="noChangeAngle" data-type="Label">.noChangeAngle</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LoopApp2">LoopApp2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;; Routine qui affiche un bloc du jeu pour instructions ;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="ViewBigBlock" data-type="Label">.ViewBigBlock</a></span><span>           </span><span></span><span class="comment" data-type="Comment">; R0,R1 = x,y ; R2 = block number</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R12</span><span>,</span><span>R3</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span> </span><span></span><span class="comment" data-type="Comment">; right pos on screen</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#GraphBAS2">GraphBAS2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>7</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R3</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>8</span></span>
<span><span class="label"><a id="lViewBlock_z" data-type="Label">.lViewBlock_z</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R2</span><span>,</span><span>R10</span><span>,#</span><span>19</span></span>
<span><span class="label"><a id="lViewBlock_y" data-type="Label">.lViewBlock_y</a></span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R3</span><span>,</span><span>R10</span><span>,#</span><span>19</span></span>
<span><span class="label"><a id="lViewBlock_x" data-type="Label">.lViewBlock_x</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R2</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>  </span><span></span><span class="comment" data-type="Comment">; read right pixel</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R11</span><span>,</span><span>R4]</span></span>
<span><span>ORR</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span>ORR</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>    </span><span></span><span class="comment" data-type="Comment">; fill word with byte</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R12</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R5</span><span>,#</span><span>000]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R5</span><span>,#</span><span>320]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R5</span><span>,#</span><span>640]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R5</span><span>,#</span><span>960]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,</span><span>R10</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#lViewBlock_x">lViewBlock_x</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,</span><span>R10</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#lViewBlock_y">lViewBlock_y</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#lViewBlock_z">lViewBlock_z</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="GraphBAS2" data-type="Label">.GraphBAS2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Graph">Graph</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="WriteBlackFrame" data-type="Label">.WriteBlackFrame</a></span><span>                                              </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;</span></span>
<span><span></span><span>                                                              </span><span></span><span class="comment" data-type="Comment">; R0= x    ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>     </span><span></span><span class="comment" data-type="Comment">; R1= y    ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R0</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">; R2= char ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>12</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R13</span><span>,</span><span class="branch"><a data-type="Branch" href="#CharBAS">CharBAS</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>16</span></span>
<span><span class="label"><a id="ioda2" data-type="Label">.ioda2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>11</span></span>
<span><span class="label"><a id="diopA2" data-type="Label">.diopA2</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R13]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noPn">noPn</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R8</span><span>,</span><span>R3</span><span>,</span><span>R5</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#theFaTab">theFaTab</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>+960+3]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R2</span><span>,</span><span>R12]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>+960+3]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>-1]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>+1]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>+320]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>-320]</span></span>
<span></span>
<span><span class="label"><a id="noPn" data-type="Label">.noPn</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#diopA2">diopA2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#ioda2">ioda2</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#MoveCursor2">MoveCursor2</a></span></span>
<span></span>
<span><span class="label"><a id="theFaTab" data-type="Label">.theFaTab</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeTable">FadeTable</a></span></span>
<span></span>
<span><span class="label"><a id="WriteFadeFrame" data-type="Label">.WriteFadeFrame</a></span><span>                                               </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;</span></span>
<span><span></span><span>                                                              </span><span></span><span class="comment" data-type="Comment">; R0= x    ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>     </span><span></span><span class="comment" data-type="Comment">; R1= y    ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R0</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">; R2= char ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>12</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R13</span><span>,</span><span class="branch"><a data-type="Branch" href="#CharBAS">CharBAS</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>16</span></span>
<span><span class="label"><a id="ioda3" data-type="Label">.ioda3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>11</span></span>
<span><span class="label"><a id="diopA3" data-type="Label">.diopA3</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R13]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noPn3">noPn3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R8</span><span>,</span><span>R3</span><span>,</span><span>R5</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#theFaTab">theFaTab</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>1]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R2</span><span>,</span><span>R12]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>1]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>-1]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R2</span><span>,</span><span>R12]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>-1]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>320]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R2</span><span>,</span><span>R12]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>320]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>-320]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R2</span><span>,</span><span>R12]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>-320]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>2]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R2</span><span>,</span><span>R12]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>-2]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R2</span><span>,</span><span>R12]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>-2]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>640]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R2</span><span>,</span><span>R12]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>640]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>-640]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R2</span><span>,</span><span>R12]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R12</span><span>,</span><span>[R8</span><span>,#</span><span>-640]</span></span>
<span></span>
<span><span class="label"><a id="noPn3" data-type="Label">.noPn3</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#diopA3">diopA3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#ioda3">ioda3</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#MoveCursor3">MoveCursor3</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; ; ; ; ; ; ;</span></span>
<span></span>
<span><span class="label"><a id="CharBAS" data-type="Label">.CharBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Chars">Chars</a></span></span>
<span><span class="label"><a id="random" data-type="Label">.random</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1</span><span>                          </span><span></span><span class="comment" data-type="Comment">; Ecrit du texte de facon etrange</span></span>
<span></span>
<span><span class="label"><a id="WriteRand" data-type="Label">.WriteRand</a></span><span>                                                    </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;</span></span>
<span><span></span><span>                                                              </span><span></span><span class="comment" data-type="Comment">; R0= x    ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>     </span><span></span><span class="comment" data-type="Comment">; R1= y    ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R0</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">; R2= char ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>12</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R13</span><span>,</span><span class="branch"><a data-type="Branch" href="#CharBAS">CharBAS</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#random">random</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>16</span></span>
<span><span class="label"><a id="ioda" data-type="Label">.ioda</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>11</span></span>
<span><span class="label"><a id="diopA" data-type="Label">.diopA</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R13]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noPs">noPs</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R6</span><span>,</span><span>R9</span><span>,</span><span>R14</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R14</span><span>,</span><span>LSR</span><span>#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R6</span><span>,</span><span>R0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>231</span><span>:</span><span>BCS</span><span> </span><span class="branch"><a data-type="Branch" href="#noPs">noPs</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; TEST X</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>ROR</span><span>#</span><span>1</span><span>    </span><span></span><span class="comment" data-type="Comment">; change rnd value</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R7</span><span>,</span><span>R9</span><span>,</span><span>R14</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R14</span><span>,</span><span>LSR</span><span>#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R7</span><span>,</span><span>R1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>222</span><span>:</span><span>BCS</span><span> </span><span class="branch"><a data-type="Branch" href="#noPs">noPs</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; TEST Y</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R6</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R5</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R2</span><span>,</span><span>[R3</span><span>,</span><span>R8]</span><span>      </span><span></span><span class="comment" data-type="Comment">; plot point</span></span>
<span></span>
<span><span class="label"><a id="noPs" data-type="Label">.noPs</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#diopA">diopA</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#ioda">ioda</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#random">random</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#MoveCursor">MoveCursor</a></span></span>
<span></span>
<span><span class="label"><a id="WriteString" data-type="Label">.WriteString</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; R0 = DELTAx ; R1= DELTAy</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_14">temp14_14</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; R2= pointer to string  ; input R4=chaos</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,</span><span>R4</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R0</span></span>
<span><span class="label"><a id="nxtLetter" data-type="Label">.nxtLetter</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R11]</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>LDREQ</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_14">temp14_14</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; quit if code=0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>32</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#MoveCursor">MoveCursor</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>65</span></span>
<span><span>ADDMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>43</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteRand">WriteRand</a></span></span>
<span></span>
<span><span class="label"><a id="MoveCursor" data-type="Label">.MoveCursor</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>12</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R10</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#nxtLetter">nxtLetter</a></span></span>
<span></span>
<span><span class="label"><a id="WriteBlackString" data-type="Label">.WriteBlackString</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; R0 = DELTAx ; R1= DELTAy</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_14">temp14_14</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; R2= pointer to string</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R0</span></span>
<span><span class="label"><a id="nxtLetter2" data-type="Label">.nxtLetter2</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R11]</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>LDREQ</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_14">temp14_14</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; quit if code=0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>32</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#MoveCursor2">MoveCursor2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>65</span></span>
<span><span>ADDMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>43</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteBlackFrame">WriteBlackFrame</a></span></span>
<span></span>
<span><span class="label"><a id="MoveCursor2" data-type="Label">.MoveCursor2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>12</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R10</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#nxtLetter2">nxtLetter2</a></span></span>
<span></span>
<span><span class="label"><a id="WriteFadeString" data-type="Label">.WriteFadeString</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; R0 = DELTAx ; R1= DELTAy</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_14">temp14_14</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; R2= pointer to string</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R0</span></span>
<span><span class="label"><a id="nxtLetter3" data-type="Label">.nxtLetter3</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R11]</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>LDREQ</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_14">temp14_14</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; quit if code=0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>32</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#MoveCursor3">MoveCursor3</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>65</span></span>
<span><span>ADDMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>43</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteFadeFrame">WriteFadeFrame</a></span></span>
<span></span>
<span><span class="label"><a id="MoveCursor3" data-type="Label">.MoveCursor3</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>12</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R10</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#nxtLetter3">nxtLetter3</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_14" data-type="Label">.temp14_14</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="BufferBAS" data-type="Label">.BufferBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Buffer">Buffer</a></span></span>
<span></span>
<span><span class="label"><a id="PutPartInBuf" data-type="Label">.PutPartInBuf</a></span><span>           </span><span></span><span class="comment" data-type="Comment">; R4=Number Of Lines from top</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferBAS">BufferBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R13</span><span>,#</span><span>80</span></span>
<span><span class="label"><a id="nextLineBuf" data-type="Label">.nextLineBuf</a></span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>320-240</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R2]</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#nextLineBuf">nextLineBuf</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="PutAllInOther" data-type="Label">.PutAllInOther</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R2</span><span>,</span><span>R1</span><span>,#</span><span>80*1024</span><span>:</span><span>SUBNE</span><span> </span><span>R2</span><span>,</span><span>R1</span><span>,#</span><span>80*1024</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R13</span><span>,#</span><span>240</span></span>
<span><span class="label"><a id="nextLineOth2" data-type="Label">.nextLineOth2</a></span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>320-240</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R2]</span><span>,#</span><span>320-240</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#nextLineOth2">nextLineOth2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CopyScreen" data-type="Label">.CopyScreen</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScreenStartAdr">ScreenStartAdr</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScreenStartAdr">ScreenStartAdr</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R1</span><span>,#</span><span>80*1024</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>2*1024</span></span>
<span><span class="label"><a id="lCopyScr" data-type="Label">.lCopyScr</a></span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lCopyScr">lCopyScr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="GetPartFromBuf" data-type="Label">.GetPartFromBuf</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; R4=Number Of Lines from top</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferBAS">BufferBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R13</span><span>,#</span><span>80</span></span>
<span><span class="label"><a id="nextLineBuf2" data-type="Label">.nextLineBuf2</a></span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R2]</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>320-240</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R13</span><span>,</span><span>R13</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#nextLineBuf2">nextLineBuf2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="bigia14" data-type="Label">.bigia14</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="posxText" data-type="Label">.posxText</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="posyText" data-type="Label">.posyText</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="poinText" data-type="Label">.poinText</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="DeltaTop" data-type="Label">.DeltaTop</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="ContBin" data-type="Label">.ContBin</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="AfficheText" data-type="Label">.AfficheText</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; R0=posx,R1=posy,R2=pointerStr</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#bigia14">bigia14</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#posxText">posxText</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#posyText">posyText</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#poinText">poinText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutAllInOther">PutAllInOther</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#posyText">posyText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R1</span><span>,#</span><span>32</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span>MOVMI</span><span> </span><span>R4</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>164</span><span>:</span><span>MOVPL</span><span> </span><span>R4</span><span>,#</span><span>164</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaTop">DeltaTop</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutPartInBuf">PutPartInBuf</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>63</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#ContBin">ContBin</a></span></span>
<span></span>
<span><span class="label"><a id="Hyperloop" data-type="Label">.Hyperloop</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeltaTop">DeltaTop</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#GetPartFromBuf">GetPartFromBuf</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#ContBin">ContBin</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#posxText">posxText</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#posyText">posyText</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#poinText">poinText</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#ContBin">ContBin</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>0</span></span>
<span><span>MOVNE</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>1</span></span>
<span><span>STRNE</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#ContBin">ContBin</a></span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Hyperloop">Hyperloop</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#bigia14">bigia14</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;; Efface l'ecran de jeu ;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="EraseBackGround" data-type="Label">.EraseBackGround</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R8</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>0</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>240</span></span>
<span><span class="label"><a id="Lmotif" data-type="Label">.Lmotif</a></span></span>
<span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2-R9}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2-R9}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2-R9}</span></span>
<span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2-R9}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2-R9}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2-R9}</span></span>
<span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2-R9}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2-R6}</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320-244</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Lmotif">Lmotif</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;; Gestion middle Window ;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="PutMidWindowInBuffer" data-type="Label">.PutMidWindowInBuffer</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>95</span><span>:</span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#PutPartInBuf">PutPartInBuf</a></span></span>
<span></span>
<span><span class="label"><a id="PutMidWindowOnScreen" data-type="Label">.PutMidWindowOnScreen</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>95</span><span>:</span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#GetPartFromBuf">GetPartFromBuf</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;; Ecrit en grand le pourcentage de decontamination ;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="WritePourcent" data-type="Label">.WritePourcent</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; input  R0 = number</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_16">temp14_16</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>   </span><span></span><span class="comment" data-type="Comment">; extraire dixaines de R0</span></span>
<span><span class="label"><a id="andAgain1" data-type="Label">.andAgain1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>10</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#andAgain1">andAgain1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheBigNb">AfficheBigNb</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>52</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheBigNb">AfficheBigNb</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>52*2</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheBigNb">AfficheBigNb</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_16">temp14_16</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_16" data-type="Label">.temp14_16</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="Startnumb" data-type="Label">.Startnumb</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>Chars+192*26</span></span>
<span></span>
<span><span class="label"><a id="AfficheBigNb" data-type="Label">.AfficheBigNb</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; input   R2=code to write;R4=posX to write</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#Startnumb">Startnumb</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>&7B00</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>&F0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>16</span></span>
<span><span class="label"><a id="lOOPY" data-type="Label">.lOOPY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>12</span></span>
<span><span class="label"><a id="lOOPX" data-type="Label">.lOOPX</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R5</span><span>,</span><span>[R3]</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noPutPixel">noPutPixel</a></span></span>
<span></span>
<span><span>ORR</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span>ORR</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>   </span><span></span><span class="comment" data-type="Comment">; fill word with byte</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>000]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320]</span><span>  </span><span></span><span class="comment" data-type="Comment">; plot "point"</span></span>
<span></span>
<span><span class="label"><a id="noPutPixel" data-type="Label">.noPutPixel</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lOOPX">lOOPX</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*3-48</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lOOPY">lOOPY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;; AFFICHE HIGH SCORES SUR PAGE DE PRESENTATION ;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="temp14_20" data-type="Label">.temp14_20</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="temp14_21" data-type="Label">.temp14_21</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="CiclusY" data-type="Label">.CiclusY</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="CiclusT" data-type="Label">.CiclusT</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="WriteScoreTable" data-type="Label">.WriteScoreTable</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_21">temp14_21</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutAllInOther">PutAllInOther</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>88</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusY">CiclusY</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#HiTable">HiTable</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusT">CiclusT</a></span></span>
<span><span class="label"><a id="MegaCiclus" data-type="Label">.MegaCiclus</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusY">CiclusY</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusT">CiclusT</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R2</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusT">CiclusT</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteFadeString">WriteFadeString</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusY">CiclusY</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>19</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusY">CiclusY</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>226</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#MegaCiclus">MegaCiclus</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlFunctionKeys">CtrlFunctionKeys</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; when key F1,F2 or F4 pressed</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutAllInOther">PutAllInOther</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">Bl</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#HighScore_txt">HighScore_txt</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>122-13*6</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>59</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteFadeString">WriteFadeString</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#HighScore_txt">HighScore_txt</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>122-13*6</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>60</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteFadeString">WriteFadeString</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#HighScore_txt">HighScore_txt</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>122-13*6</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>59</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>88</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusY">CiclusY</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#HiTable">HiTable</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusT">CiclusT</a></span></span>
<span><span class="label"><a id="MegaCiclus2" data-type="Label">.MegaCiclus2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusY">CiclusY</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>30</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>29</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>27</span><span>:</span><span>MOVMI</span><span> </span><span>R1</span><span>,#</span><span>18</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusY">CiclusY</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusT">CiclusT</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R2</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusT">CiclusT</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusY">CiclusY</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>19</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CiclusY">CiclusY</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>226</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#MegaCiclus2">MegaCiclus2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_21">temp14_21</a></span></span>
<span></span>
<span><span class="label"><a id="HighScore_txt" data-type="Label">.HighScore_txt</a></span><span> </span><span>EQUS</span><span> "</span><span>BEST</span><span> </span><span>PENGUINS</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="HiTable" data-type="Label">.HiTable</a></span><span>                    </span><span></span><span class="comment" data-type="Comment">; cree a partir de la 'RealHiScores'</span></span>
<span><span>EQUS</span><span> "</span><span>20</span><span> </span><span>ARCHIMEDES</span><span> </span><span>40000</span><span>"</span><span>+CHR$0</span></span>
<span><span>EQUS</span><span> "</span><span>16</span><span> </span><span>ARC</span><span> </span><span>ANGELS</span><span> </span><span>30000</span><span>"</span><span>+CHR$0</span></span>
<span><span>EQUS</span><span> "</span><span>12</span><span>   </span><span>ETERNA</span><span>   </span><span>20000</span><span>"</span><span>+CHR$0</span></span>
<span><span>EQUS</span><span> "</span><span>10</span><span>    </span><span>MARC</span><span>    </span><span>10000</span><span>"</span><span>+CHR$0</span></span>
<span><span>EQUS</span><span> "</span><span>08</span><span>  </span><span>ARMANIAC</span><span>  </span><span>05000</span><span>"</span><span>+CHR$0</span></span>
<span><span>EQUS</span><span> "</span><span>06</span><span> </span><span>ANGELHEART</span><span> </span><span>02000</span><span>"</span><span>+CHR$0</span></span>
<span><span>EQUS</span><span> "</span><span>05</span><span>    </span><span>FRED</span><span>    </span><span>01000</span><span>"</span><span>+CHR$0</span></span>
<span><span>EQUS</span><span> "</span><span>04</span><span>  </span><span>ACE</span><span> </span><span>SOFT</span><span>  </span><span>00500</span><span>"</span><span>+CHR$0</span></span>
<span></span>
<span><span class="label"><a id="RealHiScores" data-type="Label">.RealHiScores</a></span><span>                 </span><span></span><span class="comment" data-type="Comment">;  a' charger du disk (128 bytes)</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>40000</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>20</span><span>:</span><span>EQUS</span><span> "</span><span>ARC</span><span> </span><span>ANGELS</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>20000</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>10</span><span>:</span><span>EQUS</span><span> "  </span><span>ETERNA</span><span>  "</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>10000</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>05</span><span>:</span><span>EQUS</span><span> "</span><span>ARC</span><span> </span><span>ANGELS</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>08000</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>04</span><span>:</span><span>EQUS</span><span> "  </span><span>ETERNA</span><span>  "</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>06000</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>03</span><span>:</span><span>EQUS</span><span> "</span><span>ARC</span><span> </span><span>ANGELS</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>04000</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>02</span><span>:</span><span>EQUS</span><span> "  </span><span>ETERNA</span><span>  "</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>02000</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>01</span><span>:</span><span>EQUS</span><span> "</span><span>ARC</span><span> </span><span>ANGELS</span><span>"</span><span>+CHR$0</span></span>
<span><span class="label"><a id="lowestScore" data-type="Label">.lowestScore</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>01000</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>01</span><span>:</span><span>EQUS</span><span> "  </span><span>ETERNA</span><span>  "</span><span>+CHR$0</span></span>
<span></span>
<span><span class="label"><a id="TranslateHiScores" data-type="Label">.TranslateHiScores</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; passe du RealHiScores(numb) au HiTable(chars)</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#RealHiScores">RealHiScores</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#HiTable">HiTable</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>8</span><span>    </span><span></span><span class="comment" data-type="Comment">; 8 scores</span></span>
<span><span class="label"><a id="LTransl" data-type="Label">.LTransl</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>&2700</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>&10</span><span>        </span><span></span><span class="comment" data-type="Comment">;=10000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>48</span><span>  </span><span></span><span class="comment" data-type="Comment">;=ASC("0")            ;;;; SCORE ;;;;</span></span>
<span><span class="label"><a id="myLoop1" data-type="Label">.myLoop1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#myLoop1">myLoop1</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>14]</span><span>     </span><span></span><span class="comment" data-type="Comment">; premier chifre</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>48</span></span>
<span><span class="label"><a id="myLoop2" data-type="Label">.myLoop2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>1000</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1000</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#myLoop2">myLoop2</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>15]</span><span>     </span><span></span><span class="comment" data-type="Comment">; deuxieme</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>48</span></span>
<span><span class="label"><a id="myLoop3" data-type="Label">.myLoop3</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>100</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>100</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#myLoop3">myLoop3</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>16]</span><span>     </span><span></span><span class="comment" data-type="Comment">; troisieme</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>48</span></span>
<span><span class="label"><a id="myLoop4" data-type="Label">.myLoop4</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#myLoop4">myLoop4</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>17]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R3</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>18]</span><span>   </span><span></span><span class="comment" data-type="Comment">; unites</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>48</span><span>                        </span><span></span><span class="comment" data-type="Comment">;;;; RANK ;;;;</span></span>
<span><span class="label"><a id="myLoop5" data-type="Label">.myLoop5</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#myLoop5">myLoop5</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>00]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R3</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>01]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R3</span><span>,</span><span>[R1</span><span>,#</span><span>03]</span><span>     </span><span></span><span class="comment" data-type="Comment">; transfer every char</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R3</span><span>,</span><span>[R1</span><span>,#</span><span>04]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R3</span><span>,</span><span>[R1</span><span>,#</span><span>05]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R3</span><span>,</span><span>[R1</span><span>,#</span><span>06]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R3</span><span>,</span><span>[R1</span><span>,#</span><span>07]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R3</span><span>,</span><span>[R1</span><span>,#</span><span>08]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R3</span><span>,</span><span>[R1</span><span>,#</span><span>09]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R3</span><span>,</span><span>[R1</span><span>,#</span><span>10]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R3</span><span>,</span><span>[R1</span><span>,#</span><span>11]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R3</span><span>,</span><span>[R1</span><span>,#</span><span>12]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>20</span><span> </span><span></span><span class="comment" data-type="Comment">; next!</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LTransl">LTransl</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="InsertNewHiScore" data-type="Label">.InsertNewHiScore</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; R0 = score , R1 = rank , R2 = pointer to string</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#RealHiScores">RealHiScores</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>8</span></span>
<span><span class="label"><a id="LsearchBeast" data-type="Label">.LsearchBeast</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span>MOVMI</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R3]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,</span><span>R4</span></span>
<span><span>ADDMI</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>16</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#LsearchBeast">LsearchBeast</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R3</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R4!</span><span>,</span><span>{R6-R9}</span></span>
<span><span class="label"><a id="Lexpulsion" data-type="Label">.Lexpulsion</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#InsertNewDatas">InsertNewDatas</a></span></span>
<span><span>LDMIA</span><span> </span><span>R4</span><span>,</span><span>{R10-R13}</span></span>
<span><span>STMIA</span><span> </span><span>R4!</span><span>,</span><span>{R6-R9}</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,</span><span>R10</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R11</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R8</span><span>,</span><span>R12</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,</span><span>R13</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Lexpulsion">Lexpulsion</a></span></span>
<span></span>
<span><span class="label"><a id="InsertNewDatas" data-type="Label">.InsertNewDatas</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R3]</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R1</span><span>,</span><span>[R3]</span><span>,#</span><span>1</span><span>     </span><span></span><span class="comment" data-type="Comment">; insert score & rank</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>10</span><span>                         </span><span></span><span class="comment" data-type="Comment">; 10 chars</span></span>
<span><span class="label"><a id="loopInsertString" data-type="Label">.loopInsertString</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R2]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R3]</span><span>,#</span><span>1</span><span>    </span><span></span><span class="comment" data-type="Comment">; insert every char</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loopInsertString">loopInsertString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#TranslateHiScores">TranslateHiScores</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;</span></span>
<span><span class="label"><a id="LoadScoresTable" data-type="Label">.LoadScoresTable</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&FF</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#pointerToFilename">pointerToFilename</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RealHiScores">RealHiScores</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_File</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="SaveScoresTable" data-type="Label">.SaveScoresTable</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#pointerToFilename">pointerToFilename</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#RealHiScores">RealHiScores</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R4</span><span>,#</span><span>128</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>XOS_File</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="pointerToFilename" data-type="Label">.pointerToFilename</a></span><span> </span><span>EQUS</span><span> "</span><span>POI.ScoreTable</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span></span><span class="comment" data-type="Comment">; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;</span></span>
<span></span>
<span><span class="label"><a id="InsertName" data-type="Label">.InsertName</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_22">temp14_22</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetTrunk">ResetTrunk</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#TheScore1">TheScore1</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#TheScore1">TheScore1</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#lowestScore">lowestScore</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#notEnough">notEnough</a></span><span>                </span><span></span><span class="comment" data-type="Comment">; ctrl if score is good enough</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#newHiScore">newHiScore</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#whoMoves">whoMoves</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; thats player 1</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InsertHiScore">InsertHiScore</a></span></span>
<span></span>
<span><span class="label"><a id="notEnough" data-type="Label">.notEnough</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#TheScore2">TheScore2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#TheScore2">TheScore2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#lowestScore">lowestScore</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>:</span><span>LDRGT</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_22">temp14_22</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; ctrl if score is good enough</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#newHiScore">newHiScore</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#whoMoves">whoMoves</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; thats player 2</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InsertHiScore">InsertHiScore</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_22">temp14_22</a></span></span>
<span></span>
<span><span class="label"><a id="InsertHiScore" data-type="Label">.InsertHiScore</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_22b">temp14_22b</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>21</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_SetPosition</span><span>"</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetStartScreen">SetStartScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearStartScr">AppearStartScr</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text8">Text8</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; Nice score!</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>35</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>35</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>50</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text9">Text9</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>70</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text10">Text10</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">; affiche Alphabet ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; white chars</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>150</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text11">Text11</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteBlackString">WriteBlackString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>150</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text11">Text11</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>170</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text12">Text12</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteBlackString">WriteBlackString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>170</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text12">Text12</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>190</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text13">Text13</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteBlackString">WriteBlackString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>190</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text13">Text13</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>210</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text14">Text14</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteBlackString">WriteBlackString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>210</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Text14">Text14</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutAllInOther">PutAllInOther</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowInBuffer">PutMidWindowInBuffer</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetWinnersName">ResetWinnersName</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#posOfCursor">posOfCursor</a></span></span>
<span></span>
<span><span class="label"><a id="InputNameLoop" data-type="Label">.InputNameLoop</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowOnScreen">PutMidWindowOnScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Flashing">Flashing</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteWinnersName">WriteWinnersName</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadKeyJoy">ReadKeyJoy</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#EraseCursor">EraseCursor</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadMoves">ReadMoves</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%00010</span><span>:</span><span>MVNEQ</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorDX">CursorDX</a></span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%00001</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorDX">CursorDX</a></span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%00100</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorDY">CursorDY</a></span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%01000</span><span>:</span><span>MVNEQ</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorDY">CursorDY</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ChangeCursor">ChangeCursor</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SpySpace">SpySpace</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#retFromAdd">retFromAdd</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadMoves">ReadMoves</a></span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10000</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SpySpace">SpySpace</a></span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#AddCursor">AddCursor</a></span></span>
<span><span class="label"><a id="retFromAdd" data-type="Label">.retFromAdd</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewCursor">ViewCursor</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadMoves">ReadMoves</a></span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10000</span><span>:</span><span>MOVNE</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span>STRNE</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SpySpace">SpySpace</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#posOfCursor">posOfCursor</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#InputNameLoop">InputNameLoop</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; dernier char?</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutMidWindowOnScreen">PutMidWindowOnScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#EraseCursor">EraseCursor</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>64</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>110</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#WinnersName">WinnersName</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteBlackString">WriteBlackString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>64</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>110</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#WinnersName">WinnersName</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#newHiScore">newHiScore</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#WinnersName">WinnersName</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InsertNewHiScore">InsertNewHiScore</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>25</span><span> </span><span></span><span class="comment" data-type="Comment">; pause</span></span>
<span><span class="label"><a id="Lpause3" data-type="Label">.Lpause3</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Lpause3">Lpause3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_22b">temp14_22b</a></span></span>
<span></span>
<span><span class="label"><a id="ReadMoves" data-type="Label">.ReadMoves</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#whoMoves">whoMoves</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1</span></span>
<span><span>ADDEQ</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span><span>):</span><span>LDREQB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span><span>)</span><span>]</span></span>
<span><span>ADDGT</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span><span>):</span><span>LDRGTB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="whoMoves" data-type="Label">.whoMoves</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="newHiScore" data-type="Label">.newHiScore</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="temp14_22" data-type="Label">.temp14_22</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="temp14_22b" data-type="Label">.temp14_22b</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="SpySpace" data-type="Label">.SpySpace</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="Text8" data-type="Label">.Text8</a></span></span>
<span><span>EQUS</span><span> "</span><span>CONGRATULATIONS</span><span>"</span><span>+CHR$0</span></span>
<span><span class="label"><a id="Text9" data-type="Label">.Text9</a></span></span>
<span><span>EQUS</span><span> " </span><span>PLEASE</span><span>  </span><span>ENTER</span><span> "</span><span>+CHR$0</span></span>
<span><span class="label"><a id="Text10" data-type="Label">.Text10</a></span></span>
<span><span>EQUS</span><span> "   </span><span>YOUR</span><span> </span><span>NAME</span><span>   "</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Text11" data-type="Label">.Text11</a></span></span>
<span><span>EQUS</span><span> "</span><span>A</span><span> </span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span>C</span><span> </span><span>D</span><span> </span><span>E</span><span> </span><span>F</span><span> </span><span>G</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Text12" data-type="Label">.Text12</a></span></span>
<span><span>EQUS</span><span> "</span><span>H</span><span> </span><span>I</span><span> </span><span>J</span><span> </span><span>K</span><span> </span><span>L</span><span> </span><span>M</span><span> </span><span>N</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Text13" data-type="Label">.Text13</a></span></span>
<span><span>EQUS</span><span> "</span><span>O</span><span> </span><span>P</span><span> </span><span>Q</span><span> </span><span>R</span><span> </span><span>S</span><span> </span><span>T</span><span> </span><span>U</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="Text14" data-type="Label">.Text14</a></span></span>
<span><span>EQUS</span><span> "</span><span>V</span><span> </span><span>W</span><span> </span><span>X</span><span> </span><span>Y</span><span> </span><span>Z</span><span>   </span><span>s</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="WinnersReset" data-type="Label">.WinnersReset</a></span><span> </span><span>EQUS</span><span> "</span><span>jjjjjjjjjj</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="WinnersName" data-type="Label">.WinnersName</a></span><span>  </span><span>EQUS</span><span> "</span><span>..........</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="ResetWinnersName" data-type="Label">.ResetWinnersName</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#WinnersReset">WinnersReset</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R3}</span><span>:</span><span>STMIA</span><span> </span><span>R0</span><span>,</span><span>{R1-R3}</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="WriteWinnersName" data-type="Label">.WriteWinnersName</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>64</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>110</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#WinnersName">WinnersName</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span class="label"><a id="posOfCursor" data-type="Label">.posOfCursor</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="CursorX" data-type="Label">.CursorX</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="CursorY" data-type="Label">.CursorY</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="CursorFX" data-type="Label">.CursorFX</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="CursorFY" data-type="Label">.CursorFY</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="CursorDX" data-type="Label">.CursorDX</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="CursorDY" data-type="Label">.CursorDY</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="ViewCursor" data-type="Label">.ViewCursor</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorFX">CursorFX</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorX">CursorX</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorFY">CursorFY</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorY">CursorY</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>147</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#colOne">colOne</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R1</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#colTwo">colTwo</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,</span><span>R4</span></span>
<span></span>
<span><span>STMIA</span><span> </span><span>R0</span><span>,</span><span>{R1-R3}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320</span></span>
<span><span>STMIA</span><span> </span><span>R0</span><span>,</span><span>{R4-R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*19</span></span>
<span><span>STMIA</span><span> </span><span>R0</span><span>,</span><span>{R4-R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320</span></span>
<span><span>STMIA</span><span> </span><span>R0</span><span>,</span><span>{R1-R3}</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="colOne" data-type="Label">.colOne</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&FFFFFFFF</span></span>
<span><span class="label"><a id="colTwo" data-type="Label">.colTwo</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&FCFCFCFC</span></span>
<span></span>
<span><span class="label"><a id="EraseCursor" data-type="Label">.EraseCursor</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorFX">CursorFX</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorX">CursorX</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorFY">CursorFY</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorY">CursorY</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>147</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span>SUBNE</span><span> </span><span>R7</span><span>,</span><span>R0</span><span>,#</span><span>80*1024</span><span>:</span><span>ADDEQ</span><span> </span><span>R7</span><span>,</span><span>R0</span><span>,#</span><span>80*1024</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R10-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R7</span><span>,</span><span>{R10-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R10-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*19</span><span>:</span><span>STMIA</span><span> </span><span>R7</span><span>,</span><span>{R10-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>320*19</span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R10-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R7</span><span>,</span><span>{R10-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R10-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R7</span><span>,</span><span>{R10-R12}</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="ChangeCursor" data-type="Label">.ChangeCursor</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorFX">CursorFX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorDX">CursorDX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorX">CursorX</a></span></span>
<span><span>ADDS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>MOVMI</span><span> </span><span>R0</span><span>,#</span><span>20</span></span>
<span><span>SUBMIS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>MOVMI</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span>ADDEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>6</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorX">CursorX</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorFX">CursorFX</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorDX">CursorDX</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorFY">CursorFY</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorDY">CursorDY</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorY">CursorY</a></span></span>
<span><span>ADDS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>MOVMI</span><span> </span><span>R0</span><span>,#</span><span>16</span></span>
<span><span>SUBMIS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>MOVMI</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>20</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span>ADDEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>3</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>3</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorY">CursorY</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorFY">CursorFY</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorDY">CursorDY</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="AddCursor" data-type="Label">.AddCursor</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorFX">CursorFX</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#retFromAdd">retFromAdd</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorFY">CursorFY</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#retFromAdd">retFromAdd</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorX">CursorX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#CursorY">CursorY</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>     </span><span></span><span class="comment" data-type="Comment">; lettre=X+7*Y</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>65</span><span>     </span><span></span><span class="comment" data-type="Comment">; on commence avec le 'A'=CHR$(65)</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>ASC</span><span>("</span><span>Z</span><span>")</span><span>+1</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>32</span><span>     </span><span></span><span class="comment" data-type="Comment">; space</span></span>
<span><span></span><span>                  :</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#BackSpace">BackSpace</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; code special</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#WinnersName">WinnersName</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#posOfCursor">posOfCursor</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,</span><span>R2]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#posOfCursor">posOfCursor</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#retFromAdd">retFromAdd</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; ; ; ; ; ; ; ; ; ;</span></span>
<span></span>
<span><span class="label"><a id="BackSpace" data-type="Label">.BackSpace</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#posOfCursor">posOfCursor</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#posOfCursor">posOfCursor</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#retFromAdd">retFromAdd</a></span></span>
<span></span>
<span><span class="label"><a id="FlashingCurs" data-type="Label">.FlashingCurs</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="Flashing" data-type="Label">.Flashing</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#FlashingCurs">FlashingCurs</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#FlashingCurs">FlashingCurs</a></span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%1000</span><span>:</span><span>MOVEQ</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#posOfCursor">posOfCursor</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>10</span><span>:</span><span>MOVEQ</span><span> </span><span>R15</span><span>,</span><span>R14</span><span> </span><span></span><span class="comment" data-type="Comment">; end of work</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#(</span><span>110*320+64</span><span>) </span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>&FF00</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#(</span><span>110*320+64</span><span>) </span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>&FF</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>     </span><span></span><span class="comment" data-type="Comment">; x12</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>16</span></span>
<span><span class="label"><a id="lFlsh" data-type="Label">.lFlsh</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R1-R3}</span><span>:</span><span>MVN</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>:</span><span>MVN</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>:</span><span>MVN</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>:</span><span>STMIA</span><span> </span><span>R0</span><span>,</span><span>{R1-R3}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lFlsh">lFlsh</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;; PUT START SCREEN WITH EFFECT ;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="AppearStartScr" data-type="Label">.AppearStartScr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#IntroScreenAdr">IntroScreenAdr</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>    </span><span></span><span class="comment" data-type="Comment">; kind of pseudo-random</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>32768</span></span>
<span><span class="label"><a id="LoopApp" data-type="Label">.LoopApp</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>10</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R1</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>5</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R6]</span><span>,#</span><span>244</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R5]</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R6]</span><span>,#</span><span>244</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R5]</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R6]</span><span>,#</span><span>244</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R5]</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R6]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R5]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>ROR</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Bitwise Exclusive OR between register and operand"title="Bitwise Exclusive OR between register and operand">EOR</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>ROR</span><span>#</span><span>3</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R12</span><span>,</span><span>R11</span><span>,#</span><span>%111000</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R12</span><span>,</span><span>LSR</span><span>#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R12</span><span>,</span><span>R11</span><span>,#</span><span>%111</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R12</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>61</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>61</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>60</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>60</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LoopApp">LoopApp</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="IntroScreenAdr" data-type="Label">.IntroScreenAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Screen">Screen</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;; PAINT CHARS ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="PaintChars" data-type="Label">.PaintChars</a></span><span>             </span><span></span><span class="comment" data-type="Comment">; input R1,R2   colors up & down</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CharsBAS">CharsBAS</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; change colours of character set</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span> </span><span></span><span class="comment" data-type="Comment">; x12</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span> </span><span></span><span class="comment" data-type="Comment">; x12</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>11</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>5</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R12</span><span>,</span><span class="branch"><a data-type="Branch" href="#DegradesBAS">DegradesBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>51</span></span>
<span><span class="label"><a id="ChLoop" data-type="Label">.ChLoop</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R8</span><span>,#</span><span>0</span></span>
<span><span class="label"><a id="Ipsylon" data-type="Label">.Ipsylon</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>12</span></span>
<span></span>
<span><span class="label"><a id="nextPixel" data-type="Label">.nextPixel</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R10</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#blackPoint">blackPoint</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R10</span><span>,</span><span>R6</span><span>,</span><span>R1</span><span>:</span><span>ADDMI</span><span> </span><span>R10</span><span>,</span><span>R7</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R10</span><span>,</span><span>[R12</span><span>,</span><span>R10]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R10</span><span>,</span><span>[R0</span><span>,#</span><span>-1]</span></span>
<span><span class="label"><a id="blackPoint" data-type="Label">.blackPoint</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#nextPixel">nextPixel</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>7</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>1</span><span>:</span><span>ADDMI</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>16</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Ipsylon">Ipsylon</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#ChLoop">ChLoop</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span><span>       </span><span></span><span class="comment" data-type="Comment">; { end of PaintChars }</span></span>
<span></span>
<span><span class="label"><a id="DegradesBAS" data-type="Label">.DegradesBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Degrades">Degrades</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;; PASSWORDS ( 1 tous les 5 niveaux = 10 passwords)</span></span>
<span></span>
<span><span class="label"><a id="CtrlPassWord" data-type="Label">.CtrlPassWord</a></span><span>           </span><span></span><span class="comment" data-type="Comment">; output R0=level number</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CurrentPassWord">CurrentPassWord</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R4</span><span>,</span><span>R5}</span><span>  </span><span></span><span class="comment" data-type="Comment">; this is the password</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>%10000000</span><span>:</span><span>ORR</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span>ORR</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span> </span><span></span><span class="comment" data-type="Comment">; mask</span></span>
<span><span>ORR</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R6</span><span>:</span><span>ORR</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>                                </span><span></span><span class="comment" data-type="Comment">; encode PW</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#PassWords">PassWords</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>1</span></span>
<span><span class="label"><a id="nextPassWord" data-type="Label">.nextPassWord</a></span></span>
<span><span>LDMIA</span><span> </span><span>R8!</span><span>,</span><span>{R6</span><span>,</span><span>R7}</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,</span><span>R4</span><span>:</span><span>CMPEQ</span><span> </span><span>R7</span><span>,</span><span>R5</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,</span><span>R2</span><span>   </span><span></span><span class="comment" data-type="Comment">; ok,right password</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>5</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>51</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#nextPassWord">nextPassWord</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; try next one</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span>]</span></span>
<span><span>Adr_passWords=O%</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span class="label"><a id="PassWords" data-type="Label">.PassWords</a></span></span>
<span><span>EQUS</span><span> "</span><span>nopsword</span><span>" </span><span></span><span class="comment" data-type="Comment">; not used (for level 1 no PW)</span></span>
<span><span>EQUS</span><span> "</span><span>MAGNETIC</span><span>"</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>MARSUPIL</span><span>"</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>COPERNIC</span><span>"</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>PRINTING</span><span>"</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>UNIVERSE</span><span>"</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>SEQUENCE</span><span>"</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>MEPHISTO</span><span>"</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>SOFTCAKE</span><span>"</span><span></span></span>
<span><span>EQUS</span><span> "</span><span>METAPSYS</span><span>"</span><span></span></span>
<span></span>
<span><span class="label"><a id="CurrentPassWord" data-type="Label">.CurrentPassWord</a></span><span> </span><span>EQUS</span><span> "</span><span>hhhhhhhh</span><span>  ":</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="FadeBAS2" data-type="Label">.FadeBAS2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeTable">FadeTable</a></span></span>
<span></span>
<span><span class="label"><a id="RequestPassWord" data-type="Label">.RequestPassWord</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; Insert a Password</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span><span>       </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>" </span><span></span><span class="comment" data-type="Comment">; flush keyboard buffer</span></span>
<span></span>
<span><span class="label"><a id="waitF3Released" data-type="Label">.waitF3Released</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-116</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#waitF3Released">waitF3Released</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span class="branch"><a data-type="Branch" href="#FadeBAS2">FadeBAS2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>18</span><span>           </span><span></span><span class="comment" data-type="Comment">; efface fenetre avec bord degrade'</span></span>
<span><span class="label"><a id="clsWindow" data-type="Label">.clsWindow</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>160*320</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>44</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R6</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>44</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span class="label"><a id="RequestY" data-type="Label">.RequestY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>156</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span class="label"><a id="RequestX" data-type="Label">.RequestX</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R1]</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R5</span><span>,</span><span>R4]</span><span>   </span><span></span><span class="comment" data-type="Comment">; read faded colour (diminue intensite' du pixel)</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1]</span><span>,#</span><span>1</span><span>   </span><span></span><span class="comment" data-type="Comment">; and plot new pixel</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#RequestX">RequestX</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320-156</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#RequestY">RequestY</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#clsWindow">clsWindow</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>11</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>18</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>60</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>165</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PW_txt1">PW_txt1</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerToPW">PointerToPW</a></span></span>
<span></span>
<span><span class="label"><a id="cycleReadPW" data-type="Label">.cycleReadPW</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>72</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>182</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CurrentPassWord">CurrentPassWord</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>180*320</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>72</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerToPW">PointerToPW</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span> </span><span></span><span class="comment" data-type="Comment">;position cursor</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlPassWord">CtrlPassWord</a></span><span> </span><span></span><span class="comment" data-type="Comment">; if its a right PW then light chars</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>MVNNE</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span>ORR</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R2</span></span>
<span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R2-R4}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*17</span><span>:</span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R2-R4}</span><span>   </span><span></span><span class="comment" data-type="Comment">; set cursor</span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>180*320</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>72</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerToPW">PointerToPW</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span> </span><span></span><span class="comment" data-type="Comment">;position cursor</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span></span>
<span></span>
<span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R2-R4}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*17</span><span>:</span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R2-R4}</span><span>   </span><span></span><span class="comment" data-type="Comment">; unset cursor</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#notread">notread</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noBackSpace">noBackSpace</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerToPW">PointerToPW</a></span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span>MOVMI</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerToPW">PointerToPW</a></span><span>:</span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#cycleReadPW">cycleReadPW</a></span></span>
<span><span class="label"><a id="noBackSpace" data-type="Label">.noBackSpace</a></span></span>
<span><span>BIC</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>32</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>ASC</span><span>("</span><span>A</span><span>"):</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#cycleReadPW">cycleReadPW</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>ASC</span><span>("</span><span>Z</span><span>"):</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#cycleReadPW">cycleReadPW</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerToPW">PointerToPW</a></span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CurrentPassWord">CurrentPassWord</a></span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,</span><span>R1]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>%111</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerToPW">PointerToPW</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; next char</span></span>
<span></span>
<span><span class="label"><a id="notread" data-type="Label">.notread</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-114</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"   </span><span></span><span class="comment" data-type="Comment">; start when F1/F2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#startGame">startGame</a></span></span>
<span><span></span><span>            </span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-115</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#startGame">startGame</a></span></span>
<span><span></span><span>            </span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-116</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"   </span><span></span><span class="comment" data-type="Comment">; quit when F3</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#cycleReadPW">cycleReadPW</a></span></span>
<span><span class="label"><a id="quitRequest" data-type="Label">.quitRequest</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-116</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#quitRequest">quitRequest</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span class="label"><a id="PW_txt1" data-type="Label">.PW_txt1</a></span><span> </span><span>EQUS</span><span> " </span><span>PASSWORD</span><span> ":</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="PointerToPW" data-type="Label">.PointerToPW</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;  REVEALING THE PASSWORD after every block of 5 levels</span></span>
<span></span>
<span><span class="label"><a id="RevealPassWord" data-type="Label">.RevealPassWord</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>50</span><span>:</span><span>LDRPL</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span><span> </span><span></span><span class="comment" data-type="Comment">; end of game!</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,#</span><span>0</span></span>
<span><span class="label"><a id="nxtReveal" data-type="Label">.nxtReveal</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>5</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nxtReveal">nxtReveal</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span>PassWords+8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span>LDMIA</span><span> </span><span>R1</span><span>,</span><span>{R2</span><span>,</span><span>R3}</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>%10000000</span><span>:</span><span>ORR</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span>ORR</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span> </span><span></span><span class="comment" data-type="Comment">; mask</span></span>
<span><span>BIC</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R6</span><span>:</span><span>BIC</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R6</span><span> </span><span></span><span class="comment" data-type="Comment">; decode</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span>PW_txt4+4</span><span>:</span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R2</span><span>,</span><span>R3}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>27</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>27</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>050</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PW_txt2">PW_txt2</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>090</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PW_txt3">PW_txt3</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>17</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>17</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8+18</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>130</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PW_txt4">PW_txt4</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheText">AfficheText</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>35</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>35</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>180</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PW_txt5">PW_txt5</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span class="label"><a id="waitFirePress" data-type="Label">.waitFirePress</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadKeyJoy">ReadKeyJoy</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span><span>):</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span><span>):</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#waitFirePress">waitFirePress</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span class="label"><a id="PW_txt2" data-type="Label">.PW_txt2</a></span><span> </span><span>EQUS</span><span> "    </span><span>REALLY</span><span> </span><span>NICE</span><span>"   </span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="PW_txt3" data-type="Label">.PW_txt3</a></span><span> </span><span>EQUS</span><span> " </span><span>THE</span><span> </span><span>NEXT</span><span> </span><span>PASSWORD</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="PW_txt4" data-type="Label">.PW_txt4</a></span><span> </span><span>EQUS</span><span> "                  "</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="PW_txt5" data-type="Label">.PW_txt5</a></span><span> </span><span>EQUS</span><span> "    </span><span>PRESS</span><span>  </span><span>FIRE</span><span>"   </span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="TextChallenge" data-type="Label">.TextChallenge</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>50</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CH_txt1">CH_txt1</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>27</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>90</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CH_txt2">CH_txt2</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CH_txt3">CH_txt3</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>204</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PW_txt5">PW_txt5</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span class="label"><a id="waitFirePress2" data-type="Label">.waitFirePress2</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadKeyJoy">ReadKeyJoy</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span><span>):</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span><span>):</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#waitFirePress2">waitFirePress2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span class="label"><a id="CH_txt1" data-type="Label">.CH_txt1</a></span><span> </span><span>EQUS</span><span> "  </span><span>REVENGE</span><span>  </span><span>ZONE</span><span>"  </span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="CH_txt2" data-type="Label">.CH_txt2</a></span><span> </span><span>EQUS</span><span> " </span><span>CRUSH</span><span>  </span><span>ALL</span><span>  </span><span>THE</span><span> "</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="CH_txt3" data-type="Label">.CH_txt3</a></span><span> </span><span>EQUS</span><span> "</span><span>NAUGHTIES</span><span> </span><span>YOU</span><span> </span><span>CAN</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="IntroChallenge" data-type="Label">.IntroChallenge</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SCROLL">SCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#LessIntensity">LessIntensity</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearPlayScreen">AppearPlayScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SCROLL">SCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearPlayScreen">AppearPlayScreen</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span class="label"><a id="Congratulations" data-type="Label">.Congratulations</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>27</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_SetPosition</span><span>" </span><span></span><span class="comment" data-type="Comment">; complete Jingle</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>17</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>17</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>050</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CO_txt1">CO_txt1</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>7</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>090</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CO_txt2">CO_txt2</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CO_txt3">CO_txt3</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>150</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CO_txt4">CO_txt4</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>21</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>21</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>190</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#PW_txt5">PW_txt5</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteString">WriteString</a></span></span>
<span></span>
<span><span class="label"><a id="waitFirePress3" data-type="Label">.waitFirePress3</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadKeyJoy">ReadKeyJoy</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span><span>):</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span><span>):</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#waitFirePress3">waitFirePress3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span class="label"><a id="CO_txt1" data-type="Label">.CO_txt1</a></span><span> </span><span>EQUS</span><span> " </span><span>ITS</span><span>  </span><span>UNBELIEVABLE</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="CO_txt2" data-type="Label">.CO_txt2</a></span><span> </span><span>EQUS</span><span> " </span><span>YOU</span><span> </span><span>HAVE</span><span> </span><span>FINISHED</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="CO_txt3" data-type="Label">.CO_txt3</a></span><span> </span><span>EQUS</span><span> " </span><span>THE</span><span> </span><span>GAMEjjj</span><span> </span><span>BUT</span><span> </span><span>I</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="CO_txt4" data-type="Label">.CO_txt4</a></span><span> </span><span>EQUS</span><span> " </span><span>THINK</span><span> </span><span>YOU</span><span> </span><span>CHEATED</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;  PAUSE & DEMO MODE</span></span>
<span></span>
<span><span class="label"><a id="PutPlaque" data-type="Label">.PutPlaque</a></span><span>                          </span><span></span><span class="comment" data-type="Comment">; input R0 = delta in sprites</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PlaquetteBAS">PlaquetteBAS</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>R0</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>20*320</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>92</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>     </span><span></span><span class="comment" data-type="Comment">; 20 lines</span></span>
<span><span class="label"><a id="LoopPlaquette" data-type="Label">.LoopPlaquette</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R7}</span><span>:</span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R7}</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320-60</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LoopPlaquette">LoopPlaquette</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="PlaquetteBAS" data-type="Label">.PlaquetteBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Plaquette">Plaquette</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;; S'occupe de l'option PAUSE ;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="PausedGame" data-type="Label">.PausedGame</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"     </span><span></span><span class="comment" data-type="Comment">; scan for F12</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#PausedGame">PausedGame</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>3*400</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutPlaque">PutPlaque</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span></span>
<span><span class="label"><a id="DownPausedKey" data-type="Label">.DownPausedKey</a></span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Mouse</span><span>"        </span><span></span><span class="comment" data-type="Comment">; cheat</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>%101</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>16384</span><span>:</span><span>SUBEQ</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>):</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Time">Time</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#DownPausedKey">DownPausedKey</a></span></span>
<span><span class="label"><a id="UpPausedKey" data-type="Label">.UpPausedKey</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#UpPausedKey">UpPausedKey</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;; write time sur le tableau de bord  ;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;; ( routine 'WriteNumber' is at the end ) ;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="temp14_13" data-type="Label">.temp14_13</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="col1" data-type="Label">.col1</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&FCFCFCFC</span></span>
<span><span></span><span>      </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&FDFDFDFD</span></span>
<span><span></span><span>      </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&FEFEFEFE</span></span>
<span><span></span><span>      </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&FFFFFFFF</span></span>
<span><span class="label"><a id="colGold" data-type="Label">.colGold</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&F4F4F4F4</span></span>
<span><span></span><span>         </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&F5F5F5F5</span></span>
<span><span></span><span>         </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&F6F6F6F6</span></span>
<span><span></span><span>         </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&F7F7F7F7</span></span>
<span></span>
<span><span class="label"><a id="WriteTime" data-type="Label">.WriteTime</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseTime">eraseTime</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#col1">col1</a></span><span>:</span><span>LDMIA</span><span> </span><span>R4</span><span>,</span><span>{R4-R7}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#RefreshTime">RefreshTime</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; R8=time</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>50*5</span><span>:</span><span>CMPNE</span><span> </span><span>R8</span><span>,#</span><span>50*4</span><span>:</span><span>CMPNE</span><span> </span><span>R8</span><span>,#</span><span>50*3</span><span>:</span><span>CMPNE</span><span> </span><span>R8</span><span>,#</span><span>50*2</span><span>:</span><span>CMPNE</span><span> </span><span>R8</span><span>,#</span><span>50*1</span><span>:</span><span>CMPNE</span><span> </span><span>R8</span><span>,#</span><span>50</span><span>:</span><span>CMPNE</span><span> </span><span>R8</span><span>,#</span><span>0</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>27</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>40</span><span>:</span><span>SWIEQ</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>&BB0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>8</span><span>  </span><span></span><span class="comment" data-type="Comment">; =3000 ( VSYNC dans une minute = 60*50 )</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span class="label"><a id="moreThan1minute" data-type="Label">.moreThan1minute</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,</span><span>R9</span></span>
<span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R9</span></span>
<span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#moreThan1minute">moreThan1minute</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*156</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>260</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R8</span><span>,#</span><span>%11000</span><span>:</span><span>BLNE</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span class="label"><a id="moreThan10secs" data-type="Label">.moreThan10secs</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>500</span></span>
<span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>500</span></span>
<span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#moreThan10secs">moreThan10secs</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span class="label"><a id="moreThan1sec" data-type="Label">.moreThan1sec</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>50</span></span>
<span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>50</span></span>
<span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#moreThan1sec">moreThan1sec</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span class="label"><a id="WritePerc" data-type="Label">.WritePerc</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#erasePerc">erasePerc</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CountBadBlocks">CountBadBlocks</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfBadBlocks">NbOfBadBlocks</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfBadBlocks">NbOfBadBlocks</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R3</span><span>,</span><span>R0</span><span>      </span><span></span><span class="comment" data-type="Comment">; R2=blocks destroyed,R3=total toxic blocs</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>    </span><span></span><span class="comment" data-type="Comment">; x200</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>0</span></span>
<span><span>]</span></span>
<span></span>
<span><span>FOR</span><span> </span><span>a=6</span><span> </span><span>TO</span><span> </span><span>0</span><span> </span><span>STEP</span><span> </span><span>-1</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span>MOVS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span>CMPCC</span><span> </span><span>R2</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span>SUBCS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span>ADDCS</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>1&lt;&lt;a</span></span>
<span><span>]</span></span>
<span><span>NEXT</span><span> </span><span>a</span></span>
<span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#pacer">pacer</a></span><span>:</span><span>ADDS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1&lt;&lt;30</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#pacer">pacer</a></span><span>:</span><span>MOVNE</span><span> </span><span>R9</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#currentPerc">currentPerc</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,</span><span>R9</span><span>:</span><span>ADDMI</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span><span>:</span><span>STRMI</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#currentPerc">currentPerc</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#colGold">colGold</a></span><span>:</span><span>LDMIA</span><span> </span><span>R4</span><span>,</span><span>{R4-R7}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*128</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>260</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span class="label"><a id="moreThan10p" data-type="Label">.moreThan10p</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#moreThan10p">moreThan10p</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R8</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>12</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>14</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_13">temp14_13</a></span></span>
<span></span>
<span><span class="label"><a id="pacer" data-type="Label">.pacer</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="currentPerc" data-type="Label">.currentPerc</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span>      </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;; Routines qui s'occupent d'afficher le score pendant le jeu ;;;;;;</span></span>
<span><span></span><span>      </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="CharsBAS" data-type="Label">.CharsBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Chars">Chars</a></span></span>
<span></span>
<span><span class="label"><a id="Write" data-type="Label">.Write</a></span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;</span></span>
<span><span></span><span>                                                             </span><span></span><span class="comment" data-type="Comment">; R0= x    ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>    </span><span></span><span class="comment" data-type="Comment">; R1= y    ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R0</span><span>                                                 </span><span></span><span class="comment" data-type="Comment">; R2= char ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>                                           </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CharsBAS">CharsBAS</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>, </span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>, </span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>, </span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>, </span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>, </span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>, </span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>, </span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>, </span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span></span>
<span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R3</span><span>,</span><span>{R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;; Write a string (without mask) ;;;;</span></span>
<span></span>
<span><span class="label"><a id="PrintString" data-type="Label">.PrintString</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; input R0,R1=x,y;R2=pointer to str  (max 10 chars)</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_28">temp14_28</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,#</span><span>10</span></span>
<span></span>
<span><span class="label"><a id="nxtOne" data-type="Label">.nxtOne</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,#</span><span>1</span><span>:</span><span>LDRMI</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_28">temp14_28</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R11]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span>LDREQ</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_28">temp14_28</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>32</span><span>:</span><span>MOVEQ</span><span> </span><span>R2</span><span>,#</span><span>ASC</span><span>("</span><span>u</span><span>")   </span><span></span><span class="comment" data-type="Comment">; space</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R10</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>65</span><span>:</span><span>ADDMI</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>43</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Write">Write</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#nxtOne">nxtOne</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_28" data-type="Label">.temp14_28</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="SetScoreChars" data-type="Label">.SetScoreChars</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>14</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span><span> </span><span></span><span class="comment" data-type="Comment">; set green chars</span></span>
<span></span>
<span><span class="label"><a id="temp14_0" data-type="Label">.temp14_0</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>          </span><span></span><span class="comment" data-type="Comment">; Display Score of player 1 / 2 ;</span></span>
<span><span></span><span>                          </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="WriteScore" data-type="Label">.WriteScore</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_0">temp14_0</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#TheScore1">TheScore1</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#TheScore1">TheScore1</a></span><span>)</span><span>]</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>  </span><span></span><span class="comment" data-type="Comment">; dy from top screen</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheScore">AfficheScore</a></span></span>
<span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#TheScore2">TheScore2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#TheScore2">TheScore2</a></span><span>)</span><span>]</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>180</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AfficheScore">AfficheScore</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_0">temp14_0</a></span></span>
<span></span>
<span><span class="label"><a id="AfficheScore" data-type="Label">.AfficheScore</a></span><span>                             </span><span></span><span class="comment" data-type="Comment">; input R1=dy,R10=score</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_41">temp14_41</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&2700</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>&10</span><span>  </span><span></span><span class="comment" data-type="Comment">;=10000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>26</span></span>
<span><span class="label"><a id="dixmille" data-type="Label">.dixmille</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#dixmille">dixmille</a></span></span>
<span><span>ADDNE</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R0</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>248</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Write">Write</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>26</span></span>
<span><span class="label"><a id="mille" data-type="Label">.mille</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1000</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#mille">mille</a></span></span>
<span><span>ADDNE</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1000</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>260</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Write">Write</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>26</span></span>
<span><span class="label"><a id="cent" data-type="Label">.cent</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>100</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#cent">cent</a></span></span>
<span><span>ADDNE</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>100</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>272</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Write">Write</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>26</span></span>
<span><span class="label"><a id="dix" data-type="Label">.dix</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#dix">dix</a></span></span>
<span><span>ADDNE</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>10</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>284</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Write">Write</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R10</span><span>,#</span><span>26</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>296</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Write">Write</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_41">temp14_41</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_41" data-type="Label">.temp14_41</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="ScoresUpDate" data-type="Label">.ScoresUpDate</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_30">temp14_30</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#TotalRefresh">TotalRefresh</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteScore">WriteScore</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteScore">WriteScore</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_30">temp14_30</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_30" data-type="Label">.temp14_30</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="inkeyTable" data-type="Label">.inkeyTable</a></span></span>
<span><span>]</span></span>
<span><span>Adr_inkey=O%</span></span>
<span><span>P%+=1260</span><span>:</span><span>O%+=1260</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span class="label"><a id="BoundingBox" data-type="Label">.BoundingBox</a></span><span>   </span><span data-type="Directive" data-description="Define constant doubleword"title="Define constant doubleword">DCD</span><span> </span><span>1</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>3</span></span>
<span><span class="label"><a id="MouseMultiply" data-type="Label">.MouseMultiply</a></span><span> </span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>2</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>1</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>2</span></span>
<span><span class="label"><a id="MousePosition" data-type="Label">.MousePosition</a></span><span> </span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>3</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="Define constant byte"title="Define constant byte">DCB</span><span> </span><span>3</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;; Redefine Keys ;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="RedefineKeys" data-type="Label">.RedefineKeys</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_26">temp14_26</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>21</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#BoundingBox">BoundingBox</a></span><span>:  </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Word</span><span>"    </span><span></span><span class="comment" data-type="Comment">; set mouse</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>21</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#MouseMultiply">MouseMultiply</a></span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Word</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>21</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#MousePosition">MousePosition</a></span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Word</span><span>"</span><span></span></span>
<span></span>
<span><span class="label"><a id="endOfF4" data-type="Label">.endOfF4</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT</span><span>(</span><span>-21</span><span>):</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"    </span><span></span><span class="comment" data-type="Comment">; keyboard scan</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#endOfF4">endOfF4</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; wait for F4 not pressed</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#EraseBackGround">EraseBackGround</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>37</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>34</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>32</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText1">RedText1</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>32</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>122</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText2">RedText2</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>27</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>14</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>020</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText3">RedText3</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>040</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText4">RedText4</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>060</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText5">RedText5</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>080</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText6">RedText6</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>100</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText7">RedText7</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>140</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText3">RedText3</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>160</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText4">RedText4</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>180</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText5">RedText5</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>200</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText6">RedText6</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>48</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>220</span><span>:</span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#RedText7">RedText7</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutAllInOther">PutAllInOther</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>7</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;Write The Keys</span></span>
<span><span class="label"><a id="continueMouse" data-type="Label">.continueMouse</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#leftKey">leftKey</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#rightKey">rightKey</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>40</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#upKey">upKey</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>60</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#downKey">downKey</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>80</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#pushKey">pushKey</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>100</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#leftKey2">leftKey2</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>140</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#rightKey2">rightKey2</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>160</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#upKey2">upKey2</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>180</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#downKey2">downKey2</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>200</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#pushKey2">pushKey2</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>120</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>220</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrintString">PrintString</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Mouse</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>9</span><span>:</span><span>MOVPL</span><span> </span><span>R1</span><span>,#</span><span>9</span><span>:</span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>9</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R1</span><span> </span><span></span><span class="comment" data-type="Comment">;mouse Y</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>120</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>   </span><span></span><span class="comment" data-type="Comment">;x5</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>10</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>16</span><span>        </span><span></span><span class="comment" data-type="Comment">; HighLight current line</span></span>
<span><span class="label"><a id="LoopLight" data-type="Label">.LoopLight</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>10</span></span>
<span><span class="label"><a id="LoopHigh" data-type="Label">.LoopHigh</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R2-R4}</span><span>:</span><span>MVN</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>:</span><span>MVN</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>:</span><span>MVN</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2-R4}</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LoopHigh">LoopHigh</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320-120</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LoopLight">LoopLight</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>121</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>" </span><span></span><span class="comment" data-type="Comment">; keyboard scan</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>20</span><span>:</span><span>LDREQ</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_26">temp14_26</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; quit when F4</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>255</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#continueMouse">continueMouse</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; no key pressed</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#inkeyAdr">inkeyAdr</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>1]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>255</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#continueMouse">continueMouse</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; key not acceptable</span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R1</span><span>,</span><span>R1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#leftKeyAddr">leftKeyAddr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>9</span></span>
<span><span class="label"><a id="LoopCtrlKey" data-type="Label">.LoopCtrlKey</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R2</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,</span><span>R1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#continueMouse">continueMouse</a></span><span> </span><span></span><span class="comment" data-type="Comment">; key not acceptable</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#LoopCtrlKey">LoopCtrlKey</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,</span><span>R11</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>   </span><span></span><span class="comment" data-type="Comment">; ok,set key</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#continueMouse">continueMouse</a></span></span>
<span></span>
<span><span class="label"><a id="leftKeyAddr" data-type="Label">.leftKeyAddr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#leftKey">leftKey</a></span></span>
<span></span>
<span><span class="label"><a id="RedText1" data-type="Label">.RedText1</a></span><span> </span><span>EQUS</span><span> "</span><span>PLAYER</span><span> </span><span>1</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="RedText2" data-type="Label">.RedText2</a></span><span> </span><span>EQUS</span><span> "</span><span>PLAYER</span><span> </span><span>2</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="RedText3" data-type="Label">.RedText3</a></span><span> </span><span>EQUS</span><span> "</span><span>LEFT</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="RedText4" data-type="Label">.RedText4</a></span><span> </span><span>EQUS</span><span> "</span><span>RIGHT</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="RedText5" data-type="Label">.RedText5</a></span><span> </span><span>EQUS</span><span> "</span><span>UP</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="RedText6" data-type="Label">.RedText6</a></span><span> </span><span>EQUS</span><span> "</span><span>DOWN</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="RedText7" data-type="Label">.RedText7</a></span><span> </span><span>EQUS</span><span> "</span><span>PUSH</span><span>"</span><span>+CHR$0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="inkeyAdr" data-type="Label">.inkeyAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#inkeyTable">inkeyTable</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;; Fait une seconde de pause ;;;;;;;</span></span>
<span><span class="label"><a id="Wait1Second" data-type="Label">.Wait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_26">temp14_26</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>3072</span></span>
<span><span class="label"><a id="LWait1Second" data-type="Label">.LWait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlFunctionKeys">CtrlFunctionKeys</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LWait1Second">LWait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_26">temp14_26</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_26" data-type="Label">.temp14_26</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span>     </span><span>\</span><span> </span><span>\</span><span> </span><span>Ctrl</span><span> </span><span>if</span><span> </span><span>F1</span><span>,</span><span>F2</span><span> </span><span>or</span><span> </span><span>F4</span><span> </span><span>pressed</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span></span>
<span><span class="label"><a id="CtrlFunctionKeys" data-type="Label">.CtrlFunctionKeys</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-114</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"      </span><span></span><span class="comment" data-type="Comment">;F1 (1 player)</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#quitPresentation">quitPresentation</a></span></span>
<span><span></span><span>            </span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-115</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"      </span><span></span><span class="comment" data-type="Comment">;F2 (2 players)</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#quitPresentation">quitPresentation</a></span></span>
<span><span></span><span>            </span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-116</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"      </span><span></span><span class="comment" data-type="Comment">;F3 (password)</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>3</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#quitPresentation">quitPresentation</a></span></span>
<span><span></span><span>            </span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-021</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"      </span><span></span><span class="comment" data-type="Comment">;F4 (redefine)</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#quitPresentation">quitPresentation</a></span></span>
<span><span></span><span>            </span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-031</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"      </span><span></span><span class="comment" data-type="Comment">; MUSIC ON  F10</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>SWIEQ</span><span> "</span><span>Trk_PlayMusic</span><span>"</span><span></span></span>
<span><span></span><span>            </span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-029</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"      </span><span></span><span class="comment" data-type="Comment">; MUSIC OFF F11</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>SWIEQ</span><span> "</span><span>Trk_PauseMusic</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;; PRESENTATION  ;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;; cycle * Page de presentation + effet avec titre   ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;   *         "              avec HiScores      ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;; * Automatic demo mode   ;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="temp14_23" data-type="Label">.temp14_23</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="PresentationInitiale" data-type="Label">.PresentationInitiale</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_23">temp14_23</a></span></span>
<span></span>
<span><span class="label"><a id="forever" data-type="Label">.forever</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetStartScreen">SetStartScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearStartScr">AppearStartScr</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearTitle">AppearTitle</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ScrollText">ScrollText</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeScreen">FadeScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteScoreTable">WriteScoreTable</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Wait1Second">Wait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Wait1Second">Wait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Wait1Second">Wait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Wait1Second">Wait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Wait1Second">Wait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Wait1Second">Wait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Wait1Second">Wait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Wait1Second">Wait1Second</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#DemoMode">DemoMode</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#forever">forever</a></span></span>
<span></span>
<span><span class="label"><a id="quitPresentation" data-type="Label">.quitPresentation</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; output R0 = 1,2 or 4 (function Key)</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_23">temp14_23</a></span></span>
<span></span>
<span><span class="label"><a id="ScrollText" data-type="Label">.ScrollText</a></span><span>             </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;; Petit message d'info</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_24">temp14_24</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ContaS">ContaS</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Finer">Finer</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; init</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>160</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutPartInBuf">PutPartInBuf</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>13</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>13</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PaintChars">PaintChars</a></span></span>
<span></span>
<span><span class="label"><a id="loopTextScroll" data-type="Label">.loopTextScroll</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlFunctionKeys">CtrlFunctionKeys</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>160</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#GetPartFromBuf">GetPartFromBuf</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; rewrite background</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SinPrint">SinPrint</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ContaS">ContaS</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Finer">Finer</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>16</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Finer">Finer</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ContaS">ContaS</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>120</span><span>                   </span><span></span><span class="comment" data-type="Comment">; Nb of chars</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#loopTextScroll">loopTextScroll</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_24">temp14_24</a></span></span>
<span></span>
<span><span class="label"><a id="Sinus" data-type="Label">.Sinus</a></span></span>
<span><span>]</span></span>
<span><span>Adr_sinus=O%</span></span>
<span><span>P%+=244*2</span><span>:</span><span>O%+=244*2</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span class="label"><a id="ContaS" data-type="Label">.ContaS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>      </span><span></span><span class="comment" data-type="Comment">;0-len(string)</span></span>
<span><span class="label"><a id="Finer" data-type="Label">.Finer</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>      </span><span></span><span class="comment" data-type="Comment">;0-12</span></span>
<span><span class="label"><a id="MoveS" data-type="Label">.MoveS</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="SinPrint" data-type="Label">.SinPrint</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>196*320</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#MarcharsBABAS">MarcharsBABAS</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R5</span><span>,</span><span class="branch"><a data-type="Branch" href="#Sinus">Sinus</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#TextToScroll">TextToScroll</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#ContaS">ContaS</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#Finer">Finer</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#MoveS">MoveS</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R0</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>6</span><span>                  </span><span></span><span class="comment" data-type="Comment">; speed of change</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>244</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>244</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#MoveS">MoveS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span></span>
<span><span class="label"><a id="loopx" data-type="Label">.loopx</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>11</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nodraw">nodraw</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R5</span><span>,</span><span>R3]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R1</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R10</span><span>,</span><span>[R9</span><span>,</span><span>R7]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>32</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#nodraw">nodraw</a></span><span>:</span><span>SUBNE</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>65</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R8</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span>     </span><span></span><span class="comment" data-type="Comment">; x192</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,#</span><span>8</span></span>
<span><span class="label"><a id="SinLoop" data-type="Label">.SinLoop</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R11</span><span>,</span><span>[R10]</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>STRNEB</span><span> </span><span>R11</span><span>,</span><span>[R6]</span><span>,#</span><span>320</span><span>:</span><span>STRNEB</span><span> </span><span>R2</span><span>,</span><span>[R6</span><span>,#</span><span>320]</span><span>:</span><span>ADDEQ</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R11</span><span>,</span><span>[R10]</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>STRNEB</span><span> </span><span>R11</span><span>,</span><span>[R6]</span><span>,#</span><span>320</span><span>:</span><span>STRNEB</span><span> </span><span>R2</span><span>,</span><span>[R6</span><span>,#</span><span>320]</span><span>:</span><span>ADDEQ</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#SinLoop">SinLoop</a></span></span>
<span></span>
<span><span class="label"><a id="nodraw" data-type="Label">.nodraw</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>16</span><span>:</span><span>MOVEQ</span><span> </span><span>R8</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>244</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#loopx">loopx</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="MarcharsBABAS" data-type="Label">.MarcharsBABAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Chars">Chars</a></span></span>
<span></span>
<span><span class="label"><a id="TextToScroll" data-type="Label">.TextToScroll</a></span><span> </span><span>EQUS</span><span> "                   </span><span>HELP</span><span> </span><span>ZOZO</span><span> </span><span>TO</span><span> </span><span>DESTROY</span><span> </span><span>AT</span><span> </span><span>LEAST</span><span> </span><span>d[e</span><span> </span><span>OF</span><span> </span><span>THE</span><span> </span><span>TOXIC</span><span> </span><span>BLOCKS</span><span> </span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>IF</span><span> </span><span>POSSIBLE</span><span> </span><span>TO</span><span> </span><span>ASSEMBLE</span><span> </span><span>THE</span><span> </span><span>MAGIC</span><span> </span><span>DIAMONDS</span><span>                   "</span><span></span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;; Fait apparaitre le titre du jeu ;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="AppearTitle" data-type="Label">.AppearTitle</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_26">temp14_26</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TitleComp">TitleComp</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; first decompress title</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#TitleAdr">TitleAdr</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferAds">BufferAds</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>LZWD_Decompress</span><span>"</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span class="branch"><a data-type="Branch" href="#FadeADR">FadeADR</a></span><span>                   </span><span></span><span class="comment" data-type="Comment">; Iere phase # ombre du titre</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>4</span></span>
<span><span class="label"><a id="LAppTitle1" data-type="Label">.LAppTitle1</a></span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span><span>:</span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TitleAdr">TitleAdr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#(</span><span>244-208</span><span>)</span><span>/2</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>52</span><span>   </span><span></span><span class="comment" data-type="Comment">;lines</span></span>
<span><span class="label"><a id="LAppTitle2" data-type="Label">.LAppTitle2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>208</span></span>
<span><span class="label"><a id="LAppTitle3" data-type="Label">.LAppTitle3</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#dontFadeThat">dontFadeThat</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R1]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R5</span><span>,</span><span>R4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+2]</span></span>
<span><span class="label"><a id="dontFadeThat" data-type="Label">.dontFadeThat</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LAppTitle3">LAppTitle3</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320-208</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LAppTitle2">LAppTitle2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlFunctionKeys">CtrlFunctionKeys</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LAppTitle1">LAppTitle1</a></span></span>
<span><span></span><span>                                  </span><span></span><span class="comment" data-type="Comment">; IIeme phase # ecrit titre</span></span>
<span><span>MVN</span><span> </span><span>R5</span><span>,#</span><span>111</span><span> </span><span></span><span class="comment" data-type="Comment">; random</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>32</span></span>
<span><span class="label"><a id="LAppTitle4" data-type="Label">.LAppTitle4</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TitleAdr">TitleAdr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#(</span><span>244-208</span><span>)</span><span>/2</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>52</span></span>
<span><span class="label"><a id="LAppTitle5" data-type="Label">.LAppTitle5</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>208</span></span>
<span><span class="label"><a id="LAppTitle6" data-type="Label">.LAppTitle6</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#dontPutThat">dontPutThat</a></span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R5</span><span>,#</span><span>%11</span><span>:</span><span>STREQB</span><span> </span><span>R4</span><span>,</span><span>[R1]</span><span>      </span><span></span><span class="comment" data-type="Comment">; plot point (random)</span></span>
<span><span class="label"><a id="dontPutThat" data-type="Label">.dontPutThat</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>ROR</span><span>#</span><span>1</span><span>     </span><span></span><span class="comment" data-type="Comment">;change rnd value</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LAppTitle6">LAppTitle6</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320-208</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LAppTitle5">LAppTitle5</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlFunctionKeys">CtrlFunctionKeys</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LAppTitle4">LAppTitle4</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_26">temp14_26</a></span></span>
<span></span>
<span><span class="label"><a id="TitleComp" data-type="Label">.TitleComp</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#TitleDat">TitleDat</a></span></span>
<span><span class="label"><a id="TitleAdr" data-type="Label">.TitleAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Screen">Screen</a></span></span>
<span><span class="label"><a id="FadeADR" data-type="Label">.FadeADR</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#FadeTable">FadeTable</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;; { end of AppearTitle } ;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="DataBAS" data-type="Label">.DataBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#DataDEMO">DataDEMO</a></span></span>
<span><span class="label"><a id="DataBASbck" data-type="Label">.DataBASbck</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#DataDEMO">DataDEMO</a></span></span>
<span><span class="label"><a id="SchDmoBAS" data-type="Label">.SchDmoBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#SchemeDemo">SchemeDemo</a></span></span>
<span><span class="label"><a id="SchDestin" data-type="Label">.SchDestin</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Scheme">Scheme</a></span></span>
<span><span class="label"><a id="BufferAds" data-type="Label">.BufferAds</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Buffer">Buffer</a></span></span>
<span><span class="label"><a id="CycleLands" data-type="Label">.CycleLands</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>5</span></span>
<span></span>
<span><span class="label"><a id="Minuterie" data-type="Label">.Minuterie</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">; pour que la demo dure pas trop longtemps</span></span>
<span></span>
<span><span class="label"><a id="DemoMode" data-type="Label">.DemoMode</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_24">temp14_24</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#SchDmoBAS">SchDmoBAS</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; select scheme demo</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SchDestin">SchDestin</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferAds">BufferAds</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>LZWD_Decompress</span><span>"</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CycleLands">CycleLands</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>6</span><span>:</span><span>MOVPL</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CycleLands">CycleLands</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetLevelGraphLand">SetLevelGraphLand</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&FF000</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetGameVariables">ResetGameVariables</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PrepareGame">PrepareGame</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetScoreChars">SetScoreChars</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>1600</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Minuterie">Minuterie</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; init to 32 sec</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#DataBASbck">DataBASbck</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#DataBAS">DataBAS</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; init demo path</span></span>
<span></span>
<span><span class="label"><a id="continueDemo" data-type="Label">.continueDemo</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#DataBAS">DataBAS</a></span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R4]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#DataBAS">DataBAS</a></span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AnimBackGround">AnimBackGround</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MovePengi1">MovePengi1</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeDeltas">CalculeDeltas</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlScrollScreen">CtrlScrollScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SCROLL">SCROLL</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CreateAllSprites">CreateAllSprites</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Arbitre">Arbitre</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteScore">WriteScore</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutPlaque">PutPlaque</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; put plaquette 'DEMO'</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlFunctionKeys">CtrlFunctionKeys</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Minuterie">Minuterie</a></span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Minuterie">Minuterie</a></span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#continueDemo">continueDemo</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ScoresUpDate">ScoresUpDate</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_24">temp14_24</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_24" data-type="Label">.temp14_24</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;; TEST IF RTFM JOYSTICK CARD FITTED ;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="BoardAddr" data-type="Label">.BoardAddr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&33A0000</span></span>
<span><span class="label"><a id="CheckPort" data-type="Label">.CheckPort</a></span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_EnterOS</span><span>":</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span class="branch"><a data-type="Branch" href="#BoardAddr">BoardAddr</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&F8</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>0]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&7F</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R10</span><span>,#</span><span>0]</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>&ED</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span>NoEconet</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&7F</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R10</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R2</span><span>,#</span><span>&DB</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span>NoEconet</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>12]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>0]</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R10</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise XOR and set flags"title="Perform bitwise XOR and set flags">TEQ</span><span> </span><span>R0</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Econet">Econet</a></span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R10</span><span>,#</span><span>8]</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise XOR and set flags"title="Perform bitwise XOR and set flags">TEQ</span><span> </span><span>R0</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Econet">Econet</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R10</span><span>,#</span><span>12]</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise XOR and set flags"title="Perform bitwise XOR and set flags">TEQ</span><span> </span><span>R0</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Econet">Econet</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise XOR and set flags"title="Perform bitwise XOR and set flags">TEQ</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span>NoEconet</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&82</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>0]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&E5</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>&1000</span></span>
<span><span class="label"><a id="Jloop" data-type="Label">.Jloop</a></span><span> </span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Jloop">Jloop</a></span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R10</span><span>,#</span><span>0]</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>&ED</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Econet">Econet</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R10</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>&DB</span><span>:</span><span>BEQ</span><span> </span><span>NoEconet</span></span>
<span><span class="label"><a id="Econet" data-type="Label">.Econet</a></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>128</span><span>:</span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span>finished</span><span>:</span><span class="label"><a id="NoEconet" data-type="Label">.NoEconet</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>&0C</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>&C</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>255</span><span>:</span><span>BEQ</span><span> </span><span>finished</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>&03</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>&3</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>255</span><span>:</span><span>BEQ</span><span> </span><span>finished</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>8]</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>&C0</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>&C0</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>255</span><span>:</span><span>BEQ</span><span> </span><span>finished</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R10</span><span>,#</span><span>8]</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>&28</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>&28</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>255</span><span>:</span><span>BEQ</span><span> </span><span>finished</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R8</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>255</span></span>
<span><span class="label"><a id="mainloop" data-type="Label">.mainloop</a></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>30</span><span>:</span><span class="label"><a id="Jloop1" data-type="Label">.Jloop1</a></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>&1000</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R10</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>&0F</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R5</span><span>,</span><span>[R10</span><span>,#</span><span>8]</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>&E8</span></span>
<span><span class="label"><a id="Jloop2" data-type="Label">.Jloop2</a></span><span> </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R10</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&0F</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R6</span><span>,</span><span>[R10</span><span>,#</span><span>8]</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>&E8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,</span><span>R2</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span>fail</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,</span><span>R6</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span>fail</span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Jloop2">Jloop2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#next">next</a></span><span>:</span><span class="label"><a id="fail" data-type="Label">.fail</a></span><span> </span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span>Jloop1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>255</span></span>
<span><span class="label"><a id="next" data-type="Label">.next</a></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>MOVEQ</span><span> </span><span>R9</span><span>,#</span><span>0</span><span>:</span><span>MOVEQ</span><span> </span><span>R8</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#mainloop">mainloop</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R9</span><span>:</span><span class="label"><a id="finished" data-type="Label">.finished</a></span><span> </span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#result">result</a></span><span>:</span><span>TEQP</span><span> </span><span>PC</span><span>,#</span><span>0</span><span>:</span><span>MOVNV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>PC</span><span>,</span><span>R14</span></span>
<span><span class="label"><a id="result" data-type="Label">.result</a></span><span> </span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>255</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span></span><span>        </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;; READ JOYSTICKS STATUS ;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="ReadPorts" data-type="Label">.ReadPorts</a></span><span> </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#result">result</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; Check result of test routine</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span>  </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span></span><span>           </span><span>MOVNE</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>        </span><span></span><span class="comment" data-type="Comment">; If board not present then return</span></span>
<span><span></span><span>           </span><span>STRNEB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#port1">port1</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; from routine, setting directions</span></span>
<span><span></span><span>           </span><span>STRNEB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#port2">port2</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; etc. to zero.</span></span>
<span><span></span><span>           </span><span>MOVNE</span><span> </span><span>PC</span><span>,</span><span>R14</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_EnterOS</span><span>"   </span><span></span><span class="comment" data-type="Comment">; Enter supervisor mode</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#BoardAddr">BoardAddr</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; Get the address of the joystick board</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span>[R0</span><span>,#</span><span>4]</span><span>    </span><span></span><span class="comment" data-type="Comment">; Read from port 1</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>&1F</span><span>     </span><span></span><span class="comment" data-type="Comment">; Mask out redundant bits</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#port1">port1</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; Store the result</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>8]</span><span>    </span><span></span><span class="comment" data-type="Comment">; Read from port 2</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>4</span><span>    </span><span></span><span class="comment" data-type="Comment">; }</span></span>
<span><span></span><span>           </span><span>BIC</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>       </span><span></span><span class="comment" data-type="Comment">; } Shuffle the bits so as they are</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>&10</span><span>        </span><span></span><span class="comment" data-type="Comment">; } in the same order as for port 1</span></span>
<span><span></span><span>           </span><span>ORRNE</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>&10</span><span>   </span><span></span><span class="comment" data-type="Comment">; }</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>&08</span><span>        </span><span></span><span class="comment" data-type="Comment">; }   (%FUDLR)</span></span>
<span><span></span><span>           </span><span>ORRNE</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>&01</span><span>   </span><span></span><span class="comment" data-type="Comment">; }</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#port2">port2</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; Store the result</span></span>
<span><span></span><span>           </span><span>TEQP</span><span> </span><span>PC</span><span>,#</span><span>0</span><span>         </span><span></span><span class="comment" data-type="Comment">; Return to user mode</span></span>
<span><span></span><span>           </span><span>MOVNV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>        </span><span></span><span class="comment" data-type="Comment">; Delay to allow ARM to change modes</span></span>
<span><span></span><span>           </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>PC</span><span>,</span><span>R14</span><span>         </span><span></span><span class="comment" data-type="Comment">; Exit routine</span></span>
<span></span>
<span><span class="label"><a id="port1" data-type="Label">.port1</a></span><span>     </span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span></span>
<span><span class="label"><a id="port2" data-type="Label">.port2</a></span><span>     </span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span></span><span>        </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;; END OF JOYSTICK ROUTINES ;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="temp14_25" data-type="Label">.temp14_25</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="ReadKeyJoy" data-type="Label">.ReadKeyJoy</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_25">temp14_25</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadPorts">ReadPorts</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#port1">port1</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#port2">port2</a></span><span>:</span><span>MVN</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>   </span><span></span><span class="comment" data-type="Comment">; R4=keyboard status %000FUDLR</span></span>
<span><span>MVN</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#leftKey">leftKey</a></span><span>: </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span>   "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>: </span><span>BICEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%00010</span></span>
<span><span>MVN</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#rightKey">rightKey</a></span><span>:</span><span>SWINE</span><span> "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>: </span><span>BICEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%00001</span></span>
<span><span>MVN</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#upKey">upKey</a></span><span>:   </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span>   "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>: </span><span>BICEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%01000</span></span>
<span><span>MVN</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#downKey">downKey</a></span><span>: </span><span>SWINE</span><span> "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>: </span><span>BICEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%00100</span></span>
<span><span>MVN</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#pushKey">pushKey</a></span><span>: </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span>   "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>: </span><span>BICEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%10000</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>STRNEB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R4</span><span>,#</span><span>0</span></span>
<span><span>MVN</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#leftKey2">leftKey2</a></span><span>: </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span>   "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BICEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%00010</span></span>
<span><span>MVN</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#rightKey2">rightKey2</a></span><span>:</span><span>SWINE</span><span> "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BICEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%00001</span></span>
<span><span>MVN</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#upKey2">upKey2</a></span><span>:   </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span>   "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BICEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%01000</span></span>
<span><span>MVN</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#downKey2">downKey2</a></span><span>: </span><span>SWINE</span><span> "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BICEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%00100</span></span>
<span><span>MVN</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#pushKey2">pushKey2</a></span><span>: </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span>   "</span><span>OS_Byte</span><span>":</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BICEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%10000</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>STRNEB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;; Inverse directions when trunk ;;;;;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#trunk1">trunk1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noInv1">noInv1</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R0</span><span>,</span><span>R4</span><span>,#</span><span>%10000</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R7</span><span>,</span><span>R4</span><span>,#</span><span>%0101</span><span>:</span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R7</span><span>,</span><span>R4</span><span>,#</span><span>%1010</span><span>:</span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span></span>
<span><span class="label"><a id="noInv1" data-type="Label">.noInv1</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#trunk2">trunk2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noInv2">noInv2</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R0</span><span>,</span><span>R4</span><span>,#</span><span>%10000</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R7</span><span>,</span><span>R4</span><span>,#</span><span>%0101</span><span>:</span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R7</span><span>,</span><span>R4</span><span>,#</span><span>%1010</span><span>:</span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span></span>
<span><span class="label"><a id="noInv2" data-type="Label">.noInv2</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_25">temp14_25</a></span></span>
<span><span></span><span>                    </span><span></span><span class="comment" data-type="Comment">;  Keys PENGO1  ;</span></span>
<span><span></span><span>                     </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="leftKey" data-type="Label">.leftKey</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-98</span></span>
<span><span class="label"><a id="rightKey" data-type="Label">.rightKey</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-67</span></span>
<span><span class="label"><a id="upKey" data-type="Label">.upKey</a></span><span>    </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-55</span></span>
<span><span class="label"><a id="downKey" data-type="Label">.downKey</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-71</span></span>
<span><span class="label"><a id="pushKey" data-type="Label">.pushKey</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-99</span></span>
<span><span></span><span>                    </span><span></span><span class="comment" data-type="Comment">;  Keys PENGO2  ;</span></span>
<span><span></span><span>                     </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="leftKey2" data-type="Label">.leftKey2</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-108</span></span>
<span><span class="label"><a id="rightKey2" data-type="Label">.rightKey2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-125</span></span>
<span><span class="label"><a id="upKey2" data-type="Label">.upKey2</a></span><span>    </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-60</span></span>
<span><span class="label"><a id="downKey2" data-type="Label">.downKey2</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-27</span></span>
<span><span class="label"><a id="pushKey2" data-type="Label">.pushKey2</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-107</span></span>
<span></span>
<span><span class="label"><a id="trunk1" data-type="Label">.trunk1</a></span><span>    </span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>   </span><span></span><span class="comment" data-type="Comment">; 0=ok,1=Pengo1 a bu</span></span>
<span><span class="label"><a id="trunk2" data-type="Label">.trunk2</a></span><span>    </span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>   </span><span></span><span class="comment" data-type="Comment">; 0=ok,1=Pengo2 a bu</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;; Reverse Keys directions (for alcohol block) ;;;;</span></span>
<span></span>
<span><span class="label"><a id="ReversePl1" data-type="Label">.ReversePl1</a></span><span> </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#trunk1">trunk1</a></span><span>:</span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#trunk1">trunk1</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span class="label"><a id="ReversePl2" data-type="Label">.ReversePl2</a></span><span> </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#trunk2">trunk2</a></span><span>:</span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#trunk2">trunk2</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="ResetTrunk1" data-type="Label">.ResetTrunk1</a></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#trunk1">trunk1</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span class="label"><a id="ResetTrunk2" data-type="Label">.ResetTrunk2</a></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#trunk2">trunk2</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span class="label"><a id="ResetTrunk" data-type="Label">.ResetTrunk</a></span><span>  </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#trunk1">trunk1</a></span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#trunk2">trunk2</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;    Left - Right - Up - Down - Fire flags     ;;;;;;;;</span></span>
<span><span class="label"><a id="Player1flag" data-type="Label">.Player1flag</a></span><span> </span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>   </span><span></span><span class="comment" data-type="Comment">; %xxxFUDLR</span></span>
<span><span class="label"><a id="Player2flag" data-type="Label">.Player2flag</a></span><span> </span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="CtrlFuncKeys" data-type="Label">.CtrlFuncKeys</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; Controle si le joueur veut PAUSE,STOP MUSIC OU QUIT</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>129</span><span>:</span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"      </span><span></span><span class="comment" data-type="Comment">; PAUSE     F12</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#PausedGame">PausedGame</a></span></span>
<span><span></span><span>            </span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-31</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"      </span><span></span><span class="comment" data-type="Comment">; MUSIC ON  F10</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>SWIEQ</span><span> "</span><span>Trk_PlayMusic</span><span>"</span><span></span></span>
<span><span></span><span>            </span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-29</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"      </span><span></span><span class="comment" data-type="Comment">; MUSIC OFF F11</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span>SWIEQ</span><span> "</span><span>Trk_PauseMusic</span><span>"</span><span></span></span>
<span></span>
<span><span></span><span>            </span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>NOT-113</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"     </span><span></span><span class="comment" data-type="Comment">; ESCAPE=ABORT</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>&FF</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#abortGame">abortGame</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="abortGame" data-type="Label">.abortGame</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>       </span><span></span><span class="comment" data-type="Comment">; 0 = game not aborted</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="temp14_3" data-type="Label">.temp14_3</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="LandRel" data-type="Label">.LandRel</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Land">Land</a></span></span>
<span><span class="label"><a id="OccTBAS" data-type="Label">.OccTBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#OccTable">OccTable</a></span></span>
<span></span>
<span><span class="label"><a id="MovePengi1" data-type="Label">.MovePengi1</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_3">temp14_3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#mourant">mourant</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R9</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R8</span><span>,</span><span>[R9</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R9</span><span>,#</span><span>4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir">PengDir</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R6</span><span>,</span><span>[R6</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir">PengDir</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandRel">LandRel</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span> </span><span></span><span class="comment" data-type="Comment">; pos in land of pengi</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R11</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R11</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span>[R11</span><span>,#</span><span>4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R13</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R12</span><span>,</span><span>[R13</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R13</span><span>,</span><span>[R13</span><span>,#</span><span>4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>0</span><span>:</span><span>MOVEQ</span><span> </span><span>R12</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>MOVEQ</span><span> </span><span>R13</span><span>,#</span><span>0</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,</span><span>R10</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>0</span></span>
<span><span>SUBGTS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span></span>
<span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#OccTBAS">OccTBAS</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>&3000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player1flag">Player1flag</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>%00010</span><span>:</span><span>CMPEQ</span><span> </span><span>R13</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noleft">noleft</a></span><span>                 </span><span></span><span class="comment" data-type="Comment">; LEFT     ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span>MVNGT</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>-1]</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10</span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                 </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>-1</span><span>)</span><span>]!</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#okSelect1">okSelect1</a></span><span>                    </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>-1+64</span><span>)</span><span>-4*</span><span>(</span><span>-1</span><span>)</span><span>]</span><span>                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>CMPPL</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                    </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="okSelect1" data-type="Label">.okSelect1</a></span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>MVNPL</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                 </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span>TSTEQ</span><span> </span><span>R1</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; SPACE ;  ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R7</span><span>,#</span><span>-4]</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noStra1">noStra1</a></span><span>            </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;                                  ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>4</span><span>             </span><span></span><span class="comment" data-type="Comment">; Casse ;                                  ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>23</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Electr">Electr</a></span><span> </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;                                  ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>12</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; on peut pas casser ce bloc                 ;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#unset1">unset1</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="noStra1" data-type="Label">.noStra1</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]</span><span> </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;     ;</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                         </span><span></span><span class="comment" data-type="Comment">; Lance ;     ;</span></span>
<span><span></span><span>                                                    </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;     ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>6</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="unset1" data-type="Label">.unset1</a></span><span>                                                           </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R7</span><span>,</span><span>-R4]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R7]</span><span>             </span><span></span><span class="comment" data-type="Comment">; unset block             ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#NewCrash">NewCrash</a></span><span>                                           </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>             </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]!</span><span>        </span><span></span><span class="comment" data-type="Comment">; movwhat         ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R8</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R9</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>MVN</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>                                              </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>STMIB</span><span> </span><span>R0</span><span>,</span><span>{R1</span><span>,</span><span>R2</span><span>,</span><span>R5</span><span>,</span><span>R11}</span><span>  </span><span></span><span class="comment" data-type="Comment">;movbx,movby,movbdx,movbdy               ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreStartBlk1">ArbitreStartBlk1</a></span><span>                                               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="noleft" data-type="Label">.noleft</a></span><span>                                                           </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>%00001</span><span>:</span><span>CMPEQ</span><span> </span><span>R13</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noright">noright</a></span><span>           </span><span></span><span class="comment" data-type="Comment">; RIGHT         ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>4</span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>1]</span><span>                                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10</span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                 </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>+1</span><span>)</span><span>]!</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#okSelect2">okSelect2</a></span><span>                    </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>+1+64</span><span>)</span><span>-4*</span><span>(</span><span>+1</span><span>)</span><span>]</span><span>                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>CMPPL</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                    </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="okSelect2" data-type="Label">.okSelect2</a></span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>MOVPL</span><span> </span><span>R12</span><span>,#</span><span>1</span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                 </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span>TSTEQ</span><span> </span><span>R1</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; SPACE ;  ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R7</span><span>,#</span><span>+4]</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noStra2">noStra2</a></span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>4</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>23</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Electr">Electr</a></span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>12</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; on peut pas casser                         ;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#unset2">unset2</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="noStra2" data-type="Label">.noStra2</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]</span><span>               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>6</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="unset2" data-type="Label">.unset2</a></span><span>                                                           </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R7</span><span>,</span><span>-R4]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R7]</span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#NewCrash">NewCrash</a></span><span>                                           </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>             </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]!</span><span>        </span><span></span><span class="comment" data-type="Comment">; movwhat         ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R8</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R9</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>                                              </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>STMIB</span><span> </span><span>R0</span><span>,</span><span>{R1</span><span>,</span><span>R2</span><span>,</span><span>R5</span><span>,</span><span>R11}</span><span>  </span><span></span><span class="comment" data-type="Comment">;movbx,movby,movbdx,movbdy               ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreStartBlk1">ArbitreStartBlk1</a></span><span>                                               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="noright" data-type="Label">.noright</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>%01000</span><span>:</span><span>CMPEQ</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noup">noup</a></span><span>                   </span><span></span><span class="comment" data-type="Comment">; UP       ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>8</span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>MVNGT</span><span> </span><span>R13</span><span>,#</span><span>0</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>-64]</span><span>                                                 </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10</span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                 </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>-64</span><span>)</span><span>]!</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#okSelect3">okSelect3</a></span><span>                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>-64+1</span><span>)</span><span>-4*</span><span>(</span><span>-64</span><span>)</span><span>]</span><span>                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>CMPPL</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                    </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="okSelect3" data-type="Label">.okSelect3</a></span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>MVNPL</span><span> </span><span>R13</span><span>,#</span><span>0</span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                 </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>TSTEQ</span><span> </span><span>R1</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; SPACE ;  ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R7</span><span>,#</span><span>-256]</span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noStra3">noStra3</a></span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>4</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>23</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Electr">Electr</a></span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>12</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; on peut pas casser                         ;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#unset3">unset3</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="noStra3" data-type="Label">.noStra3</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]</span><span>               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>6</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="unset3" data-type="Label">.unset3</a></span><span>                                                           </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R7</span><span>,</span><span>-R4]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R7]</span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#NewCrash">NewCrash</a></span><span>                                           </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>             </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]!</span><span>        </span><span></span><span class="comment" data-type="Comment">; movwhat         ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R8</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R9</span><span>,#</span><span>1</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span>MVN</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>                                              </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>STMIB</span><span> </span><span>R0</span><span>,</span><span>{R1</span><span>,</span><span>R2</span><span>,</span><span>R5</span><span>,</span><span>R11}</span><span>  </span><span></span><span class="comment" data-type="Comment">;movbx,movby,movbdx,movbdy               ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreStartBlk1">ArbitreStartBlk1</a></span><span>                                               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="noup" data-type="Label">.noup</a></span><span>                                                             </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>%00100</span><span>:</span><span>CMPEQ</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#nodown">nodown</a></span><span>                 </span><span></span><span class="comment" data-type="Comment">; DOWN     ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>12</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>64]</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10</span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                 </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>+64</span><span>)</span><span>]!</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#okSelect4">okSelect4</a></span><span>                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>+64+1</span><span>)</span><span>-4*</span><span>(</span><span>+64</span><span>)</span><span>]</span><span>                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>CMPPL</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                    </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="okSelect4" data-type="Label">.okSelect4</a></span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>MOVPL</span><span> </span><span>R13</span><span>,#</span><span>1</span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                                 </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>TSTEQ</span><span> </span><span>R1</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; SPACE ;  ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R7</span><span>,#</span><span>+256]</span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noStra4">noStra4</a></span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>4</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>23</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Electr">Electr</a></span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>12</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; on peut pas casser                         ;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#unset4">unset4</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="noStra4" data-type="Label">.noStra4</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]</span><span>               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>6</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="unset4" data-type="Label">.unset4</a></span><span>                                                           </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R7</span><span>,</span><span>-R4]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R7]</span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#NewCrash">NewCrash</a></span><span>                                           </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>             </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]!</span><span>        </span><span></span><span class="comment" data-type="Comment">; movwhat         ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R9</span><span>,#</span><span>1</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>                                              </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>STMIB</span><span> </span><span>R0</span><span>,</span><span>{R1</span><span>,</span><span>R2</span><span>,</span><span>R5</span><span>,</span><span>R11}</span><span>  </span><span></span><span class="comment" data-type="Comment">;movbx,movby,movbdx,movbdy               ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreStartBlk1">ArbitreStartBlk1</a></span><span>                                               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="nodown" data-type="Label">.nodown</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AbortElectric">AbortElectric</a></span></span>
<span><span class="label"><a id="FinishReadKey" data-type="Label">.FinishReadKey</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R10</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R11</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R11</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span>[R11</span><span>,#</span><span>4]</span></span>
<span></span>
<span><span>ADDS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R12</span></span>
<span><span></span><span>             </span><span>ADDMI</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>5</span><span>:</span><span>SUBMI</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span></span>
<span><span>CMPPL</span><span> </span><span>R10</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span></span>
<span></span>
<span><span>ADDS</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R13</span></span>
<span><span></span><span>             </span><span>ADDMI</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>5</span><span>:</span><span>SUBMI</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>1</span></span>
<span><span>CMPPL</span><span> </span><span>R11</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir">PengDir</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R6</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir">PengDir</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlCollision1">CtrlCollision1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R8</span><span>,</span><span>[R6</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R9</span><span>,</span><span>[R6</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>):</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R10</span><span>,</span><span>[R6</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R11</span><span>,</span><span>[R6</span><span>,#</span><span>4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R12</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R13</span><span>,</span><span>[R0</span><span>,#</span><span>4]</span><span>                         </span><span></span><span class="comment" data-type="Comment">; DirY</span></span>
<span></span>
<span><span class="label"><a id="mourant" data-type="Label">.mourant</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_3">temp14_3</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; *************************** Now Pengo Nb 2 ***************************</span></span>
<span></span>
<span><span class="label"><a id="MovePengi2" data-type="Label">.MovePengi2</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_3">temp14_3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#mourant2">mourant2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir2">PengDir2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R6</span><span>,</span><span>[R6</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir2">PengDir2</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R9</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R8</span><span>,</span><span>[R9</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R9</span><span>,#</span><span>4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandRel">LandRel</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span> </span><span></span><span class="comment" data-type="Comment">; pos in land of pengi</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R11</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R11</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span>[R11</span><span>,#</span><span>4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R13</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R12</span><span>,</span><span>[R13</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R13</span><span>,</span><span>[R13</span><span>,#</span><span>4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>0</span><span>:</span><span>MOVEQ</span><span> </span><span>R12</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>MOVEQ</span><span> </span><span>R13</span><span>,#</span><span>0</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,</span><span>R10</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>0</span></span>
<span><span>SUBGTS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span></span>
<span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>&3000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#OccTBAS">OccTBAS</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#Player2flag">Player2flag</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>%00010</span><span>:</span><span>CMPEQ</span><span> </span><span>R13</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noleft2">noleft2</a></span><span>               </span><span></span><span class="comment" data-type="Comment">; LEFT      ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span>MVNGT</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>-1]</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10</span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>-1</span><span>)</span><span>]!</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#okSelect12">okSelect12</a></span><span>                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>-1+64</span><span>)</span><span>-4*</span><span>(</span><span>-1</span><span>)</span><span>]</span><span>                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>CMPPL</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="okSelect12" data-type="Label">.okSelect12</a></span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>MVNPL</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span>TSTEQ</span><span> </span><span>R1</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; SPACE ;  ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R7</span><span>,#</span><span>-4]</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noStra12">noStra12</a></span><span>          </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;                                   ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>4</span><span>            </span><span></span><span class="comment" data-type="Comment">; Casse ;                                   ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>23</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Electr">Electr</a></span><span> </span><span></span><span class="comment" data-type="Comment">;;;;;;;;                                   ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>12</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; on peut pas casser ce bloc                 ;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#unset12">unset12</a></span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="noStra12" data-type="Label">.noStra12</a></span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]</span><span> </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;   ;</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                          </span><span></span><span class="comment" data-type="Comment">; Lance ;   ;</span></span>
<span><span></span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;   ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>6</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="unset12" data-type="Label">.unset12</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R7</span><span>,</span><span>-R4]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R7]</span><span>             </span><span></span><span class="comment" data-type="Comment">; unset block             ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#NewCrash2">NewCrash2</a></span><span>                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>             </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]!</span><span>       </span><span></span><span class="comment" data-type="Comment">; movwhat2        ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R8</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R9</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>MVN</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>                                              </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>STMIB</span><span> </span><span>R0</span><span>,</span><span>{R1</span><span>,</span><span>R2</span><span>,</span><span>R5</span><span>,</span><span>R11}</span><span>  </span><span></span><span class="comment" data-type="Comment">;movbx2,movby2,movbdx2,movbdy2           ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreStartBlk2">ArbitreStartBlk2</a></span><span>                                               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="noleft2" data-type="Label">.noleft2</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>%00001</span><span>:</span><span>CMPEQ</span><span> </span><span>R13</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noright2">noright2</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; RIGHT           ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>4</span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>1]</span><span>                                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10</span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>+1</span><span>)</span><span>]!</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#okSelect22">okSelect22</a></span><span>                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>+1+64</span><span>)</span><span>-4*</span><span>(</span><span>+1</span><span>)</span><span>]</span><span>                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>CMPPL</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="okSelect22" data-type="Label">.okSelect22</a></span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>MOVPL</span><span> </span><span>R12</span><span>,#</span><span>1</span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span>TSTEQ</span><span> </span><span>R1</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; SPACE ;  ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R7</span><span>,#</span><span>+4]</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noStra22">noStra22</a></span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>4</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>23</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Electr">Electr</a></span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>12</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; on peut pas casser                         ;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#unset22">unset22</a></span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="noStra22" data-type="Label">.noStra22</a></span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]</span><span>             </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>6</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="unset22" data-type="Label">.unset22</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R7</span><span>,</span><span>-R4]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R7]</span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#NewCrash2">NewCrash2</a></span><span>                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>             </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]!</span><span>       </span><span></span><span class="comment" data-type="Comment">; movwhat         ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R8</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R9</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>                                              </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>STMIB</span><span> </span><span>R0</span><span>,</span><span>{R1</span><span>,</span><span>R2</span><span>,</span><span>R5</span><span>,</span><span>R11}</span><span>  </span><span></span><span class="comment" data-type="Comment">;movbx2,movby2,movbdx2,movbdy2           ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreStartBlk2">ArbitreStartBlk2</a></span><span>                                               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="noright2" data-type="Label">.noright2</a></span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>%01000</span><span>:</span><span>CMPEQ</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noup2">noup2</a></span><span>                 </span><span></span><span class="comment" data-type="Comment">; UP        ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>8</span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>MVNGT</span><span> </span><span>R13</span><span>,#</span><span>0</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>-64]</span><span>                                                 </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10</span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>-64</span><span>)</span><span>]!</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#okSelect32">okSelect32</a></span><span>                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>-64+1</span><span>)</span><span>-4*</span><span>(</span><span>-64</span><span>)</span><span>]</span><span>                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>CMPPL</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="okSelect32" data-type="Label">.okSelect32</a></span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>MVNPL</span><span> </span><span>R13</span><span>,#</span><span>0</span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>TSTEQ</span><span> </span><span>R1</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; SPACE ;  ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R7</span><span>,#</span><span>-256]</span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noStra32">noStra32</a></span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>4</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>23</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Electr">Electr</a></span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>12</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; on peut pas casser                         ;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#unset32">unset32</a></span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="noStra32" data-type="Label">.noStra32</a></span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]</span><span>             </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>6</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="unset32" data-type="Label">.unset32</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R7</span><span>,</span><span>-R4]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R7]</span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#NewCrash2">NewCrash2</a></span><span>                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>             </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]!</span><span>       </span><span></span><span class="comment" data-type="Comment">; movwhat2        ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R8</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R9</span><span>,#</span><span>1</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span>MVN</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>                                              </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>STMIB</span><span> </span><span>R0</span><span>,</span><span>{R1</span><span>,</span><span>R2</span><span>,</span><span>R5</span><span>,</span><span>R11}</span><span>  </span><span></span><span class="comment" data-type="Comment">;movbx2,movby2,movbdx2,movbdy2           ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreStartBlk2">ArbitreStartBlk2</a></span><span>                                               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="noup2" data-type="Label">.noup2</a></span><span>                                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>%00100</span><span>:</span><span>CMPEQ</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#nodown2">nodown2</a></span><span>            </span><span></span><span class="comment" data-type="Comment">; DOWN         ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>12</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>64]</span><span>                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%10</span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>+64</span><span>)</span><span>]!</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#okSelect42">okSelect42</a></span><span>                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4*</span><span>(</span><span>+64+1</span><span>)</span><span>-4*</span><span>(</span><span>+64</span><span>)</span><span>]</span><span>                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>CMPPL</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="okSelect42" data-type="Label">.okSelect42</a></span><span>                                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>MOVPL</span><span> </span><span>R13</span><span>,#</span><span>1</span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>TSTEQ</span><span> </span><span>R1</span><span>,#</span><span>%10000</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; SPACE ;  ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span>[R7</span><span>,#</span><span>+256]</span><span>                                                </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noStra42">noStra42</a></span><span>                                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>4</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>23</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Electr">Electr</a></span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>12</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; on peut pas casser                         ;</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#unset42">unset42</a></span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="noStra42" data-type="Label">.noStra42</a></span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]</span><span>             </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span><span>                                      </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>6</span><span>                                                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span class="label"><a id="unset42" data-type="Label">.unset42</a></span><span>                                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R7</span><span>,</span><span>-R4]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R7]</span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#NewCrash2">NewCrash2</a></span><span>                                          </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>1</span><span>                                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)                                         </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>             </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]!</span><span>       </span><span></span><span class="comment" data-type="Comment">; movwhat2        ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R9</span><span>,#</span><span>1</span><span>                                            </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>                                              </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>STMIB</span><span> </span><span>R0</span><span>,</span><span>{R1</span><span>,</span><span>R2</span><span>,</span><span>R5</span><span>,</span><span>R11}</span><span>  </span><span></span><span class="comment" data-type="Comment">;movbx2,movby2,movbdx2,movbdy2           ;</span></span>
<span><span></span><span>                                                                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreStartBlk2">ArbitreStartBlk2</a></span><span>                                               </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="nodown2" data-type="Label">.nodown2</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AbortElectric">AbortElectric</a></span></span>
<span><span class="label"><a id="FinishReadKey2" data-type="Label">.FinishReadKey2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R10</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R11</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R11</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span>[R11</span><span>,#</span><span>4]</span></span>
<span></span>
<span><span>ADDS</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R12</span></span>
<span><span></span><span>             </span><span>ADDMI</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>5</span><span>:</span><span>SUBMI</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span></span>
<span><span>CMPPL</span><span> </span><span>R10</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span></span>
<span></span>
<span><span>ADDS</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R13</span></span>
<span><span></span><span>             </span><span>ADDMI</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>5</span><span>:</span><span>SUBMI</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>1</span></span>
<span><span>CMPPL</span><span> </span><span>R11</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir2">PengDir2</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R6</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir2">PengDir2</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlCollision2">CtrlCollision2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>):</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R8</span><span>,</span><span>[R6</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R9</span><span>,</span><span>[R6</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span><span>):</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R10</span><span>,</span><span>[R6</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX2">FinX2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R11</span><span>,</span><span>[R6</span><span>,#</span><span>4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R12</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R13</span><span>,</span><span>[R0</span><span>,#</span><span>4]</span><span>                         </span><span></span><span class="comment" data-type="Comment">; DirY</span></span>
<span></span>
<span><span class="label"><a id="mourant2" data-type="Label">.mourant2</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_3">temp14_3</a></span></span>
<span></span>
<span><span class="label"><a id="CrashesBAS" data-type="Label">.CrashesBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Crashes">Crashes</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="NewCrash" data-type="Label">.NewCrash</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CrashesBAS">CrashesBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>:</span><span>ANDS</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>&FF000000</span><span>:</span><span>LDRNE</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#OAdr">OAdr</a></span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>MOVNE</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>STRNEB</span><span> </span><span>R11</span><span>,</span><span>[R4</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>16]</span><span>         </span><span></span><span class="comment" data-type="Comment">; to erase precedent</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>16&lt;&lt;24</span></span>
<span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandRel">LandRel</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R4</span></span>
<span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>    </span><span></span><span class="comment" data-type="Comment">; met NewCrash dans table (bonne position(R1))</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>25</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreCrash">ArbitreCrash</a></span><span>    </span><span></span><span class="comment" data-type="Comment">;R11=1 >> first player</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey">FinishReadKey</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="NewCrash2" data-type="Label">.NewCrash2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CrashesBAS">CrashesBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>:</span><span>ANDS</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>&FF000000</span><span>:</span><span>LDRNE</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#OAdr">OAdr</a></span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>MOVNE</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>STRNEB</span><span> </span><span>R11</span><span>,</span><span>[R4</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>16]</span><span>         </span><span></span><span class="comment" data-type="Comment">; to erase precedent</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>16&lt;&lt;24</span></span>
<span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandRel">LandRel</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R4</span></span>
<span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>    </span><span></span><span class="comment" data-type="Comment">; met NewCrash dans table (bonne position(R1))</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>25</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreCrash">ArbitreCrash</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; R11=2 >> second player</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#FinishReadKey2">FinishReadKey2</a></span></span>
<span></span>
<span><span class="label"><a id="MonsterList" data-type="Label">.MonsterList</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; X,Y,FX,FY,KIND,COUNTER</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; COUNTER = 010 - 4800     etourdi</span></span>
<span><span></span><span class="comment" data-type="Comment">;         = -32767 .. -1   pas encore ne' ( -32 .. -1   naissance )</span></span>
<span><span></span><span class="comment" data-type="Comment">;         = 0 .. 9         vivant (phases d'animation)</span></span>
<span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>10</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>44</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>148+24</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1-RND</span><span>(</span><span>2200</span><span>)</span><span></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>20</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>30</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>148+00</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1-RND</span><span>(</span><span>2200</span><span>)</span><span></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>30</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>50</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>148+24</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1-RND</span><span>(</span><span>2200</span><span>)</span><span></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>20</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>30</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>148+00</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1-RND</span><span>(</span><span>2200</span><span>)</span><span></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>50</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>43</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>148+24</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1-RND</span><span>(</span><span>2200</span><span>)</span><span></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>10</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>34</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>148+00</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1-RND</span><span>(</span><span>2200</span><span>)</span><span></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>20</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>25</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>148+24</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1-RND</span><span>(</span><span>2200</span><span>)</span><span></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>30</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>16</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>148+00</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1-RND</span><span>(</span><span>2200</span><span>)</span><span></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>30</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>16</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>148+24</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1-RND</span><span>(</span><span>2200</span><span>)</span><span></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>30</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>16</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>148+00</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1-RND</span><span>(</span><span>2200</span><span>)</span><span></span></span>
<span></span>
<span><span class="label"><a id="badwhat" data-type="Label">.badwhat</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1</span><span> </span><span></span><span class="comment" data-type="Comment">; -1=pas de bloc</span></span>
<span><span class="label"><a id="badbx" data-type="Label">.badbx</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="badby" data-type="Label">.badby</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="badbdx" data-type="Label">.badbdx</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="badbdy" data-type="Label">.badbdy</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="temp14_4" data-type="Label">.temp14_4</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="LandRel2" data-type="Label">.LandRel2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Land">Land</a></span></span>
<span><span class="label"><a id="OAdr" data-type="Label">.OAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#OccTable">OccTable</a></span></span>
<span><span class="label"><a id="PointerSpr" data-type="Label">.PointerSpr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#ListOfSprites">ListOfSprites</a></span></span>
<span></span>
<span><span class="label"><a id="Baddie" data-type="Label">.Baddie</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>8</span><span> </span><span></span><span class="comment" data-type="Comment">; (0..8  =number of dangerous monsters)</span></span>
<span></span>
<span><span class="label"><a id="MoveMonsters" data-type="Label">.MoveMonsters</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_4">temp14_4</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ItsChallenge">ItsChallenge</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ItsChallenge">ItsChallenge</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>1</span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,#</span><span>8</span><span>:</span><span>MOVEQ</span><span> </span><span>R0</span><span>,#</span><span>10</span><span>  </span><span></span><span class="comment" data-type="Comment">; if challenge then 10 monsters</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerSpr">PointerSpr</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#MonsterList">MonsterList</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R12</span><span>,#</span><span>8]</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R9</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>   </span><span></span><span class="comment" data-type="Comment">; = (5*!ScrPX+ScrFX)*4</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R13</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R13</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span>[R13</span><span>,#</span><span>8]</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R9</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R13</span><span>,</span><span>R11</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>   </span><span></span><span class="comment" data-type="Comment">; = (5*!ScrPY+ScrFY)*4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span></span>
<span></span>
<span><span class="label"><a id="LmM" data-type="Label">.LmM</a></span></span>
<span><span>LDMIA</span><span> </span><span>R2</span><span>,</span><span>{R3</span><span>,</span><span>R4</span><span>, </span><span>R5</span><span>,</span><span>R6</span><span>, </span><span>R7</span><span>,</span><span>R8}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>10</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#Etourdi">Etourdi</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; etourdi</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R8</span><span>,#</span><span>31</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#Limbo">Limbo</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#BlurpNait">BlurpNait</a></span></span>
<span><span>SUBGT</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span></span>
<span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R8</span><span>,#</span><span>9</span><span>      </span><span></span><span class="comment" data-type="Comment">; reset counter</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandRel2">LandRel2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R10</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span class="branch"><a data-type="Branch" href="#OAdr">OAdr</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>6]!</span><span>    </span><span></span><span class="comment" data-type="Comment">; erase occ monster</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R11</span><span>,#</span><span>1&lt;&lt;12</span><span>   </span><span></span><span class="comment" data-type="Comment">; choose way (oriz or vert)</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#oriz">oriz</a></span></span>
<span><span class="label"><a id="vert" data-type="Label">.vert</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>     </span><span></span><span class="comment" data-type="Comment">; s'il y a deux players,les monstres se divisent la tache</span></span>
<span><span>TSTNE</span><span> </span><span>R0</span><span>,#</span><span>%1</span></span>
<span><span>SUBEQ</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>):</span><span>LDREQ</span><span> </span><span>R14</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>)</span><span>]</span></span>
<span><span>SUBNE</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosY2">PosY2</a></span><span>):</span><span>LDRNE</span><span> </span><span>R14</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosY2">PosY2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R11</span><span>,#</span><span>%11&lt;&lt;3</span><span>:</span><span>EOREQ</span><span> </span><span>R14</span><span>,</span><span>R11</span><span>,#</span><span>%1&lt;&lt;31</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R14</span><span>,#</span><span>%1&lt;&lt;31</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#up">up</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>256]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,#</span><span>64]</span><span>:</span><span>TSTPL</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>:</span><span>ADDEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>MVNEQ</span><span> </span><span>R6</span><span>,#</span><span>19</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>-256]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,#</span><span>-64]</span><span>:</span><span>TSTPL</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>:</span><span>SUBEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R6</span><span>,#</span><span>20</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#Baddie">Baddie</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,</span><span>R0</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#danger">danger</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span class="label"><a id="up" data-type="Label">.up</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>-256]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,#</span><span>-64]</span><span>:</span><span>TSTPL</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>:</span><span>SUBEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R6</span><span>,#</span><span>20</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>256]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,#</span><span>64]</span><span>:</span><span>TSTPL</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>:</span><span>ADDEQ</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>MVNEQ</span><span> </span><span>R6</span><span>,#</span><span>19</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#Baddie">Baddie</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,</span><span>R0</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#danger">danger</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span class="label"><a id="oriz" data-type="Label">.oriz</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>     </span><span></span><span class="comment" data-type="Comment">; s'il y a deux players,les monstres se divisent la tache</span></span>
<span><span>TSTNE</span><span> </span><span>R0</span><span>,#</span><span>%1</span></span>
<span><span>SUBEQ</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span>LDREQ</span><span> </span><span>R14</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]</span></span>
<span><span>SUBNE</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>):</span><span>LDRNE</span><span> </span><span>R14</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R3</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R11</span><span>,#</span><span>%11&lt;&lt;3</span><span>:</span><span>EOREQ</span><span> </span><span>R14</span><span>,</span><span>R11</span><span>,#</span><span>%1&lt;&lt;31</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R14</span><span>,#</span><span>1&lt;&lt;31</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#left">left</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,#</span><span>1]</span><span>:</span><span>TSTPL</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>:</span><span>ADDEQ</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span>MVNEQ</span><span> </span><span>R5</span><span>,#</span><span>19</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>-4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,#</span><span>-1]</span><span>:</span><span>TSTPL</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>:</span><span>SUBEQ</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R5</span><span>,#</span><span>20</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#Baddie">Baddie</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,</span><span>R0</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#danger">danger</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span class="label"><a id="left" data-type="Label">.left</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>-4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,#</span><span>-1]</span><span>:</span><span>TSTPL</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>:</span><span>SUBEQ</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R5</span><span>,#</span><span>20</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span>LDRPLB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,#</span><span>1]</span><span>:</span><span>TSTPL</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>:</span><span>ADDEQ</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span>MVNEQ</span><span> </span><span>R5</span><span>,#</span><span>19</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#Baddie">Baddie</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,</span><span>R0</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#danger">danger</a></span></span>
<span></span>
<span><span class="label"><a id="noChange" data-type="Label">.noChange</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span class="branch"><a data-type="Branch" href="#OAdr">OAdr</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>6]</span><span>    </span><span></span><span class="comment" data-type="Comment">; restore occ monster</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R9</span><span>,</span><span>R8</span><span>,#</span><span>7</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R7</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>1</span><span>     </span><span></span><span class="comment" data-type="Comment">; animation phase</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>:</span><span>SUBGT</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>2</span><span>:</span><span>ADDLT</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>2</span><span>   :</span><span>ADDMI</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>12</span><span>:</span><span>ADDGT</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>16</span></span>
<span><span>CMPEQ</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>12</span><span> </span><span></span><span class="comment" data-type="Comment">; dont move</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span>SUBGT</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>2</span><span>:</span><span>ADDLT</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>2</span><span>   :</span><span>ADDMI</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>4</span><span>  </span><span></span><span class="comment" data-type="Comment">; direction</span></span>
<span></span>
<span><span class="label"><a id="retEtour" data-type="Label">.retEtour</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]</span><span> </span><span></span><span class="comment" data-type="Comment">;bloc en mouvement?</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R10</span><span>,#</span><span>1</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#nokill1">nokill1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx">movbx</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx">movbx</a></span><span>)</span><span>]</span></span>
<span><span></span><span>                     </span><span></span><span class="comment" data-type="Comment">; test o-collision with launched block</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R14</span><span>,</span><span>R5</span><span>,</span><span>R14</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span>RSBMI</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>20</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nokill1">nokill1</a></span><span>                   </span><span></span><span class="comment" data-type="Comment">; orizonally killed</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movby">movby</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movby">movby</a></span><span>)</span><span>]</span></span>
<span><span></span><span>                     </span><span></span><span class="comment" data-type="Comment">; test v-collision with launched block</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R10</span><span>,</span><span>R6</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span>RSBMI</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>20</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nokill1">nokill1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>15</span><span>:</span><span>CMPMI</span><span> </span><span>R14</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>4800</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#MonsterDead1">MonsterDead1</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; etourdi</span></span>
<span><span></span><span>                                                                 </span><span></span><span class="comment" data-type="Comment">; ou mort</span></span>
<span><span></span><span class="comment" data-type="Comment">; IDEM pour bloc Nb2</span></span>
<span></span>
<span><span class="label"><a id="nokill1" data-type="Label">.nokill1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]</span><span> </span><span></span><span class="comment" data-type="Comment">;mouvement bloc?</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R10</span><span>,#</span><span>1</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#nokill2">nokill2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx2">movbx2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx2">movbx2</a></span><span>)</span><span>]</span></span>
<span><span></span><span>                     </span><span></span><span class="comment" data-type="Comment">; test o-collision with launched block nb2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R14</span><span>,</span><span>R5</span><span>,</span><span>R14</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span>RSBMI</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>20</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nokill2">nokill2</a></span><span>                   </span><span></span><span class="comment" data-type="Comment">; orizonally killed</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movby2">movby2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movby2">movby2</a></span><span>)</span><span>]</span></span>
<span><span></span><span>                     </span><span></span><span class="comment" data-type="Comment">; test v-collision with launched block nb2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R10</span><span>,</span><span>R6</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span>RSBMI</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>20</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nokill2">nokill2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>15</span><span>:</span><span>CMPMI</span><span> </span><span>R14</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>4800</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#MonsterDead2">MonsterDead2</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; etourdi</span></span>
<span><span></span><span>                                                                 </span><span></span><span class="comment" data-type="Comment">; ou mort</span></span>
<span><span class="label"><a id="nokill2" data-type="Label">.nokill2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>)</span><span>]</span><span> </span><span></span><span class="comment" data-type="Comment">;mouvement bloc?</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R10</span><span>,#</span><span>1</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#nokill3">nokill3</a></span><span>                      </span><span></span><span class="comment" data-type="Comment">; idem pour badbloc</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>)</span><span>]</span></span>
<span><span></span><span>                     </span><span></span><span class="comment" data-type="Comment">; test o-collision with launched block nb3</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R14</span><span>,</span><span>R5</span><span>,</span><span>R14</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span>RSBMI</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>18</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nokill3">nokill3</a></span><span>                   </span><span></span><span class="comment" data-type="Comment">; orizonally killed</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badby">badby</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badby">badby</a></span><span>)</span><span>]</span></span>
<span><span></span><span>                     </span><span></span><span class="comment" data-type="Comment">; test v-collision with launched block nb3</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R10</span><span>,</span><span>R6</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span>RSBMI</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>18</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nokill3">nokill3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>15</span><span>:</span><span>CMPMI</span><span> </span><span>R14</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>4800</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#MonsterDead3">MonsterDead3</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; etourdi</span></span>
<span><span></span><span>                                                                 </span><span></span><span class="comment" data-type="Comment">; ou mort</span></span>
<span><span class="label"><a id="nokill3" data-type="Label">.nokill3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>4864</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noPossibleChok">noPossibleChok</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ElectroChok">ElectroChok</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R10</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ElectroChok">ElectroChok</a></span><span>)</span><span>]</span><span>                                                      </span><span></span><span class="comment" data-type="Comment">; Teste si monstre electrifie' ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noPossibleChok">noPossibleChok</a></span><span>             </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noTestX">noTestX</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>3</span></span>
<span><span>CMPNE</span><span> </span><span>R3</span><span>,#</span><span>44</span></span>
<span><span>ADDEQ</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>4800</span><span>    </span><span></span><span class="comment" data-type="Comment">; monstre tare' apres coup de foudre (electric)</span></span>
<span></span>
<span><span class="label"><a id="noTestX" data-type="Label">.noTestX</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noTestY">noTestY</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>3</span></span>
<span><span>CMPNE</span><span> </span><span>R4</span><span>,#</span><span>44</span></span>
<span><span>ADDEQ</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>4800</span><span>    </span><span></span><span class="comment" data-type="Comment">; monstre tare' (ou doublement tare') apres foudre</span></span>
<span><span class="label"><a id="noTestY" data-type="Label">.noTestY</a></span></span>
<span></span>
<span><span class="label"><a id="noPossibleChok" data-type="Label">.noPossibleChok</a></span></span>
<span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R3</span><span>,</span><span>R4</span><span>, </span><span>R5</span><span>,</span><span>R6</span><span>, </span><span>R7</span><span>,</span><span>R8}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R5</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R12</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R6</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R13</span></span>
<span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3</span><span>,</span><span>R4</span><span>,</span><span>R9}</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Pengo No1 touche' par monstre?</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span>]</span><span>   </span><span></span><span class="comment" data-type="Comment">;Pengi est immortel</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noMortel1">noMortel1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noMortel1">noMortel1</a></span><span> </span><span></span><span class="comment" data-type="Comment">; si Pengo mort,ne le tue pas une deuxieme fois</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R9</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaX">DeltaX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R9</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaX">DeltaX</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>R3</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R9</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaY">DeltaY</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R9</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaY">DeltaY</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R4</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R5</span><span>,#</span><span>16</span></span>
<span><span>CMNPL</span><span> </span><span>R6</span><span>,#</span><span>16</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noMortel1">noMortel1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>16</span></span>
<span><span>CMPMI</span><span> </span><span>R6</span><span>,#</span><span>16</span></span>
<span><span>MOVMI</span><span> </span><span>R7</span><span>,#</span><span>1</span><span>:</span><span>SUBMI</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span>STRMI</span><span> </span><span>R7</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span></span>
<span><span></span><span>                                           </span><span></span><span class="comment" data-type="Comment">; allarm flag ( collision )</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,</span><span>R2</span><span>:</span><span>MOVMI</span><span> </span><span>R1</span><span>,#</span><span>33</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>44</span><span>:</span><span>SWIMI</span><span> "</span><span>Trk_MakeNoise</span><span>":</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R7</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R9</span></span>
<span><span></span><span class="comment" data-type="Comment">; Pengo No2 touche' par monstre?</span></span>
<span><span class="label"><a id="noMortel1" data-type="Label">.noMortel1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal2">Unreal2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal2">Unreal2</a></span><span>)</span><span>]</span><span>  </span><span></span><span class="comment" data-type="Comment">;Pengi est immortel</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noMortel2">noMortel2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noMortel2">noMortel2</a></span><span> </span><span></span><span class="comment" data-type="Comment">; si Pengo mort,ne le tue pas une deuxieme fois</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R9</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaX2">DeltaX2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R9</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaX2">DeltaX2</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>R3</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R9</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaY2">DeltaY2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R9</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaY2">DeltaY2</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R4</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R5</span><span>,#</span><span>16</span></span>
<span><span>CMNPL</span><span> </span><span>R6</span><span>,#</span><span>16</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noMortel2">noMortel2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>16</span></span>
<span><span>CMPMI</span><span> </span><span>R6</span><span>,#</span><span>16</span></span>
<span><span>MOVMI</span><span> </span><span>R7</span><span>,#</span><span>1</span><span>:</span><span>SUBMI</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span>STRMI</span><span> </span><span>R7</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,</span><span>R2</span><span>:</span><span>MOVMI</span><span> </span><span>R1</span><span>,#</span><span>33</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>44</span><span>:</span><span>SWIMI</span><span> "</span><span>Trk_MakeNoise</span><span>":</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R7</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R9</span></span>
<span></span>
<span><span class="label"><a id="noMortel2" data-type="Label">.noMortel2</a></span></span>
<span><span class="label"><a id="NextMonst" data-type="Label">.NextMonst</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>ROR</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Bitwise Exclusive OR between register and operand"title="Bitwise Exclusive OR between register and operand">EOR</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>ROR</span><span>#</span><span>7</span><span>   </span><span></span><span class="comment" data-type="Comment">; change rnd value</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LmM">LmM</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerSpr">PointerSpr</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_4">temp14_4</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; ; ; ; ; ; ; ; ;</span></span>
<span></span>
<span><span class="label"><a id="danger" data-type="Label">.danger</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R14</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span><span> </span><span></span><span class="comment" data-type="Comment">;deja un bloc en mouvement</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>256]</span><span> :</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#downBad">downBad</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>-256]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span>   </span><span class="branch"><a data-type="Branch" href="#upBad">upBad</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>-4]</span><span>  :</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#leftBad">leftBad</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>4]</span><span>   :</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#rightBad">rightBad</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; ; ; ; ; ; ; ; ; ; ; ;</span></span>
<span></span>
<span><span class="label"><a id="downBad" data-type="Label">.downBad</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span>MVN</span><span> </span><span>R6</span><span>,#</span><span>19</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>512]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R9</span><span>,#</span><span>256</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#crackIt">crackIt</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#badbdy">badbdy</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#badbdx">badbdx</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#okMoveBlock">okMoveBlock</a></span></span>
<span></span>
<span><span class="label"><a id="upBad" data-type="Label">.upBad</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>-512]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>R9</span><span>,#</span><span>256</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#crackIt">crackIt</a></span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R9</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#badbdy">badbdy</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#badbdx">badbdx</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#okMoveBlock">okMoveBlock</a></span></span>
<span></span>
<span><span class="label"><a id="leftBad" data-type="Label">.leftBad</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>-8]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>R9</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#crackIt">crackIt</a></span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R9</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#badbdx">badbdx</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#badbdy">badbdy</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#okMoveBlock">okMoveBlock</a></span></span>
<span></span>
<span><span class="label"><a id="rightBad" data-type="Label">.rightBad</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span>MVN</span><span> </span><span>R5</span><span>,#</span><span>19</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R14</span><span>,</span><span>[R9</span><span>,#</span><span>+8]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R14</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R9</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#crackIt">crackIt</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#badbdx">badbdx</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#badbdy">badbdy</a></span></span>
<span></span>
<span><span class="label"><a id="okMoveBlock" data-type="Label">.okMoveBlock</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>&3000</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R14</span><span>,</span><span>-R10]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R10</span><span>,</span><span>[R14]</span><span>  </span><span></span><span class="comment" data-type="Comment">; unset block</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; move now!</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#badby">badby</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>":</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R9</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R10</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="crackIt" data-type="Label">.crackIt</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandAdr">LandAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>&3000</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R14</span><span>,</span><span>-R10]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R10</span><span>,</span><span>[R14]</span><span>,</span><span>-R9</span><span>  </span><span></span><span class="comment" data-type="Comment">; unset block</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#reserv">reserv</a></span><span>:</span><span>STMIA</span><span> </span><span>R9</span><span>,</span><span>{R0</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#CrashesBAS">CrashesBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R9</span><span>,</span><span>R10</span><span>,</span><span>LSL</span><span>#</span><span>2]!</span><span>:</span><span>ANDS</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>&FF000000</span><span>:</span><span>LDRNE</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#OAdr">OAdr</a></span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ADDNE</span><span> </span><span>R0</span><span>,</span><span>R4</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>MOVNE</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span>STRNEB</span><span> </span><span>R4</span><span>,</span><span>[R0]</span><span>  </span><span></span><span class="comment" data-type="Comment">; to erase precedent</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R10</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>16&lt;&lt;24</span></span>
<span><span>ORR</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R14</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R10</span><span>,</span><span>[R9]</span><span>    </span><span></span><span class="comment" data-type="Comment">; met NewCrash dans table (bonne position)</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>25</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>":</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R9</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R10</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#reserv">reserv</a></span><span>:</span><span>LDMIA</span><span> </span><span>R9</span><span>,</span><span>{R0</span><span>,</span><span>R4}</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#noChange">noChange</a></span></span>
<span></span>
<span><span class="label"><a id="reserv" data-type="Label">.reserv</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="MonsterDead1" data-type="Label">.MonsterDead1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movcrsh">movcrsh</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movcrsh">movcrsh</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R10</span><span>,</span><span>[R14]</span></span>
<span><span></span><span>                                                    </span><span></span><span class="comment" data-type="Comment">; pour s'en souvenir</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#MonsterDead3">MonsterDead3</a></span></span>
<span></span>
<span><span class="label"><a id="MonsterDead2" data-type="Label">.MonsterDead2</a></span><span>                        </span><span></span><span class="comment" data-type="Comment">; idem pour Pengo Nb2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R14</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movcrsh2">movcrsh2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span>[R14</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movcrsh2">movcrsh2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R10</span><span>,</span><span>[R14]</span></span>
<span></span>
<span><span class="label"><a id="MonsterDead3" data-type="Label">.MonsterDead3</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span class="branch"><a data-type="Branch" href="#OAdr">OAdr</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R14</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R14</span><span>,</span><span>[R10</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>6]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetDayOfBirth">SetDayOfBirth</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R9</span><span>,</span><span>R2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>42</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>":</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R7</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R9</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NextMonst">NextMonst</a></span></span>
<span></span>
<span><span class="label"><a id="Limbo" data-type="Label">.Limbo</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; le monstre va bientot naitre</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R8</span><span>,</span><span>[R2</span><span>,#</span><span>20]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R8</span><span>,#</span><span>31</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#MonsterGenesis">MonsterGenesis</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NextMonst">NextMonst</a></span></span>
<span></span>
<span><span class="label"><a id="BlurpNait" data-type="Label">.BlurpNait</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R7</span><span>,</span><span>R8</span><span>,</span><span>ASR</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>148</span><span>:</span><span>ADDNE</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>4*12+4-24</span><span>:</span><span>ADDEQ</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>4*12</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#retEtour">retEtour</a></span></span>
<span></span>
<span><span class="label"><a id="Etourdi" data-type="Label">.Etourdi</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>16</span><span>                  </span><span></span><span class="comment" data-type="Comment">; sub counter</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R9</span><span>,</span><span>R8</span><span>,#</span><span>255</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R7</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>7</span><span>     </span><span></span><span class="comment" data-type="Comment">; animation phase</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>:</span><span>ADDMI</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>12+8</span><span>:</span><span>ADDGT</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>16+6</span></span>
<span><span>CMPEQ</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>12+8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>0</span><span>:</span><span>ADDMI</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>4+6</span><span>:</span><span>ADDGT</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#retEtour">retEtour</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="SetSpeedOfBirth" data-type="Label">.SetSpeedOfBirth</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; input R0=0..13 (slow..fast)</span></span>
<span><span>MVN</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span> </span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span> </span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#MaskForSpeed">MaskForSpeed</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="SetDayOfBirth" data-type="Label">.SetDayOfBirth</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; input R2=monsterlist</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R6</span><span>,</span><span class="branch"><a data-type="Branch" href="#MaskForSpeed">MaskForSpeed</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>ROR</span><span>#</span><span>1</span><span>   </span><span></span><span class="comment" data-type="Comment">; change rnd</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R6</span><span>,</span><span>R8</span><span>,</span><span>R6</span><span>:</span><span>MVN</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>LSR</span><span>#</span><span>19</span><span>:</span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R6</span><span>,#</span><span>47</span><span>:</span><span>MVNPL</span><span> </span><span>R6</span><span>,#</span><span>47</span><span> </span><span></span><span class="comment" data-type="Comment">; minimum</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R6</span><span>,</span><span>[R2</span><span>,#</span><span>20]</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="MaskForSpeed" data-type="Label">.MaskForSpeed</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> (</span><span>%1111111111111</span><span>)</span><span>&lt;&lt;19</span></span>
<span></span>
<span><span class="label"><a id="MonsterGenesis" data-type="Label">.MonsterGenesis</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; R2=position in MonsterList</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ItsChallenge">ItsChallenge</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ItsChallenge">ItsChallenge</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#MonsterChallenge">MonsterChallenge</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandRel2">LandRel2</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; =Land</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R6</span><span>,</span><span>[R6</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R9</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R9</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span class="label"><a id="TRYanother" data-type="Label">.TRYanother</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>ROR</span><span>#</span><span>1</span><span>   </span><span></span><span class="comment" data-type="Comment">; change rnd value</span></span>
<span><span></span><span>                                   </span><span></span><span class="comment" data-type="Comment">; intervalle = R3 et R4 (0..47)</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R3</span><span>,</span><span>R8</span><span>,#</span><span>%11111</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R8</span><span>,#</span><span>%1111&lt;&lt;24</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>3</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>R3</span><span>,</span><span>R6</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>2</span><span>:</span><span>BCC</span><span> </span><span class="branch"><a data-type="Branch" href="#TRYanother">TRYanother</a></span><span> </span><span></span><span class="comment" data-type="Comment">;pas trop pres du pengo</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R10</span><span>,</span><span>R3</span><span>,</span><span>R9</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>2</span><span>:</span><span>BCC</span><span> </span><span class="branch"><a data-type="Branch" href="#TRYanother">TRYanother</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R8</span><span>,#(</span><span>%11111</span><span>)</span><span>&lt;&lt;15</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R8</span><span>,</span><span>LSR</span><span>#</span><span>28</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>3</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R5</span><span>,</span><span>[R7</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#TRYanother">TRYanother</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,#</span><span>0</span></span>
<span><span>STMIA</span><span> </span><span>R2</span><span>,</span><span>{R3</span><span>,</span><span>R4</span><span>,</span><span>R6</span><span>,</span><span>R7}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="MonsterChallenge" data-type="Label">.MonsterChallenge</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; R2=position in MonsterList</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandRel2">LandRel2</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; =Land</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R9</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ChallPos">ChallPos</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R9</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ChallPos">ChallPos</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R9</span></span>
<span></span>
<span><span class="label"><a id="TRYanother2" data-type="Label">.TRYanother2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>ROR</span><span>#</span><span>1</span><span>   </span><span></span><span class="comment" data-type="Comment">; change rnd value</span></span>
<span><span></span><span>                             </span><span></span><span class="comment" data-type="Comment">; intervalle = R3 (0..11) et R4 (0..11)</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R3</span><span>,</span><span>R8</span><span>,#</span><span>%111</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R8</span><span>,#</span><span>%11&lt;&lt;5</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>5</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R8</span><span>,#(</span><span>%111</span><span>)</span><span>&lt;&lt;15</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R8</span><span>,</span><span>LSR</span><span>#</span><span>30</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R5</span><span>,</span><span>[R7</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#TRYanother2">TRYanother2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,#</span><span>%11111100</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,#</span><span>0</span></span>
<span><span>STMIA</span><span> </span><span>R2</span><span>,</span><span>{R3</span><span>,</span><span>R4</span><span>,</span><span>R6</span><span>,</span><span>R7}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R8</span><span>,</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="GenerateAllMonsters" data-type="Label">.GenerateAllMonsters</a></span><span>             </span><span></span><span class="comment" data-type="Comment">; Cree tous les monstres</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_6">temp14_6</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>9</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#MonsterListAdr">MonsterListAdr</a></span></span>
<span></span>
<span><span class="label"><a id="ForEveryMonster" data-type="Label">.ForEveryMonster</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SetDayOfBirth">SetDayOfBirth</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#ForEveryMonster">ForEveryMonster</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_6">temp14_6</a></span></span>
<span></span>
<span><span class="label"><a id="MonsterListAdr" data-type="Label">.MonsterListAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#MonsterList">MonsterList</a></span></span>
<span></span>
<span><span class="label"><a id="Random" data-type="Label">.Random</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-1</span><span>      </span><span></span><span class="comment" data-type="Comment">; RANDOM NUMBERS</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="Crashes" data-type="Label">.Crashes</a></span><span> </span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>     </span><span></span><span class="comment" data-type="Comment">; x,y,kind,counter</span></span>
<span><span></span><span>         </span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="cycle" data-type="Label">.cycle</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="LSprCnt" data-type="Label">.LSprCnt</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#ListOfSprites">ListOfSprites</a></span></span>
<span><span class="label"><a id="temp14_6" data-type="Label">.temp14_6</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="LandAdr" data-type="Label">.LandAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Land">Land</a></span></span>
<span></span>
<span><span class="label"><a id="CreateAllSprites" data-type="Label">.CreateAllSprites</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; input R11 = 1 or 2  (nb of pengos)</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_6">temp14_6</a></span><span>                 </span><span></span><span class="comment" data-type="Comment">; FIRST PENGI 1</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#LSprCnt">LSprCnt</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#cycle">cycle</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#cycle">cycle</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; cycle mouvement</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R2</span><span>,#</span><span>%11</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Apparence">Apparence</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span></span>
<span><span>SUBNE</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>1</span></span>
<span><span>STRNE</span><span> </span><span>R7</span><span>,</span><span>[R1]</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noPengo">noPengo</a></span></span>
<span></span>
<span><span class="label"><a id="Apparence" data-type="Label">.Apparence</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaX">DeltaX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaX">DeltaX</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaY">DeltaY</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaY">DeltaY</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir">PengDir</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir">PengDir</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#dontWorry">dontWorry</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R7</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Reincarnation1">Reincarnation1</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; Pengo renait apres son assassinat</span></span>
<span><span class="label"><a id="EndOfReincarnation1" data-type="Label">.EndOfReincarnation1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>    </span><span></span><span class="comment" data-type="Comment">; <0 = assassine'?</span></span>
<span><span>SUBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>8</span><span>   </span><span></span><span class="comment" data-type="Comment">; alors pas de sprite!</span></span>
<span><span>ADDMI</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>1</span></span>
<span><span>SUBMI</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span>STRMI</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noPengo">noPengo</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>32</span></span>
<span><span>ADDMI</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>16</span><span>:</span><span>ADDMI</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>18</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSR</span><span>#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R3]</span><span>   </span><span></span><span class="comment" data-type="Comment">; Deadly</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Worry">Worry</a></span></span>
<span></span>
<span><span class="label"><a id="dontWorry" data-type="Label">.dontWorry</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span>ADDNE</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endofmov">endofmov</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY">DirY</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY">DirY</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span>ADDNE</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endofmov">endofmov</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span>MOVGT</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span>ADDGT</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>32</span><span>    </span><span></span><span class="comment" data-type="Comment">; pengi pousse le bloc</span></span>
<span></span>
<span><span class="label"><a id="endofmov" data-type="Label">.endofmov</a></span></span>
<span><span class="label"><a id="Worry" data-type="Label">.Worry</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; now pengo Nb 2</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="noPengo" data-type="Label">.noPengo</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noPengo2">noPengo2</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; un seul joueur</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R2</span><span>,#</span><span>%11</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Apparence2">Apparence2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal2">Unreal2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal2">Unreal2</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span></span>
<span><span>SUBNE</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>1</span></span>
<span><span>STRNE</span><span> </span><span>R7</span><span>,</span><span>[R1]</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noPengo2">noPengo2</a></span></span>
<span></span>
<span><span class="label"><a id="Apparence2" data-type="Label">.Apparence2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaX2">DeltaX2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaX2">DeltaX2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaY2">DeltaY2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DeltaY2">DeltaY2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir2">PengDir2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PengDir2">PengDir2</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#dontWorry2">dontWorry2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R7</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Reincarnation2">Reincarnation2</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; Pengo renait apres son assassinat</span></span>
<span><span class="label"><a id="EndOfReincarnation2" data-type="Label">.EndOfReincarnation2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>    </span><span></span><span class="comment" data-type="Comment">; <0 = assassine'?</span></span>
<span><span>SUBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>8</span><span>   </span><span></span><span class="comment" data-type="Comment">; alors pas de sprite</span></span>
<span><span>ADDMI</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>1</span></span>
<span><span>SUBMI</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span>STRMI</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noPengo2">noPengo2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>32</span></span>
<span><span>ADDMI</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>16</span><span>:</span><span>ADDMI</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>18</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSR</span><span>#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R3]</span><span>        </span><span></span><span class="comment" data-type="Comment">; Deadly2</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Worry2">Worry2</a></span></span>
<span></span>
<span><span class="label"><a id="dontWorry2" data-type="Label">.dontWorry2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span>ADDNE</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endofmov2">endofmov2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY2">DirY2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY2">DirY2</a></span><span>)</span><span>]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span>ADDNE</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endofmov2">endofmov2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R7</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span>MOVGT</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span>ADDGT</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>32</span><span>    </span><span></span><span class="comment" data-type="Comment">; pengi pousse le bloc</span></span>
<span></span>
<span><span class="label"><a id="endofmov2" data-type="Label">.endofmov2</a></span></span>
<span><span class="label"><a id="Worry2" data-type="Label">.Worry2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>36</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span></span>
<span></span>
<span><span class="label"><a id="noPengo2" data-type="Label">.noPengo2</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Crashes">Crashes</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; then Crash ( max 2 )</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R2]</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>&FF000000</span><span>:</span><span>BLNE</span><span> </span><span class="branch"><a data-type="Branch" href="#DoCrash">DoCrash</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,#</span><span>4]!</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>&FF000000</span><span>:</span><span>BLNE</span><span> </span><span class="branch"><a data-type="Branch" href="#DoCrash">DoCrash</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerSpr">PointerSpr</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MoveMonsters">MoveMonsters</a></span><span>                  </span><span></span><span class="comment" data-type="Comment">; then MONSTER</span></span>
<span></span>
<span><span></span><span>                                 </span><span></span><span class="comment" data-type="Comment">; then Blocs</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R10</span><span>,</span><span class="branch"><a data-type="Branch" href="#PointerSpr">PointerSpr</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R8</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R8</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreation">EndOfCreation</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise Exclusive OR between register and operand"title="Bitwise Exclusive OR between register and operand">EOR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>%1&lt;&lt;31</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R8]</span><span>,#</span><span>12</span><span>   </span><span></span><span class="comment" data-type="Comment">; MostSignificantBit ( alternance )</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R8</span><span>,</span><span>{R8</span><span>,</span><span>R9}</span><span>     </span><span></span><span class="comment" data-type="Comment">; movbdx,movbdy</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%1&lt;&lt;31</span><span>       </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx">movbx</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R6</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx">movbx</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R6</span><span>,#</span><span>4]</span><span> </span><span></span><span class="comment" data-type="Comment">;movby</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>)</span><span></span></span>
<span><span>LDMIA</span><span> </span><span>R6</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>R5}</span><span>      </span><span></span><span class="comment" data-type="Comment">; ScrPX,ScrPY,ScrFX,ScrFY</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>R2</span><span>       </span><span></span><span class="comment" data-type="Comment">; movbx-ScrPX       ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span> </span><span></span><span class="comment" data-type="Comment">; x5                ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R4</span><span>       </span><span></span><span class="comment" data-type="Comment">; - ScrFX</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; *4                ;</span></span>
<span><span>SUBEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span><span>SUBEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>R3</span><span>       </span><span></span><span class="comment" data-type="Comment">; movby-ScrPY       ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span> </span><span></span><span class="comment" data-type="Comment">; x5</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R5</span><span>       </span><span></span><span class="comment" data-type="Comment">; - ScrFY           ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; *4                ;</span></span>
<span><span>SUBEQ</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>SUBEQ</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>84</span></span>
<span><span>STMIA</span><span> </span><span>R10!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span><span>                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                   </span><span></span><span class="comment" data-type="Comment">;   ;</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreation">EndOfCreation</a></span><span>                 </span><span></span><span class="comment" data-type="Comment">;;;;;;</span></span>
<span><span></span><span>                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R9</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandAdr">LandAdr</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R6</span><span>,</span><span>[R4</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>  </span><span></span><span class="comment" data-type="Comment">;(mx+64*my%)*4+Land</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>24</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreationBut">EndOfCreationBut</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R9</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreX">scoreX</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreY">scoreY</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movcrsh">movcrsh</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movcrsh">movcrsh</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R12]</span><span>      </span><span></span><span class="comment" data-type="Comment">; reset movcrsh to 0</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>72+3</span><span>                                               </span><span></span><span class="comment" data-type="Comment">; ----------</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R3</span><span>,#</span><span>0+72</span><span> : </span><span>MOVEQ</span><span> </span><span>R12</span><span>,#</span><span>20</span><span>:</span><span>MOVMI</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>     </span><span></span><span class="comment" data-type="Comment">; 0 ou 20</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>2</span><span>:</span><span>MOVEQ</span><span> </span><span>R3</span><span>,#</span><span>1+72</span><span> : </span><span>MOVEQ</span><span> </span><span>R12</span><span>,#</span><span>50</span><span>                  </span><span></span><span class="comment" data-type="Comment">; 50</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>3</span><span>:</span><span>MOVEQ</span><span> </span><span>R3</span><span>,#</span><span>2+72</span><span> : </span><span>MOVEQ</span><span> </span><span>R12</span><span>,#</span><span>100</span><span>:</span><span>MOVGT</span><span> </span><span>R12</span><span>,#</span><span>200</span><span>  </span><span></span><span class="comment" data-type="Comment">; 100 ou 200</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreS">scoreS</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>MOVGT</span><span> </span><span>R11</span><span>,#</span><span>40</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreT">scoreT</a></span><span> </span><span></span><span class="comment" data-type="Comment">;si tue' monstres,alors view score</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AddScore1">AddScore1</a></span><span>            </span><span></span><span class="comment" data-type="Comment">; +R12 points pour avoir tue' des monstres</span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span>[R12]</span><span> </span><span></span><span class="comment" data-type="Comment">; read movwhat & stop bloc</span></span>
<span></span>
<span><span>BIC</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>%1&lt;&lt;31</span></span>
<span><span>ORR</span><span> </span><span>R12</span><span>,</span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span>ORR</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>   </span><span></span><span class="comment" data-type="Comment">; byte >> word</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span>     </span><span></span><span class="comment" data-type="Comment">;(mx+64*my%)*4+Land</span></span>
<span><span class="label"><a id="occupe1" data-type="Label">.occupe1</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R11</span><span>,</span><span>[R4</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>24</span><span>:</span><span>SUBMI</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R8</span><span>:</span><span>SUBMI</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#occupe1">occupe1</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R12</span><span>,</span><span>[R4</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]!</span><span>       </span><span></span><span class="comment" data-type="Comment">; set bloc on screen</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreEndBlk">ArbitreEndBlk</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; R11=1 indique que c'est player1</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreation">EndOfCreation</a></span></span>
<span></span>
<span><span class="label"><a id="EndOfCreationBut" data-type="Label">.EndOfCreationBut</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx">movbx</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx">movbx</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R12</span><span>,#</span><span>4]</span><span> </span><span></span><span class="comment" data-type="Comment">;movby</span></span>
<span></span>
<span><span class="label"><a id="EndOfCreation" data-type="Label">.EndOfCreation</a></span></span>
<span><span></span><span>       </span><span></span><span class="comment" data-type="Comment">;**************** IDEM but for pengo 2 ****************;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R8</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R8</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreation2">EndOfCreation2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise Exclusive OR between register and operand"title="Bitwise Exclusive OR between register and operand">EOR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>%1&lt;&lt;31</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R8]</span><span>,#</span><span>12</span><span>   </span><span></span><span class="comment" data-type="Comment">; MostSignificantBit ( alternance )</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R8</span><span>,</span><span>{R8</span><span>,</span><span>R9}</span><span>     </span><span></span><span class="comment" data-type="Comment">; movbdx2,movbdy2</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%1&lt;&lt;31</span><span>       </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx2">movbx2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R6</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx2">movbx2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R6</span><span>,#</span><span>4]</span><span> </span><span></span><span class="comment" data-type="Comment">;movby2</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>)</span><span></span></span>
<span><span>LDMIA</span><span> </span><span>R6</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>R5}</span><span>      </span><span></span><span class="comment" data-type="Comment">; ScrPX,ScrPY,ScrFX,ScrFY</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>R2</span><span>       </span><span></span><span class="comment" data-type="Comment">; movbx-ScrPX       ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span> </span><span></span><span class="comment" data-type="Comment">; x5                ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R4</span><span>       </span><span></span><span class="comment" data-type="Comment">; - ScrFX</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; *4                ;</span></span>
<span><span>SUBEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span><span>SUBEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>R3</span><span>       </span><span></span><span class="comment" data-type="Comment">; movby-ScrPY       ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span> </span><span></span><span class="comment" data-type="Comment">; x5</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R5</span><span>       </span><span></span><span class="comment" data-type="Comment">; - ScrFY           ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; *4                ;</span></span>
<span><span>SUBEQ</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>SUBEQ</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>                        </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>84</span></span>
<span><span>STMIA</span><span> </span><span>R10!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span><span>                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                   </span><span></span><span class="comment" data-type="Comment">;   ;</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreation2">EndOfCreation2</a></span><span>                </span><span></span><span class="comment" data-type="Comment">;;;;;;</span></span>
<span><span></span><span>                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R9</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandAdr">LandAdr</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R6</span><span>,</span><span>[R4</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>  </span><span></span><span class="comment" data-type="Comment">;(mx+64*my%)*4+Land</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>24</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreationBut2">EndOfCreationBut2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R9</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreX">scoreX</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreY">scoreY</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movcrsh2">movcrsh2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movcrsh2">movcrsh2</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R12]</span><span>      </span><span></span><span class="comment" data-type="Comment">; reset movcrsh to 0</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>72+3</span><span>                                               </span><span></span><span class="comment" data-type="Comment">; ----------</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R3</span><span>,#</span><span>0+72</span><span> : </span><span>MOVEQ</span><span> </span><span>R12</span><span>,#</span><span>20</span><span>:</span><span>MOVMI</span><span> </span><span>R12</span><span>,#</span><span>0</span><span>     </span><span></span><span class="comment" data-type="Comment">; 0 ou 20</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>2</span><span>:</span><span>MOVEQ</span><span> </span><span>R3</span><span>,#</span><span>1+72</span><span> : </span><span>MOVEQ</span><span> </span><span>R12</span><span>,#</span><span>50</span><span>                  </span><span></span><span class="comment" data-type="Comment">; 50</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>3</span><span>:</span><span>MOVEQ</span><span> </span><span>R3</span><span>,#</span><span>2+72</span><span> : </span><span>MOVEQ</span><span> </span><span>R12</span><span>,#</span><span>100</span><span>:</span><span>MOVGT</span><span> </span><span>R12</span><span>,#</span><span>200</span><span>  </span><span></span><span class="comment" data-type="Comment">; 100 ou 200</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreS">scoreS</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>MOVGT</span><span> </span><span>R11</span><span>,#</span><span>40</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreT">scoreT</a></span><span> </span><span></span><span class="comment" data-type="Comment">;si tue' monstres,alors view score</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AddScore2">AddScore2</a></span><span>            </span><span></span><span class="comment" data-type="Comment">; +R12 points pour avoir tue' des monstres</span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span>[R12]</span><span>  </span><span></span><span class="comment" data-type="Comment">; read movwhat & stop bloc</span></span>
<span></span>
<span><span>BIC</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>%1&lt;&lt;31</span></span>
<span><span>ORR</span><span> </span><span>R12</span><span>,</span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span>ORR</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>   </span><span></span><span class="comment" data-type="Comment">; byte >> word</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span>     </span><span></span><span class="comment" data-type="Comment">;(mx+64*my%)*4+Land</span></span>
<span><span class="label"><a id="occupe2" data-type="Label">.occupe2</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R11</span><span>,</span><span>[R4</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>24</span><span>:</span><span>SUBMI</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R8</span><span>:</span><span>SUBMI</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#occupe2">occupe2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R12</span><span>,</span><span>[R4</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]!</span><span>       </span><span></span><span class="comment" data-type="Comment">; set bloc on screen</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ArbitreEndBlk">ArbitreEndBlk</a></span><span>  </span><span></span><span class="comment" data-type="Comment">;R11=2 indique que c'est player2</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreation2">EndOfCreation2</a></span></span>
<span></span>
<span><span class="label"><a id="EndOfCreationBut2" data-type="Label">.EndOfCreationBut2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx2">movbx2</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx2">movbx2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R12</span><span>,#</span><span>4]</span><span> </span><span></span><span class="comment" data-type="Comment">;movby2</span></span>
<span></span>
<span><span class="label"><a id="EndOfCreation2" data-type="Label">.EndOfCreation2</a></span></span>
<span></span>
<span><span></span><span>       </span><span></span><span class="comment" data-type="Comment">;**************** IDEM but for block BAD **************;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R8</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R8</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreation3">EndOfCreation3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise Exclusive OR between register and operand"title="Bitwise Exclusive OR between register and operand">EOR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>%1&lt;&lt;31</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R8]</span><span>,#</span><span>12</span><span>   </span><span></span><span class="comment" data-type="Comment">; MostSignificantBit ( alternance )</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R8</span><span>,</span><span>{R8</span><span>,</span><span>R9}</span><span>     </span><span></span><span class="comment" data-type="Comment">; badbdx,badbdy</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R0</span><span>,#</span><span>%1&lt;&lt;31</span><span>       </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R6</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R6</span><span>,#</span><span>4]</span><span> </span><span></span><span class="comment" data-type="Comment">;badby</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>)</span><span></span></span>
<span><span>LDMIA</span><span> </span><span>R6</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>R5}</span><span>      </span><span></span><span class="comment" data-type="Comment">; ScrPX,ScrPY,ScrFX,ScrFY</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>R2</span><span>       </span><span></span><span class="comment" data-type="Comment">; movbx-ScrPX       ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span> </span><span></span><span class="comment" data-type="Comment">; x5                ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R4</span><span>       </span><span></span><span class="comment" data-type="Comment">; - ScrFX</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; *4                ;</span></span>
<span><span>SUBEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span><span>SUBEQ</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>R3</span><span>       </span><span></span><span class="comment" data-type="Comment">; movby-ScrPY       ;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span> </span><span></span><span class="comment" data-type="Comment">; x5</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R5</span><span>       </span><span></span><span class="comment" data-type="Comment">; - ScrFY           ;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; *4                ;</span></span>
<span><span>SUBEQ</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>3</span><span>                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span>SUBEQ</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R9</span><span>,</span><span>LSL</span><span>#</span><span>1</span></span>
<span><span></span><span>                                       </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>84</span><span>  </span><span></span><span class="comment" data-type="Comment">; normal block</span></span>
<span><span>STMIA</span><span> </span><span>R10!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span><span>                  </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span></span><span>                                   </span><span></span><span class="comment" data-type="Comment">;   ;</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreation3">EndOfCreation3</a></span><span>                </span><span></span><span class="comment" data-type="Comment">;;;;;;</span></span>
<span><span></span><span>                                   </span><span></span><span class="comment" data-type="Comment">;</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R9</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandAdr">LandAdr</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R6</span><span>,</span><span>[R4</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>  </span><span></span><span class="comment" data-type="Comment">;(mx+64*my%)*4+Land</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>24</span></span>
<span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfCreationBut3">EndOfCreationBut3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R8</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R9</span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>)</span><span>]</span><span>  </span><span></span><span class="comment" data-type="Comment">; read badwhat & stop bloc</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span>     </span><span></span><span class="comment" data-type="Comment">;(mx+64*my%)*4+Land</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R12</span><span>,</span><span>[R4</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R12</span><span>,#</span><span>24</span></span>
<span><span>MOVPL</span><span> </span><span>R12</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Store to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">STRPL</span><span> </span><span>R12</span><span>,</span><span>[R4</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span> </span><span></span><span class="comment" data-type="Comment">; set bloc on screen if there is not another block</span></span>
<span></span>
<span><span class="label"><a id="EndOfCreationBut3" data-type="Label">.EndOfCreationBut3</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R12</span><span>,#</span><span>4]</span><span> </span><span></span><span class="comment" data-type="Comment">;badby</span></span>
<span></span>
<span><span class="label"><a id="EndOfCreation3" data-type="Label">.EndOfCreation3</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;; Now sprite score ;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreT">scoreT</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noLittleScore">noLittleScore</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreT">scoreT</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreX">scoreX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreY">scoreY</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>)</span><span></span></span>
<span><span>LDMIA</span><span> </span><span>R6</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>R5}</span><span>      </span><span></span><span class="comment" data-type="Comment">; ScrPX,ScrPY,ScrFX,ScrFY</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>R2</span><span>       </span><span></span><span class="comment" data-type="Comment">; (movbx-ScrPX)*5-ScrFX</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R4</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; *4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>R3</span><span>       </span><span></span><span class="comment" data-type="Comment">; (movby-ScrPY)*5-ScrFY</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R5</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; *4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#scoreS">scoreS</a></span></span>
<span></span>
<span><span>STMIA</span><span> </span><span>R10!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span class="label"><a id="noLittleScore" data-type="Label">.noLittleScore</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#bombT">bombT</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>0</span></span>
<span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noBomb">noBomb</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span class="branch"><a data-type="Branch" href="#bombT">bombT</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#bombX">bombX</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#bombY">bombY</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>)</span><span></span></span>
<span><span>LDMIA</span><span> </span><span>R6</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>R5}</span><span>      </span><span></span><span class="comment" data-type="Comment">; ScrPX,ScrPY,ScrFx,ScrFY</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>R2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R4</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; *4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R5</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>    </span><span></span><span class="comment" data-type="Comment">; *4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>31</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R11</span><span>,#</span><span>76</span></span>
<span></span>
<span><span>STMIA</span><span> </span><span>R10!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span class="label"><a id="noBomb" data-type="Label">.noBomb</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>&FF0000</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R11</span><span>,</span><span>[R10]</span><span>       </span><span></span><span class="comment" data-type="Comment">; Sentinel</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_6">temp14_6</a></span></span>
<span></span>
<span></span>
<span><span class="label"><a id="NbOfCrash" data-type="Label">.NbOfCrash</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>                        </span><span></span><span class="comment" data-type="Comment">; max 2 crashes</span></span>
<span></span>
<span><span class="label"><a id="scoreX" data-type="Label">.scoreX</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="scoreY" data-type="Label">.scoreY</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="scoreT" data-type="Label">.scoreT</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="scoreS" data-type="Label">.scoreS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="bombX" data-type="Label">.bombX</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="bombY" data-type="Label">.bombY</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="bombT" data-type="Label">.bombT</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="OccTablBAS" data-type="Label">.OccTablBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#OccTable">OccTable</a></span></span>
<span></span>
<span><span class="label"><a id="DoCrash" data-type="Label">.DoCrash</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; Affiche bloc casse' (infos=R1)</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R8</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>1</span><span>:</span><span>BIC</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>&FF&lt;&lt;24</span><span>:</span><span>ORR</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>24</span><span>   </span><span></span><span class="comment" data-type="Comment">; decrement counter</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R1</span><span>,#</span><span>&FF0000</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>14</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>84+3</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R8</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrCoords">ScrCoords</a></span><span>)</span><span></span></span>
<span><span>LDMIA</span><span> </span><span>R6</span><span>,</span><span>{R6</span><span>,</span><span>R7</span><span>,</span><span>R9</span><span>,</span><span>R10}</span><span>      </span><span></span><span class="comment" data-type="Comment">; ScrPX,ScrPY,ScrFx,ScrFY</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R3</span><span>,</span><span>R1</span><span>,#</span><span>%111111</span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R3</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>   </span><span></span><span class="comment" data-type="Comment">;x5</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R9</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R9</span><span>,</span><span>R1</span><span>,#</span><span>%111111&lt;&lt;6</span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>6</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>   </span><span></span><span class="comment" data-type="Comment">;x5</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>R10</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R9</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#OccTablBAS">OccTablBAS</a></span></span>
<span><span>ORRGT</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,#</span><span>%11</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R8</span><span>,</span><span>[R9</span><span>,</span><span>R3]</span><span>      </span><span></span><span class="comment" data-type="Comment">; save wall on OccTable</span></span>
<span></span>
<span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R6</span><span>,</span><span>R7}</span><span> </span><span></span><span class="comment" data-type="Comment">;x,y</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>    </span><span></span><span class="comment" data-type="Comment">;sprnumb</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="Assassin" data-type="Label">.Assassin</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; for 2 players mode > ctrl if Pengo killed by partner</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Cas Pengo1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#casPengo2">casPengo2</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; Pengo1 deja mort! plus la peine d'enqueter</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat2">movwhat2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#casPengo2">casPengo2</a></span><span>                            </span><span></span><span class="comment" data-type="Comment">; pas de crime possible</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PenCoords">PenCoords</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PenCoords">PenCoords</a></span><span>)</span><span></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R3</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx2">movbx2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx2">movbx2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R0</span><span>,</span><span>R5</span><span>,</span><span>R0</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>3</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#casPengo2">casPengo2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movby2">movby2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movby2">movby2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R0</span><span>,</span><span>R6</span><span>,</span><span>R0</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#casPengo2">casPengo2</a></span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R0</span><span>,#</span><span>255</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span><span> </span><span></span><span class="comment" data-type="Comment">; crime!</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>16</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span><span>    </span><span></span><span class="comment" data-type="Comment">; ok,c'est regle'</span></span>
<span></span>
<span><span class="label"><a id="casPengo2" data-type="Label">.casPengo2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>MOVMI</span><span> </span><span>R15</span><span>,</span><span>R14</span><span>       </span><span></span><span class="comment" data-type="Comment">; Pengo2 deja mort! plus la peine d'enqueter</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movwhat">movwhat</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R15</span><span>,</span><span>R14</span><span>                            </span><span></span><span class="comment" data-type="Comment">; pas de crime possible</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PenCoords2">PenCoords2</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PenCoords2">PenCoords2</a></span><span>)</span><span></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R3</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx">movbx</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movbx">movbx</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R0</span><span>,</span><span>R5</span><span>,</span><span>R0</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>3</span><span>:</span><span>MOVGT</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movby">movby</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#movby">movby</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R0</span><span>,</span><span>R6</span><span>,</span><span>R0</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span>MOVGT</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R0</span><span>,#</span><span>255</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span><span> </span><span></span><span class="comment" data-type="Comment">; crime!</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>16</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CtrlMonsterBlock_P2" data-type="Label">.CtrlMonsterBlock_P2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R15</span><span>,</span><span>R14</span><span>           </span><span></span><span class="comment" data-type="Comment">; pas de crime possible</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlMonsterBlock_P1">CtrlMonsterBlock_P1</a></span><span> </span><span></span><span class="comment" data-type="Comment">; plus la peine d'enqueter</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PenCoords2">PenCoords2</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PenCoords2">PenCoords2</a></span><span>)</span><span></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R3</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R0</span><span>,</span><span>R5</span><span>,</span><span>R0</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>3</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlMonsterBlock_P1">CtrlMonsterBlock_P1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badby">badby</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badby">badby</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R0</span><span>,</span><span>R6</span><span>,</span><span>R0</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span>BGT</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlMonsterBlock_P1">CtrlMonsterBlock_P1</a></span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R0</span><span>,#</span><span>255</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span><span> </span><span></span><span class="comment" data-type="Comment">; crime!</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span></span>
<span><span class="label"><a id="CtrlMonsterBlock_P1" data-type="Label">.CtrlMonsterBlock_P1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badwhat">badwhat</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>MOVEQ</span><span> </span><span>R15</span><span>,</span><span>R14</span><span>                            </span><span></span><span class="comment" data-type="Comment">; pas de crime possible</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>MOVMI</span><span> </span><span>R15</span><span>,</span><span>R14</span><span>       </span><span></span><span class="comment" data-type="Comment">; Pengo1 deja mort! plus la peine d'enqueter</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PenCoords">PenCoords</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PenCoords">PenCoords</a></span><span>)</span><span></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R3</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badbx">badbx</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R0</span><span>,</span><span>R5</span><span>,</span><span>R0</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>3</span><span>:</span><span>MOVGT</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badby">badby</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#badby">badby</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>RSBS</span><span> </span><span>R0</span><span>,</span><span>R6</span><span>,</span><span>R0</span><span>:</span><span>RSBMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>4</span><span>:</span><span>MOVGT</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R0</span><span>,#</span><span>255</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span><span> </span><span></span><span class="comment" data-type="Comment">; crime!</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>" </span><span></span><span class="comment" data-type="Comment">;ha!</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span>                 </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span></span>
<span><span class="label"><a id="LandOADr" data-type="Label">.LandOADr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Land">Land</a></span></span>
<span></span>
<span><span class="label"><a id="Reincarnation1" data-type="Label">.Reincarnation1</a></span><span>              </span><span></span><span class="comment" data-type="Comment">; Pengo (ecrase' par bloc) renait</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R7</span><span>,#</span><span>1</span><span>   </span><span></span><span class="comment" data-type="Comment">; pengo pas encore vivant</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R6</span><span>,</span><span>R3</span><span>,#</span><span>%11</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R6</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R6</span><span>,</span><span>R3</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandOADr">LandOADr</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>8]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfReincarnation1">EndOfReincarnation1</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; pas trouve' de place</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>:</span><span>RSBMI</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>2</span><span>  </span><span></span><span class="comment" data-type="Comment">; ctrl si pas trop pres de l'autre</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfReincarnation1">EndOfReincarnation1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R3</span><span>,#</span><span>4]!</span><span>  </span><span></span><span class="comment" data-type="Comment">; new life</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,#</span><span>4]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,#</span><span>4]</span><span>  </span><span></span><span class="comment" data-type="Comment">; FinX,Y = 0</span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>   </span><span></span><span class="comment" data-type="Comment">; maintenant pengo vivant</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,</span><span>R2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>40</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>":</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R5</span><span> </span><span></span><span class="comment" data-type="Comment">;hihi</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfReincarnation1">EndOfReincarnation1</a></span></span>
<span></span>
<span><span class="label"><a id="Reincarnation2" data-type="Label">.Reincarnation2</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#Random">Random</a></span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R7</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPX">ScrPX</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R6</span><span>,</span><span>R3</span><span>,#</span><span>%11</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R6</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R5</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#ScrPY">ScrPY</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R6</span><span>,</span><span>R3</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandOADr">LandOADr</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,</span><span>R5</span><span>,</span><span>LSL</span><span>#</span><span>8]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfReincarnation2">EndOfReincarnation2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>:</span><span>RSBMI</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfReincarnation2">EndOfReincarnation2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX2">PosX2</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R3</span><span>,#</span><span>4]!</span><span> </span><span></span><span class="comment" data-type="Comment">;new life (but only if distant from other pengo)</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,#</span><span>4]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,#</span><span>4]</span><span>  </span><span></span><span class="comment" data-type="Comment">; FinX,Y = 0</span></span>
<span></span>
<span><span>MVN</span><span> </span><span>R7</span><span>,#</span><span>0</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,</span><span>R2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>30</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>40</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>":</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R5</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#EndOfReincarnation2">EndOfReincarnation2</a></span></span>
<span></span>
<span><span></span><span>              </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;; et voici l'impitoyable ARBITRE du jeu ;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span>              </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="temp14_11" data-type="Label">.temp14_11</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="CanTransfer" data-type="Label">.CanTransfer</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>   </span><span></span><span class="comment" data-type="Comment">; flag</span></span>
<span><span class="label"><a id="LandSBAS" data-type="Label">.LandSBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Land">Land</a></span></span>
<span></span>
<span><span class="label"><a id="Arbitre" data-type="Label">.Arbitre</a></span><span>               </span><span></span><span class="comment" data-type="Comment">; Ctrl Transporter/Score/...</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_11">temp14_11</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">; TRANSPORTER ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>         </span><span></span><span class="comment" data-type="Comment">; Pengi est-il arrete'?</span></span>
<span><span>CMPEQ</span><span> </span><span>R1</span><span>,#</span><span>0</span></span>
<span><span>MOVNE</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CanTransfer">CanTransfer</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandSBAS">LandSBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#TraDta">TraDta</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,</span><span>R4</span><span>:</span><span>LDREQ</span><span> </span><span>R4</span><span>,</span><span>TraDta+4</span><span>:</span><span>CMPEQ</span><span> </span><span>R1</span><span>,</span><span>R4</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#FirstTransport">FirstTransport</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>TraDta+8</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,</span><span>R4</span><span>:</span><span>LDREQ</span><span> </span><span>R4</span><span>,</span><span>TraDta+12</span><span>:</span><span>CMPEQ</span><span> </span><span>R1</span><span>,</span><span>R4</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#SeconTransport">SeconTransport</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>TraDta+16</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,</span><span>R4</span><span>:</span><span>LDREQ</span><span> </span><span>R4</span><span>,</span><span>TraDta+20</span><span>:</span><span>CMPEQ</span><span> </span><span>R1</span><span>,</span><span>R4</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#ThirdTransport">ThirdTransport</a></span></span>
<span></span>
<span><span class="label"><a id="endTransport" data-type="Label">.endTransport</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#CanTransfer">CanTransfer</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;; Cyclone ;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CycloneList">CycloneList</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PaceMaker">PaceMaker</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>%1111</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#PaceMaker">PaceMaker</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>%1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noTurn">noTurn</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; pour ralentir</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>1]</span><span> </span><span></span><span class="comment" data-type="Comment">; select right cyclone</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noTurn">noTurn</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; turn</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>65*4</span><span>   </span><span></span><span class="comment" data-type="Comment">; corner left up</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R1</span><span>,</span><span>R2</span><span>,</span><span>R3}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>64*4</span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>64*4</span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R7</span><span>,</span><span>R8</span><span>,</span><span>R9}</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>63*4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>16</span><span>       </span><span></span><span class="comment" data-type="Comment">; bad block</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,#</span><span>14</span><span>:</span><span>ORR</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span>ORR</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>  </span><span></span><span class="comment" data-type="Comment">; The Cyclone</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,</span><span>R12</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noB1">noB1</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R1</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span>MOVEQ</span><span> </span><span>R10</span><span>,</span><span>R1</span><span>:</span><span>SUBEQ</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,#</span><span>4*65</span></span>
<span><span class="label"><a id="noB1" data-type="Label">.noB1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,</span><span>R12</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noB2">noB2</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R2</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noB2">noB2</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R10</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R10</span><span>,</span><span>[R0</span><span>,#</span><span>-4*64]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R2</span><span>:</span><span>SUBNE</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,#</span><span>4*64</span></span>
<span><span class="label"><a id="noB2" data-type="Label">.noB2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,</span><span>R12</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noB3">noB3</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noB3">noB3</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R10</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R10</span><span>,</span><span>[R0</span><span>,#</span><span>-4*63]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R3</span><span>:</span><span>SUBNE</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,#</span><span>4*63</span></span>
<span><span class="label"><a id="noB3" data-type="Label">.noB3</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,</span><span>R12</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noB4">noB4</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R6</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noB4">noB4</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R10</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R10</span><span>,</span><span>[R0</span><span>,#</span><span>+4*01]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R6</span><span>:</span><span>ADDNE</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,#</span><span>4*01</span></span>
<span><span class="label"><a id="noB4" data-type="Label">.noB4</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R9</span><span>,</span><span>R12</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noB5">noB5</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R9</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noB5">noB5</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R10</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R10</span><span>,</span><span>[R0</span><span>,#</span><span>+4*65]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R9</span><span>:</span><span>ADDNE</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,#</span><span>4*65</span></span>
<span><span class="label"><a id="noB5" data-type="Label">.noB5</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,</span><span>R12</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noB6">noB6</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R8</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noB6">noB6</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R10</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R10</span><span>,</span><span>[R0</span><span>,#</span><span>+4*64]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R8</span><span>:</span><span>ADDNE</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,#</span><span>4*64</span></span>
<span><span class="label"><a id="noB6" data-type="Label">.noB6</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,</span><span>R12</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noB7">noB7</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R7</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noB7">noB7</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R10</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R10</span><span>,</span><span>[R0</span><span>,#</span><span>+4*63]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R7</span><span>:</span><span>ADDNE</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,#</span><span>4*63</span></span>
<span><span class="label"><a id="noB7" data-type="Label">.noB7</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,</span><span>R12</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noB8">noB8</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R4</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noB8">noB8</a></span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R10</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R10</span><span>,</span><span>[R0</span><span>,#</span><span>-4*01]</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,</span><span>R4</span><span>:</span><span>SUBNE</span><span> </span><span>R11</span><span>,</span><span>R0</span><span>,#</span><span>4*01</span></span>
<span><span class="label"><a id="noB8" data-type="Label">.noB8</a></span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R10</span><span>,#</span><span>%111&lt;&lt;4</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R10</span><span>,</span><span>[R11]</span><span>  </span><span></span><span class="comment" data-type="Comment">;loop cyclone</span></span>
<span><span class="label"><a id="noTurn" data-type="Label">.noTurn</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#RefreshScore">RefreshScore</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_11">temp14_11</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;; Cyclone Datas (list . Land+x+y*64 ) ;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="PaceMaker" data-type="Label">.PaceMaker</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>    </span><span></span><span class="comment" data-type="Comment">; pour passer d'un cyclone a' l'autre</span></span>
<span></span>
<span><span class="label"><a id="CycloneList" data-type="Label">.CycloneList</a></span><span>         </span><span></span><span class="comment" data-type="Comment">; maximum 8 cyclones</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>10</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>08</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>33</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>40</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>00</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>00</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="Offst1" data-type="Label">.Offst1</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>4*</span><span>(</span><span>0+0*64</span><span>)             </span><span></span><span class="comment" data-type="Comment">; =0 >> noTransporter</span></span>
<span><span class="label"><a id="Offst2" data-type="Label">.Offst2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>4*</span><span>(</span><span>0+0*64</span><span>)</span><span></span></span>
<span><span class="label"><a id="Offst3" data-type="Label">.Offst3</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>4*</span><span>(</span><span>0+0*64</span><span>)</span><span></span></span>
<span></span>
<span><span class="label"><a id="FirstTransport" data-type="Label">.FirstTransport</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Offst2">Offst2</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,</span><span>R4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noFUno">noFUno</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>TraDta+8</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>TraDta+12</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span><span class="label"><a id="noFUno" data-type="Label">.noFUno</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Offst3">Offst3</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,</span><span>R4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>TraDta+16</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>TraDta+20</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span></span>
<span><span class="label"><a id="SeconTransport" data-type="Label">.SeconTransport</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Offst3">Offst3</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,</span><span>R4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noFDue">noFDue</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>TraDta+16</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>TraDta+20</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span><span class="label"><a id="noFDue" data-type="Label">.noFDue</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Offst1">Offst1</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,</span><span>R4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TraDta">TraDta</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>TraDta+4</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span></span>
<span><span class="label"><a id="ThirdTransport" data-type="Label">.ThirdTransport</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Offst1">Offst1</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,</span><span>R4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noFTre">noFTre</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TraDta">TraDta</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>TraDta+4</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span><span class="label"><a id="noFTre" data-type="Label">.noFTre</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Offst2">Offst2</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,</span><span>R4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>TraDta+8</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>TraDta+12</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endTransport">endTransport</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; ; ; ; ; ; ; ; ;</span></span>
<span><span class="label"><a id="TraDta" data-type="Label">.TraDta</a></span><span>     </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>  </span><span></span><span class="comment" data-type="Comment">; x,y pos of Transporters</span></span>
<span><span></span><span>            </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span></span><span>            </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="MakeOffsts" data-type="Label">.MakeOffsts</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#TraDta">TraDta</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R1</span><span>,</span><span>R2</span><span>, </span><span>R3</span><span>,</span><span>R4</span><span>, </span><span>R5</span><span>,</span><span>R6}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R1</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#Offst1">Offst1</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#Offst2">Offst2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#Offst3">Offst3</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Arbitre teste le bloc casse' + sa position</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="ArbitreCrash" data-type="Label">.ArbitreCrash</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; R7=pos in land , R3=Kind Of Block    ; R11 player</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>PC</span><span>,</span><span>PC</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>EQUS</span><span> "</span><span>JUMP</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span><span>    </span><span></span><span class="comment" data-type="Comment">; Normal</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#TheBeer">TheBeer</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; Drink (Alcol)</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#TheBomb">TheBomb</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; Bomb</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Poison">Poison</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Aluminium">Aluminium</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Batterie">Batterie</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#DDT">DDT</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#CFC">CFC</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Radioactivity">Radioactivity</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Chemical">Chemical</a></span></span>
<span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="Magic" data-type="Label">.Magic</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>160</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R3</span><span>,</span><span>[R7]</span><span>:</span><span>STRNE</span><span> </span><span>R3</span><span>,</span><span>[R7</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>28</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span><span>      </span><span></span><span class="comment" data-type="Comment">; Bloc qui rend invincible pendant ~15 seconds</span></span>
<span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="TheBeer" data-type="Label">.TheBeer</a></span><span>                </span><span></span><span class="comment" data-type="Comment">; Inverse directions</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>32</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>2</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#ReversePl2">ReversePl2</a></span><span>:</span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#ReversePl1">ReversePl1</a></span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="TheBomb" data-type="Label">.TheBomb</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>                </span><span></span><span class="comment" data-type="Comment">; quel joueur a fait la betise?</span></span>
<span><span>SUBEQ</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span></span>
<span><span>SUBNE</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span>STRNE</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>32</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#bombT">bombT</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R3</span><span>,</span><span>R7</span><span>,#</span><span>63&lt;&lt;2</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#bombX">bombX</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#bombY">bombY</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>26</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="Poison" data-type="Label">.Poison</a></span><span>           </span><span></span><span class="comment" data-type="Comment">; should be in contact with aluminium</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandSBAS">LandSBAS</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R4</span><span>,</span><span>R7</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>-4]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>5</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>+4]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>5</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>-256]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>5</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>+256]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>5</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#YoureDead">YoureDead</a></span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="CFC" data-type="Label">.CFC</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>12</span><span>        </span><span></span><span class="comment" data-type="Comment">; Pengo mort si CFC pas casse' depuis le haut</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#YoureDead">YoureDead</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="Aluminium" data-type="Label">.Aluminium</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#YoureDead">YoureDead</a></span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="Radioactivity" data-type="Label">.Radioactivity</a></span><span>            </span><span></span><span class="comment" data-type="Comment">; RADIOACTIVITE ;</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandSBAS">LandSBAS</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R4</span><span>,</span><span>R7</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>-4]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>9</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#YoureDead">YoureDead</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>+4]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>9</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#YoureDead">YoureDead</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>-256]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>9</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#YoureDead">YoureDead</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>+256]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>9</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#YoureDead">YoureDead</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="Batterie" data-type="Label">.Batterie</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>8</span><span>        </span><span></span><span class="comment" data-type="Comment">; m'indique direction du pengo R6<8 = left&right</span></span>
<span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#YoureDead">YoureDead</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="DDT" data-type="Label">.DDT</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandSBAS">LandSBAS</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R4</span><span>,</span><span>R7</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>-4]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>7</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>+4]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>7</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>-256]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>7</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R7</span><span>,#</span><span>+256]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>7</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#YoureDead">YoureDead</a></span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="Chemical" data-type="Label">.Chemical</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;B YoureDead</span></span>
<span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span><span> </span><span>\</span></span>
<span><span class="label"><a id="YoureDead" data-type="Label">.YoureDead</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,#</span><span>1</span></span>
<span><span>SUBEQ</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R7</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span></span>
<span><span>SUBNE</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span>STRNE</span><span> </span><span>R7</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>31</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>22</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">; Arbitre teste le bloc qui s'arrete</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="ArbitreEndBlk" data-type="Label">.ArbitreEndBlk</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; R3=Kind Of Block ; R4= pos In Land</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endDiamond">endDiamond</a></span></span>
<span><span></span><span>                                 </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>-256]</span><span>               </span><span></span><span class="comment" data-type="Comment">; Controle si quadruple diamond ;</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noDiamUP">noDiamUP</a></span><span>          </span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noDiamLeft1">noDiamLeft1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>-4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endDiamond">endDiamond</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>-260]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endDiamond">endDiamond</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Diamond">Diamond</a></span></span>
<span></span>
<span><span class="label"><a id="noDiamLeft1" data-type="Label">.noDiamLeft1</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>-252]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Diamond">Diamond</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endDiamond">endDiamond</a></span></span>
<span></span>
<span><span class="label"><a id="noDiamUP" data-type="Label">.noDiamUP</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>256]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endDiamond">endDiamond</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#noDiamLeft2">noDiamLeft2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>-4]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endDiamond">endDiamond</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>252]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endDiamond">endDiamond</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Diamond">Diamond</a></span></span>
<span></span>
<span><span class="label"><a id="noDiamLeft2" data-type="Label">.noDiamLeft2</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>260]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>15</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Diamond">Diamond</a></span></span>
<span></span>
<span><span class="label"><a id="endDiamond" data-type="Label">.endDiamond</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>10</span><span>            </span><span></span><span class="comment" data-type="Comment">; controle si c'est un chemical</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noChem">noChem</a></span></span>
<span><span></span><span>                     </span><span></span><span class="comment" data-type="Comment">; si chemical alors crash it</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&3000</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R4</span><span>,</span><span>-R2]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Crashes">Crashes</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Crashes">Crashes</a></span><span>)</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>:</span><span>ANDS</span><span> </span><span>R7</span><span>,</span><span>R0</span><span>,#</span><span>&FF000000</span><span>:</span><span>LDRNE</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#OAdr2">OAdr2</a></span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ADDNE</span><span> </span><span>R0</span><span>,</span><span>R7</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>MOVNE</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span>STRNEB</span><span> </span><span>R7</span><span>,</span><span>[R0]</span><span>   </span><span></span><span class="comment" data-type="Comment">; to erase precedent</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>16&lt;&lt;24</span></span>
<span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandSBAS">LandSBAS</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R7</span></span>
<span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>    </span><span></span><span class="comment" data-type="Comment">; met NewCrash dans table (bonne position(R1))</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>34</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>24</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span></span>
<span><span class="label"><a id="noChem" data-type="Label">.noChem</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>05</span><span>            </span><span></span><span class="comment" data-type="Comment">; controle si c'est aluminium</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noAlu">noAlu</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R4</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>23</span><span>:</span><span>LDRNEB</span><span> </span><span>R2</span><span>,</span><span>[R4</span><span>,#</span><span>-4]</span><span>:</span><span>CMPNE</span><span> </span><span>R2</span><span>,#</span><span>23</span><span>:</span><span>LDRNEB</span><span> </span><span>R2</span><span>,</span><span>[R4</span><span>,#</span><span>256]</span><span>:</span><span>CMPNE</span><span> </span><span>R2</span><span>,#</span><span>23</span><span>:</span><span>LDRNEB</span><span> </span><span>R2</span><span>,</span><span>[R4</span><span>,#</span><span>-256]</span><span>:</span><span>CMPNE</span><span> </span><span>R2</span><span>,#</span><span>23</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noAlu">noAlu</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>&3000</span><span>                    </span><span></span><span class="comment" data-type="Comment">;crash alu when in contact with electric</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R4</span><span>,</span><span>-R2]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R4]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Crashes">Crashes</a></span><span>):</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>-FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Crashes">Crashes</a></span><span>)</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>:</span><span>ANDS</span><span> </span><span>R7</span><span>,</span><span>R0</span><span>,#</span><span>&FF000000</span><span>:</span><span>LDRNE</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#OAdr2">OAdr2</a></span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>16</span><span>:</span><span>ADDNE</span><span> </span><span>R0</span><span>,</span><span>R7</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>16</span><span>:</span><span>MOVNE</span><span> </span><span>R7</span><span>,#</span><span>0</span><span>:</span><span>STRNEB</span><span> </span><span>R7</span><span>,</span><span>[R0]</span><span>   </span><span></span><span class="comment" data-type="Comment">; to erase precedent</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>16&lt;&lt;24</span></span>
<span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>16</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandSBAS">LandSBAS</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>R7</span></span>
<span><span>ORR</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>2]</span><span>    </span><span></span><span class="comment" data-type="Comment">; met NewCrash dans table (bonne position(R1))</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfCrash">NbOfCrash</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#OneLess">OneLess</a></span></span>
<span><span class="label"><a id="noAlu" data-type="Label">.noAlu</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Cyclone</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>14</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noCycl">noCycl</a></span></span>
<span><span></span><span>                      </span><span></span><span class="comment" data-type="Comment">; save new cyclone in list</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#CycloneListAdr">CycloneListAdr</a></span></span>
<span><span class="label"><a id="tryNextCyclo" data-type="Label">.tryNextCyclo</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span>[R3]</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R4</span><span>,</span><span>[R3</span><span>,#</span><span>-4]</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#tryNextCyclo">tryNextCyclo</a></span></span>
<span></span>
<span><span class="label"><a id="noCycl" data-type="Label">.noCycl</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="OAdr2" data-type="Label">.OAdr2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#OccTable">OccTable</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; ; ; ; ; ; ;</span></span>
<span></span>
<span><span class="label"><a id="Diamond" data-type="Label">.Diamond</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_12">temp14_12</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#alreadyDiamond">alreadyDiamond</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#endDiamond">endDiamond</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#alreadyDiamond">alreadyDiamond</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,#</span><span>500</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#AddScore1">AddScore1</a></span><span>:</span><span>BLNE</span><span> </span><span class="branch"><a data-type="Branch" href="#AddScore2">AddScore2</a></span><span> </span><span></span><span class="comment" data-type="Comment">; bonus de 500 pts</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>29</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>36</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_12">temp14_12</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endDiamond">endDiamond</a></span></span>
<span></span>
<span><span class="label"><a id="alreadyDiamond" data-type="Label">.alreadyDiamond</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>    </span><span></span><span class="comment" data-type="Comment">; pour ne pas faire deux fois un diamond</span></span>
<span></span>
<span><span class="label"><a id="temp14_12" data-type="Label">.temp14_12</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Arbitre teste le bloc qui part</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="ArbitreStartBlk1" data-type="Label">.ArbitreStartBlk1</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; R3=Kind Of Block</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>4</span></span>
<span><span>MOVEQ</span><span> </span><span>R3</span><span>,#</span><span>1</span><span>:</span><span>SUBEQ</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]</span><span>                                                             </span><span></span><span class="comment" data-type="Comment">; DONT launch chemical</span></span>
<span><span>MOVNE</span><span> </span><span>R1</span><span>,#</span><span>24</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>31</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>14</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#moveCyclone">moveCyclone</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="ArbitreStartBlk2" data-type="Label">.ArbitreStartBlk2</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; idem for pengo2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>4</span></span>
<span><span>MOVEQ</span><span> </span><span>R3</span><span>,#</span><span>1</span><span>:</span><span>SUBEQ</span><span> </span><span>R4</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span>MOVNE</span><span> </span><span>R1</span><span>,#</span><span>24</span><span>:</span><span>MOVEQ</span><span> </span><span>R1</span><span>,#</span><span>31</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>14</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#moveCyclone">moveCyclone</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="moveCyclone" data-type="Label">.moveCyclone</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; si on bouge un cyclone alors efface-le dans la liste</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#CycloneListAdr">CycloneListAdr</a></span></span>
<span><span class="label"><a id="tryNextCycl" data-type="Label">.tryNextCycl</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R4</span><span>,</span><span>[R3]</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,</span><span>R7</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R2</span><span>,</span><span>[R3</span><span>,#</span><span>-4]</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#tryNextCycl">tryNextCycl</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">; Gestion Etat ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="OneLess" data-type="Label">.OneLess</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; Enleve un bloc du genre 'R3'       ( input R11=player Nb)</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Etat">Etat</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R5</span><span>,</span><span>[R4</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R5</span><span>,</span><span>[R4</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R11</span><span>,#</span><span>1</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,</span><span>R12</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_12">temp14_12</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,#</span><span>5</span><span>:</span><span>BLEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#AddScore1">AddScore1</a></span><span>:</span><span>BLNE</span><span> </span><span class="branch"><a data-type="Branch" href="#AddScore2">AddScore2</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; add 5 points to the score</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R12</span><span>,</span><span>R5</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_12">temp14_12</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;           TABLE QUI CONTIENT L'ETAT DE LA ZONE DE JEU           ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;         ( a initialiser a' chaque chargement de schema )        ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="NbOfBadBlocks" data-type="Label">.NbOfBadBlocks</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>            </span><span></span><span class="comment" data-type="Comment">; nombre de blocs a' eliminer</span></span>
<span></span>
<span><span class="label"><a id="Etat" data-type="Label">.Etat</a></span></span>
<span><span class="label"><a id="Normal" data-type="Label">.Normal</a></span><span>    </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>250</span></span>
<span><span class="label"><a id="Drink" data-type="Label">.Drink</a></span><span>     </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>100</span></span>
<span><span class="label"><a id="Bombs" data-type="Label">.Bombs</a></span><span>     </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>25</span></span>
<span><span class="label"><a id="DeathFace" data-type="Label">.DeathFace</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="Chemic1" data-type="Label">.Chemic1</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="Alu" data-type="Label">.Alu</a></span><span>       </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="Pile" data-type="Label">.Pile</a></span><span>      </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>10</span></span>
<span><span class="label"><a id="NbDDT" data-type="Label">.NbDDT</a></span><span>     </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>25</span></span>
<span><span class="label"><a id="NbCFC" data-type="Label">.NbCFC</a></span><span>     </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>15</span></span>
<span><span class="label"><a id="Radio" data-type="Label">.Radio</a></span><span>     </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>5</span></span>
<span><span class="label"><a id="Chemic2" data-type="Label">.Chemic2</a></span><span>   </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>5</span></span>
<span></span>
<span><span class="label"><a id="AnalizeScheme" data-type="Label">.AnalizeScheme</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; Compte le nombre de blocs de chaque type</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_8">temp14_8</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Init ETAT table</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Etat">Etat</a></span></span>
<span><span>STMIA</span><span> </span><span>R4!</span><span>,</span><span>{R0-R3}</span><span>:</span><span>STMIA</span><span> </span><span>R4!</span><span>,</span><span>{R0-R3}</span><span>:</span><span>STMIA</span><span> </span><span>R4</span><span>,</span><span>{R0-R2}</span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#Etat">Etat</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#SchemeBAS">SchemeBAS</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>3072</span></span>
<span><span class="label"><a id="Levery" data-type="Label">.Levery</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R2</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>11</span></span>
<span><span></span><span> </span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noAnalz">noAnalz</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>1</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R4</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span class="label"><a id="noAnalz" data-type="Label">.noAnalz</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#Levery">Levery</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CountBadBlocks">CountBadBlocks</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#NbOfBadBlocks">NbOfBadBlocks</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_8">temp14_8</a></span></span>
<span></span>
<span><span class="label"><a id="CountBadBlocks" data-type="Label">.CountBadBlocks</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#DeathFace">DeathFace</a></span><span>:</span><span>LDMIA</span><span> </span><span>R1</span><span>,</span><span>{R1-R8}</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R1</span><span>,</span><span>R2</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R3</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R4</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R5</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R6</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R7</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R8</span><span>       </span><span></span><span class="comment" data-type="Comment">;  >>> R0 = nunber of bad blocks</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="temp14_8" data-type="Label">.temp14_8</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">; ROUTINES PRINCIPALES POUR LE JEU 1/2 PLAYERS ;</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="Lili" data-type="Label">.Lili</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Land">Land</a></span></span>
<span><span class="label"><a id="Lolo" data-type="Label">.Lolo</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#LandBAS">LandBAS</a></span></span>
<span><span class="label"><a id="pace" data-type="Label">.pace</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="AnimBackGround" data-type="Label">.AnimBackGround</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#pace">pace</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#Lili">Lili</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>6</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Lolo">Lolo</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span>[R2]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#pace">pace</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="MainGame" data-type="Label">.MainGame</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_7">temp14_7</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#MainGame1">MainGame1</a></span></span>
<span></span>
<span><span class="label"><a id="MainGame2" data-type="Label">.MainGame2</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AnimBackGround">AnimBackGround</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadKeyJoy">ReadKeyJoy</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlFuncKeys">CtrlFuncKeys</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MovePengi1">MovePengi1</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MovePengi2">MovePengi2</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#GestionDeltasTwin">GestionDeltasTwin</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SCROLL">SCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Assassin">Assassin</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlMonsterBlock_P2">CtrlMonsterBlock_P2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CreateAllSprites">CreateAllSprites</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Arbitre">Arbitre</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteScore">WriteScore</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteTime">WriteTime</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WritePerc">WritePerc</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; and finally look at the screen</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Rest1">Rest1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>256</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noRestore1">noRestore1</a></span></span>
<span><span class="label"><a id="Rest1" data-type="Label">.Rest1</a></span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1]</span><span>    </span><span></span><span class="comment" data-type="Comment">; Deadly</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY">DirY</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY">DirY</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetTrunk1">ResetTrunk1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>60</span><span>  </span><span></span><span class="comment" data-type="Comment">; 5 seconds</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span class="label"><a id="noRestore1" data-type="Label">.noRestore1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Rest2">Rest2</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; assassine'?</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>256</span><span>           </span><span></span><span class="comment" data-type="Comment">; ou tue' par monstre?</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noRestore2">noRestore2</a></span></span>
<span><span class="label"><a id="Rest2" data-type="Label">.Rest2</a></span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1]</span><span>    </span><span></span><span class="comment" data-type="Comment">; Deadly2</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY2">DirY2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY2">DirY2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetTrunk2">ResetTrunk2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>60</span><span>  </span><span></span><span class="comment" data-type="Comment">; 5 seconds</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal2">Unreal2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal2">Unreal2</a></span><span>)</span><span>]</span></span>
<span><span class="label"><a id="noRestore2" data-type="Label">.noRestore2</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_7">temp14_7</a></span></span>
<span></span>
<span><span class="label"><a id="MainGame1" data-type="Label">.MainGame1</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AnimBackGround">AnimBackGround</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadKeyJoy">ReadKeyJoy</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlFuncKeys">CtrlFuncKeys</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MovePengi1">MovePengi1</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeDeltas">CalculeDeltas</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlScrollScreen">CtrlScrollScreen</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SCROLL">SCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlMonsterBlock_P1">CtrlMonsterBlock_P1</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CreateAllSprites">CreateAllSprites</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Arbitre">Arbitre</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteScore">WriteScore</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteTime">WriteTime</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WritePerc">WritePerc</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; and finally look at the screen</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Rest12">Rest12</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; assassine'?</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>256</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noRestore12">noRestore12</a></span></span>
<span><span class="label"><a id="Rest12" data-type="Label">.Rest12</a></span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1]</span><span>    </span><span></span><span class="comment" data-type="Comment">; Deadly</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1]</span></span>
<span><span>SUBGT</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span>LDRGT</span><span> </span><span>R2</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span>ADDGT</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>STRGT</span><span> </span><span>R2</span><span>,</span><span>[R1]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1]</span></span>
<span><span>SUBGT</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>):</span><span>LDRGT</span><span> </span><span>R2</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>)</span><span>]!</span><span>:</span><span>ADDGT</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>STRGT</span><span> </span><span>R2</span><span>,</span><span>[R1]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetTrunk1">ResetTrunk1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>60</span><span>  </span><span></span><span class="comment" data-type="Comment">; 5 seconds</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span>]</span></span>
<span><span class="label"><a id="noRestore12" data-type="Label">.noRestore12</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_7">temp14_7</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_7" data-type="Label">.temp14_7</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="MainChal" data-type="Label">.MainChal</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_7">temp14_7</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#NbOfPlayers">NbOfPlayers</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#MainChal1">MainChal1</a></span></span>
<span></span>
<span><span class="label"><a id="MainChal2" data-type="Label">.MainChal2</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadKeyJoy">ReadKeyJoy</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlFuncKeys">CtrlFuncKeys</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MovePengi1">MovePengi1</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MovePengi2">MovePengi2</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeDeltas">CalculeDeltas</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeDeltas2">CalculeDeltas2</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SCROLL">SCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Assassin">Assassin</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CreateAllSprites">CreateAllSprites</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Arbitre">Arbitre</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteScore">WriteScore</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteTime">WriteTime</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; and finally look at the screen</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Rest1c">Rest1c</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>256</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noRestore1c">noRestore1c</a></span></span>
<span><span class="label"><a id="Rest1c" data-type="Label">.Rest1c</a></span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1]</span><span>    </span><span></span><span class="comment" data-type="Comment">; Deadly</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX">DirX</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY">DirY</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY">DirY</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetTrunk1">ResetTrunk1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>4096</span><span>  </span><span></span><span class="comment" data-type="Comment">; superpengo</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span class="label"><a id="noRestore1c" data-type="Label">.noRestore1c</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly2">Deadly2</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>BEQ</span><span> </span><span class="branch"><a data-type="Branch" href="#Rest2c">Rest2c</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; assassine'?</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>256</span><span>           </span><span></span><span class="comment" data-type="Comment">; ou tue' par monstre?</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noRestore2c">noRestore2c</a></span></span>
<span><span class="label"><a id="Rest2c" data-type="Label">.Rest2c</a></span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>2</span><span>:</span><span>MOVNE</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1]</span><span>    </span><span></span><span class="comment" data-type="Comment">; Deadly2</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirX2">DirX2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY2">DirY2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#DirY2">DirY2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing2">Pushing2</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetTrunk2">ResetTrunk2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>4096</span><span>  </span><span></span><span class="comment" data-type="Comment">; superpengo</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal2">Unreal2</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal2">Unreal2</a></span><span>)</span><span>]</span></span>
<span><span class="label"><a id="noRestore2c" data-type="Label">.noRestore2c</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_7">temp14_7</a></span></span>
<span></span>
<span><span class="label"><a id="MainChal1" data-type="Label">.MainChal1</a></span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AnimBackGround">AnimBackGround</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadKeyJoy">ReadKeyJoy</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CtrlFuncKeys">CtrlFuncKeys</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MovePengi1">MovePengi1</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CalculeDeltas">CalculeDeltas</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SCROLL">SCROLL</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#CreateAllSprites">CreateAllSprites</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#Arbitre">Arbitre</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteScore">WriteScore</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteTime">WriteTime</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span><span>        </span><span></span><span class="comment" data-type="Comment">; and finally look at the screen</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Deadly">Deadly</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>256</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noRestore12c">noRestore12c</a></span></span>
<span><span class="label"><a id="Rest12c" data-type="Label">.Rest12c</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1]</span><span>  </span><span></span><span class="comment" data-type="Comment">; Deadly</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinX">FinX</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1]</span></span>
<span><span>SUBGT</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>):</span><span>LDRGT</span><span> </span><span>R2</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosX">PosX</a></span><span>)</span><span>]!</span><span>:</span><span>ADDGT</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>STRGT</span><span> </span><span>R2</span><span>,</span><span>[R1]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#FinY">FinY</a></span><span>)</span><span>]!</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1]</span></span>
<span><span>SUBGT</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>):</span><span>LDRGT</span><span> </span><span>R2</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#PosY">PosY</a></span><span>)</span><span>]!</span><span>:</span><span>ADDGT</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span>STRGT</span><span> </span><span>R2</span><span>,</span><span>[R1]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Pushing">Pushing</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ResetTrunk1">ResetTrunk1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>4096</span><span>  </span><span></span><span class="comment" data-type="Comment">; superpengo</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#Unreal">Unreal</a></span><span>)</span><span>]</span></span>
<span><span class="label"><a id="noRestore12c" data-type="Label">.noRestore12c</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_7">temp14_7</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="LandsBAS" data-type="Label">.LandsBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Lands">Lands</a></span></span>
<span><span class="label"><a id="SchemeBAS" data-type="Label">.SchemeBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Scheme">Scheme</a></span></span>
<span><span class="label"><a id="LandABAS" data-type="Label">.LandABAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Land">Land</a></span></span>
<span><span class="label"><a id="TransDataBAS" data-type="Label">.TransDataBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#TraDta">TraDta</a></span></span>
<span><span class="label"><a id="BufDres" data-type="Label">.BufDres</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Buffer">Buffer</a></span></span>
<span></span>
<span><span class="label"><a id="temp14_10" data-type="Label">.temp14_10</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="LoadScheme" data-type="Label">.LoadScheme</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SchNumberFile">SchNumberFile</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>2</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_BinaryToDecimal</span><span>"</span><span></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R0</span><span>,</span><span>[R1</span><span>,</span><span>R2]</span></span>
<span><span class="label"><a id="loadAgain" data-type="Label">.loadAgain</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#SchemesFilename">SchemesFilename</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SchemeBAS">SchemeBAS</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufDres">BufDres</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>1</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>XLZWD_Decompress</span><span>"</span><span></span></span>
<span><span></span><span> </span><span>MOVVC</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#loadAgain">loadAgain</a></span></span>
<span></span>
<span><span class="label"><a id="LoadChallengeScheme" data-type="Label">.LoadChallengeScheme</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ChallFilename">ChallFilename</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SchemeBAS">SchemeBAS</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufDres">BufDres</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>1</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>XLZWD_Decompress</span><span>"</span><span></span></span>
<span><span></span><span> </span><span>BVS</span><span> </span><span class="branch"><a data-type="Branch" href="#LoadChallengeScheme">LoadChallengeScheme</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="SchemesFilename" data-type="Label">.SchemesFilename</a></span><span> </span><span>EQUS</span><span> "</span><span>POI.SCHEMES.S</span><span>"</span><span></span></span>
<span><span class="label"><a id="SchNumberFile" data-type="Label">.SchNumberFile</a></span><span> </span><span>EQUS</span><span> "</span><span>1</span><span>"</span><span>+CHR$0+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="ChallFilename" data-type="Label">.ChallFilename</a></span><span> </span><span>EQUS</span><span> "</span><span>POI.SCHEMES.CHALLENGES</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="GenerateLand" data-type="Label">.GenerateLand</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_10">temp14_10</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandsBAS">LandsBAS</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SchemeBAS">SchemeBAS</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandABAS">LandABAS</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Codes generaux    00 - 23 . blocs     ; 00-15  ---  Deviennent sprites</span></span>
<span><span></span><span class="comment" data-type="Comment">;                   24 - 59 . decor</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Codes pour donnees SCHEME ; 00 - 23 . blocs  ( 23 = ELECTRIC )</span></span>
<span><span></span><span class="comment" data-type="Comment">;                             24 - 59 . vide (place au decor)</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">; Codes pour donnees Land   ; 24 - 59 . decor</span></span>
<span><span></span><span class="comment" data-type="Comment">;                             60 - 61 . valeur reservee pour TRANSPORTER</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R10</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R12</span><span>,</span><span class="branch"><a data-type="Branch" href="#TransDataBAS">TransDataBAS</a></span></span>
<span></span>
<span><span>STMIA</span><span> </span><span>R12!</span><span>,</span><span>{R10</span><span>,</span><span>R11}</span><span>:</span><span>STMIA</span><span> </span><span>R12!</span><span>,</span><span>{R10</span><span>,</span><span>R11}</span><span>:</span><span>STMIA</span><span> </span><span>R12!</span><span>,</span><span>{R10</span><span>,</span><span>R11}</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,#</span><span>24</span><span> </span><span></span><span class="comment" data-type="Comment">; reset transporters</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>4</span></span>
<span><span class="label"><a id="ContGen2" data-type="Label">.ContGen2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>3072</span></span>
<span><span class="label"><a id="ContGen" data-type="Label">.ContGen</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R7</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>               </span><span></span><span class="comment" data-type="Comment">; delta in list 1</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R8</span><span>,</span><span>[R1]</span><span>,#</span><span>1</span><span>     </span><span></span><span class="comment" data-type="Comment">; R7 = donnees decor ; R8 = Donnees schema</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R6</span><span>,#</span><span>1</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#noSpecial">noSpecial</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>60</span><span>    </span><span></span><span class="comment" data-type="Comment">; transporteur?</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noTost">noTost</a></span></span>
<span><span></span><span> </span><span>STMIA</span><span> </span><span>R12!</span><span>,</span><span>{R10</span><span>,</span><span>R11}</span><span>    </span><span></span><span class="comment" data-type="Comment">; oui sauve sa position</span></span>
<span><span class="label"><a id="noTost" data-type="Label">.noTost</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R10</span><span>,#</span><span>64</span><span>:</span><span>MOVEQ</span><span> </span><span>R10</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>1</span></span>
<span><span class="label"><a id="noSpecial" data-type="Label">.noSpecial</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>24</span></span>
<span><span></span><span> </span><span>STRMIB</span><span> </span><span>R8</span><span>,</span><span>[R2]</span><span>,#</span><span>4</span></span>
<span><span></span><span> </span><span>STRPLB</span><span> </span><span>R7</span><span>,</span><span>[R2]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#ContGen">ContGen</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>3072</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>3072*4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>3072*4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#ContGen2">ContGen2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#MakeOffsts">MakeOffsts</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#NoElectric">NoElectric</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_10">temp14_10</a></span></span>
<span></span>
<span><span class="label"><a id="KillTransporters" data-type="Label">.KillTransporters</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandsBAS">LandsBAS</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>24</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>3072*4</span></span>
<span><span class="label"><a id="LoopKiller" data-type="Label">.LoopKiller</a></span></span>
<span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>60</span></span>
<span><span>STRPLB</span><span> </span><span>R2</span><span>,</span><span>[R0</span><span>,#</span><span>-1]</span><span>      </span><span></span><span class="comment" data-type="Comment">; Remplace Transporter par du decor</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LoopKiller">LoopKiller</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="InitOccTable" data-type="Label">.InitOccTable</a></span><span>           </span><span></span><span class="comment" data-type="Comment">; Initialize a' 0 la table Occ (qui contient</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#OAdr2">OAdr2</a></span><span>            </span><span></span><span class="comment" data-type="Comment">; pour chaque case un flag qui dit si elle est</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>               </span><span></span><span class="comment" data-type="Comment">; utilisee par un autre monstre )</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>3072</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandABAS">LandABAS</a></span></span>
<span><span class="label"><a id="LoopInitOT" data-type="Label">.LoopInitOT</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R4</span><span>,</span><span>[R3]</span><span>,#</span><span>4</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R4</span><span>,#</span><span>60</span><span>              </span><span></span><span class="comment" data-type="Comment">; transporter interdit aux monstres</span></span>
<span><span></span><span> </span><span>STRMIB</span><span> </span><span>R1</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span></span>
<span><span></span><span> </span><span>STRPLB</span><span> </span><span>R5</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LoopInitOT">LoopInitOT</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="InitCyclones" data-type="Label">.InitCyclones</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CycloneListAdr">CycloneListAdr</a></span><span>               </span><span></span><span class="comment" data-type="Comment">; init list to 0 (=no Cyclone)</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>0</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R4}</span><span>:</span><span>STMIA</span><span> </span><span>R0</span><span>,</span><span>{R1-R4}</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#CycloneListAdr">CycloneListAdr</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandABAS">LandABAS</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; then fill list with position of cyclones</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>3072</span></span>
<span><span class="label"><a id="LoopInitCy" data-type="Label">.LoopInitCy</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Load Byte from memory to register"title="Load Byte from memory to register">LDRB</span><span> </span><span>R5</span><span>,</span><span>[R3]</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R5</span><span>,#</span><span>14</span><span>:</span><span data-type="Opcode" data-description="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)"title="Set if equal, not directly found; possibly a pseudo-instruction or specific to a variant (e.g., ` MOVEQ` in some ARM assemblers)">STREQ</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>4</span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#LoopInitCy">LoopInitCy</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CycloneListAdr" data-type="Label">.CycloneListAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#CycloneList">CycloneList</a></span></span>
<span></span>
<span><span class="label"><a id="tricBAS" data-type="Label">.tricBAS</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>Graph+23*400</span></span>
<span><span class="label"><a id="Bzzt" data-type="Label">.Bzzt</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>         </span><span></span><span class="comment" data-type="Comment">; counter</span></span>
<span><span class="label"><a id="ElectroChok" data-type="Label">.ElectroChok</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="Electr" data-type="Label">.Electr</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#tricBAS">tricBAS</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#Bzzt">Bzzt</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#Bzzt">Bzzt</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span class="branch"><a data-type="Branch" href="#ElectroChok">ElectroChok</a></span><span>    </span><span></span><span class="comment" data-type="Comment">; deadly!</span></span>
<span><span>ANDS</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>%1</span><span>:</span><span>SUBEQ</span><span> </span><span>R7</span><span>,</span><span>R0</span><span>,#</span><span>400</span><span>:</span><span>SUBNE</span><span> </span><span>R7</span><span>,</span><span>R0</span><span>,#</span><span>800</span><span> </span><span></span><span class="comment" data-type="Comment">;select electric sprite</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0</span><span>,</span><span>{R1-R5}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>27</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_MakeNoise</span><span>"</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>23</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NoElectric" data-type="Label">.NoElectric</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ElectroChok">ElectroChok</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; not deadly!</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#tricBAS">tricBAS</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R7</span><span>,</span><span>R0</span><span>,#</span><span>800</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R1-R5}</span><span>:</span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R1-R5}</span><span>:</span><span>STMIA</span><span> </span><span>R0</span><span>,</span><span>{R1-R5}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="AbortElectric" data-type="Label">.AbortElectric</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ElectroChok">ElectroChok</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; not deadly!</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="SetNormalBlock" data-type="Label">.SetNormalBlock</a></span><span>      </span><span></span><span class="comment" data-type="Comment">; remplace le bloc neutre par un sprite different</span></span>
<span><span></span><span>                     </span><span></span><span class="comment" data-type="Comment">; a' chaque niveau (input R0=level(0-4))</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#GraphBAS1">GraphBAS1</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R1</span><span>,#</span><span>400*16</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>8</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>7</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>   </span><span></span><span class="comment" data-type="Comment">;x400</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>100</span><span>          </span><span></span><span class="comment" data-type="Comment">; copy block</span></span>
<span><span class="label"><a id="lSetNBl" data-type="Label">.lSetNBl</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R2]</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lSetNBl">lSetNBl</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="SpriteBAS" data-type="Label">.SpriteBAS</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Sprite">Sprite</a></span></span>
<span><span class="label"><a id="SpriteBAS2" data-type="Label">.SpriteBAS2</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>Sprite+800*84</span><span> </span><span></span><span class="comment" data-type="Comment">; after pengi in list 2</span></span>
<span><span class="label"><a id="GraphBAS1" data-type="Label">.GraphBAS1</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Graph">Graph</a></span></span>
<span><span class="label"><a id="CrunchWBas" data-type="Label">.CrunchWBas</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#CrunchWay">CrunchWay</a></span></span>
<span><span class="label"><a id="ScrBuffer" data-type="Label">.ScrBuffer</a></span><span>  </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Screen">Screen</a></span></span>
<span></span>
<span><span class="label"><a id="AddMaskToLevel" data-type="Label">.AddMaskToLevel</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrBuffer">ScrBuffer</a></span><span>                    </span><span></span><span class="comment" data-type="Comment">; firstly,copy background blocks</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#GraphBAS1">GraphBAS1</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>2*4800</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>3*4800</span></span>
<span><span class="label"><a id="laddM1" data-type="Label">.laddM1</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R6}</span><span>:</span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R6}</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>16</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#laddM1">laddM1</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#GraphBAS1">GraphBAS1</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SpriteBAS2">SpriteBAS2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>16</span><span>     </span><span></span><span class="comment" data-type="Comment">; for every bloc</span></span>
<span><span class="label"><a id="MakeCrunch" data-type="Label">.MakeCrunch</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R6</span><span>,</span><span class="branch"><a data-type="Branch" href="#CrunchWBas">CrunchWBas</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>4</span><span>    </span><span></span><span class="comment" data-type="Comment">; 4x crunch fase</span></span>
<span><span class="label"><a id="CrFase" data-type="Label">.CrFase</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R8</span><span>,</span><span>R0</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>100</span></span>
<span><span class="label"><a id="CountWords1" data-type="Label">.CountWords1</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R8]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R7</span><span>,</span><span>[R6]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R7</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>4</span><span>                              </span><span></span><span class="comment" data-type="Comment">; save graphics</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&FF000000</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&FF000000</span><span>    </span><span></span><span class="comment" data-type="Comment">; create mask</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&00FF0000</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&00FF0000</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&0000FF00</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&0000FF00</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&000000FF</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&000000FF</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>4</span><span>                              </span><span></span><span class="comment" data-type="Comment">; save mask</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#CountWords1">CountWords1</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#CrFase">CrFase</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>400</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#MakeCrunch">MakeCrunch</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScrBuffer">ScrBuffer</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>4800*3</span><span>     </span><span></span><span class="comment" data-type="Comment">; look for monsters</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#SpriteBAS2">SpriteBAS2</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>64*800</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>60</span><span>     </span><span></span><span class="comment" data-type="Comment">; number of sprite monsters</span></span>
<span><span class="label"><a id="MakeMaskMonst" data-type="Label">.MakeMaskMonst</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>100</span></span>
<span><span class="label"><a id="CountWords3" data-type="Label">.CountWords3</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&FF000000</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&FF000000</span><span>    </span><span></span><span class="comment" data-type="Comment">; create mask</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&00FF0000</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&00FF0000</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&0000FF00</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&0000FF00</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&000000FF</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&000000FF</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>4</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#CountWords3">CountWords3</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#MakeMaskMonst">MakeMaskMonst</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span></span><span class="comment" data-type="Comment">;  ecrit un char dans la status window</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="WriteNumber" data-type="Label">.WriteNumber</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>PC</span><span>,</span><span>PC</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span><span>      </span><span></span><span class="comment" data-type="Comment">; R0=number to write; R1=ScrAdr</span></span>
<span><span>EQUS</span><span> "</span><span>JUMP</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NbZero">NbZero</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NbUn">NbUn</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NbDeux">NbDeux</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NbTrois">NbTrois</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NbQuatre">NbQuatre</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NbCinq">NbCinq</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NbSix">NbSix</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NbSept">NbSept</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NbHuit">NbHuit</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#NbNeuf">NbNeuf</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#CharZ">CharZ</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#CharN">CharN</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#CharE">CharE</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#CharO">CharO</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#CharPerc">CharPerc</a></span></span>
<span></span>
<span><span class="label"><a id="Point" data-type="Label">.Point</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+5]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+5]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NbZero" data-type="Label">.NbZero</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>0]</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+7]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NbUn" data-type="Label">.NbUn</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*0+4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NbDeux" data-type="Label">.NbDeux</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>0]</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NbTrois" data-type="Label">.NbTrois</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>0]</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+7]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NbQuatre" data-type="Label">.NbQuatre</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*0]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NbCinq" data-type="Label">.NbCinq</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>0]</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+7]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NbSix" data-type="Label">.NbSix</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>0]</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NbSept" data-type="Label">.NbSept</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>0]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+7]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NbHuit" data-type="Label">.NbHuit</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>0]</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="NbNeuf" data-type="Label">.NbNeuf</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>0]</span><span>:    </span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span>  </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3]</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+7]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CharZ" data-type="Label">.CharZ</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>3]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>5]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>6]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+3]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+5]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+6]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+6]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+5]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+3]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+2]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CharE" data-type="Label">.CharE</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>3]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>5]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>6]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+3]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+5]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+6]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+3]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+5]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+6]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+1]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+1]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CharN" data-type="Label">.CharN</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*0+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*0+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+2]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+3]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+5]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+6]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CharO" data-type="Label">.CharO</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>3]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>5]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>6]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+3]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+5]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+6]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+1]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+7]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+7]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="CharPerc" data-type="Label">.CharPerc</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>7]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*1+6]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*2+5]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R7</span><span>,</span><span>[R1</span><span>,#</span><span>320*3+4]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R6</span><span>,</span><span>[R1</span><span>,#</span><span>320*4+3]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R5</span><span>,</span><span>[R1</span><span>,#</span><span>320*5+2]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+1]</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R4</span><span>,</span><span>[R1</span><span>,#</span><span>320*6+7]</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;; Set StartScreen on Screen ;;;;;</span></span>
<span><span class="label"><a id="SetStartScreen" data-type="Label">.SetStartScreen</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#StartScreenAdr">StartScreenAdr</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScreenAdr">ScreenAdr</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferAdr">BufferAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>LZWD_Decompress</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="StartScreenAdr" data-type="Label">.StartScreenAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#StartScreen">StartScreen</a></span></span>
<span><span class="label"><a id="ScreenAdr" data-type="Label">.ScreenAdr</a></span><span>      </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Screen">Screen</a></span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;; ANIMATIONS BETWEEN LEVELS ;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="Cartoon" data-type="Label">.Cartoon</a></span><span>    </span><span></span><span class="comment" data-type="Comment">;input R0=level number</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_40">temp14_40</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span class="label"><a id="predCart" data-type="Label">.predCart</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>5</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#predCart">predCart</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#animNumb">animNumb</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#DecrunchScr">DecrunchScr</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>29</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>Trk_SetPosition</span><span>"</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#animNumb">animNumb</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>PC</span><span>,</span><span>PC</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span>EQUS</span><span> "</span><span>JUMP</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Cart_PoleSud">Cart_PoleSud</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Cart_BaseSpa">Cart_BaseSpa</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Cart_Space">Cart_Space</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#Cart_Jungle">Cart_Jungle</a></span></span>
<span></span>
<span><span class="label"><a id="Cart_Ordi" data-type="Label">.Cart_Ordi</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearStartScr">AppearStartScr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>138</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutPartInBuf">PutPartInBuf</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutAllInOther">PutAllInOther</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span class="label"><a id="lCartOrdi" data-type="Label">.lCartOrdi</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#sprAdr">sprAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>&FF0000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>138</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>100</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noJump2">noJump2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>100</span><span>:</span><span>MUL</span><span> </span><span>R6</span><span>,</span><span>R4</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>LSR</span><span>#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R6</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>186</span><span>:</span><span>MOVPL</span><span> </span><span>R3</span><span>,#</span><span>186</span></span>
<span></span>
<span><span class="label"><a id="noJump2" data-type="Label">.noJump2</a></span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%11000</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>4</span></span>
<span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R0</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>138</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,#</span><span>40</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>84</span><span>:</span><span>MOVPL</span><span> </span><span>R2</span><span>,#</span><span>84</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%11000</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148+24+4</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,#</span><span>80</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>64</span><span>:</span><span>MOVPL</span><span> </span><span>R2</span><span>,#</span><span>64</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%11000</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>3</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148+4</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>, </span><span>R5}</span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>138</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#GetPartFromBuf">GetPartFromBuf</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*140</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320*2</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#SwapPage">SwapPage</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span>ADDEQ</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>,#</span><span>80*1024</span><span>:</span><span>SUBNE</span><span> </span><span>R1</span><span>,</span><span>R0</span><span>,#</span><span>80*1024</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>20</span><span>  </span><span></span><span class="comment" data-type="Comment">; redraw a part of the disk drive</span></span>
<span><span class="label"><a id="lOrdiP" data-type="Label">.lOrdiP</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>17</span></span>
<span><span class="label"><a id="lOrdiQ" data-type="Label">.lOrdiQ</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R3</span><span>,#</span><span>0</span><span>:</span><span>STRNE</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span><span>:</span><span>ADDEQ</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lOrdiQ">lOrdiQ</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320-17*4</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320-17*4</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lOrdiP">lOrdiP</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>280</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#lCartOrdi">lCartOrdi</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endOfCartoon">endOfCartoon</a></span></span>
<span></span>
<span><span class="label"><a id="Cart_PoleSud" data-type="Label">.Cart_PoleSud</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearStartScr">AppearStartScr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>160</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutPartInBuf">PutPartInBuf</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>130</span></span>
<span><span class="label"><a id="lCartPole" data-type="Label">.lCartPole</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#sprAdr">sprAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>&FF0000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>20</span><span>                         </span><span></span><span class="comment" data-type="Comment">; pengo</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>193</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>110</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#noJmp">noJmp</a></span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>152</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#noJmp">noJmp</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R2</span><span>,#</span><span>131</span><span>:</span><span>MUL</span><span> </span><span>R7</span><span>,</span><span>R6</span><span>,</span><span>R6</span><span>:</span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>448</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R7</span><span>,</span><span>LSR</span><span>#</span><span>5</span></span>
<span><span class="label"><a id="noJmp" data-type="Label">.noJmp</a></span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>152</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>152</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>193</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>70</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>192</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>192</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>40</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>172</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>172</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148+24</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>, </span><span>R5}</span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>160</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#GetPartFromBuf">GetPartFromBuf</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>100</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#lCartPole">lCartPole</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endOfCartoon">endOfCartoon</a></span></span>
<span></span>
<span><span class="label"><a id="Cart_BaseSpa" data-type="Label">.Cart_BaseSpa</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#UnpackRocket">UnpackRocket</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>224</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#highJet">highJet</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>226</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#groundJet">groundJet</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>68</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#dXRocket">dXRocket</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InitJet">InitJet</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearStartScr">AppearStartScr</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#gravityJet">gravityJet</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#forceJet">forceJet</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>240</span></span>
<span><span class="label"><a id="lCartBase" data-type="Label">.lCartBase</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>200</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#gravityJet">gravityJet</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#forceJet">forceJet</a></span><span>:</span><span>ADDMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span>ADDMI</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#gravityJet">gravityJet</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#forceJet">forceJet</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>220</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#highJet">highJet</a></span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FastRecopy">FastRecopy</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#gravityJet">gravityJet</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>224-170</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutRocket">PutRocket</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#DrawJet">DrawJet</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#sprAdr">sprAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>&FF0000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R6</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>220</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R6</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>140</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>140</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>212</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R6</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148+24</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>160</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>160</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>60</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R6</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,#</span><span>40</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>180</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>180</span></span>
<span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>, </span><span>R5}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#lCartBase">lCartBase</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endOfCartoon">endOfCartoon</a></span></span>
<span></span>
<span><span class="label"><a id="Cart_Space" data-type="Label">.Cart_Space</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#UnpackRocket">UnpackRocket</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>204</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#highJet">highJet</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>206</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#groundJet">groundJet</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>108</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#dXRocket">dXRocket</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#InitJet">InitJet</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearStartScr">AppearStartScr</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#gravityJet">gravityJet</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#forceJet">forceJet</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>240</span></span>
<span><span class="label"><a id="lCartSpce" data-type="Label">.lCartSpce</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>200</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#gravityJet">gravityJet</a></span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#forceJet">forceJet</a></span><span>:</span><span>ADDMI</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>R1</span><span>:</span><span>ADDMI</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#gravityJet">gravityJet</a></span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#forceJet">forceJet</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,</span><span>LSR</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>200</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#highJet">highJet</a></span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#FastRecopy">FastRecopy</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#gravityJet">gravityJet</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,</span><span>LSR</span><span>#</span><span>4</span><span>:</span><span data-type="Opcode" data-description="Reverse Subtract register from operand"title="Reverse Subtract register from operand">RSB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>204-170</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutRocket">PutRocket</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#DrawJet">DrawJet</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#sprAdr">sprAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>&FF0000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R6</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R6</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>220</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R6</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>160</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>160</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>190</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R6</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148+24</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>180</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>180</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>60</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R6</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,#</span><span>40</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>200</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>200</span></span>
<span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>, </span><span>R5}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#ViewScreen">ViewScreen</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#lCartSpce">lCartSpce</a></span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endOfCartoon">endOfCartoon</a></span></span>
<span></span>
<span><span class="label"><a id="UnpackRocket" data-type="Label">.UnpackRocket</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#theRocketAdr">theRocketAdr</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferAdr">BufferAdr</a></span><span>   </span><span></span><span class="comment" data-type="Comment">;dest</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#GraphBuf">GraphBuf</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>LZWD_Decompress</span><span>"</span><span></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="theRocketAdr" data-type="Label">.theRocketAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#theRocket">theRocket</a></span></span>
<span><span class="label"><a id="GraphBuf" data-type="Label">.GraphBuf</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>Graph+2*4800</span></span>
<span></span>
<span><span class="label"><a id="InitJet" data-type="Label">.InitJet</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#JetBuf">JetBuf</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>280</span></span>
<span><span class="label"><a id="lInitJet" data-type="Label">.lInitJet</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#RandomJet">RandomJet</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>ROR</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#RandomJet">RandomJet</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#dXRocket">dXRocket</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>27</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#highJet">highJet</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R9</span><span>,#</span><span>%1111</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R9</span><span>,#</span><span>%1&lt;&lt;17</span><span>:</span><span>RSBNE</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R5</span><span>,</span><span>R9</span><span>,#</span><span>%1111100000</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>LSR</span><span>#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>16</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>32</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>27</span></span>
<span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2-R6}</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lInitJet">lInitJet</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="colsJet" data-type="Label">.colsJet</a></span></span>
<span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>18</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>22</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>23</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>54</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>86</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>87</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>247</span><span>:</span><span data-type="Directive" data-description="EQUate (?)"title="EQUate (?)">EQUB</span><span> </span><span>255</span></span>
<span></span>
<span><span class="label"><a id="JetBuf" data-type="Label">.JetBuf</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>Buffer+13920</span></span>
<span><span class="label"><a id="highJet" data-type="Label">.highJet</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="gravityJet" data-type="Label">.gravityJet</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="forceJet" data-type="Label">.forceJet</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="dXRocket" data-type="Label">.dXRocket</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="groundJet" data-type="Label">.groundJet</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="DrawJet" data-type="Label">.DrawJet</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#JetBuf">JetBuf</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R12</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R13</span><span>,</span><span class="branch"><a data-type="Branch" href="#colsJet">colsJet</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>280</span></span>
<span><span class="label"><a id="loopJet" data-type="Label">.loopJet</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if minus"title="Branch if minus">BMI</span><span> </span><span class="branch"><a data-type="Branch" href="#genesisJet">genesisJet</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R4</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R7</span><span>,</span><span>R2</span><span>,</span><span>ASR</span><span>#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R7</span><span>,#</span><span>320</span><span>:</span><span>BCS</span><span> </span><span class="branch"><a data-type="Branch" href="#genesisJet">genesisJet</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R5</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R8</span><span>,</span><span>R3</span><span>,</span><span>ASR</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#groundJet">groundJet</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,</span><span>R9</span><span>:</span><span>RSBPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>0</span><span>:</span><span>MOVPL</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>ASR</span><span>#</span><span>3</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R8</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R10</span><span>,</span><span>R12</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R8</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span><span>LDRPLB</span><span> </span><span>R8</span><span>,</span><span>[R13</span><span>,</span><span>R6</span><span>,</span><span>LSR</span><span>#</span><span>2]</span></span>
<span><span>STRPLB</span><span> </span><span>R8</span><span>,</span><span>[R10</span><span>,</span><span>R7]</span></span>
<span><span class="label"><a id="endOfGen" data-type="Label">.endOfGen</a></span></span>
<span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>,</span><span>R5</span><span>,</span><span>R6}</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#loopJet">loopJet</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="genesisJet" data-type="Label">.genesisJet</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#RandomJet">RandomJet</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>ROR</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span class="branch"><a data-type="Branch" href="#RandomJet">RandomJet</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#dXRocket">dXRocket</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>27</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>LSL</span><span>#</span><span>3</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#highJet">highJet</a></span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>LSL</span><span>#</span><span>2</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R9</span><span>,#</span><span>%1111</span><span>:</span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R9</span><span>,#</span><span>%1&lt;&lt;17</span><span>:</span><span>RSBNE</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R5</span><span>,</span><span>R9</span><span>,#</span><span>%1111100000</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,</span><span>LSR</span><span>#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R5</span><span>,</span><span>R5</span><span>,#</span><span>16</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R6</span><span>,#</span><span>32</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R6</span><span>,</span><span>R6</span><span>,</span><span>R9</span><span>,</span><span>LSR</span><span>#</span><span>27</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endOfGen">endOfGen</a></span></span>
<span></span>
<span><span class="label"><a id="RandomJet" data-type="Label">.RandomJet</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>-TIME</span></span>
<span></span>
<span><span class="label"><a id="Cart_Jungle" data-type="Label">.Cart_Jungle</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#AppearStartScr">AppearStartScr</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>110</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#PutPartInBuf">PutPartInBuf</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>130</span></span>
<span><span class="label"><a id="lCartJngl" data-type="Label">.lCartJngl</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#sprAdr">sprAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R5</span><span>,#</span><span>&FF0000</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>20</span><span>                         </span><span></span><span class="comment" data-type="Comment">; pengo</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>130</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R0</span><span>,#</span><span>20</span><span>:</span><span>ADDMI</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R0</span><span>:</span><span>SUBMI</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>20</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span><span></span><span>                                                      </span><span></span><span class="comment" data-type="Comment">; monsters</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>100</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>100</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>130</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>70</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>140</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>140</span></span>
<span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148</span></span>
<span><span>STMIA</span><span> </span><span>R1!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>40</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R2</span><span>,#</span><span>120</span><span>:</span><span>MOVMI</span><span> </span><span>R2</span><span>,#</span><span>120</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R0</span><span>,#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>%1100</span><span>:</span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,</span><span>LSR</span><span>#</span><span>2</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>148+24</span></span>
<span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R4</span><span>, </span><span>R5}</span></span>
<span></span>
<span><span data-type="Macro/Inline Function" data-description="Wait for a short period (utilizes SWI OS_Byte")""title="Wait for a short period (utilizes SWI OS_Byte")"">FNwait</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>110</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#GetPartFromBuf">GetPartFromBuf</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SpriteController">SpriteController</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#phaseCounter">phaseCounter</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R0</span><span>,#</span><span>100</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#lCartJngl">lCartJngl</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#endOfCartoon">endOfCartoon</a></span></span>
<span></span>
<span><span class="label"><a id="endOfCartoon" data-type="Label">.endOfCartoon</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_40">temp14_40</a></span></span>
<span></span>
<span><span class="label"><a id="sprAdr" data-type="Label">.sprAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#ListOfSprites">ListOfSprites</a></span></span>
<span><span class="label"><a id="phaseCounter" data-type="Label">.phaseCounter</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="DecrunchScr" data-type="Label">.DecrunchScr</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[PC</span><span>,</span><span>R0</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#okScrName">okScrName</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#ICE_Screen">ICE_Screen</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#ESA_Screen">ESA_Screen</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#SPA_Screen">SPA_Screen</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#JUN_Screen">JUN_Screen</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#COM_Screen">COM_Screen</a></span></span>
<span><span class="label"><a id="okScrName" data-type="Label">.okScrName</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScreenAdr">ScreenAdr</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferAdr">BufferAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>1</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>LZWD_Decompress</span><span>"   </span><span></span><span class="comment" data-type="Comment">; decompress data graphics</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="ICE_Screen" data-type="Label">.ICE_Screen</a></span><span> </span><span>EQUS</span><span> "</span><span>POI.ICE_SCR</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="ESA_Screen" data-type="Label">.ESA_Screen</a></span><span> </span><span>EQUS</span><span> "</span><span>POI.ESA_SCR</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="SPA_Screen" data-type="Label">.SPA_Screen</a></span><span> </span><span>EQUS</span><span> "</span><span>POI.SPACE_SCR</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="JUN_Screen" data-type="Label">.JUN_Screen</a></span><span> </span><span>EQUS</span><span> "</span><span>POI.JUNGLE_SCR</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span><span class="label"><a id="COM_Screen" data-type="Label">.COM_Screen</a></span><span> </span><span>EQUS</span><span> "</span><span>POI.ORDI_SCR</span><span>"</span><span>+CHR$0</span><span>:</span><span data-type="Directive" data-description="Align memory"title="Align memory">ALIGN</span></span>
<span></span>
<span><span class="label"><a id="BufferAdr" data-type="Label">.BufferAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Buffer">Buffer</a></span></span>
<span><span class="label"><a id="animNumb" data-type="Label">.animNumb</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="temp14_40" data-type="Label">.temp14_40</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="FastRecopy" data-type="Label">.FastRecopy</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R0</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[R0</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#ScreenAdr">ScreenAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>240</span></span>
<span><span class="label"><a id="lFastRcpy" data-type="Label">.lFastRcpy</a></span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span></span>
<span><span>LDMIA</span><span> </span><span>R1!</span><span>,</span><span>{R3-R13}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R13}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>320-244</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lFastRcpy">lFastRcpy</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="PutRocket" data-type="Label">.PutRocket</a></span><span>     </span><span></span><span class="comment" data-type="Comment">; input R1=y (rocket stored in Buffer)</span></span>
<span><span data-type="Opcode" data-description="Compare negative operand with register and set flags"title="Compare negative operand with register and set flags">CMN</span><span> </span><span>R1</span><span>,#</span><span>173</span><span>:</span><span>MOVMI</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_42">temp14_42</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#dXRocket">dXRocket</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span class="branch"><a data-type="Branch" href="#BufferAdr">BufferAdr</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R11</span><span>,#</span><span>174</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R1</span><span>,#</span><span>0</span><span>:</span><span>SUBMI</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span><span>:</span><span>SUBMI</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>4</span><span>:</span><span>ADDMI</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,</span><span>R1</span><span>:</span><span>MOVMI</span><span> </span><span>R1</span><span>,#</span><span>0</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R2</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span>[R2</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R0</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>8</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,</span><span>R1</span><span>,</span><span>LSL</span><span>#</span><span>6</span></span>
<span></span>
<span><span class="label"><a id="lPutRY" data-type="Label">.lPutRY</a></span></span>
<span><span>LDMIA</span><span> </span><span>R3!</span><span>,</span><span>{R0</span><span>,</span><span>R1</span><span>, </span><span>R4</span><span>,</span><span>R5</span><span>, </span><span>R6</span><span>,</span><span>R7}</span></span>
<span><span>LDMIA</span><span> </span><span>R2</span><span>,</span><span>{R8</span><span>,</span><span>R9</span><span>,</span><span>R10}</span></span>
<span><span>BIC</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R1</span><span>:</span><span>ORR</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R0</span></span>
<span><span>BIC</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R5</span><span>:</span><span>ORR</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R4</span></span>
<span><span>BIC</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R7</span><span>:</span><span>ORR</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R6</span></span>
<span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R8</span><span>,</span><span>R9</span><span>,</span><span>R10}</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R3!</span><span>,</span><span>{R0</span><span>,</span><span>R1</span><span>, </span><span>R4</span><span>,</span><span>R5</span><span>, </span><span>R6</span><span>,</span><span>R7}</span></span>
<span><span>LDMIA</span><span> </span><span>R2</span><span>,</span><span>{R8</span><span>,</span><span>R9</span><span>,</span><span>R10}</span></span>
<span><span>BIC</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R1</span><span>:</span><span>ORR</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R0</span></span>
<span><span>BIC</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R5</span><span>:</span><span>ORR</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R4</span></span>
<span><span>BIC</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R7</span><span>:</span><span>ORR</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R6</span></span>
<span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R8</span><span>,</span><span>R9</span><span>,</span><span>R10}</span></span>
<span></span>
<span><span>LDMIA</span><span> </span><span>R3!</span><span>,</span><span>{R0</span><span>,</span><span>R1</span><span>, </span><span>R4</span><span>,</span><span>R5</span><span>, </span><span>R6</span><span>,</span><span>R7</span><span>, </span><span>R12</span><span>,</span><span>R13}</span></span>
<span><span>LDMIA</span><span> </span><span>R2</span><span>,</span><span>{R8</span><span>,</span><span>R9</span><span>,</span><span>R10</span><span>,</span><span>R14}</span></span>
<span><span>BIC</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R1</span><span>:</span><span>ORR</span><span> </span><span>R8</span><span>,</span><span>R8</span><span>,</span><span>R0</span></span>
<span><span>BIC</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R5</span><span>:</span><span>ORR</span><span> </span><span>R9</span><span>,</span><span>R9</span><span>,</span><span>R4</span></span>
<span><span>BIC</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R7</span><span>:</span><span>ORR</span><span> </span><span>R10</span><span>,</span><span>R10</span><span>,</span><span>R6</span></span>
<span><span>BIC</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R13</span><span>:</span><span>ORR</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,</span><span>R12</span></span>
<span><span>STMIA</span><span> </span><span>R2!</span><span>,</span><span>{R8</span><span>,</span><span>R9</span><span>,</span><span>R10</span><span>,</span><span>R14}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>320-40</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R11</span><span>,</span><span>R11</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lPutRY">lPutRY</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_42">temp14_42</a></span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span><span class="label"><a id="MmoBrdrAdr" data-type="Label">.MmoBrdrAdr</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#MemoBorder">MemoBorder</a></span></span>
<span></span>
<span><span class="label"><a id="SaveBorder" data-type="Label">.SaveBorder</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#MmoBrdrAdr">MmoBrdrAdr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*68</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>256</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>15</span></span>
<span><span class="label"><a id="lsaveBrd" data-type="Label">.lsaveBrd</a></span></span>
<span><span>LDMIA</span><span> </span><span>R1</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lsaveBrd">lsaveBrd</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*72</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>324</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>7</span></span>
<span><span class="label"><a id="lsaveBrd2" data-type="Label">.lsaveBrd2</a></span></span>
<span><span>LDMIA</span><span> </span><span>R1</span><span>,</span><span>{R3-R10}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R10}</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lsaveBrd2">lsaveBrd2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*</span><span>(</span><span>163-128</span><span>)</span><span></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>7</span></span>
<span><span class="label"><a id="lsaveBrd3" data-type="Label">.lsaveBrd3</a></span></span>
<span><span>LDMIA</span><span> </span><span>R1</span><span>,</span><span>{R3-R10}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R10}</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lsaveBrd3">lsaveBrd3</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="eraseZONE" data-type="Label">.eraseZONE</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_42">temp14_42</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseZONE_bis">eraseZONE_bis</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#eraseZONE_bis">eraseZONE_bis</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_42">temp14_42</a></span></span>
<span></span>
<span><span class="label"><a id="eraseZONE_bis" data-type="Label">.eraseZONE_bis</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#MmoBrdrAdr">MmoBrdrAdr</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*68</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>256</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>15</span></span>
<span><span class="label"><a id="lsaveBrd" data-type="Label">.lsaveBrd</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R3-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lsaveBrd">lsaveBrd</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="eraseTime" data-type="Label">.eraseTime</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#MmoBrdrAdr">MmoBrdrAdr</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>600</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>260</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*156</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>7</span></span>
<span><span class="label"><a id="lloadBrd2" data-type="Label">.lloadBrd2</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R10}</span><span>:</span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R3-R10}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lloadBrd2">lloadBrd2</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="erasePerc" data-type="Label">.erasePerc</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#MmoBrdrAdr">MmoBrdrAdr</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>824</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>260</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*128</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>7</span></span>
<span><span class="label"><a id="lloadBrd3" data-type="Label">.lloadBrd3</a></span></span>
<span><span>LDMIA</span><span> </span><span>R0!</span><span>,</span><span>{R3-R10}</span><span>:</span><span>STMIA</span><span> </span><span>R1</span><span>,</span><span>{R3-R10}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lloadBrd3">lloadBrd3</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="temp14_42" data-type="Label">.temp14_42</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span></span>
<span><span class="label"><a id="writeZONE" data-type="Label">.writeZONE</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_42">temp14_42</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#writeZONE_bis">writeZONE_bis</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#writeZONE_bis">writeZONE_bis</a></span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#SwapScreens">SwapScreens</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_42">temp14_42</a></span></span>
<span></span>
<span><span class="label"><a id="writeZONE_bis" data-type="Label">.writeZONE_bis</a></span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R14</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_40">temp14_40</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span>[R1</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#BASESCROLL">BASESCROLL</a></span><span>)</span><span>]</span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*68</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>256</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>2</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#col1a">col1a</a></span><span>:</span><span>LDMIA</span><span> </span><span>R4</span><span>,</span><span>{R4-R7}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>10</span><span> </span><span></span><span class="comment" data-type="Comment">;Z</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>13</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>10</span><span> </span><span></span><span class="comment" data-type="Comment">;O</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>11</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>10</span><span> </span><span></span><span class="comment" data-type="Comment">;N</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>12</span><span>:</span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span><span>               </span><span></span><span class="comment" data-type="Comment">;E</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R4</span><span>,</span><span class="branch"><a data-type="Branch" href="#col1b">col1b</a></span><span>:</span><span>LDMIA</span><span> </span><span>R4</span><span>,</span><span>{R4-R7}</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>320*8</span><span>:</span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>20</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>PC</span><span>,#</span><span>FNmb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>):</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R12</span><span>,</span><span>[R12</span><span>,#</span><span>FNlb</span><span>(</span><span class="branch"><a data-type="Branch" href="#WhichLevel">WhichLevel</a></span><span>)</span><span>]</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>0</span></span>
<span><span class="label"><a id="nxtDex" data-type="Label">.nxtDex</a></span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R12</span><span>,#</span><span>10</span><span>:</span><span data-type="Opcode" data-description="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Add to PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">ADDPL</span><span> </span><span>R0</span><span>,</span><span>R0</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,#</span><span>10</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#nxtDex">nxtDex</a></span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span></span>
<span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>12</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R12</span></span>
<span><span data-type="Opcode" data-description="Branch and store return address"title="Branch and store return address">BL</span><span> </span><span class="branch"><a data-type="Branch" href="#WriteNumber">WriteNumber</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; write level number</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R15</span><span>,</span><span class="branch"><a data-type="Branch" href="#temp14_40">temp14_40</a></span></span>
<span></span>
<span><span class="label"><a id="col1a" data-type="Label">.col1a</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&ECECECEC</span></span>
<span><span></span><span>       </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&EDEDEDED</span></span>
<span><span></span><span>       </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&EEEEEEEE</span></span>
<span><span></span><span>       </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&EFEFEFEF</span></span>
<span></span>
<span><span class="label"><a id="col1b" data-type="Label">.col1b</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&E0E0E0E0</span></span>
<span><span></span><span>       </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&E1E1E1E1</span></span>
<span><span></span><span>       </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&E2E2E2E2</span></span>
<span><span></span><span>       </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>&E3E3E3E3</span></span>
<span><span></span><span class="comment" data-type="Comment">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span></span>
<span></span>
<span><span class="label"><a id="OccTable" data-type="Label">.OccTable</a></span><span>      : </span><span>REM</span><span> </span><span>contient</span><span> </span><span>un</span><span> </span><span>flag</span><span> </span><span>qui</span><span> </span><span>dit</span><span> </span><span>si</span><span> </span><span>case</span><span> </span><span>occupee</span><span> </span><span>ou</span><span> </span><span>pas</span></span>
<span><span>]</span></span>
<span><span>Adr_occTable=O%</span></span>
<span><span>P%+=1*3072</span></span>
<span><span>O%+=1*3072</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span class="label"><a id="Scheme" data-type="Label">.Scheme</a></span></span>
<span><span>]</span></span>
<span><span>P%+=1*3072</span><span>    :</span><span>REM</span><span>  </span><span>Foreground</span></span>
<span><span>O%+=1*3072</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span class="label"><a id="Lands" data-type="Label">.Lands</a></span></span>
<span><span>]</span></span>
<span><span>P%+=4*3072</span><span>   :</span><span>REM</span><span>  </span><span>4x</span><span> </span><span>Animated</span><span> </span><span>Backgrounds</span></span>
<span><span>O%+=4*3072</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span class="label"><a id="Land" data-type="Label">.Land</a></span></span>
<span><span>]</span></span>
<span><span>P%+=4*3072</span><span>     :</span><span>REM</span><span>  </span><span>Dynamic</span><span> </span><span>screens</span><span>     ( </span><span>interlaced</span><span> )</span><span></span></span>
<span><span>O%+=4*3072</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span class="label"><a id="MemoBorder" data-type="Label">.MemoBorder</a></span></span>
<span><span>]</span></span>
<span><span>P%+=1048</span><span>:</span><span>O%+=1048</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="CrunchWay" data-type="Label">.CrunchWay</a></span></span>
<span><span>]</span></span>
<span><span>Adr_crunch=O%</span></span>
<span><span>P%+=1600</span><span>:</span><span>O%+=1600</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Arrows" data-type="Label">.Arrows</a></span></span>
<span><span>]</span></span>
<span><span>Adr_arrows=O%</span></span>
<span><span>P%+=3200</span><span>:</span><span>O%+=3200</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="FadeTable" data-type="Label">.FadeTable</a></span></span>
<span><span>]</span></span>
<span><span>Adr_fade=O%</span></span>
<span><span>P%+=256</span><span>:</span><span>O%+=256</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Plaquette" data-type="Label">.Plaquette</a></span></span>
<span><span>]</span></span>
<span><span>Adr_plaqu=O%</span></span>
<span><span>P%+=2400</span><span>:</span><span>O%+=2400</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Chars" data-type="Label">.Chars</a></span></span>
<span><span>]</span></span>
<span><span>Adr_chars=O%</span></span>
<span><span>P%+=52*192</span><span>:</span><span>O%+=52*192</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>     </span><span></span><span class="comment" data-type="Comment">;space("u")</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span><span>:</span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>0</span></span>
<span><span class="label"><a id="Degrades" data-type="Label">.Degrades</a></span></span>
<span><span>]</span></span>
<span><span>Adr_degr=O%</span></span>
<span><span>P%+=456</span><span>:</span><span>O%+=456</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="StartScreen" data-type="Label">.StartScreen</a></span><span>  </span><span></span><span class="comment" data-type="Comment">; this is the compressed ray traced picture</span></span>
<span><span>]</span></span>
<span><span>Adr_startS=O%</span></span>
<span><span>P%+=18620</span><span>:</span><span>O%+=18620</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Screen" data-type="Label">.Screen</a></span><span>       </span><span></span><span class="comment" data-type="Comment">; buffer for decrunched picture(cartoon or start screen)</span></span>
<span><span>]</span></span>
<span><span>Adr_screen=O%</span></span>
<span><span>P%+=244*240</span><span>:</span><span>O%+=244*240</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="TitleDat" data-type="Label">.TitleDat</a></span></span>
<span><span>]</span></span>
<span><span>Adr_title=O%</span></span>
<span><span>P%+=2324</span><span>:</span><span>O%+=2324</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="DataDEMO" data-type="Label">.DataDEMO</a></span></span>
<span><span>]</span></span>
<span><span>Adr_datDemo=O%</span></span>
<span><span>P%+=1600</span><span>:</span><span>O%+=1600</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="SchemeDemo" data-type="Label">.SchemeDemo</a></span></span>
<span><span>]</span></span>
<span><span>Adr_schemeDemo=O%</span></span>
<span><span>P%+=420</span><span>:</span><span>O%+=420</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Buffer" data-type="Label">.Buffer</a></span></span>
<span><span>]</span></span>
<span><span>Adr_bubu=O%</span></span>
<span><span>P%+=19524</span><span>:</span><span>O%+=19524</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="theRocket" data-type="Label">.theRocket</a></span></span>
<span><span>]</span></span>
<span><span>Adr_theRocket=O%</span></span>
<span><span>P%+=2512</span><span>:</span><span>O%+=2512</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span></span><span class="comment" data-type="Comment">;;;; Compressed datas ( LEVELS Antarctic,LaunchBase,Space,Jungle,Computer)</span></span>
<span></span>
<span><span class="label"><a id="SetLevelGraphLand" data-type="Label">.SetLevelGraphLand</a></span><span>               </span><span></span><span class="comment" data-type="Comment">; input R0=1..50 = level graphics & land</span></span>
<span><span data-type="Opcode" data-description="Subtract operand from register"title="Subtract operand from register">SUB</span><span> </span><span>R12</span><span>,</span><span>R0</span><span>,#</span><span>1</span></span>
<span><span class="label"><a id="searchSet" data-type="Label">.searchSet</a></span></span>
<span><span></span><span> </span><span data-type="Opcode" data-description="Subtract operand from register and set flags"title="Subtract operand from register and set flags">CMP</span><span> </span><span>R12</span><span>,#</span><span>5</span><span>:</span><span data-type="Opcode" data-description="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)"title="Subtract from PL (Priority Level), not a standard ARM instruction (assumed for completeness, but verify context)">SUBPL</span><span> </span><span>R12</span><span>,</span><span>R12</span><span>,#</span><span>5</span><span>:</span><span>BPL</span><span> </span><span class="branch"><a data-type="Branch" href="#searchSet">searchSet</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[PC</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#DecomprLevelA">DecomprLevelA</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Level1_crunch">Level1_crunch</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Level2_crunch">Level2_crunch</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Level3_crunch">Level3_crunch</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Level4_crunch">Level4_crunch</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Level5_crunch">Level5_crunch</a></span></span>
<span></span>
<span><span class="label"><a id="DecomprLevelA" data-type="Label">.DecomprLevelA</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#GraphIst">GraphIst</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Bufferbas">Bufferbas</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>LZWD_Decompress</span><span>"   </span><span></span><span class="comment" data-type="Comment">; decompress data graphics</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span>[PC</span><span>,</span><span>R12</span><span>,</span><span>LSL</span><span>#</span><span>2]</span></span>
<span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#DecomprLevelB">DecomprLevelB</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#ICE_Land">ICE_Land</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#ESA_Land">ESA_Land</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#SPACE_Land">SPACE_Land</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#JUNGLE_Land">JUNGLE_Land</a></span></span>
<span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#COMPUTER_Land">COMPUTER_Land</a></span></span>
<span></span>
<span><span class="label"><a id="DecomprLevelB" data-type="Label">.DecomprLevelB</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandsIst">LandsIst</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Bufferbas">Bufferbas</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>LZWD_Decompress</span><span>"   </span><span></span><span class="comment" data-type="Comment">; decompress data lands</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,</span><span>R12</span><span>:</span><span data-type="Opcode" data-description="Unconditional branch"title="Unconditional branch">B</span><span> </span><span class="branch"><a data-type="Branch" href="#SetNormalBlock">SetNormalBlock</a></span></span>
<span></span>
<span><span class="label"><a id="GraphIst" data-type="Label">.GraphIst</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Screen">Screen</a></span><span> </span><span></span><span class="comment" data-type="Comment">; sauve level dans Screen(buffer provvisoire)</span></span>
<span><span class="label"><a id="LandsIst" data-type="Label">.LandsIst</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Lands">Lands</a></span></span>
<span><span class="label"><a id="Bufferbas" data-type="Label">.Bufferbas</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span class="branch"><a data-type="Branch" href="#Buffer">Buffer</a></span></span>
<span><span class="label"><a id="GraphJst" data-type="Label">.GraphJst</a></span><span> </span><span data-type="Directive" data-description="EQUate Double (for clarity)"title="EQUate Double (for clarity)">EQUD</span><span> </span><span>Graph+2*4800</span></span>
<span></span>
<span><span class="label"><a id="DecompChallenge" data-type="Label">.DecompChallenge</a></span></span>
<span><span data-type="Opcode" data-description="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)"title="Load register with memory address (a pseudo-instruction, often implemented as a PC-relative ADD)">ADR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#Chall__crunch">Chall__crunch</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R1</span><span>,</span><span class="branch"><a data-type="Branch" href="#GraphJst">GraphJst</a></span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R2</span><span>,</span><span class="branch"><a data-type="Branch" href="#Bufferbas">Bufferbas</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R3</span><span>,#</span><span>0</span></span>
<span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>LZWD_Decompress</span><span>"   </span><span></span><span class="comment" data-type="Comment">; decompress graphics</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R0</span><span>,</span><span class="branch"><a data-type="Branch" href="#LandsIst">LandsIst</a></span><span>   </span><span></span><span class="comment" data-type="Comment">; construct challenge land</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R1</span><span>,#</span><span>4*3072</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>24</span></span>
<span><span class="label"><a id="lFillLands" data-type="Label">.lFillLands</a></span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R2</span><span>,</span><span>[R0]</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R1</span><span>,</span><span>R1</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#lFillLands">lFillLands</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>70</span></span>
<span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R2</span><span>,</span><span>[R0</span><span>,#</span><span>-1]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R2</span><span>,</span><span>[R0</span><span>,#</span><span>-5]</span><span>:</span><span data-type="Opcode" data-description="Store Byte from register to memory"title="Store Byte from register to memory">STRB</span><span> </span><span>R2</span><span>,</span><span>[R0</span><span>,#</span><span>-9]</span><span> </span><span></span><span class="comment" data-type="Comment">;set useless transports</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span></span>
<span><span class="label"><a id="Chall__crunch" data-type="Label">.Chall__crunch</a></span><span> </span><span>]</span><span>:</span><span>Adr_Chall__crunch=O%</span><span>:</span><span>P%+=180</span><span>:</span><span>O%+=180</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Level1_crunch" data-type="Label">.Level1_crunch</a></span><span> </span><span>]</span><span>:</span><span>Adr_Level1_crunch=O%</span><span>:</span><span>P%+=&2768</span><span>:</span><span>O%+=&2768</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Level2_crunch" data-type="Label">.Level2_crunch</a></span><span> </span><span>]</span><span>:</span><span>Adr_Level2_crunch=O%</span><span>:</span><span>P%+=&27CC</span><span>:</span><span>O%+=&27CC</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Level3_crunch" data-type="Label">.Level3_crunch</a></span><span> </span><span>]</span><span>:</span><span>Adr_Level3_crunch=O%</span><span>:</span><span>P%+=&2624</span><span>:</span><span>O%+=&2624</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Level4_crunch" data-type="Label">.Level4_crunch</a></span><span> </span><span>]</span><span>:</span><span>Adr_Level4_crunch=O%</span><span>:</span><span>P%+=&382C</span><span>:</span><span>O%+=&382C</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Level5_crunch" data-type="Label">.Level5_crunch</a></span><span> </span><span>]</span><span>:</span><span>Adr_Level5_crunch=O%</span><span>:</span><span>P%+=&2B2C</span><span>:</span><span>O%+=&2B2C</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span class="label"><a id="ICE_Land" data-type="Label">.ICE_Land</a></span><span>      </span><span>]</span><span>:</span><span>Adr_ICE_Land=O%</span><span>:     </span><span>P%+=1708</span><span>:</span><span>O%+=1708</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="ESA_Land" data-type="Label">.ESA_Land</a></span><span>      </span><span>]</span><span>:</span><span>Adr_ESA_Land=O%</span><span>:     </span><span>P%+=1708</span><span>:</span><span>O%+=1708</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="SPACE_Land" data-type="Label">.SPACE_Land</a></span><span>    </span><span>]</span><span>:</span><span>Adr_SPACE_Land=O%</span><span>:   </span><span>P%+=1708</span><span>:</span><span>O%+=1708</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="JUNGLE_Land" data-type="Label">.JUNGLE_Land</a></span><span>   </span><span>]</span><span>:</span><span>Adr_JUNGLE_Land=O%</span><span>:  </span><span>P%+=1708</span><span>:</span><span>O%+=1708</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="COMPUTER_Land" data-type="Label">.COMPUTER_Land</a></span><span> </span><span>]</span><span>:</span><span>Adr_COMPUTER_Land=O%</span><span>:</span><span>P%+=1708</span><span>:</span><span>O%+=1708</span><span>:</span><span>[OPT</span><span> </span><span>PASS</span></span>
<span></span>
<span><span class="label"><a id="Graph" data-type="Label">.Graph</a></span></span>
<span><span>]</span></span>
<span><span>Adr_graph=O%</span></span>
<span><span>P%+=24800</span></span>
<span><span>O%+=24800</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span class="label"><a id="Sprite" data-type="Label">.Sprite</a></span></span>
<span><span>]</span></span>
<span><span>Adr_sprite=O%</span></span>
<span><span>P%+=208*800</span><span>   :</span><span>REM</span><span> </span><span class="branch"><a data-type="Branch" href="#Sprite">Sprite</a></span><span> </span><span>&</span><span> </span><span>Mask</span></span>
<span><span>O%+=208*800</span></span>
<span></span>
<span><span>Adr_MakePengiMask=O%</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span><span>          </span><span></span><span class="comment" data-type="Comment">; the following routine dont need to be saved</span></span>
<span></span>
<span><span class="label"><a id="MakePengiMask" data-type="Label">.MakePengiMask</a></span><span>          </span><span></span><span class="comment" data-type="Comment">; input R1=destination,R0=source</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R2</span><span>,#</span><span>84</span><span>              </span><span></span><span class="comment" data-type="Comment">; 72 sprites of pengi + 12 ScoreBoom</span></span>
<span><span class="label"><a id="ReadPengi" data-type="Label">.ReadPengi</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R4</span><span>,#</span><span>100</span></span>
<span><span class="label"><a id="CountWords2" data-type="Label">.CountWords2</a></span></span>
<span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R3</span><span>,</span><span>[R0]</span><span>,#</span><span>4</span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>4</span><span>                              </span><span></span><span class="comment" data-type="Comment">; save graphics</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&FF000000</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&FF000000</span><span>    </span><span></span><span class="comment" data-type="Comment">; create mask</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&00FF0000</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&00FF0000</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&0000FF00</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&0000FF00</span></span>
<span><span data-type="Opcode" data-description="Perform bitwise AND and set flags"title="Perform bitwise AND and set flags">TST</span><span> </span><span>R3</span><span>,#</span><span>&000000FF</span><span>:</span><span>ORRNE</span><span> </span><span>R3</span><span>,</span><span>R3</span><span>,#</span><span>&000000FF</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R3</span><span>,</span><span>[R1]</span><span>,#</span><span>4</span><span>                              </span><span></span><span class="comment" data-type="Comment">; save mask</span></span>
<span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R4</span><span>,</span><span>R4</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#CountWords2">CountWords2</a></span></span>
<span><span data-type="Opcode" data-description="Subtract and set flags (similar to SUB, but updates the condition flags)"title="Subtract and set flags (similar to SUB, but updates the condition flags)">SUBS</span><span> </span><span>R2</span><span>,</span><span>R2</span><span>,#</span><span>1</span><span>:</span><span data-type="Opcode" data-description="Branch if not equal (zero flag not set)"title="Branch if not equal (zero flag not set)">BNE</span><span> </span><span class="branch"><a data-type="Branch" href="#ReadPengi">ReadPengi</a></span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R15</span><span>,</span><span>R14</span></span>
<span><span>]</span></span>
<span><span>NEXT</span></span>
<span></span>
<span><span>PRINT</span><span> "</span><span>CODE</span><span> "</span><span>AbortElectric-Poizone</span></span>
<span><span>PRINT</span><span> "</span><span>PROG</span><span> "</span><span>Sprite+208*800-Poizone</span></span>
<span></span>
<span><span>ON</span><span> </span><span>ERROR</span><span> </span><span>REPORT</span><span>:</span><span>PRINT</span><span> </span><span>ERL</span><span>:</span><span>STOP</span></span>
<span></span>
<span><span>FOR</span><span> </span><span>n=0TO</span><span> </span><span>2*244-1</span><span>:</span><span>?</span><span>(</span><span>Adr_sinus+n</span><span>)</span><span>=16+8*SIN</span><span>(</span><span>n*4*PI/244</span><span>):</span><span>NEXT</span></span>
<span></span>
<span><span>REM</span><span> </span><span>encode</span><span> </span><span class="branch"><a data-type="Branch" href="#PassWords">PassWords</a></span></span>
<span><span>FOR</span><span> </span><span>N%=Adr_passWords</span><span> </span><span>TO</span><span> </span><span>Adr_passWords+10*8-1</span><span>:</span><span>?N%=</span><span>(</span><span>?N%</span><span>) </span><span>OR</span><span> </span><span>%10000000</span><span>:</span><span>NEXT</span></span>
<span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.PENGO1</span><span> "</span><span>+STR$~</span><span>(</span><span>Adr_screen</span><span>))</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.PENGO2</span><span> "</span><span>+STR$~</span><span>(</span><span>Adr_screen+4800</span><span>))</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.PENGO3</span><span> "</span><span>+STR$~</span><span>(</span><span>Adr_screen+2*4800</span><span>))</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.PENGO1bis</span><span> "</span><span>+STR$~</span><span>(</span><span>Adr_screen+3*4800</span><span>))</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.PENGO2bis</span><span> "</span><span>+STR$~</span><span>(</span><span>Adr_screen+4*4800</span><span>))</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.PENGO3bis</span><span> "</span><span>+STR$~</span><span>(</span><span>Adr_screen+5*4800</span><span>))</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.SCOREBOOM</span><span> "</span><span>+STR$~</span><span>(</span><span>Adr_screen+6*4800</span><span>))</span><span></span></span>
<span></span>
<span><span>B%=Adr_sprite</span><span>:</span><span>A%=Adr_screen</span><span>:</span><span>CALL</span><span> </span><span>Adr_MakePengiMask</span></span>
<span></span>
<span><span>FOR</span><span> </span><span>Q%=Adr_screen</span><span> </span><span>TO</span><span> </span><span>Adr_screen+244*240</span><span> </span><span>STEP</span><span> </span><span>4</span><span>:</span><span>!Q%=0</span><span>:</span><span>NEXT</span></span>
<span><span>FOR</span><span> </span><span>Q%=Adr_bubu</span><span> </span><span>TO</span><span> </span><span>Adr_bubu+19520</span><span> </span><span>STEP</span><span> </span><span>4</span><span>:</span><span>!Q%=0</span><span>:</span><span>NEXT</span></span>
<span><span>FOR</span><span> </span><span>Q%=Adr_occTable</span><span> </span><span>TO</span><span> </span><span>Adr_occTable+30*1024+1044</span><span> </span><span>STEP</span><span> </span><span>4</span><span>:</span><span>!Q%=0</span><span>:</span><span>NEXT</span></span>
<span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.MADGADG</span><span> "</span><span>+STR$~Adr_graph</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.SECOND</span><span> "</span><span>+STR$~</span><span>(</span><span>Adr_graph+4800</span><span>))</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.transport</span><span> "</span><span>+STR$~</span><span>(</span><span>Adr_graph+24000</span><span>))</span><span></span></span>
<span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.MASKCRASH</span><span> "</span><span>+STR$~Adr_crunch</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.Arrows</span><span> "</span><span>+STR$~Adr_arrows</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.TheChars</span><span> "</span><span>+STR$~Adr_chars</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.PLAQU_SPR</span><span> "</span><span>+STR$~Adr_plaqu</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.FADETABLE</span><span> "</span><span>+STR$~Adr_fade</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.LITTLECOLS</span><span> "</span><span>+STR$~Adr_degr</span><span>)</span><span></span></span>
<span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.START_SCR</span><span> "</span><span>+STR$~Adr_startS</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.demo_path</span><span> "</span><span>+STR$~Adr_datDemo</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.Title_Dat</span><span> "</span><span>+STR$~Adr_title</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.inkeyTabl</span><span> "</span><span>+STR$~Adr_inkey</span><span>)</span><span></span></span>
<span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.SCHEMES.SCHEMEdemo</span><span> "</span><span>+STR$~Adr_schemeDemo</span><span>)</span><span></span></span>
<span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX_CR.LEVELS.LEVEL1</span><span> "</span><span>+STR$~Adr_Level1_crunch</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX_CR.LEVELS.LEVEL2</span><span> "</span><span>+STR$~Adr_Level2_crunch</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX_CR.LEVELS.LEVEL3</span><span> "</span><span>+STR$~Adr_Level3_crunch</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX_CR.LEVELS.LEVEL4</span><span> "</span><span>+STR$~Adr_Level4_crunch</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX_CR.LEVELS.LEVEL5</span><span> "</span><span>+STR$~Adr_Level5_crunch</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.CHAL_SPR</span><span>      "</span><span>+STR$~Adr_Chall__crunch</span><span>)</span><span></span></span>
<span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX_CR.LANDS.ICE_SET</span><span> "</span><span>+STR$~</span><span>      </span><span>Adr_ICE_Land</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX_CR.LANDS.ESA_SET</span><span> "</span><span>+STR$~</span><span>      </span><span>Adr_ESA_Land</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX_CR.LANDS.SPACE_SET</span><span> "</span><span>+STR$~</span><span>  </span><span>Adr_SPACE_Land</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX_CR.LANDS.JUNGLE_SET</span><span> "</span><span>+STR$~Adr_JUNGLE_Land</span><span>)</span><span></span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX_CR.LANDS.ORDI_SET</span><span> "</span><span>+STR$~Adr_COMPUTER_Land</span><span>)</span><span></span></span>
<span></span>
<span><span>OSCLI</span><span>("</span><span>LOAD</span><span> </span><span>TOX.ROCKET_LZW</span><span> "</span><span>+STR$~Adr_theRocket</span><span>)</span><span></span></span>
<span></span>
<span><span>OSCLI</span><span>("</span><span>SAVE</span><span> </span><span>POIZ_cde3</span><span> "</span><span>+STR$~Cde+</span><span>" "</span><span>+STR$~</span><span>(</span><span>Adr_sprite+7*9600</span><span>) </span><span>+</span><span>" "</span><span>+STR$~basecode+</span><span>" "</span><span>+STR$~basecode</span><span>):</span><span>OSCLI</span><span>("</span><span>SETTYPE</span><span> </span><span>POIZ_CDE3</span><span> </span><span>FFF</span><span>"):</span><span>PRINT</span><span> "</span><span>SAVED</span><span>":</span><span>STOP</span></span>
<span></span>
<span><span>END</span></span>
<span></span>
<span><span>REM</span><span> </span><span></span><span class="comment" data-type="Comment">;;;;;;;; Fill Scroll  ( and other useful functions ) ;;;;;;;;;;</span></span>
<span><span>DEFFNuno</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R7]</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span>[R14]</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R7]</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span>[R14]</span><span>,#</span><span>320</span></span>
<span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R7]</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span>[R14]</span><span>,#</span><span>320</span><span>:</span><span data-type="Opcode" data-description="Load word from memory to register"title="Load word from memory to register">LDR</span><span> </span><span>R9</span><span>,</span><span>[R7]</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Store register word to memory"title="Store register word to memory">STR</span><span> </span><span>R9</span><span>,</span><span>[R14]</span><span>,#</span><span>320</span></span>
<span><span>]</span><span> </span><span>=0</span></span>
<span><span>DEFFNdue</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9</span><span>,</span><span>R10}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9</span><span>,</span><span>R10}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9</span><span>,</span><span>R10}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9</span><span>,</span><span>R10}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9</span><span>,</span><span>R10}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9</span><span>,</span><span>R10}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9</span><span>,</span><span>R10}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9</span><span>,</span><span>R10}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>]</span><span> </span><span>=0</span></span>
<span><span>DEFFNtre</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9-R11}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R11}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9-R11}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R11}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9-R11}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R11}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9-R11}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R11}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>]</span><span> </span><span>=0</span></span>
<span><span>DEFFNquattro</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7</span><span>,</span><span>{R9-R12}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R12}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R7</span><span>,</span><span>R7</span><span>,#</span><span>20</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>]</span><span> </span><span>=0</span></span>
<span><span>DEFFNcinque</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R9-R13}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R13}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R9-R13}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R13}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R9-R13}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R13}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R9-R13}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R13}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>]</span><span> </span><span>=0</span></span>
<span><span>DEFFNcinqueb</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R8</span><span>,</span><span>R9-R13}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R8}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R13}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>LDMIA</span><span> </span><span>R7!</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R8</span><span>,</span><span>R9-R13}</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R2</span><span>,</span><span>R3</span><span>,</span><span>R5</span><span>,</span><span>R6</span><span>,</span><span>R8}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span><span>:</span><span>STMIA</span><span> </span><span>R14</span><span>,</span><span>{R9-R13}</span><span>:</span><span data-type="Opcode" data-description="Add operand to register"title="Add operand to register">ADD</span><span> </span><span>R14</span><span>,</span><span>R14</span><span>,#</span><span>320</span></span>
<span><span>]</span><span> </span><span>=0</span></span>
<span><span>DEFFNwait</span></span>
<span><span>[OPT</span><span> </span><span>PASS</span></span>
<span><span data-type="Opcode" data-description="Move value to register (can be considered as ADD with a second operand of 0)"title="Move value to register (can be considered as ADD with a second operand of 0)">MOV</span><span> </span><span>R0</span><span>,#</span><span>19</span><span>:</span><span data-type="Opcode" data-description="Software Interrupt (with specific calls)"title="Software Interrupt (with specific calls)">SWI</span><span> "</span><span>OS_Byte</span><span>"</span><span></span></span>
<span><span>]</span><span> </span><span>=0</span></span>
<span></span>
<span><span>DEFFNmb</span><span>(</span><span>LABEL%</span><span>)</span><span></span></span>
<span><span>IF</span><span> </span><span>P%-LABEL%>0</span><span> </span><span>THEN</span><span> </span><span>V%=</span><span>(</span><span>P%-LABEL%</span><span>) </span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>&FF00</span><span> </span><span>ELSE</span><span> </span><span>V%=</span><span>(</span><span>LABEL%-P%-4</span><span>) </span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>&FF00</span></span>
<span><span>=V%</span></span>
<span><span>DEFFNlb</span><span>(</span><span>LABEL%</span><span>)</span><span></span></span>
<span><span>IF</span><span> </span><span>P%-LABEL%>0</span><span> </span><span>THEN</span><span> </span><span>V%=-8-</span><span>((</span><span>P%-4-LABEL%</span><span>) </span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>&FF</span><span>) </span><span>ELSE</span><span> </span><span>V%=-4+</span><span>((</span><span>LABEL%-P%</span><span>) </span><span data-type="Opcode" data-description="Bitwise AND between register and operand"title="Bitwise AND between register and operand">AND</span><span> </span><span>&FF</span><span>)</span><span></span></span>
<span><span>=V%</span></span>
<span></span>
<span></span>
<code>
</pre>
<script src="script.js"></script>
</html>
