* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     May 24 2022 18:35:18

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 1200/1280
Used Logic Tile: 160/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 221
Fanout to Tile: 92


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   8 8 0 8 8 8 7 8 7 0 8 8   
15|   7 8 0 8 8 8 6 8 8 0 2 8   
14|   8 8 0 7 8 8 8 8 6 0 8 8   
13|   8 8 0 8 8 8 8 7 8 0 8 8   
12|   8 8 0 8 8 7 8 7 8 0 5 8   
11|   8 8 0 8 8 8 8 8 5 0 5 8   
10|   8 8 0 8 8 8 8 8 8 0 7 8   
 9|   7 8 0 8 7 8 8 8 8 0 8 8   
 8|   6 8 0 8 8 8 5 8 8 0 8 8   
 7|   8 8 0 2 8 8 8 8 7 0 8 4   
 6|   8 8 0 2 8 8 8 8 8 0 8 8   
 5|   8 2 0 5 8 8 8 8 8 0 8 8   
 4|   8 8 0 8 5 8 2 7 8 0 8 8   
 3|   8 8 0 8 8 8 8 8 2 0 8 8   
 2|   8 8 0 8 7 8 8 8 8 0 8 8   
 1|   8 8 0 8 5 8 8 8 8 0 8 8   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.50

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    14 17  0 15 19 15 14 11 10  0  9 15    
15|    19 18  0 12 18 15 17 16 16  0  6 10    
14|    18 14  0 20 19 15 21 18  7  0 17 10    
13|    15 19  0 16 17 16 20 10 16  0 17 14    
12|    16 18  0 17 17 18  9 11 16  0  5 17    
11|    18 16  0 17 17 15 16 16  5  0  5 16    
10|    14 15  0 19 14 16 15 16 24  0  6 16    
 9|    16 19  0 10 11 17 14 16 24  0 18 16    
 8|    12 17  0 11 20 13  6 16 16  0 10 15    
 7|    10 15  0  2 16 13 10  9 16  0 20  4    
 6|    18 15  0  2 17 15 10 15 10  0  9 16    
 5|    17  2  0  8 18 16  9 17 14  0 19 17    
 4|    13 17  0  8 16 16  2 18 21  0 20  9    
 3|    14 16  0 12 13 16 16 13  2  0 17 13    
 2|    16 15  0 11 21 12 17 15 15  0 16  9    
 1|    15 13  0 11  5 15 14 12 13  0 13 11    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 14.14

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    26 30  0 31 22 31 21 23 14  0 20 23    
15|    26 30  0 28 27 30 17 20 20  0  6 19    
14|    29 25  0 25 27 26 24 21  7  0 19 19    
13|    27 28  0 20 23 31 23 15 20  0 18 24    
12|    32 26  0 31 28 24 11 12 20  0  5 21    
11|    29 29  0 28 30 24 20 20  5  0  5 20    
10|    29 31  0 24 23 22 25 20 24  0  7 20    
 9|    23 30  0 21 18 23 23 20 24  0 20 20    
 8|    15 27  0 28 25 19  6 20 20  0 14 24    
 7|    19 27  0  2 22 19 17 29 19  0 27  4    
 6|    21 25  0  2 21 18 17 25 19  0 16 17    
 5|    21  2  0 10 26 16 16 23 24  0 23 21    
 4|    30 21  0  8 18 16  2 21 31  0 25 16    
 3|    30 18  0 20 26 16 19 23  2  0 21 19    
 2|    25 21  0 25 26 24 19 30 29  0 18 20    
 1|    30 30  0 24  5 23 24 29 24  0 30 27    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 21.21

***** Run Time Info *****
Run Time:  1
