[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/LowMemPkg/slpp_all/surelog.log.

Running: cd "${SURELOG_DIR}/tests/LowMemPkg"; "${SURELOG_DIR}/build/bin/surelog" -o "${SURELOG_DIR}/build/regression/LowMemPkg" -nostdout -batch ${SURELOG_DIR}/build/regression/LowMemPkg/slpp_all/mp_parser/pp_batch.txt
Surelog preproc status: 0
Running: cd "${SURELOG_DIR}/tests/LowMemPkg"; "${SURELOG_DIR}/build/bin/surelog" -o "${SURELOG_DIR}/build/regression/LowMemPkg" -nostdout -batch ${SURELOG_DIR}/build/regression/LowMemPkg/slpp_all/mp_preprocess/parser_batch.txt
Surelog parsing status: 0
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<15> s<14> l<19:1> el<17:85>
n<> u<2> t<PACKAGE> p<12> s<3> l<19:1> el<19:8>
n<wddr_pkg> u<3> t<StringConst> p<12> s<10> l<19:9> el<19:17>
n<> u<4> t<IntVec_TypeLogic> p<5> l<20:9> el<20:14>
n<> u<5> t<Data_type> p<7> c<4> s<6> l<20:9> el<20:14>
n<my_logic> u<6> t<StringConst> p<7> l<20:15> el<20:23>
n<> u<7> t<Type_declaration> p<8> c<5> l<20:1> el<20:24>
n<> u<8> t<Data_declaration> p<9> c<7> l<20:1> el<20:24>
n<> u<9> t<Package_or_generate_item_declaration> p<10> c<8> l<20:1> el<20:24>
n<> u<10> t<Package_item> p<12> c<9> s<11> l<20:1> el<20:24>
n<> u<11> t<ENDPACKAGE> p<12> l<22:1> el<22:11>
n<> u<12> t<Package_declaration> p<13> c<2> l<19:1> el<22:11>
n<> u<13> t<Description> p<14> c<12> l<19:1> el<22:11>
n<> u<14> t<Source_text> p<15> c<13> l<19:1> el<22:11>
n<> u<15> t<Top_level_rule> c<1> l<19:1> el<23:1>
AST_DEBUG_END
PARSER CACHE USED FOR: ${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/LowMemPkg/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<39> s<38> f<22> l<3:1> el<2:2>
n<wddr_pkg> u<2> t<StringConst> p<3> f<22> l<3:8> el<3:16>
n<> u<3> t<Package_import_item> p<4> c<2> f<22> l<3:8> el<3:19>
n<> u<4> t<Package_import_declaration> p<5> c<3> f<22> l<3:1> el<3:20>
n<> u<5> t<Data_declaration> p<6> c<4> f<22> l<3:1> el<3:20>
n<> u<6> t<Package_or_generate_item_declaration> p<7> c<5> f<22> l<3:1> el<3:20>
n<> u<7> t<Package_item> p<8> c<6> f<22> l<3:1> el<3:20>
n<> u<8> t<Description> p<38> c<7> s<37> f<22> l<3:1> el<3:20>
n<module> u<9> t<Module_keyword> p<13> s<10> l<4:1> el<4:7>
n<top> u<10> t<StringConst> p<13> s<12> l<4:8> el<4:11>
n<> u<11> t<Port> p<12> l<4:12> el<4:12>
n<> u<12> t<List_of_ports> p<13> c<11> l<4:11> el<4:13>
n<> u<13> t<Module_nonansi_header> p<36> c<9> s<21> l<4:1> el<4:14>
n<my_logic> u<14> t<StringConst> p<15> l<5:4> el<5:12>
n<> u<15> t<Interface_identifier> p<19> c<14> s<18> l<5:4> el<5:12>
n<a> u<16> t<StringConst> p<17> l<5:13> el<5:14>
n<> u<17> t<Interface_identifier> p<18> c<16> l<5:13> el<5:14>
n<> u<18> t<List_of_interface_identifiers> p<19> c<17> l<5:13> el<5:14>
n<> u<19> t<Interface_port_declaration> p<20> c<15> l<5:4> el<5:14>
n<> u<20> t<Port_declaration> p<21> c<19> l<5:4> el<5:14>
n<> u<21> t<Module_item> p<36> c<20> s<34> l<5:4> el<5:15>
n<> u<22> t<IntVec_TypeLogic> p<23> l<6:4> el<6:9>
n<> u<23> t<Data_type> p<27> c<22> s<26> l<6:4> el<6:9>
n<b> u<24> t<StringConst> p<25> l<6:10> el<6:11>
n<> u<25> t<Variable_decl_assignment> p<26> c<24> l<6:10> el<6:11>
n<> u<26> t<List_of_variable_decl_assignments> p<27> c<25> l<6:10> el<6:11>
n<> u<27> t<Variable_declaration> p<28> c<23> l<6:4> el<6:12>
n<> u<28> t<Data_declaration> p<29> c<27> l<6:4> el<6:12>
n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<6:4> el<6:12>
n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<6:4> el<6:12>
n<> u<31> t<Module_common_item> p<32> c<30> l<6:4> el<6:12>
n<> u<32> t<Module_or_generate_item> p<33> c<31> l<6:4> el<6:12>
n<> u<33> t<Non_port_module_item> p<34> c<32> l<6:4> el<6:12>
n<> u<34> t<Module_item> p<36> c<33> s<35> l<6:4> el<6:12>
n<> u<35> t<ENDMODULE> p<36> l<8:1> el<8:10>
n<> u<36> t<Module_declaration> p<37> c<13> l<4:1> el<8:10>
n<> u<37> t<Description> p<38> c<36> l<4:1> el<8:10>
n<> u<38> t<Source_text> p<39> c<8> f<22> l<3:1> el<8:10>
n<> u<39> t<Top_level_rule> c<1> f<22> l<3:1> el<9:1>
AST_DEBUG_END
PARSER CACHE USED FOR: ${SURELOG_DIR}/tests/LowMemPkg/dut.sv
[WRN:PA0205] ${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv:19:1: No timescale set for "wddr_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/LowMemPkg/dut.sv:4:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv:19:1: Compile package "wddr_pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/LowMemPkg/dut.sv:4:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/LowMemPkg/dut.sv:4:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               1
design                                                 1
import_typespec                                        1
include_file_info                                      1
logic_net                                              2
logic_typespec                                         5
logic_var                                              2
module_inst                                            2
package                                                2
ref_obj                                                5
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               1
design                                                 1
import_typespec                                        1
include_file_info                                      1
logic_net                                              2
logic_typespec                                         5
logic_var                                              2
module_inst                                            2
package                                                2
ref_obj                                                5
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LowMemPkg/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/LowMemPkg/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/LowMemPkg/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:2:10, endln:2:25
  |vpiParent:
  \_design: (work@top)
  |vpiIncludedFile:${SURELOG_DIR}/tests/LowMemPkg/pack_incl.svh
|uhdmallPackages:
\_package: wddr_pkg (wddr_pkg::), file:${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv, line:19:1, endln:22:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:wddr_pkg
  |vpiFullName:wddr_pkg::
  |vpiTypedef:
  \_logic_typespec: (wddr_pkg::my_logic), line:20:9, endln:20:14
    |vpiParent:
    \_package: wddr_pkg (wddr_pkg::), file:${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv, line:19:1, endln:22:11
    |vpiName:wddr_pkg::my_logic
    |vpiInstance:
    \_package: wddr_pkg (wddr_pkg::), file:${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv, line:19:1, endln:22:11
  |vpiDefName:wddr_pkg
|uhdmtopPackages:
\_package: wddr_pkg (wddr_pkg::), file:${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv, line:19:1, endln:22:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:wddr_pkg
  |vpiFullName:wddr_pkg::
  |vpiTypedef:
  \_logic_typespec: (wddr_pkg::my_logic), line:20:9, endln:20:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
    |vpiName:wddr_pkg::my_logic
    |vpiInstance:
    \_package: wddr_pkg (wddr_pkg::), file:${SURELOG_DIR}/tests/LowMemPkg/wddr_pkg.sv, line:19:1, endln:22:11
  |vpiDefName:wddr_pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_logic_typespec: (wddr_pkg::my_logic), line:20:9, endln:20:14
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:5:13, endln:5:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:6:10, endln:6:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
    |vpiTypespec:
    \_ref_obj: (work@top.b)
      |vpiParent:
      \_logic_net: (work@top.b), line:6:10, endln:6:11
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_typespec: , line:6:4, endln:6:9
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
|vpiTypedef:
\_logic_typespec: (wddr_pkg::my_logic), line:20:9, endln:20:14
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.a), line:5:13, endln:5:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
    |vpiTypespec:
    \_ref_obj: (work@top.a)
      |vpiParent:
      \_logic_var: (work@top.a), line:5:13, endln:5:14
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: (wddr_pkg::my_logic), line:20:9, endln:20:14
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@top.b), line:6:10, endln:6:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LowMemPkg/dut.sv, line:4:1, endln:8:10
    |vpiTypespec:
    \_ref_obj: (work@top.b)
      |vpiParent:
      \_logic_var: (work@top.b), line:6:10, endln:6:11
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_typespec: , line:6:4, endln:6:9
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiVisibility:1
  |vpiTypedef:
  \_logic_typespec: (wddr_pkg::my_logic), line:20:9, endln:20:14
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_logic_typespec: , line:6:4, endln:6:9
  |vpiParent:
  \_logic_var: (work@top.b), line:6:10, endln:6:11
\_logic_typespec: , line:6:4, endln:6:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
