# huashan

:blush:

##Weclom My 亲亲小老公 闪亮登场！<br>
:heartpulse::heartpulse::heartpulse::heartpulse:



```verilog
always(posedge clk or negedge rst_n)begin
  if(!rst_n)
     s <= 1'b0;
  else s <= 1'b1;
end
```
