[{"DBLP title": "Design and Analysis of Configurable Ring Oscillators for True Random Number Generation Based on Coherent Sampling.", "DBLP authors": ["Adriaan Peetermans", "Vladimir Rozic", "Ingrid Verbauwhede"], "year": 2021, "doi": "https://doi.org/10.1145/3433166", "OA papers": [{"PaperId": "https://openalex.org/W3168229806", "PaperTitle": "Design and Analysis of Configurable Ring Oscillators for True Random Number Generation Based on Coherent Sampling", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imec": 1.5, "KU Leuven": 1.5}, "Authors": ["Adriaan Peetermans", "Vladimir Ro\u017ei\u0107", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Practical Model Checking on FPGAs.", "DBLP authors": ["Shenghsun Cho", "Mrunal Patel", "Michael Ferdman", "Peter A. Milder"], "year": 2021, "doi": "https://doi.org/10.1145/3448272", "OA papers": [{"PaperId": "https://openalex.org/W3182395188", "PaperTitle": "Practical Model Checking on FPGAs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Stony Brook University": 3.5, "University of California, Los Angeles": 0.5}, "Authors": ["Shenghsun Cho", "Mrunal Patel", "Michael Ferdman", "Peter Milder"]}]}, {"DBLP title": "Specializing FGPU for Persistent Deep Learning.", "DBLP authors": ["Rui Ma", "Jia-Ching Hsu", "Tian Tan", "Eriko Nurvitadhi", "David Sheffield", "Rob Pelt", "Martin Langhammer", "Jaewoong Sim", "Aravind Dasu", "Derek Chiou"], "year": 2021, "doi": "https://doi.org/10.1145/3457886", "OA papers": [{"PaperId": "https://openalex.org/W3180683307", "PaperTitle": "Specializing FGPU for Persistent Deep Learning", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 3.5, "Intel (United States)": 6.0, "Microsoft (United States)": 0.5}, "Authors": ["Rui Ma", "Jia-Ching Hsu", "Tian Yuan Tan", "Eriko Nurvitadhi", "David Sheffield", "Rob Pelt", "Martin Langhammer", "Jaewoong Sim", "Aravind Dasu", "Derek Chiou"]}]}, {"DBLP title": "A Software/Hardware Co-Design of Crystals-Dilithium Signature Scheme.", "DBLP authors": ["Zhen Zhou", "Debiao He", "Zhe Liu", "Min Luo", "Kim-Kwang Raymond Choo"], "year": 2021, "doi": "https://doi.org/10.1145/3447812", "OA papers": [{"PaperId": "https://openalex.org/W3166957364", "PaperTitle": "A Software/Hardware Co-Design of Crystals-Dilithium Signature Scheme", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Peng Cheng Laboratory": 0.5, "Wuhan University": 2.5, "Nanjing University of Aeronautics and Astronautics": 1.0, "The University of Texas at San Antonio": 1.0}, "Authors": ["Zhen Zhou", "Debiao He", "Zhe Liu", "Min Luo", "Kim-Kwang Raymond Choo"]}]}, {"DBLP title": "Analytical Performance Estimation for Large-Scale Reconfigurable Dataflow Platforms.", "DBLP authors": ["Ryota Yasudo", "Jos\u00e9 Gabriel de Figueiredo Coutinho", "Ana Lucia Varbanescu", "Wayne Luk", "Hideharu Amano", "Tobias Becker", "Ce Guo"], "year": 2021, "doi": "https://doi.org/10.1145/3452742", "OA papers": [{"PaperId": "https://openalex.org/W3193665245", "PaperTitle": "Analytical Performance Estimation for Large-Scale Reconfigurable Dataflow Platforms", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hiroshima University": 1.0, "Imperial College London": 3.0, "University of Amsterdam": 1.0, "Keio University": 1.0, "Maxeler Technologies (United Kingdom)": 1.0}, "Authors": ["Ryota Yasudo", "Jose G. F. Coutinho", "Ana Lucia Varbanescu", "Wayne Luk", "Hideharu Amano", "Tobias Becker", "Ce Guo"]}]}, {"DBLP title": "Process Variability Analysis in Interconnect, Logic, and Arithmetic Blocks of 16-nm FinFET FPGAs.", "DBLP authors": ["Endri Taka", "Konstantinos Maragos", "George Lentaris", "Dimitrios Soudris"], "year": 2021, "doi": "https://doi.org/10.1145/3458843", "OA papers": [{"PaperId": "https://openalex.org/W3196238133", "PaperTitle": "Process Variability Analysis in Interconnect, Logic, and Arithmetic Blocks of 16-nm FinFET FPGAs", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Technical University of Athens": 4.0}, "Authors": ["Endri Taka", "Christos Spatharakis", "George Lentaris", "Dimitrios Soudris"]}]}, {"DBLP title": "Hardware Context Switch-based Cryptographic Accelerator for Handling Multiple Streams.", "DBLP authors": ["Arif Sasongko", "I. M. Narendra Kumara", "Arief Wicaksana", "Fr\u00e9d\u00e9ric Rousseau", "Olivier Muller"], "year": 2021, "doi": "https://doi.org/10.1145/3460941", "OA papers": [{"PaperId": "https://openalex.org/W3196070409", "PaperTitle": "Hardware Context Switch-based Cryptographic Accelerator for Handling Multiple Streams", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Bandung Institute of Technology": 2.0, "Grenoble Alpes University": 3.0}, "Authors": ["Arif Sasongko", "I. M. Narendra Kumara", "Arief Wicaksana", "Frederic Rousseau", "Olivier Muller"]}]}, {"DBLP title": "Enhancing the Scalability of Multi-FPGA Stencil Computations via Highly Optimized HDL Components.", "DBLP authors": ["Enrico Reggiani", "Emanuele Del Sozzo", "Davide Conficconi", "Giuseppe Natale", "Carlo Moroni", "Marco D. Santambrogio"], "year": 2021, "doi": "https://doi.org/10.1145/3461478", "OA papers": [{"PaperId": "https://openalex.org/W3195130375", "PaperTitle": "Enhancing the Scalability of Multi-FPGA Stencil Computations via Highly Optimized HDL Components", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Barcelona Supercomputing Center": 0.5, "Politecnico di Milano": 4.0, "Xilinx (Ireland)": 0.5, "E-lysis, Italy": 1.0}, "Authors": ["Enrico Reggiani", "Emanuele Del Sozzo", "Davide Conficconi", "Giuseppe Natale", "Carlo Moroni", "Marco D. Santambrogio"]}]}, {"DBLP title": "A Deep Learning Framework to Predict Routability for FPGA Circuit Placement.", "DBLP authors": ["Abeer Y. Al-Hyari", "Hannah Szentimrey", "Ahmed Shamli", "Timothy Martin", "Gary Gr\u00e9wal", "Shawki Areibi"], "year": 2021, "doi": "https://doi.org/10.1145/3465373", "OA papers": [{"PaperId": "https://openalex.org/W3193692689", "PaperTitle": "A Deep Learning Framework to Predict Routability for FPGA Circuit Placement", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Guelph": 6.0}, "Authors": ["Abeer Al-Hyari", "Hannah Szentimrey", "Ahmed Shamli", "Timothy A. Martin", "Gary Grewal", "Shawki Areibi"]}]}, {"DBLP title": "Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects.", "DBLP authors": ["Yi-Hsiang Lai", "Ecenur Ustun", "Shaojie Xiang", "Zhenman Fang", "Hongbo Rong", "Zhiru Zhang"], "year": 2021, "doi": "https://doi.org/10.1145/3469660", "OA papers": [{"PaperId": "https://openalex.org/W3200826900", "PaperTitle": "Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Cornell University": 4.0, "Simon Fraser University": 1.0, "Intel (United States)": 1.0}, "Authors": ["LaiYi-Hsiang", "UstunEcenur", "XiangShaojie", "FangZhenman", "RongHongbo", "ZhangZhiru"]}]}, {"DBLP title": "BISWSRBS: A Winograd-based CNN Accelerator with a Fine-grained Regular Sparsity Pattern and Mixed Precision Quantization.", "DBLP authors": ["Tao Yang", "Zhezhi He", "Tengchuan Kou", "Qingzheng Li", "Qi Han", "Haibao Yu", "Fangxin Liu", "Yun Liang", "Li Jiang"], "year": 2021, "doi": "https://doi.org/10.1145/3467476", "OA papers": [{"PaperId": "https://openalex.org/W3199348509", "PaperTitle": "BISWSRBS: A Winograd-based CNN Accelerator with a Fine-grained Regular Sparsity Pattern and Mixed Precision Quantization", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Jiao Tong University": 5.0, "Group Sense (China)": 3.0, "Peking University": 1.0}, "Authors": ["Tao Yang", "Zhezhi He", "Tengchuan Kou", "Qingzheng Li", "Qi Han", "Haibao Yu", "Fangxin Liu", "Yun Liang", "Li Jun Jiang"]}]}, {"DBLP title": "CGRA-EAM - Rapid Energy and Area Estimation for Coarse-grained Reconfigurable Architectures.", "DBLP authors": ["Mark Wijtvliet", "Henk Corporaal", "Akash Kumar"], "year": 2021, "doi": "https://doi.org/10.1145/3468874", "OA papers": [{"PaperId": "https://openalex.org/W3201108873", "PaperTitle": "CGRA-EAM\u2014Rapid Energy and Area Estimation for Coarse-grained Reconfigurable Architectures", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Dresden University of Technology, Dresden, Sachsen, GERMANY.": 2.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Mark Wijtvliet", "Henk Corporaal", "Akash Kumar"]}]}, {"DBLP title": "Dependency Graph-based High-level Synthesis for Maximum Instruction Parallelism.", "DBLP authors": ["Zhenghua Gu", "Wenqin Wan", "Jundong Xie", "Chang Wu"], "year": 2021, "doi": "https://doi.org/10.1145/3468875", "OA papers": [{"PaperId": "https://openalex.org/W3199987448", "PaperTitle": "Dependency Graph-based High-level Synthesis for Maximum Instruction Parallelism", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fudan University": 2.0, "Shanghai Fudan Microelectronics (China)": 2.0}, "Authors": ["Zhenghua Gu", "Wenqing Wan", "Jundong Xie", "Chang Chin Wu"]}]}, {"DBLP title": "ACE-GCN: A Fast Data-driven FPGA Accelerator for GCN Embedding.", "DBLP authors": ["Jos\u00e9 Romero Hung", "Chao Li", "Pengyu Wang", "Chuanming Shao", "Jinyang Guo", "Jing Wang", "Guoyong Shi"], "year": 2021, "doi": "https://doi.org/10.1145/3470536", "OA papers": [{"PaperId": "https://openalex.org/W3201267481", "PaperTitle": "ACE-GCN: A Fast Data-driven FPGA Accelerator for GCN Embedding", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shanghai Jiao Tong University": 7.0}, "Authors": ["Jos\u00e9 Romero Hung", "Chao Li", "Pengyu Wang", "Chuanming Shao", "Jinyang Guo", "Jing Wang", "Guoyong Shi"]}]}, {"DBLP title": "Reconfigurable Framework for Resilient Semantic Segmentation for Space Applications.", "DBLP authors": ["Sebastian Sabogal", "Alan D. George", "Gary Crum"], "year": 2021, "doi": "https://doi.org/10.1145/3472770", "OA papers": [{"PaperId": "https://openalex.org/W3199457779", "PaperTitle": "Reconfigurable Framework for Resilient Semantic Segmentation for Space Applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Pittsburgh": 2.0, "Goddard Space Flight Center": 1.0}, "Authors": ["Sebastian Sabogal", "Alan D. George", "Gary Crum"]}]}]