# -*- mode: snippet -*-
# name: qpp-Quad-Port-RAM
# key: qpp-RAMs-and-ROMs-Quad-Port-RAM
# --
// Quad Port RAM
// Quartus Prime Verilog Template
// Quad Port RAM with separate read/write addresses and
// single read/write clock
// This style of RAM cannot be used on Arria 10,
// which does not support Quad Port RAM

module quad_port_ram
#(parameter DATA_WIDTH=2, parameter ADDR_WIDTH=6)
(
	input [(DATA_WIDTH-1):0] data_a, data_b,
	input [(ADDR_WIDTH-1):0] read_addr_a, read_addr_b, write_addr_a, write_addr_b,
	input we_a, we_b, clk,
	output reg [(DATA_WIDTH-1):0] q_a,
	output reg [(DATA_WIDTH-1):0] q_b
);

	// Declare the RAM variable
	reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];

	always @ (posedge clk)
	begin
		// Write
		if (we_a)
			ram[write_addr_a] = data_a;
	end
	always @ (posedge clk)
	begin
		q_a <= ram[read_addr_a];
	end

	always @ (posedge clk)
	begin
		// Write
		if (we_b)
			ram[write_addr_b] = data_b;
	end

	always @ (posedge clk)
	begin
		q_b <= ram[read_addr_b];
	end

endmodule
