--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jan 30 23:33:43 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_B
Constraint file: TinyFPGA_B_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 62.500000 -name clk502 [get_nets \eeprom/i2c/i2c_clk]
            554 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 24.121ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESS  C              \eeprom/i2c/state_i0_i2  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFN    D              \eeprom/i2c/data_out_i0_i5  (to \eeprom/i2c/i2c_clk -)

   Delay:                   6.996ns  (22.7% logic, 77.3% route), 4 logic levels.

 Constraint Details:

      6.996ns data_path \eeprom/i2c/state_i0_i2 to \eeprom/i2c/data_out_i0_i5 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 24.121ns

 Path Details: \eeprom/i2c/state_i0_i2 to \eeprom/i2c/data_out_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/state_i0_i2 (from \eeprom/i2c/i2c_clk)
Route        23   e 1.747                                  state[2]
LUT4        ---     0.408             I0 to O              \eeprom/i2c/state_7__I_0_144_i10_2_lut
Route         5   e 1.341                                  n10_adj_4924
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i1_2_lut_3_lut_adj_1491
Route         4   e 1.297                                  n17058
LUT4        ---     0.408             I3 to O              i13855_4_lut
Route         1   e 1.020                                  n18643
                  --------
                    6.996  (22.7% logic, 77.3% route), 4 logic levels.


Passed:  The following path meets requirements by 24.121ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESS  C              \eeprom/i2c/state_i0_i2  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFN    D              \eeprom/i2c/data_out_i0_i6  (to \eeprom/i2c/i2c_clk -)

   Delay:                   6.996ns  (22.7% logic, 77.3% route), 4 logic levels.

 Constraint Details:

      6.996ns data_path \eeprom/i2c/state_i0_i2 to \eeprom/i2c/data_out_i0_i6 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 24.121ns

 Path Details: \eeprom/i2c/state_i0_i2 to \eeprom/i2c/data_out_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/state_i0_i2 (from \eeprom/i2c/i2c_clk)
Route        23   e 1.747                                  state[2]
LUT4        ---     0.408             I0 to O              \eeprom/i2c/state_7__I_0_144_i10_2_lut
Route         5   e 1.341                                  n10_adj_4924
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i1_2_lut_3_lut
Route         4   e 1.297                                  n17053
LUT4        ---     0.408             I3 to O              i13854_4_lut
Route         1   e 1.020                                  n18642
                  --------
                    6.996  (22.7% logic, 77.3% route), 4 logic levels.


Passed:  The following path meets requirements by 24.121ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESS  C              \eeprom/i2c/state_i0_i2  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFN    D              \eeprom/i2c/data_out_i0_i1  (to \eeprom/i2c/i2c_clk -)

   Delay:                   6.996ns  (22.7% logic, 77.3% route), 4 logic levels.

 Constraint Details:

      6.996ns data_path \eeprom/i2c/state_i0_i2 to \eeprom/i2c/data_out_i0_i1 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 24.121ns

 Path Details: \eeprom/i2c/state_i0_i2 to \eeprom/i2c/data_out_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/state_i0_i2 (from \eeprom/i2c/i2c_clk)
Route        23   e 1.747                                  state[2]
LUT4        ---     0.408             I0 to O              \eeprom/i2c/state_7__I_0_144_i10_2_lut
Route         5   e 1.341                                  n10_adj_4924
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i1_2_lut_3_lut_adj_1491
Route         4   e 1.297                                  n17058
LUT4        ---     0.408             I3 to O              i14387_4_lut
Route         1   e 1.020                                  n19175
                  --------
                    6.996  (22.7% logic, 77.3% route), 4 logic levels.

Report: 7.129 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 62.500000 -name clk500 [get_nets clk32MHz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint:  create_clock -period 62.500 -name TinyFPGA_B|\eeprom/i2c/i2c_clk [ get_nets \eeprom/i2c/i2c_clk ]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 62.500000 -waveform { 0.000000 31.250000 } -name CLK [ get_ports { CLK } ]
            3243 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 10.825ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              delay_counter_i0  (from CLK +)
   Destination:    SB_DFFESR  D              delay_counter_i31  (to CLK +)

   Delay:                  51.542ns  (26.0% logic, 74.0% route), 33 logic levels.

 Constraint Details:

     51.542ns data_path delay_counter_i0 to delay_counter_i31 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 10.825ns

 Path Details: delay_counter_i0 to delay_counter_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_i0 (from CLK)
Route         3   e 1.339                                  delay_counter[0]
LUT4        ---     0.408             I0 to CO             add_28_2
Route         2   e 1.158                                  n27623
LUT4        ---     0.408             CI to CO             add_28_3
Route         2   e 1.158                                  n27624
LUT4        ---     0.408             CI to CO             add_28_4
Route         2   e 1.158                                  n27625
LUT4        ---     0.408             CI to CO             add_28_5
Route         2   e 1.158                                  n27626
LUT4        ---     0.408             CI to CO             add_28_6
Route         2   e 1.158                                  n27627
LUT4        ---     0.408             CI to CO             add_28_7
Route         2   e 1.158                                  n27628
LUT4        ---     0.408             CI to CO             add_28_8
Route         2   e 1.158                                  n27629
LUT4        ---     0.408             CI to CO             add_28_9
Route         2   e 1.158                                  n27630
LUT4        ---     0.408             CI to CO             add_28_10
Route         2   e 1.158                                  n27631
LUT4        ---     0.408             CI to CO             add_28_11
Route         2   e 1.158                                  n27632
LUT4        ---     0.408             CI to CO             add_28_12
Route         2   e 1.158                                  n27633
LUT4        ---     0.408             CI to CO             add_28_13
Route         2   e 1.158                                  n27634
LUT4        ---     0.408             CI to CO             add_28_14
Route         2   e 1.158                                  n27635
LUT4        ---     0.408             CI to CO             add_28_15
Route         2   e 1.158                                  n27636
LUT4        ---     0.408             CI to CO             add_28_16
Route         2   e 1.158                                  n27637
LUT4        ---     0.408             CI to CO             add_28_17
Route         2   e 1.158                                  n27638
LUT4        ---     0.408             CI to CO             add_28_18
Route         2   e 1.158                                  n27639
LUT4        ---     0.408             CI to CO             add_28_19
Route         2   e 1.158                                  n27640
LUT4        ---     0.408             CI to CO             add_28_20
Route         2   e 1.158                                  n27641
LUT4        ---     0.408             CI to CO             add_28_21
Route         2   e 1.158                                  n27642
LUT4        ---     0.408             CI to CO             add_28_22
Route         2   e 1.158                                  n27643
LUT4        ---     0.408             CI to CO             add_28_23
Route         2   e 1.158                                  n27644
LUT4        ---     0.408             CI to CO             add_28_24
Route         2   e 1.158                                  n27645
LUT4        ---     0.408             CI to CO             add_28_25
Route         2   e 1.158                                  n27646
LUT4        ---     0.408             CI to CO             add_28_26
Route         2   e 1.158                                  n27647
LUT4        ---     0.408             CI to CO             add_28_27
Route         2   e 1.158                                  n27648
LUT4        ---     0.408             CI to CO             add_28_28
Route         2   e 1.158                                  n27649
LUT4        ---     0.408             CI to CO             add_28_29
Route         2   e 1.158                                  n27650
LUT4        ---     0.408             CI to CO             add_28_30
Route         2   e 1.158                                  n27651
LUT4        ---     0.408             CI to CO             add_28_31
Route         2   e 1.158                                  n27652
LUT4        ---     0.408             CI to CO             add_28_32
Route         1   e 1.020                                  n27653
LUT4        ---     0.408             I3 to O              add_28_33_lut
Route         1   e 1.020                                  n587
                  --------
                   51.542  (26.0% logic, 74.0% route), 33 logic levels.


Passed:  The following path meets requirements by 12.253ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              delay_counter_i0  (from CLK +)
   Destination:    SB_DFFESR  D              delay_counter_i30  (to CLK +)

   Delay:                  50.114ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     50.114ns data_path delay_counter_i0 to delay_counter_i30 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 12.253ns

 Path Details: delay_counter_i0 to delay_counter_i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_i0 (from CLK)
Route         3   e 1.339                                  delay_counter[0]
LUT4        ---     0.408             I0 to CO             add_28_2
Route         2   e 1.158                                  n27623
LUT4        ---     0.408             CI to CO             add_28_3
Route         2   e 1.158                                  n27624
LUT4        ---     0.408             CI to CO             add_28_4
Route         2   e 1.158                                  n27625
LUT4        ---     0.408             CI to CO             add_28_5
Route         2   e 1.158                                  n27626
LUT4        ---     0.408             CI to CO             add_28_6
Route         2   e 1.158                                  n27627
LUT4        ---     0.408             CI to CO             add_28_7
Route         2   e 1.158                                  n27628
LUT4        ---     0.408             CI to CO             add_28_8
Route         2   e 1.158                                  n27629
LUT4        ---     0.408             CI to CO             add_28_9
Route         2   e 1.158                                  n27630
LUT4        ---     0.408             CI to CO             add_28_10
Route         2   e 1.158                                  n27631
LUT4        ---     0.408             CI to CO             add_28_11
Route         2   e 1.158                                  n27632
LUT4        ---     0.408             CI to CO             add_28_12
Route         2   e 1.158                                  n27633
LUT4        ---     0.408             CI to CO             add_28_13
Route         2   e 1.158                                  n27634
LUT4        ---     0.408             CI to CO             add_28_14
Route         2   e 1.158                                  n27635
LUT4        ---     0.408             CI to CO             add_28_15
Route         2   e 1.158                                  n27636
LUT4        ---     0.408             CI to CO             add_28_16
Route         2   e 1.158                                  n27637
LUT4        ---     0.408             CI to CO             add_28_17
Route         2   e 1.158                                  n27638
LUT4        ---     0.408             CI to CO             add_28_18
Route         2   e 1.158                                  n27639
LUT4        ---     0.408             CI to CO             add_28_19
Route         2   e 1.158                                  n27640
LUT4        ---     0.408             CI to CO             add_28_20
Route         2   e 1.158                                  n27641
LUT4        ---     0.408             CI to CO             add_28_21
Route         2   e 1.158                                  n27642
LUT4        ---     0.408             CI to CO             add_28_22
Route         2   e 1.158                                  n27643
LUT4        ---     0.408             CI to CO             add_28_23
Route         2   e 1.158                                  n27644
LUT4        ---     0.408             CI to CO             add_28_24
Route         2   e 1.158                                  n27645
LUT4        ---     0.408             CI to CO             add_28_25
Route         2   e 1.158                                  n27646
LUT4        ---     0.408             CI to CO             add_28_26
Route         2   e 1.158                                  n27647
LUT4        ---     0.408             CI to CO             add_28_27
Route         2   e 1.158                                  n27648
LUT4        ---     0.408             CI to CO             add_28_28
Route         2   e 1.158                                  n27649
LUT4        ---     0.408             CI to CO             add_28_29
Route         2   e 1.158                                  n27650
LUT4        ---     0.408             CI to CO             add_28_30
Route         2   e 1.158                                  n27651
LUT4        ---     0.408             CI to CO             add_28_31
Route         2   e 1.158                                  n27652
LUT4        ---     0.408             I3 to O              add_28_32_lut
Route         1   e 1.020                                  n588
                  --------
                   50.114  (26.0% logic, 74.0% route), 32 logic levels.


Passed:  The following path meets requirements by 12.391ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              delay_counter_i1  (from CLK +)
   Destination:    SB_DFFESR  D              delay_counter_i31  (to CLK +)

   Delay:                  49.976ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     49.976ns data_path delay_counter_i1 to delay_counter_i31 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 12.391ns

 Path Details: delay_counter_i1 to delay_counter_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_i1 (from CLK)
Route         3   e 1.339                                  delay_counter[1]
LUT4        ---     0.408             I0 to CO             add_28_3
Route         2   e 1.158                                  n27624
LUT4        ---     0.408             CI to CO             add_28_4
Route         2   e 1.158                                  n27625
LUT4        ---     0.408             CI to CO             add_28_5
Route         2   e 1.158                                  n27626
LUT4        ---     0.408             CI to CO             add_28_6
Route         2   e 1.158                                  n27627
LUT4        ---     0.408             CI to CO             add_28_7
Route         2   e 1.158                                  n27628
LUT4        ---     0.408             CI to CO             add_28_8
Route         2   e 1.158                                  n27629
LUT4        ---     0.408             CI to CO             add_28_9
Route         2   e 1.158                                  n27630
LUT4        ---     0.408             CI to CO             add_28_10
Route         2   e 1.158                                  n27631
LUT4        ---     0.408             CI to CO             add_28_11
Route         2   e 1.158                                  n27632
LUT4        ---     0.408             CI to CO             add_28_12
Route         2   e 1.158                                  n27633
LUT4        ---     0.408             CI to CO             add_28_13
Route         2   e 1.158                                  n27634
LUT4        ---     0.408             CI to CO             add_28_14
Route         2   e 1.158                                  n27635
LUT4        ---     0.408             CI to CO             add_28_15
Route         2   e 1.158                                  n27636
LUT4        ---     0.408             CI to CO             add_28_16
Route         2   e 1.158                                  n27637
LUT4        ---     0.408             CI to CO             add_28_17
Route         2   e 1.158                                  n27638
LUT4        ---     0.408             CI to CO             add_28_18
Route         2   e 1.158                                  n27639
LUT4        ---     0.408             CI to CO             add_28_19
Route         2   e 1.158                                  n27640
LUT4        ---     0.408             CI to CO             add_28_20
Route         2   e 1.158                                  n27641
LUT4        ---     0.408             CI to CO             add_28_21
Route         2   e 1.158                                  n27642
LUT4        ---     0.408             CI to CO             add_28_22
Route         2   e 1.158                                  n27643
LUT4        ---     0.408             CI to CO             add_28_23
Route         2   e 1.158                                  n27644
LUT4        ---     0.408             CI to CO             add_28_24
Route         2   e 1.158                                  n27645
LUT4        ---     0.408             CI to CO             add_28_25
Route         2   e 1.158                                  n27646
LUT4        ---     0.408             CI to CO             add_28_26
Route         2   e 1.158                                  n27647
LUT4        ---     0.408             CI to CO             add_28_27
Route         2   e 1.158                                  n27648
LUT4        ---     0.408             CI to CO             add_28_28
Route         2   e 1.158                                  n27649
LUT4        ---     0.408             CI to CO             add_28_29
Route         2   e 1.158                                  n27650
LUT4        ---     0.408             CI to CO             add_28_30
Route         2   e 1.158                                  n27651
LUT4        ---     0.408             CI to CO             add_28_31
Route         2   e 1.158                                  n27652
LUT4        ---     0.408             CI to CO             add_28_32
Route         1   e 1.020                                  n27653
LUT4        ---     0.408             I3 to O              add_28_33_lut
Route         1   e 1.020                                  n587
                  --------
                   49.976  (26.0% logic, 74.0% route), 32 logic levels.

Report: 51.675 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |    62.500 ns|    14.258 ns|     4  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |    62.500 ns|    51.675 ns|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  6024 paths, 325 nets, and 923 connections (4.4% coverage)


Peak memory: 267161600 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
