/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_aud_fmm_iop_out_ms_strm_cfg_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 6/14/12 10:29a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:39:03 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/b0/bchp_aud_fmm_iop_out_ms_strm_cfg_0.h $
 * 
 * Hydra_Software_Devel/1   6/14/12 10:29a pntruong
 * SW7429-185: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_H__
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_H__

/***************************************************************************
 *AUD_FMM_IOP_OUT_MS_STRM_CFG_0 - MS_OUT Streams Config Control 0
 ***************************************************************************/
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS 0x008b4000 /* Enable Status Register */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET 0x008b4004 /* Enable Set Register */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR 0x008b4008 /* Enable Clear Register */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0 0x008b400c /* FCI configuration for Stream0 - SPDIF */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1 0x008b4010 /* FCI configuration for Stream0 - MAI */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2 0x008b4014 /* FCI configuration for Stream0 - MAI_Multi_0 */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3 0x008b4018 /* FCI configuration for Stream0 - MAI_MUlti_1 */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4 0x008b401c /* FCI configuration  for Stream0 - MAI_MUlti_2 */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5 0x008b4020 /* FCI configuration  for Stream0 - MAI_MUlti_3 */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6 0x008b4024 /* FCI configuration  for Stream0 - MAI_HBR */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE 0x008b402c /* Stream routing */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0 0x008b4060 /* SPDIF 0 formatter configuration */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_MULTI_GROUPING 0x008b4068 /* Multi-channel MAI group */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG 0x008b4090 /* MAI formatter configuration */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT 0x008b4094 /* MAI format */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR 0x008b4098 /* MAI crossbar control */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0 0x008b4110 /* SPDIF 0 MCLK configuration */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI 0x008b4130 /* MAIM MCLK configuration */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0 0x008b4160 /* Fs_0  MCLK configuration */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL 0x008b4170 /* OUTPUT_Mux_select for SPDIF/MAI */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG 0x008b41fc /* Diagnostic output configuration */

/***************************************************************************
 *ENABLE_STATUS - Enable Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: reserved0 [31:11] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_reserved0_MASK 0xfffff800
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_reserved0_SHIFT 11

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM10_ENA [10:10] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM10_ENA_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM10_ENA_SHIFT 10
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM10_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM9_ENA [09:09] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM9_ENA_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM9_ENA_SHIFT 9
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM9_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM8_ENA [08:08] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM8_ENA_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM8_ENA_SHIFT 8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM8_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM7_ENA [07:07] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM7_ENA_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM7_ENA_SHIFT 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM7_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM6_ENA [06:06] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM6_ENA_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM6_ENA_SHIFT 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM6_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM5_ENA [05:05] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM5_ENA_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM5_ENA_SHIFT 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM5_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM4_ENA [04:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM4_ENA_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM4_ENA_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM4_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM3_ENA [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM3_ENA_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM3_ENA_SHIFT 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM3_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM2_ENA [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM2_ENA_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM2_ENA_SHIFT 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM2_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM1_ENA [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM1_ENA_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM1_ENA_SHIFT 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM1_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_STATUS :: STREAM0_ENA [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM0_ENA_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM0_ENA_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS_STREAM0_ENA_DEFAULT 0x00000000

/***************************************************************************
 *ENABLE_SET - Enable Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: reserved0 [31:11] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_reserved0_MASK 0xfffff800
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_reserved0_SHIFT 11

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM10_ENA [10:10] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM10_ENA_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM10_ENA_SHIFT 10
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM10_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM9_ENA [09:09] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM9_ENA_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM9_ENA_SHIFT 9
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM9_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM8_ENA [08:08] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM8_ENA_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM8_ENA_SHIFT 8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM8_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM7_ENA [07:07] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM7_ENA_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM7_ENA_SHIFT 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM7_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM6_ENA [06:06] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM6_ENA_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM6_ENA_SHIFT 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM6_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM5_ENA [05:05] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM5_ENA_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM5_ENA_SHIFT 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM5_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM4_ENA [04:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM4_ENA_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM4_ENA_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM4_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM3_ENA [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM3_ENA_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM3_ENA_SHIFT 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM3_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM2_ENA [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM2_ENA_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM2_ENA_SHIFT 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM2_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM1_ENA [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM1_ENA_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM1_ENA_SHIFT 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM1_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_SET :: STREAM0_ENA [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM0_ENA_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM0_ENA_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_SET_STREAM0_ENA_DEFAULT 0x00000000

/***************************************************************************
 *ENABLE_CLEAR - Enable Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: reserved0 [31:11] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_reserved0_MASK 0xfffff800
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_reserved0_SHIFT 11

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM10_ENA [10:10] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM10_ENA_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM10_ENA_SHIFT 10
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM10_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM9_ENA [09:09] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM9_ENA_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM9_ENA_SHIFT 9
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM9_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM8_ENA [08:08] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM8_ENA_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM8_ENA_SHIFT 8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM8_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM7_ENA [07:07] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM7_ENA_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM7_ENA_SHIFT 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM7_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM6_ENA [06:06] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM6_ENA_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM6_ENA_SHIFT 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM6_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM5_ENA [05:05] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM5_ENA_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM5_ENA_SHIFT 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM5_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM4_ENA [04:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM4_ENA_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM4_ENA_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM4_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM3_ENA [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM3_ENA_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM3_ENA_SHIFT 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM3_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM2_ENA [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM2_ENA_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM2_ENA_SHIFT 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM2_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM1_ENA [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM1_ENA_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM1_ENA_SHIFT 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM1_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: ENABLE_CLEAR :: STREAM0_ENA [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM0_ENA_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM0_ENA_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_CLEAR_STREAM0_ENA_DEFAULT 0x00000000

/***************************************************************************
 *FCI_CFG0 - FCI configuration for Stream0 - SPDIF
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG0 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_reserved0_MASK 0xfff00000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_reserved0_SHIFT 20

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG0 :: STREAM_BIT_RESOLUTION [19:16] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_DEFAULT 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_Res_16_Bit 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_Res_17_Bit 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_Res_18_Bit 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_Res_19_Bit 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_Res_20_Bit 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_Res_21_Bit 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_Res_22_Bit 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_Res_23_Bit 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_STREAM_BIT_RESOLUTION_Res_24_Bit 8

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG0 :: reserved1 [15:14] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_reserved1_MASK 0x0000c000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_reserved1_SHIFT 14

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG0 :: INIT_SM [13:13] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_INIT_SM_MASK   0x00002000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_INIT_SM_SHIFT  13
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_INIT_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_INIT_SM_Init   1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_INIT_SM_Normal 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG0 :: INS_INVAL [12:12] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_INS_INVAL_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_INS_INVAL_SHIFT 12
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_INS_INVAL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_INS_INVAL_Invalid 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_INS_INVAL_Valid 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG0 :: reserved2 [11:10] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_reserved2_MASK 0x00000c00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_reserved2_SHIFT 10

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG0 :: ID [09:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_ID_MASK        0x000003ff
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_ID_SHIFT       0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG0_ID_DEFAULT     0x00000000

/***************************************************************************
 *FCI_CFG1 - FCI configuration for Stream0 - MAI
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG1 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_reserved0_MASK 0xfff00000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_reserved0_SHIFT 20

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG1 :: STREAM_BIT_RESOLUTION [19:16] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_DEFAULT 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_Res_16_Bit 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_Res_17_Bit 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_Res_18_Bit 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_Res_19_Bit 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_Res_20_Bit 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_Res_21_Bit 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_Res_22_Bit 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_Res_23_Bit 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_STREAM_BIT_RESOLUTION_Res_24_Bit 8

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG1 :: reserved1 [15:14] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_reserved1_MASK 0x0000c000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_reserved1_SHIFT 14

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG1 :: INIT_SM [13:13] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_INIT_SM_MASK   0x00002000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_INIT_SM_SHIFT  13
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_INIT_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_INIT_SM_Init   1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_INIT_SM_Normal 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG1 :: INS_INVAL [12:12] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_INS_INVAL_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_INS_INVAL_SHIFT 12
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_INS_INVAL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_INS_INVAL_Invalid 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_INS_INVAL_Valid 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG1 :: reserved2 [11:10] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_reserved2_MASK 0x00000c00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_reserved2_SHIFT 10

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG1 :: ID [09:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_ID_MASK        0x000003ff
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_ID_SHIFT       0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG1_ID_DEFAULT     0x00000000

/***************************************************************************
 *FCI_CFG2 - FCI configuration for Stream0 - MAI_Multi_0
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG2 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_reserved0_MASK 0xfff00000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_reserved0_SHIFT 20

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG2 :: STREAM_BIT_RESOLUTION [19:16] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_DEFAULT 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_Res_16_Bit 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_Res_17_Bit 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_Res_18_Bit 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_Res_19_Bit 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_Res_20_Bit 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_Res_21_Bit 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_Res_22_Bit 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_Res_23_Bit 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_STREAM_BIT_RESOLUTION_Res_24_Bit 8

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG2 :: reserved1 [15:14] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_reserved1_MASK 0x0000c000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_reserved1_SHIFT 14

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG2 :: INIT_SM [13:13] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_INIT_SM_MASK   0x00002000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_INIT_SM_SHIFT  13
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_INIT_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_INIT_SM_Init   1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_INIT_SM_Normal 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG2 :: INS_INVAL [12:12] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_INS_INVAL_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_INS_INVAL_SHIFT 12
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_INS_INVAL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_INS_INVAL_Invalid 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_INS_INVAL_Valid 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG2 :: reserved2 [11:10] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_reserved2_MASK 0x00000c00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_reserved2_SHIFT 10

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG2 :: ID [09:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_ID_MASK        0x000003ff
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_ID_SHIFT       0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG2_ID_DEFAULT     0x00000000

/***************************************************************************
 *FCI_CFG3 - FCI configuration for Stream0 - MAI_MUlti_1
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG3 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_reserved0_MASK 0xfff00000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_reserved0_SHIFT 20

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG3 :: STREAM_BIT_RESOLUTION [19:16] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_DEFAULT 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_Res_16_Bit 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_Res_17_Bit 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_Res_18_Bit 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_Res_19_Bit 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_Res_20_Bit 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_Res_21_Bit 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_Res_22_Bit 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_Res_23_Bit 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_STREAM_BIT_RESOLUTION_Res_24_Bit 8

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG3 :: reserved1 [15:14] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_reserved1_MASK 0x0000c000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_reserved1_SHIFT 14

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG3 :: INIT_SM [13:13] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_INIT_SM_MASK   0x00002000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_INIT_SM_SHIFT  13
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_INIT_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_INIT_SM_Init   1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_INIT_SM_Normal 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG3 :: INS_INVAL [12:12] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_INS_INVAL_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_INS_INVAL_SHIFT 12
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_INS_INVAL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_INS_INVAL_Invalid 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_INS_INVAL_Valid 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG3 :: reserved2 [11:10] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_reserved2_MASK 0x00000c00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_reserved2_SHIFT 10

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG3 :: ID [09:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_ID_MASK        0x000003ff
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_ID_SHIFT       0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG3_ID_DEFAULT     0x00000000

/***************************************************************************
 *FCI_CFG4 - FCI configuration  for Stream0 - MAI_MUlti_2
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG4 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_reserved0_MASK 0xfff00000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_reserved0_SHIFT 20

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG4 :: STREAM_BIT_RESOLUTION [19:16] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_DEFAULT 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_Res_16_Bit 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_Res_17_Bit 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_Res_18_Bit 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_Res_19_Bit 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_Res_20_Bit 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_Res_21_Bit 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_Res_22_Bit 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_Res_23_Bit 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_STREAM_BIT_RESOLUTION_Res_24_Bit 8

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG4 :: reserved1 [15:14] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_reserved1_MASK 0x0000c000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_reserved1_SHIFT 14

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG4 :: INIT_SM [13:13] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_INIT_SM_MASK   0x00002000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_INIT_SM_SHIFT  13
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_INIT_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_INIT_SM_Init   1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_INIT_SM_Normal 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG4 :: INS_INVAL [12:12] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_INS_INVAL_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_INS_INVAL_SHIFT 12
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_INS_INVAL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_INS_INVAL_Invalid 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_INS_INVAL_Valid 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG4 :: reserved2 [11:10] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_reserved2_MASK 0x00000c00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_reserved2_SHIFT 10

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG4 :: ID [09:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_ID_MASK        0x000003ff
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_ID_SHIFT       0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG4_ID_DEFAULT     0x00000000

/***************************************************************************
 *FCI_CFG5 - FCI configuration  for Stream0 - MAI_MUlti_3
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG5 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_reserved0_MASK 0xfff00000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_reserved0_SHIFT 20

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG5 :: STREAM_BIT_RESOLUTION [19:16] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_DEFAULT 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_Res_16_Bit 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_Res_17_Bit 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_Res_18_Bit 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_Res_19_Bit 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_Res_20_Bit 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_Res_21_Bit 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_Res_22_Bit 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_Res_23_Bit 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_STREAM_BIT_RESOLUTION_Res_24_Bit 8

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG5 :: reserved1 [15:14] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_reserved1_MASK 0x0000c000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_reserved1_SHIFT 14

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG5 :: INIT_SM [13:13] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_INIT_SM_MASK   0x00002000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_INIT_SM_SHIFT  13
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_INIT_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_INIT_SM_Init   1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_INIT_SM_Normal 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG5 :: INS_INVAL [12:12] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_INS_INVAL_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_INS_INVAL_SHIFT 12
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_INS_INVAL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_INS_INVAL_Invalid 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_INS_INVAL_Valid 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG5 :: reserved2 [11:10] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_reserved2_MASK 0x00000c00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_reserved2_SHIFT 10

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG5 :: ID [09:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_ID_MASK        0x000003ff
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_ID_SHIFT       0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG5_ID_DEFAULT     0x00000000

/***************************************************************************
 *FCI_CFG6 - FCI configuration  for Stream0 - MAI_HBR
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG6 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_reserved0_MASK 0xfff00000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_reserved0_SHIFT 20

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG6 :: STREAM_BIT_RESOLUTION [19:16] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_DEFAULT 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_Res_16_Bit 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_Res_17_Bit 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_Res_18_Bit 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_Res_19_Bit 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_Res_20_Bit 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_Res_21_Bit 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_Res_22_Bit 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_Res_23_Bit 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_STREAM_BIT_RESOLUTION_Res_24_Bit 8

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG6 :: reserved1 [15:14] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_reserved1_MASK 0x0000c000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_reserved1_SHIFT 14

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG6 :: INIT_SM [13:13] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_INIT_SM_MASK   0x00002000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_INIT_SM_SHIFT  13
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_INIT_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_INIT_SM_Init   1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_INIT_SM_Normal 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG6 :: INS_INVAL [12:12] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_INS_INVAL_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_INS_INVAL_SHIFT 12
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_INS_INVAL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_INS_INVAL_Invalid 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_INS_INVAL_Valid 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG6 :: reserved2 [11:10] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_reserved2_MASK 0x00000c00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_reserved2_SHIFT 10

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: FCI_CFG6 :: ID [09:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_ID_MASK        0x000003ff
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_ID_SHIFT       0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_FCI_CFG6_ID_DEFAULT     0x00000000

/***************************************************************************
 *STREAM_ROUTE - Stream routing
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_ROUTE :: reserved0 [31:14] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_reserved0_MASK 0xffffc000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_reserved0_SHIFT 14

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_ROUTE :: HBR_HW_CH_STATUS_EN [13:13] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_HBR_HW_CH_STATUS_EN_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_HBR_HW_CH_STATUS_EN_SHIFT 13
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_HBR_HW_CH_STATUS_EN_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_HBR_HW_CH_STATUS_EN_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_HBR_HW_CH_STATUS_EN_Disable 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_ROUTE :: HBR_ENABLE [12:12] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_HBR_ENABLE_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_HBR_ENABLE_SHIFT 12
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_HBR_ENABLE_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_HBR_ENABLE_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_HBR_ENABLE_Disable 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_ROUTE :: reserved1 [11:09] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_reserved1_MASK 0x00000e00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_reserved1_SHIFT 9

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_ROUTE :: MAI_CSTAT_SEL [08:08] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_CSTAT_SEL_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_CSTAT_SEL_SHIFT 8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_CSTAT_SEL_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_CSTAT_SEL_STRM0 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_CSTAT_SEL_STRM1 1

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_ROUTE :: reserved2 [07:06] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_reserved2_MASK 0x000000c0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_reserved2_SHIFT 6

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_ROUTE :: MAI_PAYLOAD_SEL [05:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_PAYLOAD_SEL_MASK 0x00000030
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_PAYLOAD_SEL_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_PAYLOAD_SEL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_PAYLOAD_SEL_HBR_channel 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_PAYLOAD_SEL_MAI_Multi 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_MAI_PAYLOAD_SEL_Stereo 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_ROUTE :: STRM1_TMG_SRC_SEL [03:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_MASK 0x0000000f
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_SPDIF0 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_Hifidac0 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_MAI_Multi 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_I2S_Stereo0 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_I2S_Stereo1 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_FS0 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_FS1 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_FS2 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_FS3 8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_ROUTE_STRM1_TMG_SRC_SEL_Hifidac1 9

/***************************************************************************
 *STREAM_CFG%i - Stream 0..10 configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_ARRAY_BASE  0x008b4030
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_ARRAY_START 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_ARRAY_END   10
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *STREAM_CFG%i - Stream 0..10 configuration
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_CFGi :: reserved0 [31:02] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_reserved0_MASK 0xfffffffc
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_reserved0_SHIFT 2

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_CFGi :: WAIT_FOR_VALID [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_WAIT_FOR_VALID_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_WAIT_FOR_VALID_SHIFT 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_WAIT_FOR_VALID_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_WAIT_FOR_VALID_Holdoff_request 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_WAIT_FOR_VALID_Keep_requesting 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: STREAM_CFGi :: IGNORE_FIRST_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_IGNORE_FIRST_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_IGNORE_FIRST_UNDERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_IGNORE_FIRST_UNDERFLOW_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_IGNORE_FIRST_UNDERFLOW_Ignore 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_STREAM_CFGi_IGNORE_FIRST_UNDERFLOW_Dont_ignore 0


/***************************************************************************
 *SPDIF_CFG_0 - SPDIF 0 formatter configuration
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_CFG_0 :: reserved0 [31:26] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_reserved0_MASK 0xfc000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_reserved0_SHIFT 26

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_CFG_0 :: LR_SELECT [25:24] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LR_SELECT_MASK 0x03000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LR_SELECT_SHIFT 24
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LR_SELECT_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LR_SELECT_Normal 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LR_SELECT_Both_Get_Left 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LR_SELECT_Both_Get_Right 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LR_SELECT_Swap 3

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_CFG_0 :: reserved1 [23:09] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_reserved1_MASK 0x00fffe00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_reserved1_SHIFT 9

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_CFG_0 :: LIMIT_TO_16_BITS [08:08] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LIMIT_TO_16_BITS_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LIMIT_TO_16_BITS_SHIFT 8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LIMIT_TO_16_BITS_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LIMIT_TO_16_BITS_Enable_limit 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_LIMIT_TO_16_BITS_Disable_limit 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_CFG_0 :: reserved2 [07:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_reserved2_MASK 0x000000f0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_reserved2_SHIFT 4

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_CFG_0 :: PREAM_POL [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_PREAM_POL_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_PREAM_POL_SHIFT 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_PREAM_POL_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_PREAM_POL_High 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_PREAM_POL_Transition 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_CFG_0 :: reserved3 [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_reserved3_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_reserved3_SHIFT 2

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_CFG_0 :: DATA_ENABLE [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_DATA_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_DATA_ENABLE_SHIFT 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_DATA_ENABLE_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_DATA_ENABLE_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_DATA_ENABLE_Disable 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_CFG_0 :: CLOCK_ENABLE [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_CLOCK_ENABLE_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_CLOCK_ENABLE_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_CLOCK_ENABLE_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_CFG_0_CLOCK_ENABLE_Disable 0

/***************************************************************************
 *MAI_MULTI_GROUPING - Multi-channel MAI group
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_MULTI_GROUPING :: reserved0 [31:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_MULTI_GROUPING_reserved0_MASK 0xfffffff0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_MULTI_GROUPING_reserved0_SHIFT 4

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_MULTI_GROUPING :: GROUP [03:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_MULTI_GROUPING_GROUP_MASK 0x0000000f
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_MULTI_GROUPING_GROUP_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_MULTI_GROUPING_GROUP_DEFAULT 0x0000000f

/***************************************************************************
 *MAI_CFG - MAI formatter configuration
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CFG :: reserved0 [31:03] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_reserved0_MASK  0xfffffff8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_reserved0_SHIFT 3

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CFG :: MAI_FMT_PASSTHRU [02:02] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_MAI_FMT_PASSTHRU_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_MAI_FMT_PASSTHRU_SHIFT 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_MAI_FMT_PASSTHRU_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_MAI_FMT_PASSTHRU_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_MAI_FMT_PASSTHRU_Disable 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CFG :: SPDIF_MODE [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_SPDIF_MODE_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_SPDIF_MODE_SHIFT 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_SPDIF_MODE_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_SPDIF_MODE_SPDIF_Format 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_SPDIF_MODE_PCM_Format 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CFG :: ENABLE_MAI [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_ENABLE_MAI_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_ENABLE_MAI_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_ENABLE_MAI_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_ENABLE_MAI_Enable 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CFG_ENABLE_MAI_Disable 0

/***************************************************************************
 *MAI_FORMAT - MAI format
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_FORMAT :: RESERVED [31:30] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_RESERVED_MASK 0xc0000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_RESERVED_SHIFT 30
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_RESERVED_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_FORMAT :: MUTE [29:29] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_MUTE_MASK    0x20000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_MUTE_SHIFT   29
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_MUTE_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_FORMAT :: SAMPLE_WIDTH [28:24] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_WIDTH_MASK 0x1f000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_WIDTH_SHIFT 24
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_WIDTH_DEFAULT 0x00000014
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth32 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth24 24
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth20 20
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_WIDTH_Bitwidth16 16

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_FORMAT :: AUDIO_FORMAT [23:16] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_AUDIO_FORMAT_MASK 0x00ff0000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_AUDIO_FORMAT_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_AUDIO_FORMAT_DEFAULT 0x00000082
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_AUDIO_FORMAT_Idle 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_AUDIO_FORMAT_SPDIF_PCM_2_Channel 130
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_AUDIO_FORMAT_SPDIF_PCM_6_Channel 134
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_AUDIO_FORMAT_SPDIF_PCM_8_Channel 136
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_AUDIO_FORMAT_SPDIF_Comp_2_Channel 194
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_AUDIO_FORMAT_SPDIF_Comp_8_Channel 200

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_FORMAT :: SAMPLE_RATE [15:08] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_MASK 0x0000ff00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_SHIFT 8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_Not_Indicated 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_Rate_32000Hz 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_Rate_44100Hz 8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_Rate_48000Hz 9
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_Rate_96000Hz 12
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_Rate_128000Hz 13
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_Rate_176400Hz 14
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_SAMPLE_RATE_Rate_192000Hz 15

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_FORMAT :: STREAM_ID [07:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_STREAM_ID_MASK 0x000000f0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_STREAM_ID_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_STREAM_ID_DEFAULT 0x00000000

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_FORMAT :: MAI_VERSION [03:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_MAI_VERSION_MASK 0x0000000f
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_MAI_VERSION_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_FORMAT_MAI_VERSION_DEFAULT 0x00000000

/***************************************************************************
 *MAI_CROSSBAR - MAI crossbar control
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: reserved0 [31:31] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved0_MASK 0x80000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved0_SHIFT 31

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: OUT7 [30:28] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_MASK  0x70000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_SHIFT 28
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_DEFAULT 0x00000007
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_In3_r 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_In3_l 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_In2_r 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_In2_l 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_In1_r 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_In1_l 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_In0_r 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT7_In0_l 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: reserved1 [27:27] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved1_MASK 0x08000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved1_SHIFT 27

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: OUT6 [26:24] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_MASK  0x07000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_SHIFT 24
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_DEFAULT 0x00000006
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_In3_r 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_In3_l 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_In2_r 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_In2_l 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_In1_r 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_In1_l 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_In0_r 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT6_In0_l 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: reserved2 [23:23] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved2_MASK 0x00800000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved2_SHIFT 23

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: OUT5 [22:20] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_MASK  0x00700000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_SHIFT 20
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_DEFAULT 0x00000005
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_In3_r 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_In3_l 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_In2_r 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_In2_l 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_In1_r 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_In1_l 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_In0_r 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT5_In0_l 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: reserved3 [19:19] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved3_MASK 0x00080000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved3_SHIFT 19

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: OUT4 [18:16] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_MASK  0x00070000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_SHIFT 16
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_DEFAULT 0x00000004
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_In3_r 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_In3_l 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_In2_r 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_In2_l 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_In1_r 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_In1_l 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_In0_r 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT4_In0_l 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: reserved4 [15:15] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved4_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved4_SHIFT 15

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: OUT3 [14:12] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_MASK  0x00007000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_SHIFT 12
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_DEFAULT 0x00000003
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_In3_r 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_In3_l 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_In2_r 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_In2_l 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_In1_r 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_In1_l 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_In0_r 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT3_In0_l 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: reserved5 [11:11] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved5_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved5_SHIFT 11

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: OUT2 [10:08] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_MASK  0x00000700
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_SHIFT 8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_DEFAULT 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_In3_r 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_In3_l 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_In2_r 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_In2_l 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_In1_r 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_In1_l 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_In0_r 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT2_In0_l 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: reserved6 [07:07] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved6_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved6_SHIFT 7

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: OUT1 [06:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_MASK  0x00000070
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_In3_r 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_In3_l 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_In2_r 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_In2_l 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_In1_r 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_In1_l 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_In0_r 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT1_In0_l 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: reserved7 [03:03] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved7_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_reserved7_SHIFT 3

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MAI_CROSSBAR :: OUT0 [02:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_MASK  0x00000007
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_In3_r 7
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_In3_l 6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_In2_r 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_In2_l 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_In1_r 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_In1_l 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_In0_r 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MAI_CROSSBAR_OUT0_In0_l 0

/***************************************************************************
 *MCLK_CFG_SPDIF0 - SPDIF 0 MCLK configuration
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MCLK_CFG_SPDIF0 :: reserved0 [31:08] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_reserved0_MASK 0xffffff00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_reserved0_SHIFT 8

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MCLK_CFG_SPDIF0 :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_MCLK_RATE_MASK 0x000000f0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_MCLK_RATE_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_MCLK_RATE_DEFAULT 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_512fs 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_384fs 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_256fs 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_MCLK_RATE_MCLK_is_128fs 1

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MCLK_CFG_SPDIF0 :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_PLLCLKSEL_MASK 0x0000000f
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_PLLCLKSEL_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_PLLCLKSEL_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL0_ch1 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL0_ch2 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL0_ch3 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL1_ch1 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL1_ch2 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_PLLCLKSEL_PLL1_ch3 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_SPDIF0_PLLCLKSEL_Mclk_gen0 6

/***************************************************************************
 *MCLK_CFG_MAI_MULTI - MAIM MCLK configuration
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MCLK_CFG_MAI_MULTI :: reserved0 [31:08] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_reserved0_MASK 0xffffff00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_reserved0_SHIFT 8

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MCLK_CFG_MAI_MULTI :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_MCLK_RATE_MASK 0x000000f0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_MCLK_RATE_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_MCLK_RATE_DEFAULT 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_MCLK_RATE_MCLK_512fs_SCLK_64fs 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_MCLK_RATE_MCLK_384fs_SCLK_64fs 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_MCLK_RATE_MCLK_256fs_SCLK_64fs 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_MCLK_RATE_MCLK_128fs_SCLK_64fs 1

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MCLK_CFG_MAI_MULTI :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_PLLCLKSEL_MASK 0x0000000f
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_PLLCLKSEL_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_PLLCLKSEL_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_PLLCLKSEL_PLL0_ch1 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_PLLCLKSEL_PLL0_ch2 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_PLLCLKSEL_PLL0_ch3 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_PLLCLKSEL_PLL1_ch1 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_PLLCLKSEL_PLL1_ch2 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_PLLCLKSEL_PLL1_ch3 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_MAI_MULTI_PLLCLKSEL_Mclk_gen0 6

/***************************************************************************
 *MCLK_CFG_FS0 - Fs_0  MCLK configuration
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MCLK_CFG_FS0 :: reserved0 [31:08] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_reserved0_MASK 0xffffff00
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_reserved0_SHIFT 8

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MCLK_CFG_FS0 :: MCLK_RATE [07:04] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_MCLK_RATE_MASK 0x000000f0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_MCLK_RATE_SHIFT 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_MCLK_RATE_DEFAULT 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_MCLK_RATE_MCLK_is_512fs 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_MCLK_RATE_MCLK_is_384fs 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_MCLK_RATE_MCLK_is_256fs 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_MCLK_RATE_MCLK_is_128fs 1

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: MCLK_CFG_FS0 :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_PLLCLKSEL_MASK 0x0000000f
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_PLLCLKSEL_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_PLLCLKSEL_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_PLLCLKSEL_PLL0_ch1 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_PLLCLKSEL_PLL0_ch2 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_PLLCLKSEL_PLL0_ch3 2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_PLLCLKSEL_PLL1_ch1 3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_PLLCLKSEL_PLL1_ch2 4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_PLLCLKSEL_PLL1_ch3 5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_MCLK_CFG_FS0_PLLCLKSEL_Mclk_gen0 6

/***************************************************************************
 *SPDIF_MAI_OUT_MUX_SEL - OUTPUT_Mux_select for SPDIF/MAI
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_MAI_OUT_MUX_SEL :: reserved0 [31:02] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_reserved0_MASK 0xfffffffc
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_reserved0_SHIFT 2

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_MAI_OUT_MUX_SEL :: SPDIF_OUT_MUX_CTRL [01:01] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_SPDIF_OUT_MUX_CTRL_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_SPDIF_OUT_MUX_CTRL_SHIFT 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_SPDIF_OUT_MUX_CTRL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_SPDIF_OUT_MUX_CTRL_LegacyMS_OUT 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_SPDIF_OUT_MUX_CTRL_SPDIF_OUT 0

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: SPDIF_MAI_OUT_MUX_SEL :: MAI_OUT_MUX_CTRL [00:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_MAI_OUT_MUX_CTRL_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_MAI_OUT_MUX_CTRL_SHIFT 0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_MAI_OUT_MUX_CTRL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_MAI_OUT_MUX_CTRL_LegacyMS_OUT 1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_SPDIF_MAI_OUT_MUX_SEL_MAI_OUT_MUX_CTRL_MAI_OUT 0

/***************************************************************************
 *DIAG_CFG - Diagnostic output configuration
 ***************************************************************************/
/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: DIAG_CFG :: reserved0 [31:03] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_reserved0_MASK 0xfffffff8
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_reserved0_SHIFT 3

/* AUD_FMM_IOP_OUT_MS_STRM_CFG_0 :: DIAG_CFG :: SEL [02:00] */
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_MASK       0x00000007
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_SHIFT      0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_DEFAULT    0x00000000
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_Quiet      0
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_Rsrv       1
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_I2SS0      2
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_I2SS1      3
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_Hifidac0   4
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_Hifidac1   5
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_Rsrv2      6
#define BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_DIAG_CFG_SEL_Fmm_op     7

#endif /* #ifndef BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_H__ */

/* End of File */
