(edif system_util_vector_logic_0_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2019 5 20 0 31 46)
      (program "Xilinx ngc2edif" (version "P_INT.20180726"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure system_util_vector_logic_0_wrapper.ngc system_util_vector_logic_0_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library system_util_vector_logic_0_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell system_util_vector_logic_0_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port (array (rename Op1 "Op1<0:0>") 1)
              (direction INPUT))
            (port (array (rename Op2 "Op2<0:0>") 1)
              (direction INPUT))
            (port (array (rename Res "Res<0:0>") 1)
              (direction OUTPUT))
            (designator "xc7z020clg484-1")
            (property TYPE (string "system_util_vector_logic_0_wrapper") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:Op1<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:Op2<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:OUTPUT:Res<0:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "util_vector_logic_v1_00_a") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "system_util_vector_logic_0_wrapper_system_util_vector_logic_0_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance (rename util_vector_logic_0_Res1_INV_0 "util_vector_logic_0/Res1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename Op1_0_ "Op1<0>")
              (joined
                (portRef (member Op1 0))
                (portRef I (instanceRef util_vector_logic_0_Res1_INV_0))
              )
            )
            (net (rename Res_0_ "Res<0>")
              (joined
                (portRef (member Res 0))
                (portRef O (instanceRef util_vector_logic_0_Res1_INV_0))
              )
            )
          )
      )
    )
  )

  (design system_util_vector_logic_0_wrapper
    (cellRef system_util_vector_logic_0_wrapper
      (libraryRef system_util_vector_logic_0_wrapper_lib)
    )
    (property PART (string "xc7z020clg484-1") (owner "Xilinx"))
  )
)

