Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed Mar 20 16:16:07 2024
| Host         : Laptop1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VendingMachine_timing_summary_routed.rpt -pb VendingMachine_timing_summary_routed.pb -rpx VendingMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : VendingMachine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.763        0.000                      0                  345        0.167        0.000                      0                  345        4.500        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.763        0.000                      0                  345        0.167        0.000                      0                  345        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 dataPath/numCanReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.728ns (28.995%)  route 4.232ns (71.005%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.635     5.156    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478     5.634 f  dataPath/numCanReg_reg[3]/Q
                         net (fo=4, routed)           0.861     6.495    dataPath/numCanReg_reg[3]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.330     6.825 r  dataPath/scrollReg[31]_i_3/O
                         net (fo=3, routed)           0.317     7.142    dataPath/scrollReg[31]_i_3_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.331     7.473 r  dataPath/scrollReg[31]_i_1/O
                         net (fo=65, routed)          0.889     8.361    dataPath/scrollReg_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.117     8.478 r  dataPath/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.041     9.519    dataPath/io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.348     9.867 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.791    10.658    fsm/FSM_onehot_stateReg_reg[1]_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.782 r  fsm/FSM_onehot_stateReg[6]_i_1/O
                         net (fo=6, routed)           0.333    11.116    fsm/FSM_onehot_stateReg[6]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.859    fsm/CLK
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y7           FDRE (Setup_fdre_C_CE)      -0.205    14.879    fsm/FSM_onehot_stateReg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 dataPath/numCanReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.728ns (28.995%)  route 4.232ns (71.005%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.635     5.156    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478     5.634 f  dataPath/numCanReg_reg[3]/Q
                         net (fo=4, routed)           0.861     6.495    dataPath/numCanReg_reg[3]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.330     6.825 r  dataPath/scrollReg[31]_i_3/O
                         net (fo=3, routed)           0.317     7.142    dataPath/scrollReg[31]_i_3_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.331     7.473 r  dataPath/scrollReg[31]_i_1/O
                         net (fo=65, routed)          0.889     8.361    dataPath/scrollReg_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.117     8.478 r  dataPath/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.041     9.519    dataPath/io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.348     9.867 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.791    10.658    fsm/FSM_onehot_stateReg_reg[1]_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.782 r  fsm/FSM_onehot_stateReg[6]_i_1/O
                         net (fo=6, routed)           0.333    11.116    fsm/FSM_onehot_stateReg[6]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.859    fsm/CLK
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y7           FDRE (Setup_fdre_C_CE)      -0.205    14.879    fsm/FSM_onehot_stateReg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 dataPath/numCanReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.728ns (29.651%)  route 4.100ns (70.349%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.635     5.156    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478     5.634 f  dataPath/numCanReg_reg[3]/Q
                         net (fo=4, routed)           0.861     6.495    dataPath/numCanReg_reg[3]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.330     6.825 r  dataPath/scrollReg[31]_i_3/O
                         net (fo=3, routed)           0.317     7.142    dataPath/scrollReg[31]_i_3_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.331     7.473 r  dataPath/scrollReg[31]_i_1/O
                         net (fo=65, routed)          0.889     8.361    dataPath/scrollReg_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.117     8.478 r  dataPath/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.041     9.519    dataPath/io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.348     9.867 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.791    10.658    fsm/FSM_onehot_stateReg_reg[1]_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.782 r  fsm/FSM_onehot_stateReg[6]_i_1/O
                         net (fo=6, routed)           0.202    10.984    fsm/FSM_onehot_stateReg[6]_i_1_n_0
    SLICE_X2Y7           FDSE                                         r  fsm/FSM_onehot_stateReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.859    fsm/CLK
    SLICE_X2Y7           FDSE                                         r  fsm/FSM_onehot_stateReg_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y7           FDSE (Setup_fdse_C_CE)      -0.169    14.915    fsm/FSM_onehot_stateReg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 dataPath/numCanReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.728ns (29.651%)  route 4.100ns (70.349%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.635     5.156    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478     5.634 f  dataPath/numCanReg_reg[3]/Q
                         net (fo=4, routed)           0.861     6.495    dataPath/numCanReg_reg[3]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.330     6.825 r  dataPath/scrollReg[31]_i_3/O
                         net (fo=3, routed)           0.317     7.142    dataPath/scrollReg[31]_i_3_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.331     7.473 r  dataPath/scrollReg[31]_i_1/O
                         net (fo=65, routed)          0.889     8.361    dataPath/scrollReg_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.117     8.478 r  dataPath/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.041     9.519    dataPath/io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.348     9.867 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.791    10.658    fsm/FSM_onehot_stateReg_reg[1]_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.782 r  fsm/FSM_onehot_stateReg[6]_i_1/O
                         net (fo=6, routed)           0.202    10.984    fsm/FSM_onehot_stateReg[6]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.859    fsm/CLK
    SLICE_X2Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169    14.915    fsm/FSM_onehot_stateReg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 dataPath/numCanReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.728ns (29.651%)  route 4.100ns (70.349%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.635     5.156    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478     5.634 f  dataPath/numCanReg_reg[3]/Q
                         net (fo=4, routed)           0.861     6.495    dataPath/numCanReg_reg[3]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.330     6.825 r  dataPath/scrollReg[31]_i_3/O
                         net (fo=3, routed)           0.317     7.142    dataPath/scrollReg[31]_i_3_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.331     7.473 r  dataPath/scrollReg[31]_i_1/O
                         net (fo=65, routed)          0.889     8.361    dataPath/scrollReg_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.117     8.478 r  dataPath/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.041     9.519    dataPath/io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.348     9.867 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.791    10.658    fsm/FSM_onehot_stateReg_reg[1]_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.782 r  fsm/FSM_onehot_stateReg[6]_i_1/O
                         net (fo=6, routed)           0.202    10.984    fsm/FSM_onehot_stateReg[6]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.859    fsm/CLK
    SLICE_X2Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169    14.915    fsm/FSM_onehot_stateReg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 dataPath/numCanReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.728ns (29.651%)  route 4.100ns (70.349%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.635     5.156    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478     5.634 f  dataPath/numCanReg_reg[3]/Q
                         net (fo=4, routed)           0.861     6.495    dataPath/numCanReg_reg[3]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.330     6.825 r  dataPath/scrollReg[31]_i_3/O
                         net (fo=3, routed)           0.317     7.142    dataPath/scrollReg[31]_i_3_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.331     7.473 r  dataPath/scrollReg[31]_i_1/O
                         net (fo=65, routed)          0.889     8.361    dataPath/scrollReg_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.117     8.478 r  dataPath/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.041     9.519    dataPath/io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.348     9.867 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.791    10.658    fsm/FSM_onehot_stateReg_reg[1]_1
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.782 r  fsm/FSM_onehot_stateReg[6]_i_1/O
                         net (fo=6, routed)           0.202    10.984    fsm/FSM_onehot_stateReg[6]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.859    fsm/CLK
    SLICE_X2Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169    14.915    fsm/FSM_onehot_stateReg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/scrollReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.828ns (17.059%)  route 4.026ns (82.941%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.570     5.091    dataPath/CLK
    SLICE_X11Y1          FDRE                                         r  dataPath/scrollReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  dataPath/scrollReg_reg[2]/Q
                         net (fo=2, routed)           1.093     6.641    dataPath/scrollReg[2]
    SLICE_X11Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.765 r  dataPath/scrollReg[31]_i_10/O
                         net (fo=1, routed)           0.403     7.168    dataPath/scrollReg[31]_i_10_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.292 r  dataPath/scrollReg[31]_i_6/O
                         net (fo=33, routed)          2.529     9.821    dataPath/scrollReg[31]_i_6_n_0
    SLICE_X11Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.945 r  dataPath/scrollReg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.945    dataPath/scrollReg[5]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  dataPath/scrollReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.452    14.793    dataPath/CLK
    SLICE_X11Y2          FDRE                                         r  dataPath/scrollReg_reg[5]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.029    15.060    dataPath/scrollReg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.828ns (18.647%)  route 3.612ns (81.353%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    dataPath/CLK
    SLICE_X9Y6           FDRE                                         r  dataPath/scrollReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.456     5.546 f  dataPath/scrollReg_reg[24]/Q
                         net (fo=2, routed)           0.818     6.364    dataPath/scrollReg[24]
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.488 f  dataPath/scrollReg[31]_i_8/O
                         net (fo=1, routed)           0.406     6.894    dataPath/scrollReg[31]_i_8_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.018 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          1.292     8.311    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.124     8.434 r  dataPath/selector4[3]_i_1/O
                         net (fo=16, routed)          1.096     9.531    dataPath/selector1
    SLICE_X6Y11          FDRE                                         r  dataPath/selector2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.514    14.855    dataPath/CLK
    SLICE_X6Y11          FDRE                                         r  dataPath/selector2_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y11          FDRE (Setup_fdre_C_CE)      -0.169    14.911    dataPath/selector2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.828ns (18.647%)  route 3.612ns (81.353%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.569     5.090    dataPath/CLK
    SLICE_X9Y6           FDRE                                         r  dataPath/scrollReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.456     5.546 f  dataPath/scrollReg_reg[24]/Q
                         net (fo=2, routed)           0.818     6.364    dataPath/scrollReg[24]
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.488 f  dataPath/scrollReg[31]_i_8/O
                         net (fo=1, routed)           0.406     6.894    dataPath/scrollReg[31]_i_8_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.018 f  dataPath/scrollReg[31]_i_4/O
                         net (fo=33, routed)          1.292     8.311    dataPath/scrollReg[31]_i_4_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.124     8.434 r  dataPath/selector4[3]_i_1/O
                         net (fo=16, routed)          1.096     9.531    dataPath/selector1
    SLICE_X6Y11          FDRE                                         r  dataPath/selector2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.514    14.855    dataPath/CLK
    SLICE_X6Y11          FDRE                                         r  dataPath/selector2_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y11          FDRE (Setup_fdre_C_CE)      -0.169    14.911    dataPath/selector2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 dataPath/scrollReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/scrollReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.828ns (18.413%)  route 3.669ns (81.587%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.570     5.091    dataPath/CLK
    SLICE_X11Y1          FDRE                                         r  dataPath/scrollReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  dataPath/scrollReg_reg[2]/Q
                         net (fo=2, routed)           1.093     6.641    dataPath/scrollReg[2]
    SLICE_X11Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.765 r  dataPath/scrollReg[31]_i_10/O
                         net (fo=1, routed)           0.403     7.168    dataPath/scrollReg[31]_i_10_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.292 r  dataPath/scrollReg[31]_i_6/O
                         net (fo=33, routed)          2.172     9.464    dataPath/scrollReg[31]_i_6_n_0
    SLICE_X11Y2          LUT5 (Prop_lut5_I2_O)        0.124     9.588 r  dataPath/scrollReg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.588    dataPath/scrollReg[8]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  dataPath/scrollReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.452    14.793    dataPath/CLK
    SLICE_X11Y2          FDRE                                         r  dataPath/scrollReg_reg[8]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.031    15.062    dataPath/scrollReg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  5.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.882%)  route 0.098ns (34.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.477    buyDeb/fsm/CLK
    SLICE_X0Y7           FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/Q
                         net (fo=8, routed)           0.098     1.716    buyDeb/fsm/FSM_onehot_stateReg_reg[1]_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I3_O)        0.048     1.764 r  buyDeb/fsm/FSM_onehot_stateReg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.764    fsm/D[2]
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    fsm/CLK
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.107     1.597    fsm/FSM_onehot_stateReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_stateReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.082%)  route 0.124ns (39.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.477    fsm/CLK
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm/FSM_onehot_stateReg_reg[4]/Q
                         net (fo=3, routed)           0.124     1.742    fsm/Q[2]
    SLICE_X2Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  fsm/FSM_onehot_stateReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    fsm/FSM_onehot_stateReg[1]_i_1_n_0
    SLICE_X2Y7           FDSE                                         r  fsm/FSM_onehot_stateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    fsm/CLK
    SLICE_X2Y7           FDSE                                         r  fsm/FSM_onehot_stateReg_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDSE (Hold_fdse_C_D)         0.121     1.614    fsm/FSM_onehot_stateReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_onehot_stateReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.477    buyDeb/fsm/CLK
    SLICE_X0Y7           FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/Q
                         net (fo=8, routed)           0.098     1.716    buyDeb/fsm/FSM_onehot_stateReg_reg[1]_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I3_O)        0.045     1.761 r  buyDeb/fsm/FSM_onehot_stateReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.761    fsm/D[1]
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    fsm/CLK
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.091     1.581    fsm/FSM_onehot_stateReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dataPath/numCanReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/numCanReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.899%)  route 0.123ns (37.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.476    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dataPath/numCanReg_reg[4]/Q
                         net (fo=3, routed)           0.123     1.763    dataPath/numCanReg_reg[4]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  dataPath/numCanReg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    dataPath/_numCanReg_T_1[5]
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.864     1.991    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.121     1.597    dataPath/numCanReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dataPath/sumReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/sumReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.778%)  route 0.079ns (21.222%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.477    dataPath/CLK
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  dataPath/sumReg_reg[2]/Q
                         net (fo=10, routed)          0.079     1.720    dataPath/Q[1]
    SLICE_X2Y9           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.849 r  dataPath/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.849    dataPath/sumReg0_in[3]
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    dataPath/CLK
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.134     1.611    dataPath/sumReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 coin5Deb/fsm/FSM_onehot_stateReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coin5Deb/fsm/FSM_onehot_stateReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.145%)  route 0.150ns (41.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.477    coin5Deb/fsm/CLK
    SLICE_X2Y8           FDRE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  coin5Deb/fsm/FSM_onehot_stateReg_reg[1]/Q
                         net (fo=6, routed)           0.150     1.792    coin5Deb/fsm/FSM_onehot_stateReg_reg_n_0_[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I2_O)        0.045     1.837 r  coin5Deb/fsm/FSM_onehot_stateReg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.837    coin5Deb/fsm/FSM_onehot_stateReg[0]_i_1__0_n_0
    SLICE_X2Y8           FDSE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    coin5Deb/fsm/CLK
    SLICE_X2Y8           FDSE                                         r  coin5Deb/fsm/FSM_onehot_stateReg_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y8           FDSE (Hold_fdse_C_D)         0.120     1.597    coin5Deb/fsm/FSM_onehot_stateReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dataPath/selector2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/selector2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.609%)  route 0.160ns (43.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.475    dataPath/CLK
    SLICE_X6Y9           FDRE                                         r  dataPath/selector2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dataPath/selector2_reg[1]/Q
                         net (fo=10, routed)          0.160     1.799    dataPath/selector2_reg[1]
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  dataPath/selector2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    dataPath/_selector2_T_1[1]
    SLICE_X6Y9           FDRE                                         r  dataPath/selector2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.863     1.990    dataPath/CLK
    SLICE_X6Y9           FDRE                                         r  dataPath/selector2_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.121     1.596    dataPath/selector2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dataPath/numCanReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/numCanReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.597%)  route 0.160ns (43.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.476    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dataPath/numCanReg_reg[4]/Q
                         net (fo=3, routed)           0.160     1.800    dataPath/numCanReg_reg[4]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.045     1.845 r  dataPath/numCanReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    dataPath/_numCanReg_T_1[4]
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.864     1.991    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.121     1.597    dataPath/numCanReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dataPath/sumReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/sumReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.476    dataPath/CLK
    SLICE_X2Y10          FDRE                                         r  dataPath/sumReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dataPath/sumReg_reg[4]/Q
                         net (fo=8, routed)           0.091     1.731    dataPath/Q[3]
    SLICE_X2Y10          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.860 r  dataPath/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     1.860    dataPath/sumReg0_in[5]
    SLICE_X2Y10          FDRE                                         r  dataPath/sumReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.864     1.991    dataPath/CLK
    SLICE_X2Y10          FDRE                                         r  dataPath/sumReg_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.134     1.610    dataPath/sumReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dataPath/numCanReg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataPath/numCanReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.476    dataPath/CLK
    SLICE_X6Y4           FDSE                                         r  dataPath/numCanReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDSE (Prop_fdse_C_Q)         0.164     1.640 r  dataPath/numCanReg_reg[0]/Q
                         net (fo=7, routed)           0.175     1.815    dataPath/numCanReg_reg[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.043     1.858 r  dataPath/numCanReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    dataPath/_numCanReg_T_1[3]
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.864     1.991    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.131     1.607    dataPath/numCanReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y0     buyDeb/countReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y2     buyDeb/countReg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y2     buyDeb/countReg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     buyDeb/countReg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     buyDeb/countReg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     buyDeb/countReg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     buyDeb/countReg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     buyDeb/countReg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     buyDeb/countReg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     buyDeb/countReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     buyDeb/countReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buyDeb/countReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buyDeb/countReg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buyDeb/countReg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buyDeb/countReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buyDeb/countReg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buyDeb/countReg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buyDeb/countReg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buyDeb/countReg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     buyDeb/countReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     buyDeb/countReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buyDeb/countReg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buyDeb/countReg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buyDeb/countReg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     buyDeb/countReg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buyDeb/countReg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buyDeb/countReg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buyDeb/countReg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     buyDeb/countReg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.500ns  (logic 5.575ns (38.449%)  route 8.925ns (61.551%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           1.692     3.143    dataPath/io_price_IBUF[4]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.267 r  dataPath/io_seg_OBUF[6]_inst_i_35/O
                         net (fo=13, routed)          0.688     3.955    dataPath/io_seg_OBUF[6]_inst_i_35_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.079 r  dataPath/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           1.047     5.125    dataPath/io_seg_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  dataPath/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.879     6.128    dataPath/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.252 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.360     7.613    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.737 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.259    10.996    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.500 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.500    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.359ns  (logic 5.600ns (39.000%)  route 8.759ns (61.000%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           1.692     3.143    dataPath/io_price_IBUF[4]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.267 f  dataPath/io_seg_OBUF[6]_inst_i_35/O
                         net (fo=13, routed)          0.688     3.955    dataPath/io_seg_OBUF[6]_inst_i_35_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.079 f  dataPath/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           1.047     5.125    dataPath/io_seg_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.249 f  dataPath/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.879     6.128    dataPath/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.252 f  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.754     7.006    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.130 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.699    10.829    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.359 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.359    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.349ns  (logic 5.482ns (38.205%)  route 8.867ns (61.795%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           1.692     3.143    dataPath/io_price_IBUF[4]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.267 r  dataPath/io_seg_OBUF[6]_inst_i_35/O
                         net (fo=13, routed)          1.221     4.488    dataPath/io_seg_OBUF[6]_inst_i_35_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.612 r  dataPath/io_seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.642     5.254    dataPath/io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.378 r  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.765     7.143    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.267 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.546    10.813    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.349 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.349    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.312ns  (logic 5.602ns (39.144%)  route 8.709ns (60.856%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           1.692     3.143    dataPath/io_price_IBUF[4]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.267 r  dataPath/io_seg_OBUF[6]_inst_i_35/O
                         net (fo=13, routed)          0.688     3.955    dataPath/io_seg_OBUF[6]_inst_i_35_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.079 r  dataPath/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           1.047     5.125    dataPath/io_seg_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  dataPath/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.879     6.128    dataPath/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.252 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.000     7.252    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.376 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.404    10.780    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.312 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.312    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.248ns  (logic 5.591ns (39.238%)  route 8.658ns (60.762%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           1.692     3.143    dataPath/io_price_IBUF[4]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.267 f  dataPath/io_seg_OBUF[6]_inst_i_35/O
                         net (fo=13, routed)          0.688     3.955    dataPath/io_seg_OBUF[6]_inst_i_35_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.079 f  dataPath/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           1.047     5.125    dataPath/io_seg_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.249 f  dataPath/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.879     6.128    dataPath/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.252 f  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.811     7.063    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.124     7.187 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.541    10.728    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.248 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.248    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.240ns  (logic 5.581ns (39.195%)  route 8.659ns (60.805%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           1.692     3.143    dataPath/io_price_IBUF[4]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.267 r  dataPath/io_seg_OBUF[6]_inst_i_35/O
                         net (fo=13, routed)          0.688     3.955    dataPath/io_seg_OBUF[6]_inst_i_35_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.079 r  dataPath/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           1.047     5.125    dataPath/io_seg_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  dataPath/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.879     6.128    dataPath/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.252 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.856     7.109    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.233 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.497    10.729    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.240 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.240    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.165ns  (logic 5.606ns (39.579%)  route 8.559ns (60.421%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           1.692     3.143    dataPath/io_price_IBUF[4]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.267 r  dataPath/io_seg_OBUF[6]_inst_i_35/O
                         net (fo=13, routed)          0.688     3.955    dataPath/io_seg_OBUF[6]_inst_i_35_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.079 r  dataPath/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           1.047     5.125    dataPath/io_seg_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  dataPath/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.879     6.128    dataPath/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     6.252 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.719     6.971    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.095 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.534    10.629    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.165 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.165    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.801ns  (logic 1.590ns (41.833%)  route 2.211ns (58.167%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           0.559     0.777    dataPath/io_price_IBUF[4]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.822 f  dataPath/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.200     1.022    dataPath/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.141     1.208    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.045     1.253 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.311     2.565    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.801 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.801    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[1]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.836ns  (logic 1.630ns (42.501%)  route 2.206ns (57.499%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  io_price[1] (IN)
                         net (fo=0)                   0.000     0.000    io_price[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  io_price_IBUF[1]_inst/O
                         net (fo=6, routed)           0.497     0.726    dataPath/io_price_IBUF[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I2_O)        0.045     0.771 f  dataPath/io_seg_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.139     0.910    dataPath/io_seg_OBUF[6]_inst_i_42_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.045     0.955 r  dataPath/io_seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.116     1.072    dataPath/io_seg_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I2_O)        0.045     1.117 r  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.136     1.253    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I2_O)        0.045     1.298 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.317     2.615    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.836 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.836    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.920ns  (logic 1.586ns (40.469%)  route 2.333ns (59.531%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           0.559     0.777    dataPath/io_price_IBUF[4]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.822 r  dataPath/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.217     1.039    dataPath/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.084 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.349     1.433    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.045     1.478 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.209     2.687    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.920 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.920    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.933ns  (logic 1.590ns (40.438%)  route 2.342ns (59.562%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           0.559     0.777    dataPath/io_price_IBUF[4]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.822 f  dataPath/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.200     1.022    dataPath/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.278     1.345    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I2_O)        0.045     1.390 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.306     2.696    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.933 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.933    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.962ns  (logic 1.559ns (39.362%)  route 2.402ns (60.638%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           0.559     0.777    dataPath/io_price_IBUF[4]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.822 f  dataPath/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.217     1.039    dataPath/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.084 f  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.482     1.566    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.611 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.145     2.756    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.962 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.962    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.998ns  (logic 1.584ns (39.614%)  route 2.414ns (60.386%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           0.559     0.777    dataPath/io_price_IBUF[4]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.822 r  dataPath/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.200     1.022    dataPath/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.067 f  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.270     1.337    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.045     1.382 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.386     2.768    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.998 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.998    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.000ns  (logic 1.566ns (39.140%)  route 2.435ns (60.860%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_price_IBUF[4]_inst/O
                         net (fo=6, routed)           0.559     0.777    dataPath/io_price_IBUF[4]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.822 f  dataPath/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.200     1.022    dataPath/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.408     1.476    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.521 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.268     2.788    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.000 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.000    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataPath/numCanReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.176ns  (logic 5.257ns (39.898%)  route 7.919ns (60.102%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.635     5.156    dataPath/CLK
    SLICE_X6Y4           FDRE                                         r  dataPath/numCanReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478     5.634 f  dataPath/numCanReg_reg[3]/Q
                         net (fo=4, routed)           0.861     6.495    dataPath/numCanReg_reg[3]
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.330     6.825 r  dataPath/scrollReg[31]_i_3/O
                         net (fo=3, routed)           0.317     7.142    dataPath/scrollReg[31]_i_3_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.331     7.473 r  dataPath/scrollReg[31]_i_1/O
                         net (fo=65, routed)          0.889     8.361    dataPath/scrollReg_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I4_O)        0.117     8.478 r  dataPath/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.041     9.519    dataPath/io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.348     9.867 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           1.113    10.980    dataPath/selector2_reg[3]_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I1_O)        0.124    11.104 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.699    14.803    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.333 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.333    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.016ns  (logic 4.904ns (37.680%)  route 8.112ns (62.320%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.634     5.155    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.478     5.633 r  dispMux/selectReg_reg[1]/Q
                         net (fo=37, routed)          1.220     6.853    dataPath/selectReg[1]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.321     7.174 r  dataPath/io_seg_OBUF[6]_inst_i_33/O
                         net (fo=8, routed)           1.195     8.369    dataPath/io_seg_OBUF[6]_inst_i_33_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.326     8.695 f  dataPath/io_seg_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           1.024     9.719    dataPath/io_seg_OBUF[6]_inst_i_18_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     9.843 r  dataPath/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           1.269    11.112    dataPath/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.236 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.404    14.640    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    18.171 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.171    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.998ns  (logic 4.773ns (36.725%)  route 8.224ns (63.275%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.634     5.155    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.478     5.633 r  dispMux/selectReg_reg[1]/Q
                         net (fo=37, routed)          0.991     6.625    dataPath/selectReg[1]
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.295     6.920 r  dataPath/io_seg_OBUF[6]_inst_i_35/O
                         net (fo=13, routed)          0.688     7.607    dataPath/io_seg_OBUF[6]_inst_i_35_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.731 r  dataPath/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           1.047     8.778    dataPath/io_seg_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124     8.902 r  dataPath/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.879     9.781    dataPath/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     9.905 r  dataPath/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.360    11.266    dataPath/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    11.390 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.259    14.649    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.153 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.153    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.986ns  (logic 4.909ns (37.798%)  route 8.078ns (62.202%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.634     5.155    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.478     5.633 r  dispMux/selectReg_reg[1]/Q
                         net (fo=37, routed)          1.220     6.853    dataPath/selectReg[1]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.321     7.174 r  dataPath/io_seg_OBUF[6]_inst_i_33/O
                         net (fo=8, routed)           1.195     8.369    dataPath/io_seg_OBUF[6]_inst_i_33_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.326     8.695 f  dataPath/io_seg_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           1.024     9.719    dataPath/io_seg_OBUF[6]_inst_i_18_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     9.843 r  dataPath/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           1.105    10.948    dataPath/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.124    11.072 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.534    14.606    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.142 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.142    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.957ns  (logic 4.789ns (36.960%)  route 8.168ns (63.040%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.634     5.155    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.478     5.633 r  dispMux/selectReg_reg[1]/Q
                         net (fo=37, routed)          0.989     6.623    dataPath/selectReg[1]
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.295     6.918 r  dataPath/io_seg_OBUF[6]_inst_i_37/O
                         net (fo=14, routed)          0.992     7.910    dataPath/io_seg_OBUF[6]_inst_i_37_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.124     8.034 r  dataPath/io_seg_OBUF[6]_inst_i_13/O
                         net (fo=2, routed)           0.821     8.854    dataPath/io_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  dataPath/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.825     9.803    dataPath/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  dataPath/io_seg_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           1.000    10.927    dataPath/io_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I3_O)        0.124    11.051 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.541    14.592    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.112 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.112    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.948ns  (logic 4.884ns (37.719%)  route 8.064ns (62.281%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.634     5.155    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.478     5.633 r  dispMux/selectReg_reg[1]/Q
                         net (fo=37, routed)          1.220     6.853    dataPath/selectReg[1]
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.321     7.174 r  dataPath/io_seg_OBUF[6]_inst_i_33/O
                         net (fo=8, routed)           1.195     8.369    dataPath/io_seg_OBUF[6]_inst_i_33_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.326     8.695 f  dataPath/io_seg_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           1.024     9.719    dataPath/io_seg_OBUF[6]_inst_i_18_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     9.843 r  dataPath/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           1.128    10.972    dataPath/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I3_O)        0.124    11.096 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.497    14.592    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.103 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.103    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.903ns  (logic 4.680ns (36.273%)  route 8.222ns (63.727%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.634     5.155    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.478     5.633 r  dispMux/selectReg_reg[1]/Q
                         net (fo=37, routed)          1.080     6.713    dataPath/selectReg[1]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.295     7.008 r  dataPath/io_seg_OBUF[6]_inst_i_36/O
                         net (fo=11, routed)          1.189     8.197    dataPath/io_seg_OBUF[6]_inst_i_36_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.321 r  dataPath/io_seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.642     8.963    dataPath/io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  dataPath/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.765    10.852    dataPath/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124    10.976 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.546    14.523    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.058 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.058    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_stateReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_releaseCan
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.760ns  (logic 4.239ns (39.401%)  route 6.520ns (60.599%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.637     5.158    fsm/CLK
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  fsm/FSM_onehot_stateReg_reg[6]/Q
                         net (fo=5, routed)           0.811     6.388    fsm/dataPath_io_sub
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.299     6.687 r  fsm/io_releaseCan_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.710    12.396    io_releaseCan_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.918 r  io_releaseCan_OBUF_inst/O
                         net (fo=0)                   0.000    15.918    io_releaseCan
    L1                                                                r  io_releaseCan (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.695ns  (logic 4.141ns (42.716%)  route 5.553ns (57.284%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.634     5.155    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.673 f  dispMux/selectReg_reg[0]/Q
                         net (fo=23, routed)          1.758     7.431    dispMux/selectReg[0]
    SLICE_X10Y11         LUT2 (Prop_lut2_I1_O)        0.124     7.555 r  dispMux/io_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.796    11.351    io_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.850 r  io_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.850    io_an[1]
    U4                                                                r  io_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.577ns  (logic 4.152ns (43.355%)  route 5.425ns (56.645%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.634     5.155    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.673 f  dispMux/selectReg_reg[0]/Q
                         net (fo=23, routed)          1.758     7.432    dispMux/selectReg[0]
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.124     7.556 r  dispMux/io_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.667    11.222    io_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.733 r  io_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.733    io_an[3]
    W4                                                                r  io_an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/FSM_onehot_stateReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.347ns (76.290%)  route 0.419ns (23.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.477    fsm/CLK
    SLICE_X1Y7           FDRE                                         r  fsm/FSM_onehot_stateReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm/FSM_onehot_stateReg_reg[4]/Q
                         net (fo=3, routed)           0.419     2.037    io_alarm_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.243 r  io_alarm_OBUF_inst/O
                         net (fo=0)                   0.000     3.243    io_alarm
    U16                                                               r  io_alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataPath/selector3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.482ns (47.933%)  route 1.609ns (52.067%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    dataPath/CLK
    SLICE_X11Y10         FDRE                                         r  dataPath/selector3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dataPath/selector3_reg[0]/Q
                         net (fo=14, routed)          0.322     1.910    dataPath/selector3_reg[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.955 f  dataPath/io_seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.089     2.044    dataPath/io_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.045     2.089 f  dataPath/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.054     2.143    dataPath/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.045     2.188 r  dataPath/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.145     3.332    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.538 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.538    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.111ns  (logic 1.475ns (47.403%)  route 1.637ns (52.597%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.475    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dispMux/selectReg_reg[0]/Q
                         net (fo=23, routed)          0.271     1.910    dataPath/selectReg[0]
    SLICE_X7Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.955 f  dataPath/io_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.049     2.004    dataPath/io_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.045     2.049 r  dataPath/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.317     3.366    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.587 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.587    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.122ns  (logic 1.490ns (47.721%)  route 1.632ns (52.279%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.475    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dispMux/selectReg_reg[0]/Q
                         net (fo=23, routed)          0.271     1.910    dataPath/selectReg[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.955 f  dataPath/io_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.050     2.005    dataPath/io_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.045     2.050 r  dataPath/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.311     3.361    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.597 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.597    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataPath/selector4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.181ns  (logic 1.553ns (48.808%)  route 1.629ns (51.192%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    dataPath/CLK
    SLICE_X9Y11          FDRE                                         r  dataPath/selector4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dataPath/selector4_reg[2]/Q
                         net (fo=13, routed)          0.194     1.782    dataPath/selector4_reg[2]
    SLICE_X9Y11          LUT4 (Prop_lut4_I1_O)        0.043     1.825 r  dataPath/io_seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.086     1.910    dataPath/io_seg_OBUF[0]_inst_i_4_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I2_O)        0.112     2.022 r  dataPath/io_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.082     2.104    dataPath/io_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.045     2.149 r  dataPath/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.268     3.417    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.629 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.629    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.433ns (45.253%)  route 1.734ns (54.747%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.475    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dispMux/selectReg_reg[0]/Q
                         net (fo=23, routed)          0.274     1.913    dispMux/selectReg[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.958 r  dispMux/io_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.460     3.418    io_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.642 r  io_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.642    io_an[2]
    V4                                                                r  io_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.184ns  (logic 1.521ns (47.770%)  route 1.663ns (52.230%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.475    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     1.623 r  dispMux/selectReg_reg[1]/Q
                         net (fo=37, routed)          0.610     2.233    dispMux/selectReg[1]
    SLICE_X10Y11         LUT2 (Prop_lut2_I0_O)        0.096     2.329 r  dispMux/io_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.053     3.382    io_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     4.659 r  io_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.659    io_an[0]
    U2                                                                r  io_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.490ns (46.467%)  route 1.717ns (53.533%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.475    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dispMux/selectReg_reg[0]/Q
                         net (fo=23, routed)          0.271     1.910    dataPath/selectReg[0]
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.955 r  dataPath/io_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.095    dataPath/io_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I0_O)        0.045     2.140 r  dataPath/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.306     3.446    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.683 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.683    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/selectReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.256ns  (logic 1.484ns (45.584%)  route 1.772ns (54.416%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.592     1.475    dispMux/CLK
    SLICE_X6Y8           FDRE                                         r  dispMux/selectReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dispMux/selectReg_reg[0]/Q
                         net (fo=23, routed)          0.211     1.850    dataPath/selectReg[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.895 r  dataPath/io_seg_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           0.175     2.069    dataPath/io_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.045     2.114 r  dataPath/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.386     3.501    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.731 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.731    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataPath/selector4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.351ns  (logic 1.508ns (45.012%)  route 1.843ns (54.988%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    dataPath/CLK
    SLICE_X9Y11          FDRE                                         r  dataPath/selector4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dataPath/selector4_reg[3]/Q
                         net (fo=12, routed)          0.237     1.826    dataPath/selector4_reg[3]
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.871 r  dataPath/io_seg_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.137     2.007    dataPath/io_seg_OBUF[6]_inst_i_28_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.045     2.052 r  dataPath/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=8, routed)           0.259     2.312    dataPath/selector2_reg[3]_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.045     2.357 r  dataPath/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.209     3.566    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.798 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.798    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           196 Endpoints
Min Delay           196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.451ns (28.083%)  route 3.716ns (71.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=84, routed)          3.716     5.167    dataPath/reset_IBUF
    SLICE_X11Y7          FDRE                                         r  dataPath/scrollReg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.450     4.791    dataPath/CLK
    SLICE_X11Y7          FDRE                                         r  dataPath/scrollReg_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.451ns (28.083%)  route 3.716ns (71.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=84, routed)          3.716     5.167    dataPath/reset_IBUF
    SLICE_X11Y7          FDRE                                         r  dataPath/scrollReg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.450     4.791    dataPath/CLK
    SLICE_X11Y7          FDRE                                         r  dataPath/scrollReg_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.451ns (28.083%)  route 3.716ns (71.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=84, routed)          3.716     5.167    dataPath/reset_IBUF
    SLICE_X11Y7          FDRE                                         r  dataPath/scrollReg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.450     4.791    dataPath/CLK
    SLICE_X11Y7          FDRE                                         r  dataPath/scrollReg_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.451ns (28.083%)  route 3.716ns (71.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=84, routed)          3.716     5.167    dataPath/reset_IBUF
    SLICE_X11Y7          FDRE                                         r  dataPath/scrollReg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.450     4.791    dataPath/CLK
    SLICE_X11Y7          FDRE                                         r  dataPath/scrollReg_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.117ns  (logic 1.451ns (28.359%)  route 3.666ns (71.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=84, routed)          3.666     5.117    dataPath/reset_IBUF
    SLICE_X11Y2          FDRE                                         r  dataPath/scrollReg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.452     4.793    dataPath/CLK
    SLICE_X11Y2          FDRE                                         r  dataPath/scrollReg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.117ns  (logic 1.451ns (28.359%)  route 3.666ns (71.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=84, routed)          3.666     5.117    dataPath/reset_IBUF
    SLICE_X11Y2          FDRE                                         r  dataPath/scrollReg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.452     4.793    dataPath/CLK
    SLICE_X11Y2          FDRE                                         r  dataPath/scrollReg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.117ns  (logic 1.451ns (28.359%)  route 3.666ns (71.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=84, routed)          3.666     5.117    dataPath/reset_IBUF
    SLICE_X11Y2          FDRE                                         r  dataPath/scrollReg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.452     4.793    dataPath/CLK
    SLICE_X11Y2          FDRE                                         r  dataPath/scrollReg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.108ns  (logic 1.451ns (28.409%)  route 3.657ns (71.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=84, routed)          3.657     5.108    dataPath/reset_IBUF
    SLICE_X11Y4          FDRE                                         r  dataPath/scrollReg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.451     4.792    dataPath/CLK
    SLICE_X11Y4          FDRE                                         r  dataPath/scrollReg_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.877ns  (logic 1.451ns (29.756%)  route 3.426ns (70.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=84, routed)          3.426     4.877    dataPath/reset_IBUF
    SLICE_X11Y6          FDRE                                         r  dataPath/scrollReg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.451     4.792    dataPath/CLK
    SLICE_X11Y6          FDRE                                         r  dataPath/scrollReg_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/scrollReg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.877ns  (logic 1.451ns (29.756%)  route 3.426ns (70.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=84, routed)          3.426     4.877    dataPath/reset_IBUF
    SLICE_X11Y6          FDRE                                         r  dataPath/scrollReg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.451     4.792    dataPath/CLK
    SLICE_X11Y6          FDRE                                         r  dataPath/scrollReg_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            dataPath/sumReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.326ns (48.507%)  route 0.346ns (51.493%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_price_IBUF[3]_inst/O
                         net (fo=5, routed)           0.346     0.562    fsm/io_price_IBUF[0]
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.607 r  fsm/i__carry_i_2/O
                         net (fo=1, routed)           0.000     0.607    dataPath/S[3]
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.671 r  dataPath/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     0.671    dataPath/sumReg0_in[3]
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    dataPath/CLK
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[3]/C

Slack:                    inf
  Source:                 io_buyRaw
                            (input port)
  Destination:            buyDeb/fsm/FSM_onehot_stateReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.255ns (37.024%)  route 0.433ns (62.976%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_buyRaw (IN)
                         net (fo=0)                   0.000     0.000    io_buyRaw
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  io_buyRaw_IBUF_inst/O
                         net (fo=3, routed)           0.433     0.642    buyDeb/fsm/io_buyRaw_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I3_O)        0.045     0.687 r  buyDeb/fsm/FSM_onehot_stateReg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.687    buyDeb/fsm/FSM_onehot_stateReg[1]_i_1__2_n_0
    SLICE_X0Y7           FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    buyDeb/fsm/CLK
    SLICE_X0Y7           FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[1]/C

Slack:                    inf
  Source:                 io_buyRaw
                            (input port)
  Destination:            buyDeb/fsm/FSM_onehot_stateReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.258ns (37.297%)  route 0.433ns (62.703%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  io_buyRaw (IN)
                         net (fo=0)                   0.000     0.000    io_buyRaw
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  io_buyRaw_IBUF_inst/O
                         net (fo=3, routed)           0.433     0.642    buyDeb/fsm/io_buyRaw_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I3_O)        0.048     0.690 r  buyDeb/fsm/FSM_onehot_stateReg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.690    buyDeb/fsm/FSM_onehot_stateReg[2]_i_1__2_n_0
    SLICE_X0Y7           FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    buyDeb/fsm/CLK
    SLICE_X0Y7           FDRE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[2]/C

Slack:                    inf
  Source:                 io_buyRaw
                            (input port)
  Destination:            buyDeb/fsm/FSM_onehot_stateReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.259ns (37.334%)  route 0.434ns (62.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  io_buyRaw (IN)
                         net (fo=0)                   0.000     0.000    io_buyRaw
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  io_buyRaw_IBUF_inst/O
                         net (fo=3, routed)           0.434     0.643    buyDeb/fsm/io_buyRaw_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I3_O)        0.049     0.692 r  buyDeb/fsm/FSM_onehot_stateReg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.692    buyDeb/fsm/FSM_onehot_stateReg[0]_i_1__1_n_0
    SLICE_X0Y7           FDSE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    buyDeb/fsm/CLK
    SLICE_X0Y7           FDSE                                         r  buyDeb/fsm/FSM_onehot_stateReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/sumReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.219ns (30.519%)  route 0.499ns (69.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=84, routed)          0.499     0.718    dataPath/reset_IBUF
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    dataPath/CLK
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/sumReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.219ns (30.519%)  route 0.499ns (69.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=84, routed)          0.499     0.718    dataPath/reset_IBUF
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    dataPath/CLK
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/sumReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.219ns (30.519%)  route 0.499ns (69.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=84, routed)          0.499     0.718    dataPath/reset_IBUF
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    dataPath/CLK
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataPath/sumReg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.219ns (30.519%)  route 0.499ns (69.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=84, routed)          0.499     0.718    dataPath/reset_IBUF
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    dataPath/CLK
    SLICE_X2Y9           FDRE                                         r  dataPath/sumReg_reg[3]/C

Slack:                    inf
  Source:                 io_coin2Raw
                            (input port)
  Destination:            coin2Deb/fsm/FSM_onehot_stateReg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.264ns (34.964%)  route 0.492ns (65.036%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  io_coin2Raw (IN)
                         net (fo=0)                   0.000     0.000    io_coin2Raw
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  io_coin2Raw_IBUF_inst/O
                         net (fo=3, routed)           0.492     0.711    coin2Deb/fsm/io_coin2Raw_IBUF
    SLICE_X3Y8           LUT5 (Prop_lut5_I3_O)        0.045     0.756 r  coin2Deb/fsm/FSM_onehot_stateReg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.756    coin2Deb/fsm/FSM_onehot_stateReg[0]_i_1_n_0
    SLICE_X3Y8           FDSE                                         r  coin2Deb/fsm/FSM_onehot_stateReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.865     1.992    coin2Deb/fsm/CLK
    SLICE_X3Y8           FDSE                                         r  coin2Deb/fsm/FSM_onehot_stateReg_reg[0]/C

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            dataPath/sumReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.424ns (55.066%)  route 0.346ns (44.934%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  io_price_IBUF[3]_inst/O
                         net (fo=5, routed)           0.346     0.562    fsm/io_price_IBUF[0]
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.607 r  fsm/i__carry_i_2/O
                         net (fo=1, routed)           0.000     0.607    dataPath/S[3]
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.716 r  dataPath/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.716    dataPath/_inferred__0/i__carry_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.769 r  dataPath/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     0.769    dataPath/sumReg0_in[4]
    SLICE_X2Y10          FDRE                                         r  dataPath/sumReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.864     1.991    dataPath/CLK
    SLICE_X2Y10          FDRE                                         r  dataPath/sumReg_reg[4]/C





