{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@99:109@HdlIdDef", "  // internal registers\n\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr_m = 'd0;\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_next = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@107:117", "\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_next = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr_m = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_addr_diff = 'd0;\n  reg                                 dac_mem_init = 1'b0;\n  reg                                 dac_mem_init_d = 1'b0;\n  reg                                 dac_mem_enable = 1'b0;\n\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@104:114", "  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr_m = 'd0;\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_next = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr_m = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_addr_diff = 'd0;\n  reg                                 dac_mem_init = 1'b0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@97:107", "  output                              dac_dunf;\n\n  // internal registers\n\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr_m = 'd0;\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@105:115", "  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_next = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr_m = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_addr_diff = 'd0;\n  reg                                 dac_mem_init = 1'b0;\n  reg                                 dac_mem_init_d = 1'b0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@106:116", "  reg                                 axi_dready = 'd0;\n\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_next = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr_m = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_addr_diff = 'd0;\n  reg                                 dac_mem_init = 1'b0;\n  reg                                 dac_mem_init_d = 1'b0;\n  reg                                 dac_mem_enable = 1'b0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@96:106", "  output                              dac_xfer_out;\n  output                              dac_dunf;\n\n  // internal registers\n\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr_m = 'd0;\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@108:118", "  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_next = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr_m = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_addr_diff = 'd0;\n  reg                                 dac_mem_init = 1'b0;\n  reg                                 dac_mem_init_d = 1'b0;\n  reg                                 dac_mem_enable = 1'b0;\n\n  reg     [ 2:0]                      dac_xfer_req_m = 3'b0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@100:110", "\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr_m = 'd0;\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_next = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_g = 'd0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@98:108", "\n  // internal registers\n\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr_m = 'd0;\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr = 'd0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@103:113", "  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr_m = 'd0;\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_mem_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_next = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_raddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_waddr_m = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_mem_addr_diff = 'd0;\n"]], "Diff Content": {"Delete": [[104, "  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr_m = 'd0;\n"]], "Add": [[104, "  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr_m1 = 'd0;\n"], [104, "  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_mem_raddr_m2 = 'd0;\n"]]}}