# ******************************************************************************

# iCEcube Static Timer

# Version:            2013.12.25022

# Build Date:         Dec 18 2013 15:14:41

# File Generated:     Mar 6 2014 12:15:30

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for sdram_controller|i_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (sdram_controller|i_clk:R vs. sdram_controller|i_clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_addr[0]
			6.1.2::Path details for port: i_addr[10]
			6.1.3::Path details for port: i_addr[11]
			6.1.4::Path details for port: i_addr[12]
			6.1.5::Path details for port: i_addr[13]
			6.1.6::Path details for port: i_addr[14]
			6.1.7::Path details for port: i_addr[15]
			6.1.8::Path details for port: i_addr[16]
			6.1.9::Path details for port: i_addr[17]
			6.1.10::Path details for port: i_addr[18]
			6.1.11::Path details for port: i_addr[19]
			6.1.12::Path details for port: i_addr[1]
			6.1.13::Path details for port: i_addr[20]
			6.1.14::Path details for port: i_addr[21]
			6.1.15::Path details for port: i_addr[2]
			6.1.16::Path details for port: i_addr[3]
			6.1.17::Path details for port: i_addr[4]
			6.1.18::Path details for port: i_addr[5]
			6.1.19::Path details for port: i_addr[6]
			6.1.20::Path details for port: i_addr[7]
			6.1.21::Path details for port: i_addr[8]
			6.1.22::Path details for port: i_addr[9]
			6.1.23::Path details for port: i_adv
			6.1.24::Path details for port: i_burststop_req
			6.1.25::Path details for port: i_disable_active
			6.1.26::Path details for port: i_disable_autorefresh
			6.1.27::Path details for port: i_disable_precharge
			6.1.28::Path details for port: i_loadmod_req
			6.1.29::Path details for port: i_power_down
			6.1.30::Path details for port: i_precharge_req
			6.1.31::Path details for port: i_rst
			6.1.32::Path details for port: i_rwn
			6.1.33::Path details for port: i_selfrefresh_req
			6.1.34::Path details for port: io_sdram_dq[0]:in
			6.1.35::Path details for port: io_sdram_dq[10]:in
			6.1.36::Path details for port: io_sdram_dq[11]:in
			6.1.37::Path details for port: io_sdram_dq[12]:in
			6.1.38::Path details for port: io_sdram_dq[13]:in
			6.1.39::Path details for port: io_sdram_dq[14]:in
			6.1.40::Path details for port: io_sdram_dq[15]:in
			6.1.41::Path details for port: io_sdram_dq[1]:in
			6.1.42::Path details for port: io_sdram_dq[2]:in
			6.1.43::Path details for port: io_sdram_dq[3]:in
			6.1.44::Path details for port: io_sdram_dq[4]:in
			6.1.45::Path details for port: io_sdram_dq[5]:in
			6.1.46::Path details for port: io_sdram_dq[6]:in
			6.1.47::Path details for port: io_sdram_dq[7]:in
			6.1.48::Path details for port: io_sdram_dq[8]:in
			6.1.49::Path details for port: io_sdram_dq[9]:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: io_sdram_dq[0]:out
			6.2.2::Path details for port: io_sdram_dq[10]:out
			6.2.3::Path details for port: io_sdram_dq[11]:out
			6.2.4::Path details for port: io_sdram_dq[12]:out
			6.2.5::Path details for port: io_sdram_dq[13]:out
			6.2.6::Path details for port: io_sdram_dq[14]:out
			6.2.7::Path details for port: io_sdram_dq[15]:out
			6.2.8::Path details for port: io_sdram_dq[1]:out
			6.2.9::Path details for port: io_sdram_dq[2]:out
			6.2.10::Path details for port: io_sdram_dq[3]:out
			6.2.11::Path details for port: io_sdram_dq[4]:out
			6.2.12::Path details for port: io_sdram_dq[5]:out
			6.2.13::Path details for port: io_sdram_dq[6]:out
			6.2.14::Path details for port: io_sdram_dq[7]:out
			6.2.15::Path details for port: io_sdram_dq[8]:out
			6.2.16::Path details for port: io_sdram_dq[9]:out
			6.2.17::Path details for port: o_ack
			6.2.18::Path details for port: o_busy
			6.2.19::Path details for port: o_data[0]
			6.2.20::Path details for port: o_data[10]
			6.2.21::Path details for port: o_data[11]
			6.2.22::Path details for port: o_data[12]
			6.2.23::Path details for port: o_data[13]
			6.2.24::Path details for port: o_data[14]
			6.2.25::Path details for port: o_data[15]
			6.2.26::Path details for port: o_data[1]
			6.2.27::Path details for port: o_data[2]
			6.2.28::Path details for port: o_data[3]
			6.2.29::Path details for port: o_data[4]
			6.2.30::Path details for port: o_data[5]
			6.2.31::Path details for port: o_data[6]
			6.2.32::Path details for port: o_data[7]
			6.2.33::Path details for port: o_data[8]
			6.2.34::Path details for port: o_data[9]
			6.2.35::Path details for port: o_data_req
			6.2.36::Path details for port: o_data_valid
			6.2.37::Path details for port: o_init_done
			6.2.38::Path details for port: o_read_done
			6.2.39::Path details for port: o_sdram_addr[0]
			6.2.40::Path details for port: o_sdram_addr[10]
			6.2.41::Path details for port: o_sdram_addr[11]
			6.2.42::Path details for port: o_sdram_addr[1]
			6.2.43::Path details for port: o_sdram_addr[2]
			6.2.44::Path details for port: o_sdram_addr[3]
			6.2.45::Path details for port: o_sdram_addr[4]
			6.2.46::Path details for port: o_sdram_addr[5]
			6.2.47::Path details for port: o_sdram_addr[6]
			6.2.48::Path details for port: o_sdram_addr[7]
			6.2.49::Path details for port: o_sdram_addr[8]
			6.2.50::Path details for port: o_sdram_addr[9]
			6.2.51::Path details for port: o_sdram_blkaddr[0]
			6.2.52::Path details for port: o_sdram_blkaddr[1]
			6.2.53::Path details for port: o_sdram_casn
			6.2.54::Path details for port: o_sdram_cke
			6.2.55::Path details for port: o_sdram_clk
			6.2.56::Path details for port: o_sdram_dqm[0]
			6.2.57::Path details for port: o_sdram_dqm[1]
			6.2.58::Path details for port: o_sdram_rasn
			6.2.59::Path details for port: o_sdram_wen
			6.2.60::Path details for port: o_write_done
		6.3::PI to PO Path Details
			6.3.1::Path details for port: io_sdram_dq[0]:out
			6.3.2::Path details for port: io_sdram_dq[10]:out
			6.3.3::Path details for port: io_sdram_dq[11]:out
			6.3.4::Path details for port: io_sdram_dq[12]:out
			6.3.5::Path details for port: io_sdram_dq[13]:out
			6.3.6::Path details for port: io_sdram_dq[14]:out
			6.3.7::Path details for port: io_sdram_dq[15]:out
			6.3.8::Path details for port: io_sdram_dq[1]:out
			6.3.9::Path details for port: io_sdram_dq[2]:out
			6.3.10::Path details for port: io_sdram_dq[3]:out
			6.3.11::Path details for port: io_sdram_dq[4]:out
			6.3.12::Path details for port: io_sdram_dq[5]:out
			6.3.13::Path details for port: io_sdram_dq[6]:out
			6.3.14::Path details for port: io_sdram_dq[7]:out
			6.3.15::Path details for port: io_sdram_dq[8]:out
			6.3.16::Path details for port: io_sdram_dq[9]:out
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_addr[0]
			6.4.2::Path details for port: i_addr[10]
			6.4.3::Path details for port: i_addr[11]
			6.4.4::Path details for port: i_addr[12]
			6.4.5::Path details for port: i_addr[13]
			6.4.6::Path details for port: i_addr[14]
			6.4.7::Path details for port: i_addr[15]
			6.4.8::Path details for port: i_addr[16]
			6.4.9::Path details for port: i_addr[17]
			6.4.10::Path details for port: i_addr[18]
			6.4.11::Path details for port: i_addr[19]
			6.4.12::Path details for port: i_addr[1]
			6.4.13::Path details for port: i_addr[20]
			6.4.14::Path details for port: i_addr[21]
			6.4.15::Path details for port: i_addr[2]
			6.4.16::Path details for port: i_addr[3]
			6.4.17::Path details for port: i_addr[4]
			6.4.18::Path details for port: i_addr[5]
			6.4.19::Path details for port: i_addr[6]
			6.4.20::Path details for port: i_addr[7]
			6.4.21::Path details for port: i_addr[8]
			6.4.22::Path details for port: i_addr[9]
			6.4.23::Path details for port: i_adv
			6.4.24::Path details for port: i_burststop_req
			6.4.25::Path details for port: i_disable_active
			6.4.26::Path details for port: i_disable_autorefresh
			6.4.27::Path details for port: i_disable_precharge
			6.4.28::Path details for port: i_loadmod_req
			6.4.29::Path details for port: i_power_down
			6.4.30::Path details for port: i_precharge_req
			6.4.31::Path details for port: i_rst
			6.4.32::Path details for port: i_rwn
			6.4.33::Path details for port: i_selfrefresh_req
			6.4.34::Path details for port: io_sdram_dq[0]:in
			6.4.35::Path details for port: io_sdram_dq[10]:in
			6.4.36::Path details for port: io_sdram_dq[11]:in
			6.4.37::Path details for port: io_sdram_dq[12]:in
			6.4.38::Path details for port: io_sdram_dq[13]:in
			6.4.39::Path details for port: io_sdram_dq[14]:in
			6.4.40::Path details for port: io_sdram_dq[15]:in
			6.4.41::Path details for port: io_sdram_dq[1]:in
			6.4.42::Path details for port: io_sdram_dq[2]:in
			6.4.43::Path details for port: io_sdram_dq[3]:in
			6.4.44::Path details for port: io_sdram_dq[4]:in
			6.4.45::Path details for port: io_sdram_dq[5]:in
			6.4.46::Path details for port: io_sdram_dq[6]:in
			6.4.47::Path details for port: io_sdram_dq[7]:in
			6.4.48::Path details for port: io_sdram_dq[8]:in
			6.4.49::Path details for port: io_sdram_dq[9]:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: io_sdram_dq[0]:out
			6.5.2::Path details for port: io_sdram_dq[10]:out
			6.5.3::Path details for port: io_sdram_dq[11]:out
			6.5.4::Path details for port: io_sdram_dq[12]:out
			6.5.5::Path details for port: io_sdram_dq[13]:out
			6.5.6::Path details for port: io_sdram_dq[14]:out
			6.5.7::Path details for port: io_sdram_dq[15]:out
			6.5.8::Path details for port: io_sdram_dq[1]:out
			6.5.9::Path details for port: io_sdram_dq[2]:out
			6.5.10::Path details for port: io_sdram_dq[3]:out
			6.5.11::Path details for port: io_sdram_dq[4]:out
			6.5.12::Path details for port: io_sdram_dq[5]:out
			6.5.13::Path details for port: io_sdram_dq[6]:out
			6.5.14::Path details for port: io_sdram_dq[7]:out
			6.5.15::Path details for port: io_sdram_dq[8]:out
			6.5.16::Path details for port: io_sdram_dq[9]:out
			6.5.17::Path details for port: o_ack
			6.5.18::Path details for port: o_busy
			6.5.19::Path details for port: o_data[0]
			6.5.20::Path details for port: o_data[10]
			6.5.21::Path details for port: o_data[11]
			6.5.22::Path details for port: o_data[12]
			6.5.23::Path details for port: o_data[13]
			6.5.24::Path details for port: o_data[14]
			6.5.25::Path details for port: o_data[15]
			6.5.26::Path details for port: o_data[1]
			6.5.27::Path details for port: o_data[2]
			6.5.28::Path details for port: o_data[3]
			6.5.29::Path details for port: o_data[4]
			6.5.30::Path details for port: o_data[5]
			6.5.31::Path details for port: o_data[6]
			6.5.32::Path details for port: o_data[7]
			6.5.33::Path details for port: o_data[8]
			6.5.34::Path details for port: o_data[9]
			6.5.35::Path details for port: o_data_req
			6.5.36::Path details for port: o_data_valid
			6.5.37::Path details for port: o_init_done
			6.5.38::Path details for port: o_read_done
			6.5.39::Path details for port: o_sdram_addr[0]
			6.5.40::Path details for port: o_sdram_addr[10]
			6.5.41::Path details for port: o_sdram_addr[11]
			6.5.42::Path details for port: o_sdram_addr[1]
			6.5.43::Path details for port: o_sdram_addr[2]
			6.5.44::Path details for port: o_sdram_addr[3]
			6.5.45::Path details for port: o_sdram_addr[4]
			6.5.46::Path details for port: o_sdram_addr[5]
			6.5.47::Path details for port: o_sdram_addr[6]
			6.5.48::Path details for port: o_sdram_addr[7]
			6.5.49::Path details for port: o_sdram_addr[8]
			6.5.50::Path details for port: o_sdram_addr[9]
			6.5.51::Path details for port: o_sdram_blkaddr[0]
			6.5.52::Path details for port: o_sdram_blkaddr[1]
			6.5.53::Path details for port: o_sdram_casn
			6.5.54::Path details for port: o_sdram_cke
			6.5.55::Path details for port: o_sdram_clk
			6.5.56::Path details for port: o_sdram_dqm[0]
			6.5.57::Path details for port: o_sdram_dqm[1]
			6.5.58::Path details for port: o_sdram_rasn
			6.5.59::Path details for port: o_sdram_wen
			6.5.60::Path details for port: o_write_done
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: io_sdram_dq[0]:out
			6.6.2::Path details for port: io_sdram_dq[10]:out
			6.6.3::Path details for port: io_sdram_dq[11]:out
			6.6.4::Path details for port: io_sdram_dq[12]:out
			6.6.5::Path details for port: io_sdram_dq[13]:out
			6.6.6::Path details for port: io_sdram_dq[14]:out
			6.6.7::Path details for port: io_sdram_dq[15]:out
			6.6.8::Path details for port: io_sdram_dq[1]:out
			6.6.9::Path details for port: io_sdram_dq[2]:out
			6.6.10::Path details for port: io_sdram_dq[3]:out
			6.6.11::Path details for port: io_sdram_dq[4]:out
			6.6.12::Path details for port: io_sdram_dq[5]:out
			6.6.13::Path details for port: io_sdram_dq[6]:out
			6.6.14::Path details for port: io_sdram_dq[7]:out
			6.6.15::Path details for port: io_sdram_dq[8]:out
			6.6.16::Path details for port: io_sdram_dq[9]:out
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 2
Clock: i_cpu_clk               | N/A                    | Target: 100.00 MHz  | 
Clock: sdram_controller|i_clk  | Frequency: 121.84 MHz  | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
sdram_controller|i_clk  sdram_controller|i_clk  1e+006           991792      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port              Clock Port  Setup Times  Clock Reference:Phase     
---------------------  ----------  -----------  ------------------------  
i_addr[0]              i_clk       594          sdram_controller|i_clk:R  
i_addr[10]             i_clk       2538         sdram_controller|i_clk:R  
i_addr[11]             i_clk       2083         sdram_controller|i_clk:R  
i_addr[12]             i_clk       1122         sdram_controller|i_clk:R  
i_addr[13]             i_clk       460          sdram_controller|i_clk:R  
i_addr[14]             i_clk       770          sdram_controller|i_clk:R  
i_addr[15]             i_clk       1700         sdram_controller|i_clk:R  
i_addr[16]             i_clk       977          sdram_controller|i_clk:R  
i_addr[17]             i_clk       1215         sdram_controller|i_clk:R  
i_addr[18]             i_clk       2393         sdram_controller|i_clk:R  
i_addr[19]             i_clk       2579         sdram_controller|i_clk:R  
i_addr[1]              i_clk       1494         sdram_controller|i_clk:R  
i_addr[20]             i_clk       3623         sdram_controller|i_clk:R  
i_addr[21]             i_clk       1979         sdram_controller|i_clk:R  
i_addr[2]              i_clk       1680         sdram_controller|i_clk:R  
i_addr[3]              i_clk       791          sdram_controller|i_clk:R  
i_addr[4]              i_clk       2279         sdram_controller|i_clk:R  
i_addr[5]              i_clk       387          sdram_controller|i_clk:R  
i_addr[6]              i_clk       2258         sdram_controller|i_clk:R  
i_addr[7]              i_clk       831          sdram_controller|i_clk:R  
i_addr[8]              i_clk       2662         sdram_controller|i_clk:R  
i_addr[9]              i_clk       3489         sdram_controller|i_clk:R  
i_adv                  i_clk       6714         sdram_controller|i_clk:R  
i_burststop_req        i_clk       5525         sdram_controller|i_clk:R  
i_disable_active       i_clk       2641         sdram_controller|i_clk:R  
i_disable_autorefresh  i_clk       925          sdram_controller|i_clk:R  
i_disable_precharge    i_clk       3220         sdram_controller|i_clk:R  
i_loadmod_req          i_clk       5442         sdram_controller|i_clk:R  
i_power_down           i_clk       6207         sdram_controller|i_clk:R  
i_precharge_req        i_clk       5370         sdram_controller|i_clk:R  
i_rst                  i_clk       4631         sdram_controller|i_clk:R  
i_rwn                  i_clk       1917         sdram_controller|i_clk:R  
i_selfrefresh_req      i_clk       5184         sdram_controller|i_clk:R  
io_sdram_dq[0]:in      i_clk       -638         sdram_controller|i_clk:R  
io_sdram_dq[10]:in     i_clk       419          sdram_controller|i_clk:R  
io_sdram_dq[11]:in     i_clk       2476         sdram_controller|i_clk:R  
io_sdram_dq[12]:in     i_clk       1008         sdram_controller|i_clk:R  
io_sdram_dq[13]:in     i_clk       2434         sdram_controller|i_clk:R  
io_sdram_dq[14]:in     i_clk       2434         sdram_controller|i_clk:R  
io_sdram_dq[15]:in     i_clk       925          sdram_controller|i_clk:R  
io_sdram_dq[1]:in      i_clk       2031         sdram_controller|i_clk:R  
io_sdram_dq[2]:in      i_clk       1649         sdram_controller|i_clk:R  
io_sdram_dq[3]:in      i_clk       2124         sdram_controller|i_clk:R  
io_sdram_dq[4]:in      i_clk       2207         sdram_controller|i_clk:R  
io_sdram_dq[5]:in      i_clk       2290         sdram_controller|i_clk:R  
io_sdram_dq[6]:in      i_clk       2145         sdram_controller|i_clk:R  
io_sdram_dq[7]:in      i_clk       -638         sdram_controller|i_clk:R  
io_sdram_dq[8]:in      i_clk       -638         sdram_controller|i_clk:R  
io_sdram_dq[9]:in      i_clk       -638         sdram_controller|i_clk:R  


                       3.2::Clock to Out
                       -----------------

Data Port            Clock Port  Clock to Out  Clock Reference:Phase     
-------------------  ----------  ------------  ------------------------  
io_sdram_dq[0]:out   i_clk       9678          sdram_controller|i_clk:R  
io_sdram_dq[10]:out  i_clk       9678          sdram_controller|i_clk:R  
io_sdram_dq[11]:out  i_clk       9874          sdram_controller|i_clk:R  
io_sdram_dq[12]:out  i_clk       10402         sdram_controller|i_clk:R  
io_sdram_dq[13]:out  i_clk       9874          sdram_controller|i_clk:R  
io_sdram_dq[14]:out  i_clk       10195         sdram_controller|i_clk:R  
io_sdram_dq[15]:out  i_clk       9678          sdram_controller|i_clk:R  
io_sdram_dq[1]:out   i_clk       9874          sdram_controller|i_clk:R  
io_sdram_dq[2]:out   i_clk       9802          sdram_controller|i_clk:R  
io_sdram_dq[3]:out   i_clk       9874          sdram_controller|i_clk:R  
io_sdram_dq[4]:out   i_clk       9678          sdram_controller|i_clk:R  
io_sdram_dq[5]:out   i_clk       9874          sdram_controller|i_clk:R  
io_sdram_dq[6]:out   i_clk       10712         sdram_controller|i_clk:R  
io_sdram_dq[7]:out   i_clk       10195         sdram_controller|i_clk:R  
io_sdram_dq[8]:out   i_clk       9874          sdram_controller|i_clk:R  
io_sdram_dq[9]:out   i_clk       10598         sdram_controller|i_clk:R  
o_ack                i_clk       12107         sdram_controller|i_clk:R  
o_busy               i_clk       13038         sdram_controller|i_clk:R  
o_data[0]            i_clk       15064         sdram_controller|i_clk:R  
o_data[10]           i_clk       6577          sdram_controller|i_clk:R  
o_data[11]           i_clk       6577          sdram_controller|i_clk:R  
o_data[12]           i_clk       6577          sdram_controller|i_clk:R  
o_data[13]           i_clk       6577          sdram_controller|i_clk:R  
o_data[14]           i_clk       6577          sdram_controller|i_clk:R  
o_data[15]           i_clk       6577          sdram_controller|i_clk:R  
o_data[1]            i_clk       6577          sdram_controller|i_clk:R  
o_data[2]            i_clk       6577          sdram_controller|i_clk:R  
o_data[3]            i_clk       6577          sdram_controller|i_clk:R  
o_data[4]            i_clk       6577          sdram_controller|i_clk:R  
o_data[5]            i_clk       6577          sdram_controller|i_clk:R  
o_data[6]            i_clk       6577          sdram_controller|i_clk:R  
o_data[7]            i_clk       15064         sdram_controller|i_clk:R  
o_data[8]            i_clk       14671         sdram_controller|i_clk:R  
o_data[9]            i_clk       15250         sdram_controller|i_clk:R  
o_data_req           i_clk       16149         sdram_controller|i_clk:R  
o_data_valid         i_clk       13968         sdram_controller|i_clk:R  
o_init_done          i_clk       12304         sdram_controller|i_clk:R  
o_read_done          i_clk       15653         sdram_controller|i_clk:R  
o_sdram_addr[0]      i_clk       12665         sdram_controller|i_clk:R  
o_sdram_addr[10]     i_clk       12190         sdram_controller|i_clk:R  
o_sdram_addr[11]     i_clk       13296         sdram_controller|i_clk:R  
o_sdram_addr[1]      i_clk       12552         sdram_controller|i_clk:R  
o_sdram_addr[2]      i_clk       12614         sdram_controller|i_clk:R  
o_sdram_addr[3]      i_clk       12190         sdram_controller|i_clk:R  
o_sdram_addr[4]      i_clk       12614         sdram_controller|i_clk:R  
o_sdram_addr[5]      i_clk       12934         sdram_controller|i_clk:R  
o_sdram_addr[6]      i_clk       12417         sdram_controller|i_clk:R  
o_sdram_addr[7]      i_clk       12056         sdram_controller|i_clk:R  
o_sdram_addr[8]      i_clk       13110         sdram_controller|i_clk:R  
o_sdram_addr[9]      i_clk       13513         sdram_controller|i_clk:R  
o_sdram_blkaddr[0]   i_clk       13110         sdram_controller|i_clk:R  
o_sdram_blkaddr[1]   i_clk       13172         sdram_controller|i_clk:R  
o_sdram_casn         i_clk       13379         sdram_controller|i_clk:R  
o_sdram_cke          i_clk       12531         sdram_controller|i_clk:R  
o_sdram_clk          i_clk       13968         sdram_controller|i_clk:R  
o_sdram_clk          i_clk       12905         sdram_controller|i_clk:F  
o_sdram_dqm[0]       i_clk       12903         sdram_controller|i_clk:R  
o_sdram_dqm[1]       i_clk       13379         sdram_controller|i_clk:R  
o_sdram_rasn         i_clk       13100         sdram_controller|i_clk:R  
o_sdram_wen          i_clk       12345         sdram_controller|i_clk:R  
o_write_done         i_clk       14733         sdram_controller|i_clk:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)   Pad to Pad  
-----------------  -------------------  ----------  
i_data[0]          io_sdram_dq[0]:out   11244       
i_data[10]         io_sdram_dq[10]:out  11998       
i_data[11]         io_sdram_dq[11]:out  10344       
i_data[12]         io_sdram_dq[12]:out  11285       
i_data[13]         io_sdram_dq[13]:out  10541       
i_data[14]         io_sdram_dq[14]:out  11637       
i_data[15]         io_sdram_dq[15]:out  11637       
i_data[1]          io_sdram_dq[1]:out   11244       
i_data[2]          io_sdram_dq[2]:out   11719       
i_data[3]          io_sdram_dq[3]:out   12257       
i_data[4]          io_sdram_dq[4]:out   12784       
i_data[5]          io_sdram_dq[5]:out   12432       
i_data[6]          io_sdram_dq[6]:out   13187       
i_data[7]          io_sdram_dq[7]:out   12898       
i_data[8]          io_sdram_dq[8]:out   12391       
i_data[9]          io_sdram_dq[9]:out   11802       


                         3.4::Hold Times
                         ---------------

Data Port              Clock Port  Hold Times  Clock Reference:Phase     
---------------------  ----------  ----------  ------------------------  
i_addr[0]              i_clk       190         sdram_controller|i_clk:R  
i_addr[10]             i_clk       -782        sdram_controller|i_clk:R  
i_addr[11]             i_clk       -782        sdram_controller|i_clk:R  
i_addr[12]             i_clk       -234        sdram_controller|i_clk:R  
i_addr[13]             i_clk       448         sdram_controller|i_clk:R  
i_addr[14]             i_clk       -48         sdram_controller|i_clk:R  
i_addr[15]             i_clk       -1030       sdram_controller|i_clk:R  
i_addr[16]             i_clk       -234        sdram_controller|i_clk:R  
i_addr[17]             i_clk       -368        sdram_controller|i_clk:R  
i_addr[18]             i_clk       -1702       sdram_controller|i_clk:R  
i_addr[19]             i_clk       -1929       sdram_controller|i_clk:R  
i_addr[1]              i_clk       -782        sdram_controller|i_clk:R  
i_addr[20]             i_clk       -2932       sdram_controller|i_clk:R  
i_addr[21]             i_clk       -1257       sdram_controller|i_clk:R  
i_addr[2]              i_clk       -906        sdram_controller|i_clk:R  
i_addr[3]              i_clk       -7          sdram_controller|i_clk:R  
i_addr[4]              i_clk       -1433       sdram_controller|i_clk:R  
i_addr[5]              i_clk       428         sdram_controller|i_clk:R  
i_addr[6]              i_clk       -1567       sdram_controller|i_clk:R  
i_addr[7]              i_clk       -48         sdram_controller|i_clk:R  
i_addr[8]              i_clk       -2012       sdram_controller|i_clk:R  
i_addr[9]              i_clk       -348        sdram_controller|i_clk:R  
i_adv                  i_clk       -1371       sdram_controller|i_clk:R  
i_burststop_req        i_clk       428         sdram_controller|i_clk:R  
i_disable_active       i_clk       -368        sdram_controller|i_clk:R  
i_disable_autorefresh  i_clk       -368        sdram_controller|i_clk:R  
i_disable_precharge    i_clk       -2126       sdram_controller|i_clk:R  
i_loadmod_req          i_clk       -720        sdram_controller|i_clk:R  
i_power_down           i_clk       231         sdram_controller|i_clk:R  
i_precharge_req        i_clk       -89         sdram_controller|i_clk:R  
i_rst                  i_clk       319         sdram_controller|i_clk:R  
i_rwn                  i_clk       -782        sdram_controller|i_clk:R  
i_selfrefresh_req      i_clk       -172        sdram_controller|i_clk:R  
io_sdram_dq[0]:in      i_clk       3477        sdram_controller|i_clk:R  
io_sdram_dq[10]:in     i_clk       -141        sdram_controller|i_clk:R  
io_sdram_dq[11]:in     i_clk       -2312       sdram_controller|i_clk:R  
io_sdram_dq[12]:in     i_clk       -782        sdram_controller|i_clk:R  
io_sdram_dq[13]:in     i_clk       -2270       sdram_controller|i_clk:R  
io_sdram_dq[14]:in     i_clk       -2270       sdram_controller|i_clk:R  
io_sdram_dq[15]:in     i_clk       -689        sdram_controller|i_clk:R  
io_sdram_dq[1]:in      i_clk       -1847       sdram_controller|i_clk:R  
io_sdram_dq[2]:in      i_clk       -1485       sdram_controller|i_clk:R  
io_sdram_dq[3]:in      i_clk       -1919       sdram_controller|i_clk:R  
io_sdram_dq[4]:in      i_clk       -2033       sdram_controller|i_clk:R  
io_sdram_dq[5]:in      i_clk       -2126       sdram_controller|i_clk:R  
io_sdram_dq[6]:in      i_clk       -1971       sdram_controller|i_clk:R  
io_sdram_dq[7]:in      i_clk       3477        sdram_controller|i_clk:R  
io_sdram_dq[8]:in      i_clk       3477        sdram_controller|i_clk:R  
io_sdram_dq[9]:in      i_clk       3477        sdram_controller|i_clk:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port            Clock Port  Minimum Clock to Out  Clock Reference:Phase     
-------------------  ----------  --------------------  ------------------------  
io_sdram_dq[0]:out   i_clk       9337                  sdram_controller|i_clk:R  
io_sdram_dq[10]:out  i_clk       9337                  sdram_controller|i_clk:R  
io_sdram_dq[11]:out  i_clk       9482                  sdram_controller|i_clk:R  
io_sdram_dq[12]:out  i_clk       10133                 sdram_controller|i_clk:R  
io_sdram_dq[13]:out  i_clk       9482                  sdram_controller|i_clk:R  
io_sdram_dq[14]:out  i_clk       9885                  sdram_controller|i_clk:R  
io_sdram_dq[15]:out  i_clk       9337                  sdram_controller|i_clk:R  
io_sdram_dq[1]:out   i_clk       9482                  sdram_controller|i_clk:R  
io_sdram_dq[2]:out   i_clk       9472                  sdram_controller|i_clk:R  
io_sdram_dq[3]:out   i_clk       9482                  sdram_controller|i_clk:R  
io_sdram_dq[4]:out   i_clk       9337                  sdram_controller|i_clk:R  
io_sdram_dq[5]:out   i_clk       9482                  sdram_controller|i_clk:R  
io_sdram_dq[6]:out   i_clk       10433                 sdram_controller|i_clk:R  
io_sdram_dq[7]:out   i_clk       9885                  sdram_controller|i_clk:R  
io_sdram_dq[8]:out   i_clk       9482                  sdram_controller|i_clk:R  
io_sdram_dq[9]:out   i_clk       10278                 sdram_controller|i_clk:R  
o_ack                i_clk       11632                 sdram_controller|i_clk:R  
o_busy               i_clk       12593                 sdram_controller|i_clk:R  
o_data[0]            i_clk       14423                 sdram_controller|i_clk:R  
o_data[10]           i_clk       6474                  sdram_controller|i_clk:R  
o_data[11]           i_clk       6474                  sdram_controller|i_clk:R  
o_data[12]           i_clk       6474                  sdram_controller|i_clk:R  
o_data[13]           i_clk       6474                  sdram_controller|i_clk:R  
o_data[14]           i_clk       6474                  sdram_controller|i_clk:R  
o_data[15]           i_clk       6474                  sdram_controller|i_clk:R  
o_data[1]            i_clk       6474                  sdram_controller|i_clk:R  
o_data[2]            i_clk       6474                  sdram_controller|i_clk:R  
o_data[3]            i_clk       6474                  sdram_controller|i_clk:R  
o_data[4]            i_clk       6474                  sdram_controller|i_clk:R  
o_data[5]            i_clk       6474                  sdram_controller|i_clk:R  
o_data[6]            i_clk       6474                  sdram_controller|i_clk:R  
o_data[7]            i_clk       14423                 sdram_controller|i_clk:R  
o_data[8]            i_clk       14051                 sdram_controller|i_clk:R  
o_data[9]            i_clk       14588                 sdram_controller|i_clk:R  
o_data_req           i_clk       13689                 sdram_controller|i_clk:R  
o_data_valid         i_clk       13431                 sdram_controller|i_clk:R  
o_init_done          i_clk       11901                 sdram_controller|i_clk:R  
o_read_done          i_clk       13059                 sdram_controller|i_clk:R  
o_sdram_addr[0]      i_clk       12232                 sdram_controller|i_clk:R  
o_sdram_addr[10]     i_clk       11725                 sdram_controller|i_clk:R  
o_sdram_addr[11]     i_clk       11518                 sdram_controller|i_clk:R  
o_sdram_addr[1]      i_clk       12097                 sdram_controller|i_clk:R  
o_sdram_addr[2]      i_clk       12201                 sdram_controller|i_clk:R  
o_sdram_addr[3]      i_clk       11725                 sdram_controller|i_clk:R  
o_sdram_addr[4]      i_clk       12201                 sdram_controller|i_clk:R  
o_sdram_addr[5]      i_clk       12531                 sdram_controller|i_clk:R  
o_sdram_addr[6]      i_clk       11994                 sdram_controller|i_clk:R  
o_sdram_addr[7]      i_clk       11632                 sdram_controller|i_clk:R  
o_sdram_addr[8]      i_clk       12686                 sdram_controller|i_clk:R  
o_sdram_addr[9]      i_clk       13048                 sdram_controller|i_clk:R  
o_sdram_blkaddr[0]   i_clk       12686                 sdram_controller|i_clk:R  
o_sdram_blkaddr[1]   i_clk       12707                 sdram_controller|i_clk:R  
o_sdram_casn         i_clk       12945                 sdram_controller|i_clk:R  
o_sdram_cke          i_clk       12108                 sdram_controller|i_clk:R  
o_sdram_clk          i_clk       12905                 sdram_controller|i_clk:F  
o_sdram_clk          i_clk       13245                 sdram_controller|i_clk:R  
o_sdram_dqm[0]       i_clk       12500                 sdram_controller|i_clk:R  
o_sdram_dqm[1]       i_clk       12924                 sdram_controller|i_clk:R  
o_sdram_rasn         i_clk       12686                 sdram_controller|i_clk:R  
o_sdram_wen          i_clk       11921                 sdram_controller|i_clk:R  
o_write_done         i_clk       12728                 sdram_controller|i_clk:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)   Minimum Pad To Pad  
-----------------  -------------------  ------------------  
i_data[0]          io_sdram_dq[0]:out   10770               
i_data[10]         io_sdram_dq[10]:out  11515               
i_data[11]         io_sdram_dq[11]:out  9788                
i_data[12]         io_sdram_dq[12]:out  10791               
i_data[13]         io_sdram_dq[13]:out  10026               
i_data[14]         io_sdram_dq[14]:out  11132               
i_data[15]         io_sdram_dq[15]:out  11132               
i_data[1]          io_sdram_dq[1]:out   10770               
i_data[2]          io_sdram_dq[2]:out   11256               
i_data[3]          io_sdram_dq[3]:out   11794               
i_data[4]          io_sdram_dq[4]:out   12259               
i_data[5]          io_sdram_dq[5]:out   11887               
i_data[6]          io_sdram_dq[6]:out   12631               
i_data[7]          io_sdram_dq[7]:out   12393               
i_data[8]          io_sdram_dq[8]:out   11907               
i_data[9]          io_sdram_dq[9]:out   11339               

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for sdram_controller|i_clk
****************************************************
Clock: sdram_controller|i_clk
Frequency: 121.84 MHz | Target: 1.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U0.clk_count_i_0_LC_3_18_5/lcout
Path End         : U0.clk_count_i_3_LC_3_18_2/in0
Capture Clock    : U0.clk_count_i_3_LC_3_18_2/clk
Setup Constraint : 1000000p
Path slack       : 991792p

Capture Clock Arrival Time (sdram_controller|i_clk:R#2)   1000000
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   4017
- Setup Time                                                 -693
-------------------------------------------------------   ------- 
End-of-path required time (ps)                            1003324

Launch Clock Arrival Time (sdram_controller|i_clk:R#1)       0
+ Launch Clock Source Latency                                0
+ Launch Clock Path Delay                                 4017
+ Clock To Q                                               796
+ Data Path Delay                                         6719
------------------------------------------------------   ----- 
End-of-path arrival time (ps)                            11532
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               sdram_controller               0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__2255/I                                           gio2CtrlBuf                    0              3335  RISE       1
I__2255/O                                           gio2CtrlBuf                    0              3335  RISE       1
I__2256/I                                           GlobalMux                      0              3335  RISE       1
I__2256/O                                           GlobalMux                    227              3562  RISE       1
I__2272/I                                           ClkMux                         0              3562  RISE       1
I__2272/O                                           ClkMux                       455              4017  RISE       1
U0.clk_count_i_0_LC_3_18_5/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U0.clk_count_i_0_LC_3_18_5/lcout                 LogicCell40_SEQ_MODE_1000    796              4813  991792  RISE      10
I__829/I                                         LocalMux                       0              4813  991792  RISE       1
I__829/O                                         LocalMux                     486              5299  991792  RISE       1
I__834/I                                         InMux                          0              5299  991792  RISE       1
I__834/O                                         InMux                        382              5681  991792  RISE       1
U0.clk_count_i_RNIQUMK_1_2_LC_3_18_0/in0         LogicCell40_SEQ_MODE_0000      0              5681  991792  RISE       1
U0.clk_count_i_RNIQUMK_1_2_LC_3_18_0/lcout       LogicCell40_SEQ_MODE_0000    662              6343  991792  RISE       4
I__1165/I                                        LocalMux                       0              6343  991792  RISE       1
I__1165/O                                        LocalMux                     486              6829  991792  RISE       1
I__1168/I                                        InMux                          0              6829  991792  RISE       1
I__1168/O                                        InMux                        382              7211  991792  RISE       1
U0.init_fsm_states_i_RNI9BLQ_0_LC_4_18_7/in1     LogicCell40_SEQ_MODE_0000      0              7211  991792  RISE       1
U0.init_fsm_states_i_RNI9BLQ_0_LC_4_18_7/lcout   LogicCell40_SEQ_MODE_0000    589              7800  991792  RISE       1
I__1163/I                                        LocalMux                       0              7800  991792  RISE       1
I__1163/O                                        LocalMux                     486              8286  991792  RISE       1
I__1164/I                                        InMux                          0              8286  991792  RISE       1
I__1164/O                                        InMux                        382              8669  991792  RISE       1
U0.init_fsm_states_i_RNIB5PG1_4_LC_3_17_7/in3    LogicCell40_SEQ_MODE_0000      0              8669  991792  RISE       1
U0.init_fsm_states_i_RNIB5PG1_4_LC_3_17_7/lcout  LogicCell40_SEQ_MODE_0000    465              9134  991792  RISE       1
I__803/I                                         LocalMux                       0              9134  991792  RISE       1
I__803/O                                         LocalMux                     486              9620  991792  RISE       1
I__804/I                                         InMux                          0              9620  991792  RISE       1
I__804/O                                         InMux                        382             10002  991792  RISE       1
U0.init_fsm_states_i_RNIM3PV5_9_LC_3_18_7/in0    LogicCell40_SEQ_MODE_0000      0             10002  991792  RISE       1
U0.init_fsm_states_i_RNIM3PV5_9_LC_3_18_7/lcout  LogicCell40_SEQ_MODE_0000    662             10664  991792  RISE       4
I__796/I                                         LocalMux                       0             10664  991792  RISE       1
I__796/O                                         LocalMux                     486             11149  991792  RISE       1
I__800/I                                         InMux                          0             11149  991792  RISE       1
I__800/O                                         InMux                        382             11532  991792  RISE       1
U0.clk_count_i_3_LC_3_18_2/in0                   LogicCell40_SEQ_MODE_1000      0             11532  991792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               sdram_controller               0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__2255/I                                           gio2CtrlBuf                    0              3335  RISE       1
I__2255/O                                           gio2CtrlBuf                    0              3335  RISE       1
I__2256/I                                           GlobalMux                      0              3335  RISE       1
I__2256/O                                           GlobalMux                    227              3562  RISE       1
I__2272/I                                           ClkMux                         0              3562  RISE       1
I__2272/O                                           ClkMux                       455              4017  RISE       1
U0.clk_count_i_3_LC_3_18_2/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (sdram_controller|i_clk:R vs. sdram_controller|i_clk:R)
*************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U0.clk_count_i_0_LC_3_18_5/lcout
Path End         : U0.clk_count_i_3_LC_3_18_2/in0
Capture Clock    : U0.clk_count_i_3_LC_3_18_2/clk
Setup Constraint : 1000000p
Path slack       : 991792p

Capture Clock Arrival Time (sdram_controller|i_clk:R#2)   1000000
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   4017
- Setup Time                                                 -693
-------------------------------------------------------   ------- 
End-of-path required time (ps)                            1003324

Launch Clock Arrival Time (sdram_controller|i_clk:R#1)       0
+ Launch Clock Source Latency                                0
+ Launch Clock Path Delay                                 4017
+ Clock To Q                                               796
+ Data Path Delay                                         6719
------------------------------------------------------   ----- 
End-of-path arrival time (ps)                            11532
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               sdram_controller               0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__2255/I                                           gio2CtrlBuf                    0              3335  RISE       1
I__2255/O                                           gio2CtrlBuf                    0              3335  RISE       1
I__2256/I                                           GlobalMux                      0              3335  RISE       1
I__2256/O                                           GlobalMux                    227              3562  RISE       1
I__2272/I                                           ClkMux                         0              3562  RISE       1
I__2272/O                                           ClkMux                       455              4017  RISE       1
U0.clk_count_i_0_LC_3_18_5/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U0.clk_count_i_0_LC_3_18_5/lcout                 LogicCell40_SEQ_MODE_1000    796              4813  991792  RISE      10
I__829/I                                         LocalMux                       0              4813  991792  RISE       1
I__829/O                                         LocalMux                     486              5299  991792  RISE       1
I__834/I                                         InMux                          0              5299  991792  RISE       1
I__834/O                                         InMux                        382              5681  991792  RISE       1
U0.clk_count_i_RNIQUMK_1_2_LC_3_18_0/in0         LogicCell40_SEQ_MODE_0000      0              5681  991792  RISE       1
U0.clk_count_i_RNIQUMK_1_2_LC_3_18_0/lcout       LogicCell40_SEQ_MODE_0000    662              6343  991792  RISE       4
I__1165/I                                        LocalMux                       0              6343  991792  RISE       1
I__1165/O                                        LocalMux                     486              6829  991792  RISE       1
I__1168/I                                        InMux                          0              6829  991792  RISE       1
I__1168/O                                        InMux                        382              7211  991792  RISE       1
U0.init_fsm_states_i_RNI9BLQ_0_LC_4_18_7/in1     LogicCell40_SEQ_MODE_0000      0              7211  991792  RISE       1
U0.init_fsm_states_i_RNI9BLQ_0_LC_4_18_7/lcout   LogicCell40_SEQ_MODE_0000    589              7800  991792  RISE       1
I__1163/I                                        LocalMux                       0              7800  991792  RISE       1
I__1163/O                                        LocalMux                     486              8286  991792  RISE       1
I__1164/I                                        InMux                          0              8286  991792  RISE       1
I__1164/O                                        InMux                        382              8669  991792  RISE       1
U0.init_fsm_states_i_RNIB5PG1_4_LC_3_17_7/in3    LogicCell40_SEQ_MODE_0000      0              8669  991792  RISE       1
U0.init_fsm_states_i_RNIB5PG1_4_LC_3_17_7/lcout  LogicCell40_SEQ_MODE_0000    465              9134  991792  RISE       1
I__803/I                                         LocalMux                       0              9134  991792  RISE       1
I__803/O                                         LocalMux                     486              9620  991792  RISE       1
I__804/I                                         InMux                          0              9620  991792  RISE       1
I__804/O                                         InMux                        382             10002  991792  RISE       1
U0.init_fsm_states_i_RNIM3PV5_9_LC_3_18_7/in0    LogicCell40_SEQ_MODE_0000      0             10002  991792  RISE       1
U0.init_fsm_states_i_RNIM3PV5_9_LC_3_18_7/lcout  LogicCell40_SEQ_MODE_0000    662             10664  991792  RISE       4
I__796/I                                         LocalMux                       0             10664  991792  RISE       1
I__796/O                                         LocalMux                     486             11149  991792  RISE       1
I__800/I                                         InMux                          0             11149  991792  RISE       1
I__800/O                                         InMux                        382             11532  991792  RISE       1
U0.clk_count_i_3_LC_3_18_2/in0                   LogicCell40_SEQ_MODE_1000      0             11532  991792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_clk                                               sdram_controller               0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__2255/I                                           gio2CtrlBuf                    0              3335  RISE       1
I__2255/O                                           gio2CtrlBuf                    0              3335  RISE       1
I__2256/I                                           GlobalMux                      0              3335  RISE       1
I__2256/O                                           GlobalMux                    227              3562  RISE       1
I__2272/I                                           ClkMux                         0              3562  RISE       1
I__2272/O                                           ClkMux                       455              4017  RISE       1
U0.clk_count_i_3_LC_3_18_2/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_addr[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[0]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 594


Data Path Delay                4063
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                  594

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[0]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_0_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1196/I                                  Odrv12                     0      1500               RISE  1       
I__1196/O                                  Odrv12                     724    2223               RISE  1       
I__1197/I                                  Span12Mux_s9_h             0      2223               RISE  1       
I__1197/O                                  Span12Mux_s9_h             579    2802               RISE  1       
I__1198/I                                  LocalMux                   0      2802               RISE  1       
I__1198/O                                  LocalMux                   486    3288               RISE  1       
I__1199/I                                  InMux                      0      3288               RISE  1       
I__1199/O                                  InMux                      382    3670               RISE  1       
U0.o_sdram_addr_1_RNO_0_0_LC_4_21_1/in3    LogicCell40_SEQ_MODE_0000  0      3670               RISE  1       
U0.o_sdram_addr_1_RNO_0_0_LC_4_21_1/ltout  LogicCell40_SEQ_MODE_0000  393    4063               RISE  1       
I__1395/I                                  CascadeMux                 0      4063               RISE  1       
I__1395/O                                  CascadeMux                 0      4063               RISE  1       
U0.o_sdram_addr_1_0_LC_4_21_2/in2          LogicCell40_SEQ_MODE_1000  0      4063               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_0_LC_4_21_2/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.2::Path details for port: i_addr[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[10]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2538


Data Path Delay                5862
+ Setup Time                    693
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2538

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[10]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_10_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_10_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_10_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_10_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1520/I                                   Odrv12                     0      1500               RISE  1       
I__1520/O                                   Odrv12                     724    2223               RISE  1       
I__1521/I                                   Span12Mux_v                0      2223               RISE  1       
I__1521/O                                   Span12Mux_v                724    2947               RISE  1       
I__1522/I                                   LocalMux                   0      2947               RISE  1       
I__1522/O                                   LocalMux                   486    3433               RISE  1       
I__1524/I                                   InMux                      0      3433               RISE  1       
I__1524/O                                   InMux                      382    3815               RISE  1       
U0.o_sdram_addr_1_RNO_0_10_LC_4_20_7/in0    LogicCell40_SEQ_MODE_0000  0      3815               RISE  1       
U0.o_sdram_addr_1_RNO_0_10_LC_4_20_7/lcout  LogicCell40_SEQ_MODE_0000  662    4477               RISE  1       
I__1578/I                                   Odrv4                      0      4477               RISE  1       
I__1578/O                                   Odrv4                      517    4994               RISE  1       
I__1579/I                                   LocalMux                   0      4994               RISE  1       
I__1579/O                                   LocalMux                   486    5479               RISE  1       
I__1580/I                                   InMux                      0      5479               RISE  1       
I__1580/O                                   InMux                      382    5862               RISE  1       
U0.o_sdram_addr_1_10_LC_4_22_5/in0          LogicCell40_SEQ_MODE_1000  0      5862               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_10_LC_4_22_5/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.3::Path details for port: i_addr[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[11]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2083


Data Path Delay                5407
+ Setup Time                    693
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2083

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[11]                          sdram_controller           0      0                  RISE  1       
i_addr_ibuf_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_11_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_addr_ibuf_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1932/I                           Odrv12                     0      1500               RISE  1       
I__1932/O                           Odrv12                     724    2223               RISE  1       
I__1933/I                           Span12Mux_h                0      2223               RISE  1       
I__1933/O                           Span12Mux_h                724    2947               RISE  1       
I__1934/I                           Sp12to4                    0      2947               RISE  1       
I__1934/O                           Sp12to4                    631    3577               RISE  1       
I__1936/I                           Span4Mux_h                 0      3577               RISE  1       
I__1936/O                           Span4Mux_h                 444    4022               RISE  1       
I__1938/I                           Span4Mux_v                 0      4022               RISE  1       
I__1938/O                           Span4Mux_v                 517    4539               RISE  1       
I__1940/I                           LocalMux                   0      4539               RISE  1       
I__1940/O                           LocalMux                   486    5025               RISE  1       
I__1941/I                           InMux                      0      5025               RISE  1       
I__1941/O                           InMux                      382    5407               RISE  1       
U0.o_sdram_addr_1_11_LC_3_22_2/in0  LogicCell40_SEQ_MODE_1000  0      5407               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2288/I                                           ClkMux                     0      3562               RISE  1       
I__2288/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_11_LC_3_22_2/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.4::Path details for port: i_addr[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[12]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 1122


Data Path Delay                4446
+ Setup Time                    693
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 1122

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[12]                          sdram_controller           0      0                  RISE  1       
i_addr_ibuf_12_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_12_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_addr_ibuf_12_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_12_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1379/I                           Odrv12                     0      1500               RISE  1       
I__1379/O                           Odrv12                     724    2223               RISE  1       
I__1380/I                           Span12Mux_h                0      2223               RISE  1       
I__1380/O                           Span12Mux_h                724    2947               RISE  1       
I__1381/I                           Sp12to4                    0      2947               RISE  1       
I__1381/O                           Sp12to4                    631    3577               RISE  1       
I__1382/I                           LocalMux                   0      3577               RISE  1       
I__1382/O                           LocalMux                   486    4063               RISE  1       
I__1383/I                           InMux                      0      4063               RISE  1       
I__1383/O                           InMux                      382    4446               RISE  1       
U0.o_sdram_addr_1_2_LC_4_21_4/in0   LogicCell40_SEQ_MODE_1000  0      4446               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_2_LC_4_21_4/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.5::Path details for port: i_addr[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[13]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 460


Data Path Delay                3784
+ Setup Time                    693
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                  460

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[13]                          sdram_controller           0      0                  RISE  1       
i_addr_ibuf_13_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_13_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_addr_ibuf_13_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_13_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1365/I                           Odrv12                     0      1500               RISE  1       
I__1365/O                           Odrv12                     724    2223               RISE  1       
I__1366/I                           Span12Mux_s11_h            0      2223               RISE  1       
I__1366/O                           Span12Mux_s11_h            693    2916               RISE  1       
I__1367/I                           LocalMux                   0      2916               RISE  1       
I__1367/O                           LocalMux                   486    3402               RISE  1       
I__1368/I                           InMux                      0      3402               RISE  1       
I__1368/O                           InMux                      382    3784               RISE  1       
U0.o_sdram_addr_1_3_LC_4_21_6/in0   LogicCell40_SEQ_MODE_1000  0      3784               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_3_LC_4_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.6::Path details for port: i_addr[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[14]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 770


Data Path Delay                4239
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                  770

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[14]                          sdram_controller           0      0                  RISE  1       
i_addr_ibuf_14_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_14_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_addr_ibuf_14_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_14_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__2168/I                           Odrv12                     0      1500               RISE  1       
I__2168/O                           Odrv12                     724    2223               RISE  1       
I__2169/I                           Span12Mux_h                0      2223               RISE  1       
I__2169/O                           Span12Mux_h                724    2947               RISE  1       
I__2170/I                           Span12Mux_s7_h             0      2947               RISE  1       
I__2170/O                           Span12Mux_s7_h             424    3371               RISE  1       
I__2171/I                           LocalMux                   0      3371               RISE  1       
I__2171/O                           LocalMux                   486    3856               RISE  1       
I__2172/I                           InMux                      0      3856               RISE  1       
I__2172/O                           InMux                      382    4239               RISE  1       
I__2173/I                           CascadeMux                 0      4239               RISE  1       
I__2173/O                           CascadeMux                 0      4239               RISE  1       
U0.o_sdram_addr_1_4_LC_6_21_6/in2   LogicCell40_SEQ_MODE_1000  0      4239               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_4_LC_6_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.7::Path details for port: i_addr[15]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[15]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 1700


Data Path Delay                5169
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 1700

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[15]                          sdram_controller           0      0                  RISE  1       
i_addr_ibuf_15_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_15_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_addr_ibuf_15_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_15_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1909/I                           Odrv12                     0      1500               RISE  1       
I__1909/O                           Odrv12                     724    2223               RISE  1       
I__1910/I                           Span12Mux_h                0      2223               RISE  1       
I__1910/O                           Span12Mux_h                724    2947               RISE  1       
I__1911/I                           Span12Mux_v                0      2947               RISE  1       
I__1911/O                           Span12Mux_v                724    3670               RISE  1       
I__1912/I                           Sp12to4                    0      3670               RISE  1       
I__1912/O                           Sp12to4                    631    4301               RISE  1       
I__1913/I                           LocalMux                   0      4301               RISE  1       
I__1913/O                           LocalMux                   486    4787               RISE  1       
I__1914/I                           InMux                      0      4787               RISE  1       
I__1914/O                           InMux                      382    5169               RISE  1       
I__1915/I                           CascadeMux                 0      5169               RISE  1       
I__1915/O                           CascadeMux                 0      5169               RISE  1       
U0.o_sdram_addr_1_5_LC_6_21_1/in2   LogicCell40_SEQ_MODE_1000  0      5169               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_5_LC_6_21_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.8::Path details for port: i_addr[16]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[16]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 977


Data Path Delay                4446
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                  977

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[16]                          sdram_controller           0      0                  RISE  1       
i_addr_ibuf_16_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_16_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_addr_ibuf_16_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_16_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1897/I                           Odrv12                     0      1500               RISE  1       
I__1897/O                           Odrv12                     724    2223               RISE  1       
I__1898/I                           Span12Mux_h                0      2223               RISE  1       
I__1898/O                           Span12Mux_h                724    2947               RISE  1       
I__1899/I                           Sp12to4                    0      2947               RISE  1       
I__1899/O                           Sp12to4                    631    3577               RISE  1       
I__1900/I                           LocalMux                   0      3577               RISE  1       
I__1900/O                           LocalMux                   486    4063               RISE  1       
I__1901/I                           InMux                      0      4063               RISE  1       
I__1901/O                           InMux                      382    4446               RISE  1       
I__1902/I                           CascadeMux                 0      4446               RISE  1       
I__1902/O                           CascadeMux                 0      4446               RISE  1       
U0.o_sdram_addr_1_6_LC_6_21_3/in2   LogicCell40_SEQ_MODE_1000  0      4446               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_6_LC_6_21_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.9::Path details for port: i_addr[17]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[17]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 1215


Data Path Delay                4539
+ Setup Time                    693
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 1215

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[17]                          sdram_controller           0      0                  RISE  1       
i_addr_ibuf_17_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_17_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_addr_ibuf_17_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_17_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__2195/I                           Odrv12                     0      1500               RISE  1       
I__2195/O                           Odrv12                     724    2223               RISE  1       
I__2196/I                           Span12Mux_h                0      2223               RISE  1       
I__2196/O                           Span12Mux_h                724    2947               RISE  1       
I__2197/I                           Span12Mux_v                0      2947               RISE  1       
I__2197/O                           Span12Mux_v                724    3670               RISE  1       
I__2198/I                           LocalMux                   0      3670               RISE  1       
I__2198/O                           LocalMux                   486    4156               RISE  1       
I__2199/I                           InMux                      0      4156               RISE  1       
I__2199/O                           InMux                      382    4539               RISE  1       
U0.o_sdram_addr_1_7_LC_6_21_5/in0   LogicCell40_SEQ_MODE_1000  0      4539               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_7_LC_6_21_5/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.10::Path details for port: i_addr[18]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[18]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2393


Data Path Delay                5862
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2393

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[18]                                 sdram_controller           0      0                  RISE  1       
i_addr_ibuf_18_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_18_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
i_addr_ibuf_18_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_18_preio/DIN0                  PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1345/I                                  Odrv12                     0      1500               RISE  1       
I__1345/O                                  Odrv12                     724    2223               RISE  1       
I__1346/I                                  Span12Mux_h                0      2223               RISE  1       
I__1346/O                                  Span12Mux_h                724    2947               RISE  1       
I__1347/I                                  Sp12to4                    0      2947               RISE  1       
I__1347/O                                  Sp12to4                    631    3577               RISE  1       
I__1348/I                                  Span4Mux_h                 0      3577               RISE  1       
I__1348/O                                  Span4Mux_h                 444    4022               RISE  1       
I__1349/I                                  Span4Mux_v                 0      4022               RISE  1       
I__1349/O                                  Span4Mux_v                 517    4539               RISE  1       
I__1350/I                                  LocalMux                   0      4539               RISE  1       
I__1350/O                                  LocalMux                   486    5025               RISE  1       
I__1351/I                                  InMux                      0      5025               RISE  1       
I__1351/O                                  InMux                      382    5407               RISE  1       
I__1352/I                                  CascadeMux                 0      5407               RISE  1       
I__1352/O                                  CascadeMux                 0      5407               RISE  1       
U0.o_sdram_addr_1_RNO_0_8_LC_4_22_0/in2    LogicCell40_SEQ_MODE_0000  0      5407               RISE  1       
U0.o_sdram_addr_1_RNO_0_8_LC_4_22_0/ltout  LogicCell40_SEQ_MODE_0000  455    5862               RISE  1       
I__1344/I                                  CascadeMux                 0      5862               RISE  1       
I__1344/O                                  CascadeMux                 0      5862               RISE  1       
U0.o_sdram_addr_1_8_LC_4_22_1/in2          LogicCell40_SEQ_MODE_1000  0      5862               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_8_LC_4_22_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.11::Path details for port: i_addr[19]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[19]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2579


Data Path Delay                6048
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2579

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[19]                                 sdram_controller           0      0                  RISE  1       
i_addr_ibuf_19_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_19_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
i_addr_ibuf_19_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_19_preio/DIN0                  PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1330/I                                  Odrv12                     0      1500               RISE  1       
I__1330/O                                  Odrv12                     724    2223               RISE  1       
I__1331/I                                  Span12Mux_h                0      2223               RISE  1       
I__1331/O                                  Span12Mux_h                724    2947               RISE  1       
I__1332/I                                  Span12Mux_s10_h            0      2947               RISE  1       
I__1332/O                                  Span12Mux_s10_h            631    3577               RISE  1       
I__1333/I                                  Sp12to4                    0      3577               RISE  1       
I__1333/O                                  Sp12to4                    631    4208               RISE  1       
I__1334/I                                  Span4Mux_v                 0      4208               RISE  1       
I__1334/O                                  Span4Mux_v                 517    4725               RISE  1       
I__1335/I                                  LocalMux                   0      4725               RISE  1       
I__1335/O                                  LocalMux                   486    5211               RISE  1       
I__1336/I                                  InMux                      0      5211               RISE  1       
I__1336/O                                  InMux                      382    5593               RISE  1       
I__1337/I                                  CascadeMux                 0      5593               RISE  1       
I__1337/O                                  CascadeMux                 0      5593               RISE  1       
U0.o_sdram_addr_1_RNO_0_9_LC_4_22_2/in2    LogicCell40_SEQ_MODE_0000  0      5593               RISE  1       
U0.o_sdram_addr_1_RNO_0_9_LC_4_22_2/ltout  LogicCell40_SEQ_MODE_0000  455    6048               RISE  1       
I__1329/I                                  CascadeMux                 0      6048               RISE  1       
I__1329/O                                  CascadeMux                 0      6048               RISE  1       
U0.o_sdram_addr_1_9_LC_4_22_3/in2          LogicCell40_SEQ_MODE_1000  0      6048               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_9_LC_4_22_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.12::Path details for port: i_addr[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[1]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 1494


Data Path Delay                4963
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 1494

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[1]                          sdram_controller           0      0                  RISE  1       
i_addr_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_1_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_addr_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1925/I                          Odrv12                     0      1500               RISE  1       
I__1925/O                          Odrv12                     724    2223               RISE  1       
I__1926/I                          Span12Mux_h                0      2223               RISE  1       
I__1926/O                          Span12Mux_h                724    2947               RISE  1       
I__1927/I                          Sp12to4                    0      2947               RISE  1       
I__1927/O                          Sp12to4                    631    3577               RISE  1       
I__1928/I                          Span4Mux_v                 0      3577               RISE  1       
I__1928/O                          Span4Mux_v                 517    4094               RISE  1       
I__1929/I                          LocalMux                   0      4094               RISE  1       
I__1929/O                          LocalMux                   486    4580               RISE  1       
I__1930/I                          InMux                      0      4580               RISE  1       
I__1930/O                          InMux                      382    4963               RISE  1       
I__1931/I                          CascadeMux                 0      4963               RISE  1       
I__1931/O                          CascadeMux                 0      4963               RISE  1       
U0.o_sdram_addr_1_1_LC_6_21_0/in2  LogicCell40_SEQ_MODE_1000  0      4963               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_1_LC_6_21_0/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.13::Path details for port: i_addr[20]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[20]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 3623


Data Path Delay                7237
+ Setup Time                    403
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 3623

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[20]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_20_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_20_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_20_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_20_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__950/I                                    Odrv12                     0      1500               RISE  1       
I__950/O                                    Odrv12                     724    2223               RISE  1       
I__951/I                                    Span12Mux_v                0      2223               RISE  1       
I__951/O                                    Span12Mux_v                724    2947               RISE  1       
I__952/I                                    Sp12to4                    0      2947               RISE  1       
I__952/O                                    Sp12to4                    631    3577               RISE  1       
I__953/I                                    Span4Mux_v                 0      3577               RISE  1       
I__953/O                                    Span4Mux_v                 517    4094               RISE  1       
I__954/I                                    Span4Mux_h                 0      4094               RISE  1       
I__954/O                                    Span4Mux_h                 444    4539               RISE  1       
I__955/I                                    LocalMux                   0      4539               RISE  1       
I__955/O                                    LocalMux                   486    5025               RISE  1       
I__956/I                                    InMux                      0      5025               RISE  1       
I__956/O                                    InMux                      382    5407               RISE  1       
U0.o_sdram_addr_1_RNO_2_10_LC_3_21_5/in3    LogicCell40_SEQ_MODE_0000  0      5407               RISE  1       
U0.o_sdram_addr_1_RNO_2_10_LC_3_21_5/ltout  LogicCell40_SEQ_MODE_0000  403    5810               FALL  1       
I__949/I                                    CascadeMux                 0      5810               FALL  1       
I__949/O                                    CascadeMux                 0      5810               FALL  1       
U0.o_sdram_addr_1_RNO_1_10_LC_3_21_6/in2    LogicCell40_SEQ_MODE_0000  0      5810               FALL  1       
U0.o_sdram_addr_1_RNO_1_10_LC_3_21_6/lcout  LogicCell40_SEQ_MODE_0000  558    6368               RISE  1       
I__1551/I                                   LocalMux                   0      6368               RISE  1       
I__1551/O                                   LocalMux                   486    6854               RISE  1       
I__1552/I                                   InMux                      0      6854               RISE  1       
I__1552/O                                   InMux                      382    7237               RISE  1       
U0.o_sdram_addr_1_10_LC_4_22_5/in3          LogicCell40_SEQ_MODE_1000  0      7237               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_10_LC_4_22_5/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.14::Path details for port: i_addr[21]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[21]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 1979


Data Path Delay                5521
+ Setup Time                    475
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 1979

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[21]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_21_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_21_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_21_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_21_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__941/I                                    Odrv12                     0      1500               RISE  1       
I__941/O                                    Odrv12                     724    2223               RISE  1       
I__942/I                                    Span12Mux_h                0      2223               RISE  1       
I__942/O                                    Span12Mux_h                724    2947               RISE  1       
I__943/I                                    Sp12to4                    0      2947               RISE  1       
I__943/O                                    Sp12to4                    631    3577               RISE  1       
I__944/I                                    Span4Mux_v                 0      3577               RISE  1       
I__944/O                                    Span4Mux_v                 517    4094               RISE  1       
I__945/I                                    LocalMux                   0      4094               RISE  1       
I__945/O                                    LocalMux                   486    4580               RISE  1       
I__946/I                                    InMux                      0      4580               RISE  1       
I__946/O                                    InMux                      382    4963               RISE  1       
U0.o_sdram_addr_1_RNO_0_11_LC_3_22_1/in1    LogicCell40_SEQ_MODE_0000  0      4963               RISE  1       
U0.o_sdram_addr_1_RNO_0_11_LC_3_22_1/ltout  LogicCell40_SEQ_MODE_0000  558    5521               FALL  1       
I__940/I                                    CascadeMux                 0      5521               FALL  1       
I__940/O                                    CascadeMux                 0      5521               FALL  1       
U0.o_sdram_addr_1_11_LC_3_22_2/in2          LogicCell40_SEQ_MODE_1000  0      5521               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2288/I                                           ClkMux                     0      3562               RISE  1       
I__2288/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_11_LC_3_22_2/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.15::Path details for port: i_addr[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[2]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 1680


Data Path Delay                5149
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 1680

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[2]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_2_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1384/I                                  Odrv12                     0      1500               RISE  1       
I__1384/O                                  Odrv12                     724    2223               RISE  1       
I__1385/I                                  Sp12to4                    0      2223               RISE  1       
I__1385/O                                  Sp12to4                    631    2854               RISE  1       
I__1386/I                                  Span4Mux_h                 0      2854               RISE  1       
I__1386/O                                  Span4Mux_h                 444    3298               RISE  1       
I__1387/I                                  Span4Mux_h                 0      3298               RISE  1       
I__1387/O                                  Span4Mux_h                 444    3743               RISE  1       
I__1388/I                                  LocalMux                   0      3743               RISE  1       
I__1388/O                                  LocalMux                   486    4229               RISE  1       
I__1389/I                                  InMux                      0      4229               RISE  1       
I__1389/O                                  InMux                      382    4611               RISE  1       
U0.o_sdram_addr_1_RNO_0_2_LC_4_21_3/in0    LogicCell40_SEQ_MODE_0000  0      4611               RISE  1       
U0.o_sdram_addr_1_RNO_0_2_LC_4_21_3/ltout  LogicCell40_SEQ_MODE_0000  538    5149               RISE  1       
I__1378/I                                  CascadeMux                 0      5149               RISE  1       
I__1378/O                                  CascadeMux                 0      5149               RISE  1       
U0.o_sdram_addr_1_2_LC_4_21_4/in2          LogicCell40_SEQ_MODE_1000  0      5149               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_2_LC_4_21_4/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.16::Path details for port: i_addr[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[3]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 791


Data Path Delay                4260
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                  791

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[3]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_3_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1369/I                                  Odrv12                     0      1500               RISE  1       
I__1369/O                                  Odrv12                     724    2223               RISE  1       
I__1370/I                                  Span12Mux_s10_h            0      2223               RISE  1       
I__1370/O                                  Span12Mux_s10_h            631    2854               RISE  1       
I__1371/I                                  LocalMux                   0      2854               RISE  1       
I__1371/O                                  LocalMux                   486    3340               RISE  1       
I__1372/I                                  InMux                      0      3340               RISE  1       
I__1372/O                                  InMux                      382    3722               RISE  1       
U0.o_sdram_addr_1_RNO_0_3_LC_4_21_5/in0    LogicCell40_SEQ_MODE_0000  0      3722               RISE  1       
U0.o_sdram_addr_1_RNO_0_3_LC_4_21_5/ltout  LogicCell40_SEQ_MODE_0000  538    4260               RISE  1       
I__1364/I                                  CascadeMux                 0      4260               RISE  1       
I__1364/O                                  CascadeMux                 0      4260               RISE  1       
U0.o_sdram_addr_1_3_LC_4_21_6/in2          LogicCell40_SEQ_MODE_1000  0      4260               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_3_LC_4_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.17::Path details for port: i_addr[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[4]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2279


Data Path Delay                5893
+ Setup Time                    403
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2279

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[4]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_4_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_4_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_4_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_4_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1845/I                                  Odrv4                      0      1500               RISE  1       
I__1845/O                                  Odrv4                      517    2016               RISE  1       
I__1846/I                                  Span4Mux_h                 0      2016               RISE  1       
I__1846/O                                  Span4Mux_h                 444    2461               RISE  1       
I__1847/I                                  Span4Mux_v                 0      2461               RISE  1       
I__1847/O                                  Span4Mux_v                 517    2978               RISE  1       
I__1848/I                                  Span4Mux_v                 0      2978               RISE  1       
I__1848/O                                  Span4Mux_v                 517    3495               RISE  1       
I__1849/I                                  LocalMux                   0      3495               RISE  1       
I__1849/O                                  LocalMux                   486    3981               RISE  1       
I__1850/I                                  InMux                      0      3981               RISE  1       
I__1850/O                                  InMux                      382    4363               RISE  1       
U0.o_sdram_addr_1_RNO_0_4_LC_5_22_2/in0    LogicCell40_SEQ_MODE_0000  0      4363               RISE  1       
U0.o_sdram_addr_1_RNO_0_4_LC_5_22_2/lcout  LogicCell40_SEQ_MODE_0000  662    5025               RISE  1       
I__2166/I                                  LocalMux                   0      5025               RISE  1       
I__2166/O                                  LocalMux                   486    5510               RISE  1       
I__2167/I                                  InMux                      0      5510               RISE  1       
I__2167/O                                  InMux                      382    5893               RISE  1       
U0.o_sdram_addr_1_4_LC_6_21_6/in3          LogicCell40_SEQ_MODE_1000  0      5893               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_4_LC_6_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.18::Path details for port: i_addr[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[5]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 387


Data Path Delay                3815
+ Setup Time                    589
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                  387

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[5]                          sdram_controller           0      0                  RISE  1       
i_addr_ibuf_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_5_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_addr_ibuf_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1916/I                          Odrv12                     0      1500               RISE  1       
I__1916/O                          Odrv12                     724    2223               RISE  1       
I__1917/I                          Span12Mux_h                0      2223               RISE  1       
I__1917/O                          Span12Mux_h                724    2947               RISE  1       
I__1918/I                          LocalMux                   0      2947               RISE  1       
I__1918/O                          LocalMux                   486    3433               RISE  1       
I__1919/I                          InMux                      0      3433               RISE  1       
I__1919/O                          InMux                      382    3815               RISE  1       
U0.o_sdram_addr_1_5_LC_6_21_1/in1  LogicCell40_SEQ_MODE_1000  0      3815               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_5_LC_6_21_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.19::Path details for port: i_addr[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[6]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2258


Data Path Delay                5872
+ Setup Time                    403
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2258

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[6]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_6_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_6_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_6_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_6_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1791/I                                  Odrv12                     0      1500               RISE  1       
I__1791/O                                  Odrv12                     724    2223               RISE  1       
I__1792/I                                  Span12Mux_h                0      2223               RISE  1       
I__1792/O                                  Span12Mux_h                724    2947               RISE  1       
I__1793/I                                  Span12Mux_v                0      2947               RISE  1       
I__1793/O                                  Span12Mux_v                724    3670               RISE  1       
I__1794/I                                  LocalMux                   0      3670               RISE  1       
I__1794/O                                  LocalMux                   486    4156               RISE  1       
I__1795/I                                  InMux                      0      4156               RISE  1       
I__1795/O                                  InMux                      382    4539               RISE  1       
U0.o_sdram_addr_1_RNO_0_6_LC_5_22_7/in3    LogicCell40_SEQ_MODE_0000  0      4539               RISE  1       
U0.o_sdram_addr_1_RNO_0_6_LC_5_22_7/lcout  LogicCell40_SEQ_MODE_0000  465    5004               RISE  1       
I__1895/I                                  LocalMux                   0      5004               RISE  1       
I__1895/O                                  LocalMux                   486    5490               RISE  1       
I__1896/I                                  InMux                      0      5490               RISE  1       
I__1896/O                                  InMux                      382    5872               RISE  1       
U0.o_sdram_addr_1_6_LC_6_21_3/in3          LogicCell40_SEQ_MODE_1000  0      5872               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_6_LC_6_21_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.20::Path details for port: i_addr[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[7]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 831


Data Path Delay                4373
+ Setup Time                    475
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                  831

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[7]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_7_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_7_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_7_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_7_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1887/I                                  Odrv12                     0      1500               RISE  1       
I__1887/O                                  Odrv12                     724    2223               RISE  1       
I__1888/I                                  Span12Mux_h                0      2223               RISE  1       
I__1888/O                                  Span12Mux_h                724    2947               RISE  1       
I__1889/I                                  LocalMux                   0      2947               RISE  1       
I__1889/O                                  LocalMux                   486    3433               RISE  1       
I__1890/I                                  InMux                      0      3433               RISE  1       
I__1890/O                                  InMux                      382    3815               RISE  1       
U0.o_sdram_addr_1_RNO_0_7_LC_6_21_4/in1    LogicCell40_SEQ_MODE_0000  0      3815               RISE  1       
U0.o_sdram_addr_1_RNO_0_7_LC_6_21_4/ltout  LogicCell40_SEQ_MODE_0000  558    4373               FALL  1       
I__2194/I                                  CascadeMux                 0      4373               FALL  1       
I__2194/O                                  CascadeMux                 0      4373               FALL  1       
U0.o_sdram_addr_1_7_LC_6_21_5/in2          LogicCell40_SEQ_MODE_1000  0      4373               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_7_LC_6_21_5/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.21::Path details for port: i_addr[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[8]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2662


Data Path Delay                6131
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2662

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[8]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_8_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_8_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_8_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_8_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1353/I                                  Odrv12                     0      1500               RISE  1       
I__1353/O                                  Odrv12                     724    2223               RISE  1       
I__1354/I                                  Span12Mux_h                0      2223               RISE  1       
I__1354/O                                  Span12Mux_h                724    2947               RISE  1       
I__1355/I                                  Span12Mux_s10_h            0      2947               RISE  1       
I__1355/O                                  Span12Mux_s10_h            631    3577               RISE  1       
I__1356/I                                  Sp12to4                    0      3577               RISE  1       
I__1356/O                                  Sp12to4                    631    4208               RISE  1       
I__1357/I                                  Span4Mux_v                 0      4208               RISE  1       
I__1357/O                                  Span4Mux_v                 517    4725               RISE  1       
I__1358/I                                  LocalMux                   0      4725               RISE  1       
I__1358/O                                  LocalMux                   486    5211               RISE  1       
I__1359/I                                  InMux                      0      5211               RISE  1       
I__1359/O                                  InMux                      382    5593               RISE  1       
U0.o_sdram_addr_1_RNO_0_8_LC_4_22_0/in0    LogicCell40_SEQ_MODE_0000  0      5593               RISE  1       
U0.o_sdram_addr_1_RNO_0_8_LC_4_22_0/ltout  LogicCell40_SEQ_MODE_0000  538    6131               RISE  1       
I__1344/I                                  CascadeMux                 0      6131               RISE  1       
I__1344/O                                  CascadeMux                 0      6131               RISE  1       
U0.o_sdram_addr_1_8_LC_4_22_1/in2          LogicCell40_SEQ_MODE_1000  0      6131               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_8_LC_4_22_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.22::Path details for port: i_addr[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[9]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 3489


Data Path Delay                6958
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 3489

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[9]                                  sdram_controller           0      0                  RISE  1       
i_addr_ibuf_9_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
i_addr_ibuf_9_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
i_addr_ibuf_9_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_addr_ibuf_9_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1272               FALL  1       
I__1767/I                                  Odrv12                     0      1272               FALL  1       
I__1767/O                                  Odrv12                     796    2068               FALL  1       
I__1769/I                                  Span12Mux_v                0      2068               FALL  1       
I__1769/O                                  Span12Mux_v                796    2864               FALL  1       
I__1771/I                                  Span12Mux_h                0      2864               FALL  1       
I__1771/O                                  Span12Mux_h                796    3660               FALL  1       
I__1773/I                                  Span12Mux_s11_h            0      3660               FALL  1       
I__1773/O                                  Span12Mux_s11_h            775    4435               FALL  1       
I__1775/I                                  Sp12to4                    0      4435               FALL  1       
I__1775/O                                  Sp12to4                    662    5097               FALL  1       
I__1777/I                                  Span4Mux_v                 0      5097               FALL  1       
I__1777/O                                  Span4Mux_v                 548    5645               FALL  1       
I__1778/I                                  LocalMux                   0      5645               FALL  1       
I__1778/O                                  LocalMux                   455    6100               FALL  1       
I__1779/I                                  InMux                      0      6100               FALL  1       
I__1779/O                                  InMux                      320    6420               FALL  1       
U0.o_sdram_addr_1_RNO_0_9_LC_4_22_2/in0    LogicCell40_SEQ_MODE_0000  0      6420               FALL  1       
U0.o_sdram_addr_1_RNO_0_9_LC_4_22_2/ltout  LogicCell40_SEQ_MODE_0000  538    6958               RISE  1       
I__1329/I                                  CascadeMux                 0      6958               RISE  1       
I__1329/O                                  CascadeMux                 0      6958               RISE  1       
U0.o_sdram_addr_1_9_LC_4_22_3/in2          LogicCell40_SEQ_MODE_1000  0      6958               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_9_LC_4_22_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.23::Path details for port: i_adv    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_adv
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 6714


Data Path Delay               10183
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 6714

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_adv                                              sdram_controller           0      0                  RISE  1       
i_adv_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
i_adv_ibuf_iopad/DOUT                              IO_PAD                     590    590                RISE  1       
i_adv_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_adv_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1234/I                                          Odrv4                      0      1500               RISE  1       
I__1234/O                                          Odrv4                      517    2016               RISE  1       
I__1236/I                                          Span4Mux_v                 0      2016               RISE  1       
I__1236/O                                          Span4Mux_v                 517    2533               RISE  1       
I__1238/I                                          Span4Mux_v                 0      2533               RISE  1       
I__1238/O                                          Span4Mux_v                 517    3050               RISE  1       
I__1240/I                                          Span4Mux_v                 0      3050               RISE  1       
I__1240/O                                          Span4Mux_v                 517    3567               RISE  1       
I__1244/I                                          Span4Mux_h                 0      3567               RISE  1       
I__1244/O                                          Span4Mux_h                 444    4012               RISE  1       
I__1249/I                                          LocalMux                   0      4012               RISE  1       
I__1249/O                                          LocalMux                   486    4497               RISE  1       
I__1250/I                                          InMux                      0      4497               RISE  1       
I__1250/O                                          InMux                      382    4880               RISE  1       
U0.cmd_fsm_states_i_ns_i_a2_4_0_0_LC_4_16_6/in0    LogicCell40_SEQ_MODE_0000  0      4880               RISE  1       
U0.cmd_fsm_states_i_ns_i_a2_4_0_0_LC_4_16_6/ltout  LogicCell40_SEQ_MODE_0000  569    5448               FALL  1       
I__1083/I                                          CascadeMux                 0      5448               FALL  1       
I__1083/O                                          CascadeMux                 0      5448               FALL  1       
U0.o_init_done_RNIUJ281_LC_4_16_7/in2              LogicCell40_SEQ_MODE_0000  0      5448               FALL  1       
U0.o_init_done_RNIUJ281_LC_4_16_7/lcout            LogicCell40_SEQ_MODE_0000  558    6007               RISE  1       
I__1081/I                                          LocalMux                   0      6007               RISE  1       
I__1081/O                                          LocalMux                   486    6492               RISE  1       
I__1082/I                                          InMux                      0      6492               RISE  1       
I__1082/O                                          InMux                      382    6875               RISE  1       
U0.cmd_fsm_states_i_RNIM13P1_9_LC_4_16_5/in3       LogicCell40_SEQ_MODE_0000  0      6875               RISE  1       
U0.cmd_fsm_states_i_RNIM13P1_9_LC_4_16_5/lcout     LogicCell40_SEQ_MODE_0000  465    7340               RISE  2       
I__1066/I                                          Odrv4                      0      7340               RISE  1       
I__1066/O                                          Odrv4                      517    7857               RISE  1       
I__1068/I                                          LocalMux                   0      7857               RISE  1       
I__1068/O                                          LocalMux                   486    8343               RISE  1       
I__1070/I                                          InMux                      0      8343               RISE  1       
I__1070/O                                          InMux                      382    8725               RISE  1       
U0.cmd_fsm_states_i_RNO_0_0_LC_3_17_4/in1          LogicCell40_SEQ_MODE_0000  0      8725               RISE  1       
U0.cmd_fsm_states_i_RNO_0_0_LC_3_17_4/lcout        LogicCell40_SEQ_MODE_0000  589    9314               RISE  1       
I__768/I                                           LocalMux                   0      9314               RISE  1       
I__768/O                                           LocalMux                   486    9800               RISE  1       
I__769/I                                           InMux                      0      9800               RISE  1       
I__769/O                                           InMux                      382    10183              RISE  1       
I__770/I                                           CascadeMux                 0      10183              RISE  1       
I__770/O                                           CascadeMux                 0      10183              RISE  1       
U0.cmd_fsm_states_i_0_LC_3_17_0/in2                LogicCell40_SEQ_MODE_1011  0      10183              RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2269/I                                           ClkMux                     0      3562               RISE  1       
I__2269/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_0_LC_3_17_0/clk                 LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

6.1.24::Path details for port: i_burststop_req
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_burststop_req
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 5525


Data Path Delay                9542
+ Setup Time                      0
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 5525

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_burststop_req                                sdram_controller           0      0                  RISE  1       
i_burststop_req_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
i_burststop_req_ibuf_iopad/DOUT                IO_PAD                     590    590                RISE  1       
i_burststop_req_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_burststop_req_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1091/I                                      Odrv12                     0      1500               RISE  1       
I__1091/O                                      Odrv12                     724    2223               RISE  1       
I__1093/I                                      Span12Mux_v                0      2223               RISE  1       
I__1093/O                                      Span12Mux_v                724    2947               RISE  1       
I__1097/I                                      Span12Mux_h                0      2947               RISE  1       
I__1097/O                                      Span12Mux_h                724    3670               RISE  1       
I__1102/I                                      Sp12to4                    0      3670               RISE  1       
I__1102/O                                      Sp12to4                    631    4301               RISE  1       
I__1106/I                                      Span4Mux_v                 0      4301               RISE  1       
I__1106/O                                      Span4Mux_v                 517    4818               RISE  1       
I__1112/I                                      Span4Mux_v                 0      4818               RISE  1       
I__1112/O                                      Span4Mux_v                 517    5335               RISE  1       
I__1118/I                                      LocalMux                   0      5335               RISE  1       
I__1118/O                                      LocalMux                   486    5820               RISE  1       
I__1124/I                                      InMux                      0      5820               RISE  1       
I__1124/O                                      InMux                      382    6203               RISE  1       
I__1126/I                                      CascadeMux                 0      6203               RISE  1       
I__1126/O                                      CascadeMux                 0      6203               RISE  1       
U0.read_req_cnt_rst_i_RNIR3QR_LC_4_19_6/in2    LogicCell40_SEQ_MODE_0000  0      6203               RISE  1       
U0.read_req_cnt_rst_i_RNIR3QR_LC_4_19_6/lcout  LogicCell40_SEQ_MODE_0000  558    6761               RISE  10      
I__1727/I                                      Odrv4                      0      6761               RISE  1       
I__1727/O                                      Odrv4                      517    7278               RISE  1       
I__1729/I                                      Span4Mux_h                 0      7278               RISE  1       
I__1729/O                                      Span4Mux_h                 444    7722               RISE  1       
I__1731/I                                      Span4Mux_h                 0      7722               RISE  1       
I__1731/O                                      Span4Mux_h                 444    8167               RISE  1       
I__1733/I                                      LocalMux                   0      8167               RISE  1       
I__1733/O                                      LocalMux                   486    8653               RISE  1       
I__1734/I                                      CEMux                      0      8653               RISE  1       
I__1734/O                                      CEMux                      889    9542               RISE  1       
U0.read_req_cnt_i_9_LC_5_20_1/ce               LogicCell40_SEQ_MODE_1011  0      9542               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2290/I                                           ClkMux                     0      3562               RISE  1       
I__2290/O                                           ClkMux                     455    4017               RISE  1       
U0.read_req_cnt_i_9_LC_5_20_1/clk                   LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

6.1.25::Path details for port: i_disable_active
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_disable_active
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2641


Data Path Delay                6069
+ Setup Time                    589
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2641

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_disable_active                           sdram_controller           0      0                  RISE  1       
i_disable_active_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_disable_active_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_disable_active_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_disable_active_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1264/I                                  Odrv12                     0      1500               RISE  1       
I__1264/O                                  Odrv12                     724    2223               RISE  1       
I__1265/I                                  Span12Mux_v                0      2223               RISE  1       
I__1265/O                                  Span12Mux_v                724    2947               RISE  1       
I__1266/I                                  Span12Mux_v                0      2947               RISE  1       
I__1266/O                                  Span12Mux_v                724    3670               RISE  1       
I__1268/I                                  LocalMux                   0      3670               RISE  1       
I__1268/O                                  LocalMux                   486    4156               RISE  1       
I__1270/I                                  InMux                      0      4156               RISE  1       
I__1270/O                                  InMux                      382    4539               RISE  1       
U0.o_init_done_RNI25C92_LC_4_20_4/in0      LogicCell40_SEQ_MODE_0000  0      4539               RISE  1       
U0.o_init_done_RNI25C92_LC_4_20_4/lcout    LogicCell40_SEQ_MODE_0000  662    5200               RISE  2       
I__1230/I                                  LocalMux                   0      5200               RISE  1       
I__1230/O                                  LocalMux                   486    5686               RISE  1       
I__1231/I                                  InMux                      0      5686               RISE  1       
I__1231/O                                  InMux                      382    6069               RISE  1       
U0.cmd_fsm_states_i_2_LC_3_21_0/in1        LogicCell40_SEQ_MODE_1010  0      6069               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2285/I                                           ClkMux                     0      3562               RISE  1       
I__2285/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_2_LC_3_21_0/clk                 LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.1.26::Path details for port: i_disable_autorefresh
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_disable_autorefresh
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 925


Data Path Delay                4539
+ Setup Time                    403
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                  925

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_disable_autorefresh                           sdram_controller           0      0                  RISE  1       
i_disable_autorefresh_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_disable_autorefresh_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_disable_autorefresh_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_disable_autorefresh_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1052/I                                       Odrv12                     0      1500               RISE  1       
I__1052/O                                       Odrv12                     724    2223               RISE  1       
I__1053/I                                       Span12Mux_v                0      2223               RISE  1       
I__1053/O                                       Span12Mux_v                724    2947               RISE  1       
I__1054/I                                       Span12Mux_v                0      2947               RISE  1       
I__1054/O                                       Span12Mux_v                724    3670               RISE  1       
I__1055/I                                       LocalMux                   0      3670               RISE  1       
I__1055/O                                       LocalMux                   486    4156               RISE  1       
I__1056/I                                       InMux                      0      4156               RISE  1       
I__1056/O                                       InMux                      382    4539               RISE  1       
refresh_req_i_LC_4_17_4/in3                     LogicCell40_SEQ_MODE_1010  0      4539               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2273/I                                           ClkMux                     0      3562               RISE  1       
I__2273/O                                           ClkMux                     455    4017               RISE  1       
refresh_req_i_LC_4_17_4/clk                         LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.1.27::Path details for port: i_disable_precharge
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_disable_precharge
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 3220


Data Path Delay                6834
+ Setup Time                    403
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 3220

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_disable_precharge                           sdram_controller           0      0                  RISE  1       
i_disable_precharge_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_disable_precharge_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
i_disable_precharge_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_disable_precharge_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1553/I                                     Odrv12                     0      1500               RISE  1       
I__1553/O                                     Odrv12                     724    2223               RISE  1       
I__1554/I                                     Span12Mux_v                0      2223               RISE  1       
I__1554/O                                     Span12Mux_v                724    2947               RISE  1       
I__1555/I                                     Sp12to4                    0      2947               RISE  1       
I__1555/O                                     Sp12to4                    631    3577               RISE  1       
I__1557/I                                     Span4Mux_v                 0      3577               RISE  1       
I__1557/O                                     Span4Mux_v                 517    4094               RISE  1       
I__1560/I                                     Span4Mux_h                 0      4094               RISE  1       
I__1560/O                                     Span4Mux_h                 444    4539               RISE  1       
I__1563/I                                     LocalMux                   0      4539               RISE  1       
I__1563/O                                     LocalMux                   486    5025               RISE  1       
I__1566/I                                     InMux                      0      5025               RISE  1       
I__1566/O                                     InMux                      382    5407               RISE  1       
I__1569/I                                     CascadeMux                 0      5407               RISE  1       
I__1569/O                                     CascadeMux                 0      5407               RISE  1       
U0.cmd_fsm_states_i_RNO_2_0_LC_4_17_2/in2     LogicCell40_SEQ_MODE_0000  0      5407               RISE  1       
U0.cmd_fsm_states_i_RNO_2_0_LC_4_17_2/lcout   LogicCell40_SEQ_MODE_0000  558    5965               RISE  1       
I__1064/I                                     LocalMux                   0      5965               RISE  1       
I__1064/O                                     LocalMux                   486    6451               RISE  1       
I__1065/I                                     InMux                      0      6451               RISE  1       
I__1065/O                                     InMux                      382    6834               RISE  1       
U0.cmd_fsm_states_i_0_LC_3_17_0/in3           LogicCell40_SEQ_MODE_1011  0      6834               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2269/I                                           ClkMux                     0      3562               RISE  1       
I__2269/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_0_LC_3_17_0/clk                 LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

6.1.28::Path details for port: i_loadmod_req
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_loadmod_req
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 5442


Data Path Delay                8870
+ Setup Time                    589
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 5442

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_loadmod_req                                          sdram_controller           0      0                  RISE  1       
i_loadmod_req_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
i_loadmod_req_ibuf_iopad/DOUT                          IO_PAD                     590    590                RISE  1       
i_loadmod_req_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_loadmod_req_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1282/I                                              Odrv4                      0      1500               RISE  1       
I__1282/O                                              Odrv4                      517    2016               RISE  1       
I__1284/I                                              Span4Mux_v                 0      2016               RISE  1       
I__1284/O                                              Span4Mux_v                 517    2533               RISE  1       
I__1286/I                                              Span4Mux_v                 0      2533               RISE  1       
I__1286/O                                              Span4Mux_v                 517    3050               RISE  1       
I__1289/I                                              Span4Mux_h                 0      3050               RISE  1       
I__1289/O                                              Span4Mux_h                 444    3495               RISE  1       
I__1292/I                                              Span4Mux_v                 0      3495               RISE  1       
I__1292/O                                              Span4Mux_v                 517    4012               RISE  1       
I__1294/I                                              LocalMux                   0      4012               RISE  1       
I__1294/O                                              LocalMux                   486    4497               RISE  1       
I__1297/I                                              InMux                      0      4497               RISE  1       
I__1297/O                                              InMux                      382    4880               RISE  1       
U0.cmd_fsm_states_i_ns_a2_0_a2_0_0_10_LC_4_16_0/in0    LogicCell40_SEQ_MODE_0000  0      4880               RISE  1       
U0.cmd_fsm_states_i_ns_a2_0_a2_0_0_10_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_0000  662    5541               RISE  2       
I__1251/I                                              Odrv4                      0      5541               RISE  1       
I__1251/O                                              Odrv4                      517    6058               RISE  1       
I__1252/I                                              Span4Mux_v                 0      6058               RISE  1       
I__1252/O                                              Span4Mux_v                 517    6575               RISE  1       
I__1254/I                                              LocalMux                   0      6575               RISE  1       
I__1254/O                                              LocalMux                   486    7061               RISE  1       
I__1256/I                                              InMux                      0      7061               RISE  1       
I__1256/O                                              InMux                      382    7443               RISE  1       
I__1257/I                                              CascadeMux                 0      7443               RISE  1       
I__1257/O                                              CascadeMux                 0      7443               RISE  1       
U0.o_init_done_RNI25C92_LC_4_20_4/in2                  LogicCell40_SEQ_MODE_0000  0      7443               RISE  1       
U0.o_init_done_RNI25C92_LC_4_20_4/lcout                LogicCell40_SEQ_MODE_0000  558    8002               RISE  2       
I__1230/I                                              LocalMux                   0      8002               RISE  1       
I__1230/O                                              LocalMux                   486    8487               RISE  1       
I__1231/I                                              InMux                      0      8487               RISE  1       
I__1231/O                                              InMux                      382    8870               RISE  1       
U0.cmd_fsm_states_i_2_LC_3_21_0/in1                    LogicCell40_SEQ_MODE_1010  0      8870               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2285/I                                           ClkMux                     0      3562               RISE  1       
I__2285/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_2_LC_3_21_0/clk                 LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.1.29::Path details for port: i_power_down
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_power_down
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 6207


Data Path Delay                9676
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 6207

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_power_down                                       sdram_controller           0      0                  RISE  1       
i_power_down_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
i_power_down_ibuf_iopad/DOUT                       IO_PAD                     590    590                RISE  1       
i_power_down_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_power_down_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1000/I                                          Odrv12                     0      1500               RISE  1       
I__1000/O                                          Odrv12                     724    2223               RISE  1       
I__1001/I                                          Span12Mux_v                0      2223               RISE  1       
I__1001/O                                          Span12Mux_v                724    2947               RISE  1       
I__1003/I                                          Span12Mux_h                0      2947               RISE  1       
I__1003/O                                          Span12Mux_h                724    3670               RISE  1       
I__1005/I                                          LocalMux                   0      3670               RISE  1       
I__1005/O                                          LocalMux                   486    4156               RISE  1       
I__1010/I                                          InMux                      0      4156               RISE  1       
I__1010/O                                          InMux                      382    4539               RISE  1       
U0.cmd_fsm_states_i_ns_i_a2_4_0_0_LC_4_16_6/in3    LogicCell40_SEQ_MODE_0000  0      4539               RISE  1       
U0.cmd_fsm_states_i_ns_i_a2_4_0_0_LC_4_16_6/ltout  LogicCell40_SEQ_MODE_0000  403    4942               FALL  1       
I__1083/I                                          CascadeMux                 0      4942               FALL  1       
I__1083/O                                          CascadeMux                 0      4942               FALL  1       
U0.o_init_done_RNIUJ281_LC_4_16_7/in2              LogicCell40_SEQ_MODE_0000  0      4942               FALL  1       
U0.o_init_done_RNIUJ281_LC_4_16_7/lcout            LogicCell40_SEQ_MODE_0000  558    5500               RISE  1       
I__1081/I                                          LocalMux                   0      5500               RISE  1       
I__1081/O                                          LocalMux                   486    5986               RISE  1       
I__1082/I                                          InMux                      0      5986               RISE  1       
I__1082/O                                          InMux                      382    6368               RISE  1       
U0.cmd_fsm_states_i_RNIM13P1_9_LC_4_16_5/in3       LogicCell40_SEQ_MODE_0000  0      6368               RISE  1       
U0.cmd_fsm_states_i_RNIM13P1_9_LC_4_16_5/lcout     LogicCell40_SEQ_MODE_0000  465    6834               RISE  2       
I__1066/I                                          Odrv4                      0      6834               RISE  1       
I__1066/O                                          Odrv4                      517    7350               RISE  1       
I__1068/I                                          LocalMux                   0      7350               RISE  1       
I__1068/O                                          LocalMux                   486    7836               RISE  1       
I__1070/I                                          InMux                      0      7836               RISE  1       
I__1070/O                                          InMux                      382    8219               RISE  1       
U0.cmd_fsm_states_i_RNO_0_0_LC_3_17_4/in1          LogicCell40_SEQ_MODE_0000  0      8219               RISE  1       
U0.cmd_fsm_states_i_RNO_0_0_LC_3_17_4/lcout        LogicCell40_SEQ_MODE_0000  589    8808               RISE  1       
I__768/I                                           LocalMux                   0      8808               RISE  1       
I__768/O                                           LocalMux                   486    9294               RISE  1       
I__769/I                                           InMux                      0      9294               RISE  1       
I__769/O                                           InMux                      382    9676               RISE  1       
I__770/I                                           CascadeMux                 0      9676               RISE  1       
I__770/O                                           CascadeMux                 0      9676               RISE  1       
U0.cmd_fsm_states_i_0_LC_3_17_0/in2                LogicCell40_SEQ_MODE_1011  0      9676               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2269/I                                           ClkMux                     0      3562               RISE  1       
I__2269/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_0_LC_3_17_0/clk                 LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

6.1.30::Path details for port: i_precharge_req
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_precharge_req
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 5370


Data Path Delay                8798
+ Setup Time                    589
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 5370

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_precharge_req                                        sdram_controller           0      0                  RISE  1       
i_precharge_req_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
i_precharge_req_ibuf_iopad/DOUT                        IO_PAD                     590    590                RISE  1       
i_precharge_req_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_precharge_req_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1303/I                                              Odrv4                      0      1500               RISE  1       
I__1303/O                                              Odrv4                      517    2016               RISE  1       
I__1305/I                                              Span4Mux_v                 0      2016               RISE  1       
I__1305/O                                              Span4Mux_v                 517    2533               RISE  1       
I__1307/I                                              Span4Mux_v                 0      2533               RISE  1       
I__1307/O                                              Span4Mux_v                 517    3050               RISE  1       
I__1310/I                                              Span4Mux_h                 0      3050               RISE  1       
I__1310/O                                              Span4Mux_h                 444    3495               RISE  1       
I__1314/I                                              Span4Mux_v                 0      3495               RISE  1       
I__1314/O                                              Span4Mux_v                 517    4012               RISE  1       
I__1317/I                                              LocalMux                   0      4012               RISE  1       
I__1317/O                                              LocalMux                   486    4497               RISE  1       
I__1320/I                                              InMux                      0      4497               RISE  1       
I__1320/O                                              InMux                      382    4880               RISE  1       
U0.cmd_fsm_states_i_ns_a2_0_a2_0_0_10_LC_4_16_0/in1    LogicCell40_SEQ_MODE_0000  0      4880               RISE  1       
U0.cmd_fsm_states_i_ns_a2_0_a2_0_0_10_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_0000  589    5469               RISE  2       
I__1251/I                                              Odrv4                      0      5469               RISE  1       
I__1251/O                                              Odrv4                      517    5986               RISE  1       
I__1252/I                                              Span4Mux_v                 0      5986               RISE  1       
I__1252/O                                              Span4Mux_v                 517    6503               RISE  1       
I__1254/I                                              LocalMux                   0      6503               RISE  1       
I__1254/O                                              LocalMux                   486    6989               RISE  1       
I__1256/I                                              InMux                      0      6989               RISE  1       
I__1256/O                                              InMux                      382    7371               RISE  1       
I__1257/I                                              CascadeMux                 0      7371               RISE  1       
I__1257/O                                              CascadeMux                 0      7371               RISE  1       
U0.o_init_done_RNI25C92_LC_4_20_4/in2                  LogicCell40_SEQ_MODE_0000  0      7371               RISE  1       
U0.o_init_done_RNI25C92_LC_4_20_4/lcout                LogicCell40_SEQ_MODE_0000  558    7929               RISE  2       
I__1230/I                                              LocalMux                   0      7929               RISE  1       
I__1230/O                                              LocalMux                   486    8415               RISE  1       
I__1231/I                                              InMux                      0      8415               RISE  1       
I__1231/O                                              InMux                      382    8798               RISE  1       
U0.cmd_fsm_states_i_2_LC_3_21_0/in1                    LogicCell40_SEQ_MODE_1010  0      8798               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2285/I                                           ClkMux                     0      3562               RISE  1       
I__2285/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_2_LC_3_21_0/clk                 LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.1.31::Path details for port: i_rst    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_rst
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 4631


Data Path Delay                8648
+ Setup Time                      0
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 4631

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_rst                                                sdram_controller           0      0                  RISE  1       
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
i_rst_ibuf_gb_io_iopad/DOUT                          IO_PAD                     590    590                RISE  1       
i_rst_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER   PRE_IO_GBUF                0      590                RISE  1       
i_rst_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT        PRE_IO_GBUF                2745   3335               RISE  1       
I__2208/I                                            gio2CtrlBuf                0      3335               RISE  1       
I__2208/O                                            gio2CtrlBuf                0      3335               RISE  1       
I__2209/I                                            GlobalMux                  0      3335               RISE  1       
I__2209/O                                            GlobalMux                  227    3562               RISE  1       
I__2210/I                                            Glb2LocalMux               0      3562               RISE  1       
I__2210/O                                            Glb2LocalMux               662    4224               RISE  1       
I__2253/I                                            LocalMux                   0      4224               RISE  1       
I__2253/O                                            LocalMux                   486    4710               RISE  1       
I__2254/I                                            InMux                      0      4710               RISE  1       
I__2254/O                                            InMux                      382    5092               RISE  1       
i_rst_ibuf_gb_io_RNI59N6_LC_1_17_6/in0               LogicCell40_SEQ_MODE_0000  0      5092               RISE  1       
i_rst_ibuf_gb_io_RNI59N6_LC_1_17_6/lcout             LogicCell40_SEQ_MODE_0000  662    5754               RISE  1       
I__678/I                                             LocalMux                   0      5754               RISE  1       
I__678/O                                             LocalMux                   486    6239               RISE  1       
I__679/I                                             IoInMux                    0      6239               RISE  1       
I__679/O                                             IoInMux                    382    6622               RISE  1       
i_rst_ibuf_gb_io_RNI59N6_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      6622               RISE  1       
i_rst_ibuf_gb_io_RNI59N6_0/GLOBALBUFFEROUTPUT        ICE_GB                     910    7532               RISE  20      
I__2391/I                                            gio2CtrlBuf                0      7532               RISE  1       
I__2391/O                                            gio2CtrlBuf                0      7532               RISE  1       
I__2392/I                                            GlobalMux                  0      7532               RISE  1       
I__2392/O                                            GlobalMux                  227    7759               RISE  1       
I__2393/I                                            CEMux                      0      7759               RISE  1       
I__2393/O                                            CEMux                      889    8648               RISE  1       
U0.o_sdram_cke_LC_1_19_6/ce                          LogicCell40_SEQ_MODE_1000  0      8648               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2265/I                                           ClkMux                     0      3562               RISE  1       
I__2265/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_cke_LC_1_19_6/clk                        LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.1.32::Path details for port: i_rwn    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_rwn
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 1917


Data Path Delay                5386
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 1917

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
i_rwn                             sdram_controller           0      0                  RISE  1       
i_rwn_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
i_rwn_ibuf_iopad/DOUT             IO_PAD                     590    590                RISE  1       
i_rwn_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_rwn_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__2142/I                         Odrv12                     0      1500               RISE  1       
I__2142/O                         Odrv12                     724    2223               RISE  1       
I__2144/I                         Span12Mux_v                0      2223               RISE  1       
I__2144/O                         Span12Mux_v                724    2947               RISE  1       
I__2146/I                         Span12Mux_s7_h             0      2947               RISE  1       
I__2146/O                         Span12Mux_s7_h             424    3371               RISE  1       
I__2148/I                         Sp12to4                    0      3371               RISE  1       
I__2148/O                         Sp12to4                    631    4001               RISE  1       
I__2150/I                         Span4Mux_v                 0      4001               RISE  1       
I__2150/O                         Span4Mux_v                 517    4518               RISE  1       
I__2153/I                         LocalMux                   0      4518               RISE  1       
I__2153/O                         LocalMux                   486    5004               RISE  1       
I__2155/I                         InMux                      0      5004               RISE  1       
I__2155/O                         InMux                      382    5386               RISE  1       
I__2156/I                         CascadeMux                 0      5386               RISE  1       
I__2156/O                         CascadeMux                 0      5386               RISE  1       
U0.read_data_req_i_LC_6_22_5/in2  LogicCell40_SEQ_MODE_1010  0      5386               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2304/I                                           ClkMux                     0      3562               RISE  1       
I__2304/O                                           ClkMux                     455    4017               RISE  1       
U0.read_data_req_i_LC_6_22_5/clk                    LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.1.33::Path details for port: i_selfrefresh_req
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_selfrefresh_req
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 5184


Data Path Delay                8653
+ Setup Time                    548
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 5184

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_selfrefresh_req                               sdram_controller           0      0                  RISE  1       
i_selfrefresh_req_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
i_selfrefresh_req_ibuf_iopad/DOUT               IO_PAD                     590    590                RISE  1       
i_selfrefresh_req_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
i_selfrefresh_req_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     910    1500               RISE  1       
I__1492/I                                       Odrv12                     0      1500               RISE  1       
I__1492/O                                       Odrv12                     724    2223               RISE  1       
I__1494/I                                       Span12Mux_v                0      2223               RISE  1       
I__1494/O                                       Span12Mux_v                724    2947               RISE  1       
I__1496/I                                       LocalMux                   0      2947               RISE  1       
I__1496/O                                       LocalMux                   486    3433               RISE  1       
I__1500/I                                       InMux                      0      3433               RISE  1       
I__1500/O                                       InMux                      382    3815               RISE  1       
U0.o_init_done_RNIUJ281_LC_4_16_7/in0           LogicCell40_SEQ_MODE_0000  0      3815               RISE  1       
U0.o_init_done_RNIUJ281_LC_4_16_7/lcout         LogicCell40_SEQ_MODE_0000  662    4477               RISE  1       
I__1081/I                                       LocalMux                   0      4477               RISE  1       
I__1081/O                                       LocalMux                   486    4963               RISE  1       
I__1082/I                                       InMux                      0      4963               RISE  1       
I__1082/O                                       InMux                      382    5345               RISE  1       
U0.cmd_fsm_states_i_RNIM13P1_9_LC_4_16_5/in3    LogicCell40_SEQ_MODE_0000  0      5345               RISE  1       
U0.cmd_fsm_states_i_RNIM13P1_9_LC_4_16_5/lcout  LogicCell40_SEQ_MODE_0000  465    5810               RISE  2       
I__1066/I                                       Odrv4                      0      5810               RISE  1       
I__1066/O                                       Odrv4                      517    6327               RISE  1       
I__1068/I                                       LocalMux                   0      6327               RISE  1       
I__1068/O                                       LocalMux                   486    6813               RISE  1       
I__1070/I                                       InMux                      0      6813               RISE  1       
I__1070/O                                       InMux                      382    7195               RISE  1       
U0.cmd_fsm_states_i_RNO_0_0_LC_3_17_4/in1       LogicCell40_SEQ_MODE_0000  0      7195               RISE  1       
U0.cmd_fsm_states_i_RNO_0_0_LC_3_17_4/lcout     LogicCell40_SEQ_MODE_0000  589    7784               RISE  1       
I__768/I                                        LocalMux                   0      7784               RISE  1       
I__768/O                                        LocalMux                   486    8270               RISE  1       
I__769/I                                        InMux                      0      8270               RISE  1       
I__769/O                                        InMux                      382    8653               RISE  1       
I__770/I                                        CascadeMux                 0      8653               RISE  1       
I__770/O                                        CascadeMux                 0      8653               RISE  1       
U0.cmd_fsm_states_i_0_LC_3_17_0/in2             LogicCell40_SEQ_MODE_1011  0      8653               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2269/I                                           ClkMux                     0      3562               RISE  1       
I__2269/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_0_LC_3_17_0/clk                 LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

6.1.34::Path details for port: io_sdram_dq[0]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[0]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : -638


Data Path Delay                 590
+ Setup Time                   2789
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 -638

Data Path
pin name                                               model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[0]:in                                      sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_0_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_0_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_0_preio/PADIN(U0.sdram_dq_reg_i[0])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2274/I                                           ClkMux                  0      3562               RISE  1       
I__2274/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_0_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

6.1.35::Path details for port: io_sdram_dq[10]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[10]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 419


Data Path Delay                4322
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                  419

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[10]:in                                 sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_10_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_10_iopad/DOUT                    IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_10_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_10_preio/DIN0                    PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__563/I                                           Odrv12                  0      1500               RISE  1       
I__563/O                                           Odrv12                  724    2223               RISE  1       
I__564/I                                           Span12Mux_h             0      2223               RISE  1       
I__564/O                                           Span12Mux_h             724    2947               RISE  1       
I__565/I                                           Span12Mux_s8_h          0      2947               RISE  1       
I__565/O                                           Span12Mux_s8_h          507    3453               RISE  1       
I__566/I                                           LocalMux                0      3453               RISE  1       
I__566/O                                           LocalMux                486    3939               RISE  1       
I__567/I                                           IoInMux                 0      3939               RISE  1       
I__567/O                                           IoInMux                 382    4322               RISE  1       
o_data_obuf_10_preio/DOUT0(U0.sdram_dq_reg_i[10])  PRE_IO_PIN_TYPE_010101  0      4322               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2319/I                                           ClkMux                  0      3562               RISE  1       
I__2319/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_10_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.36::Path details for port: io_sdram_dq[11]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[11]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2476


Data Path Delay                6379
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2476

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[11]:in                                 sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_11_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_11_iopad/DOUT                    IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_11_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_11_preio/DIN0                    PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__588/I                                           Odrv12                  0      1500               RISE  1       
I__588/O                                           Odrv12                  724    2223               RISE  1       
I__589/I                                           Span12Mux_h             0      2223               RISE  1       
I__589/O                                           Span12Mux_h             724    2947               RISE  1       
I__590/I                                           Span12Mux_h             0      2947               RISE  1       
I__590/O                                           Span12Mux_h             724    3670               RISE  1       
I__591/I                                           Sp12to4                 0      3670               RISE  1       
I__591/O                                           Sp12to4                 631    4301               RISE  1       
I__592/I                                           Span4Mux_h              0      4301               RISE  1       
I__592/O                                           Span4Mux_h              444    4745               RISE  1       
I__593/I                                           Span4Mux_s3_h           0      4745               RISE  1       
I__593/O                                           Span4Mux_s3_h           341    5087               RISE  1       
I__594/I                                           IoSpan4Mux              0      5087               RISE  1       
I__594/O                                           IoSpan4Mux              424    5510               RISE  1       
I__595/I                                           LocalMux                0      5510               RISE  1       
I__595/O                                           LocalMux                486    5996               RISE  1       
I__596/I                                           IoInMux                 0      5996               RISE  1       
I__596/O                                           IoInMux                 382    6379               RISE  1       
o_data_obuf_11_preio/DOUT0(U0.sdram_dq_reg_i[11])  PRE_IO_PIN_TYPE_010101  0      6379               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2319/I                                           ClkMux                  0      3562               RISE  1       
I__2319/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_11_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.37::Path details for port: io_sdram_dq[12]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[12]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 1008


Data Path Delay                4911
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 1008

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[12]:in                                 sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_12_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_12_iopad/DOUT                    IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_12_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_12_preio/DIN0                    PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__448/I                                           Odrv12                  0      1500               RISE  1       
I__448/O                                           Odrv12                  724    2223               RISE  1       
I__449/I                                           Span12Mux_h             0      2223               RISE  1       
I__449/O                                           Span12Mux_h             724    2947               RISE  1       
I__450/I                                           Span12Mux_h             0      2947               RISE  1       
I__450/O                                           Span12Mux_h             724    3670               RISE  1       
I__451/I                                           Span12Mux_s6_h          0      3670               RISE  1       
I__451/O                                           Span12Mux_s6_h          372    4043               RISE  1       
I__452/I                                           LocalMux                0      4043               RISE  1       
I__452/O                                           LocalMux                486    4528               RISE  1       
I__453/I                                           IoInMux                 0      4528               RISE  1       
I__453/O                                           IoInMux                 382    4911               RISE  1       
o_data_obuf_12_preio/DOUT0(U0.sdram_dq_reg_i[12])  PRE_IO_PIN_TYPE_010101  0      4911               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2317/I                                           ClkMux                  0      3562               RISE  1       
I__2317/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_12_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.38::Path details for port: io_sdram_dq[13]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[13]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2434


Data Path Delay                6337
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2434

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[13]:in                                 sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_13_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_13_iopad/DOUT                    IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_13_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_13_preio/DIN0                    PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__539/I                                           Odrv12                  0      1500               RISE  1       
I__539/O                                           Odrv12                  724    2223               RISE  1       
I__540/I                                           Span12Mux_h             0      2223               RISE  1       
I__540/O                                           Span12Mux_h             724    2947               RISE  1       
I__541/I                                           Span12Mux_h             0      2947               RISE  1       
I__541/O                                           Span12Mux_h             724    3670               RISE  1       
I__542/I                                           Sp12to4                 0      3670               RISE  1       
I__542/O                                           Sp12to4                 631    4301               RISE  1       
I__543/I                                           Span4Mux_h              0      4301               RISE  1       
I__543/O                                           Span4Mux_h              444    4745               RISE  1       
I__544/I                                           Span4Mux_s2_h           0      4745               RISE  1       
I__544/O                                           Span4Mux_s2_h           300    5045               RISE  1       
I__545/I                                           IoSpan4Mux              0      5045               RISE  1       
I__545/O                                           IoSpan4Mux              424    5469               RISE  1       
I__546/I                                           LocalMux                0      5469               RISE  1       
I__546/O                                           LocalMux                486    5955               RISE  1       
I__547/I                                           IoInMux                 0      5955               RISE  1       
I__547/O                                           IoInMux                 382    6337               RISE  1       
o_data_obuf_13_preio/DOUT0(U0.sdram_dq_reg_i[13])  PRE_IO_PIN_TYPE_010101  0      6337               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2317/I                                           ClkMux                  0      3562               RISE  1       
I__2317/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_13_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.39::Path details for port: io_sdram_dq[14]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[14]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2434


Data Path Delay                6337
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2434

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[14]:in                                 sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_14_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_14_iopad/DOUT                    IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_14_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_14_preio/DIN0                    PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__454/I                                           Odrv12                  0      1500               RISE  1       
I__454/O                                           Odrv12                  724    2223               RISE  1       
I__455/I                                           Span12Mux_h             0      2223               RISE  1       
I__455/O                                           Span12Mux_h             724    2947               RISE  1       
I__456/I                                           Span12Mux_h             0      2947               RISE  1       
I__456/O                                           Span12Mux_h             724    3670               RISE  1       
I__457/I                                           Sp12to4                 0      3670               RISE  1       
I__457/O                                           Sp12to4                 631    4301               RISE  1       
I__458/I                                           Span4Mux_h              0      4301               RISE  1       
I__458/O                                           Span4Mux_h              444    4745               RISE  1       
I__459/I                                           Span4Mux_s2_h           0      4745               RISE  1       
I__459/O                                           Span4Mux_s2_h           300    5045               RISE  1       
I__460/I                                           IoSpan4Mux              0      5045               RISE  1       
I__460/O                                           IoSpan4Mux              424    5469               RISE  1       
I__461/I                                           LocalMux                0      5469               RISE  1       
I__461/O                                           LocalMux                486    5955               RISE  1       
I__462/I                                           IoInMux                 0      5955               RISE  1       
I__462/O                                           IoInMux                 382    6337               RISE  1       
o_data_obuf_14_preio/DOUT0(U0.sdram_dq_reg_i[14])  PRE_IO_PIN_TYPE_010101  0      6337               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2316/I                                           ClkMux                  0      3562               RISE  1       
I__2316/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_14_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.40::Path details for port: io_sdram_dq[15]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[15]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 925


Data Path Delay                4828
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                  925

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[15]:in                                 sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_15_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_15_iopad/DOUT                    IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_15_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_15_preio/DIN0                    PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__605/I                                           Odrv12                  0      1500               RISE  1       
I__605/O                                           Odrv12                  724    2223               RISE  1       
I__606/I                                           Span12Mux_h             0      2223               RISE  1       
I__606/O                                           Span12Mux_h             724    2947               RISE  1       
I__607/I                                           Span12Mux_h             0      2947               RISE  1       
I__607/O                                           Span12Mux_h             724    3670               RISE  1       
I__608/I                                           Span12Mux_s4_h          0      3670               RISE  1       
I__608/O                                           Span12Mux_s4_h          289    3960               RISE  1       
I__609/I                                           LocalMux                0      3960               RISE  1       
I__609/O                                           LocalMux                486    4446               RISE  1       
I__610/I                                           IoInMux                 0      4446               RISE  1       
I__610/O                                           IoInMux                 382    4828               RISE  1       
o_data_obuf_15_preio/DOUT0(U0.sdram_dq_reg_i[15])  PRE_IO_PIN_TYPE_010101  0      4828               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2315/I                                           ClkMux                  0      3562               RISE  1       
I__2315/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_15_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.41::Path details for port: io_sdram_dq[1]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[1]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2031


Data Path Delay                5934
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2031

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[1]:in                                sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_1_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_1_iopad/DOUT                   IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__440/I                                         Odrv12                  0      1500               RISE  1       
I__440/O                                         Odrv12                  724    2223               RISE  1       
I__441/I                                         Span12Mux_h             0      2223               RISE  1       
I__441/O                                         Span12Mux_h             724    2947               RISE  1       
I__442/I                                         Span12Mux_h             0      2947               RISE  1       
I__442/O                                         Span12Mux_h             724    3670               RISE  1       
I__443/I                                         Sp12to4                 0      3670               RISE  1       
I__443/O                                         Sp12to4                 631    4301               RISE  1       
I__444/I                                         Span4Mux_s3_h           0      4301               RISE  1       
I__444/O                                         Span4Mux_s3_h           341    4642               RISE  1       
I__445/I                                         IoSpan4Mux              0      4642               RISE  1       
I__445/O                                         IoSpan4Mux              424    5066               RISE  1       
I__446/I                                         LocalMux                0      5066               RISE  1       
I__446/O                                         LocalMux                486    5552               RISE  1       
I__447/I                                         IoInMux                 0      5552               RISE  1       
I__447/O                                         IoInMux                 382    5934               RISE  1       
o_data_obuf_1_preio/DOUT0(U0.sdram_dq_reg_i[1])  PRE_IO_PIN_TYPE_010101  0      5934               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2320/I                                           ClkMux                  0      3562               RISE  1       
I__2320/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_1_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.42::Path details for port: io_sdram_dq[2]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[2]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 1649


Data Path Delay                5552
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 1649

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[2]:in                                sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_2_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_2_iopad/DOUT                   IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__384/I                                         Odrv12                  0      1500               RISE  1       
I__384/O                                         Odrv12                  724    2223               RISE  1       
I__385/I                                         Span12Mux_h             0      2223               RISE  1       
I__385/O                                         Span12Mux_h             724    2947               RISE  1       
I__386/I                                         Span12Mux_v             0      2947               RISE  1       
I__386/O                                         Span12Mux_v             724    3670               RISE  1       
I__387/I                                         Span12Mux_h             0      3670               RISE  1       
I__387/O                                         Span12Mux_h             724    4394               RISE  1       
I__388/I                                         Span12Mux_s4_h          0      4394               RISE  1       
I__388/O                                         Span12Mux_s4_h          289    4683               RISE  1       
I__389/I                                         LocalMux                0      4683               RISE  1       
I__389/O                                         LocalMux                486    5169               RISE  1       
I__390/I                                         IoInMux                 0      5169               RISE  1       
I__390/O                                         IoInMux                 382    5552               RISE  1       
o_data_obuf_2_preio/DOUT0(U0.sdram_dq_reg_i[2])  PRE_IO_PIN_TYPE_010101  0      5552               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2314/I                                           ClkMux                  0      3562               RISE  1       
I__2314/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.43::Path details for port: io_sdram_dq[3]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[3]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2124


Data Path Delay                6027
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2124

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[3]:in                                sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_3_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_3_iopad/DOUT                   IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__408/I                                         Odrv12                  0      1500               RISE  1       
I__408/O                                         Odrv12                  724    2223               RISE  1       
I__409/I                                         Span12Mux_h             0      2223               RISE  1       
I__409/O                                         Span12Mux_h             724    2947               RISE  1       
I__410/I                                         Span12Mux_h             0      2947               RISE  1       
I__410/O                                         Span12Mux_h             724    3670               RISE  1       
I__411/I                                         Sp12to4                 0      3670               RISE  1       
I__411/O                                         Sp12to4                 631    4301               RISE  1       
I__412/I                                         Span4Mux_v              0      4301               RISE  1       
I__412/O                                         Span4Mux_v              517    4818               RISE  1       
I__413/I                                         Span4Mux_s3_h           0      4818               RISE  1       
I__413/O                                         Span4Mux_s3_h           341    5159               RISE  1       
I__414/I                                         LocalMux                0      5159               RISE  1       
I__414/O                                         LocalMux                486    5645               RISE  1       
I__415/I                                         IoInMux                 0      5645               RISE  1       
I__415/O                                         IoInMux                 382    6027               RISE  1       
o_data_obuf_3_preio/DOUT0(U0.sdram_dq_reg_i[3])  PRE_IO_PIN_TYPE_010101  0      6027               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2318/I                                           ClkMux                  0      3562               RISE  1       
I__2318/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_3_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.44::Path details for port: io_sdram_dq[4]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[4]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2207


Data Path Delay                6110
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2207

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[4]:in                                sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_4_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_4_iopad/DOUT                   IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_4_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_4_preio/DIN0                   PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__482/I                                         Odrv12                  0      1500               RISE  1       
I__482/O                                         Odrv12                  724    2223               RISE  1       
I__483/I                                         Span12Mux_h             0      2223               RISE  1       
I__483/O                                         Span12Mux_h             724    2947               RISE  1       
I__484/I                                         Span12Mux_h             0      2947               RISE  1       
I__484/O                                         Span12Mux_h             724    3670               RISE  1       
I__485/I                                         Span12Mux_v             0      3670               RISE  1       
I__485/O                                         Span12Mux_v             724    4394               RISE  1       
I__486/I                                         Sp12to4                 0      4394               RISE  1       
I__486/O                                         Sp12to4                 631    5025               RISE  1       
I__487/I                                         Span4Mux_s0_h           0      5025               RISE  1       
I__487/O                                         Span4Mux_s0_h           217    5242               RISE  1       
I__488/I                                         LocalMux                0      5242               RISE  1       
I__488/O                                         LocalMux                486    5727               RISE  1       
I__489/I                                         IoInMux                 0      5727               RISE  1       
I__489/O                                         IoInMux                 382    6110               RISE  1       
o_data_obuf_4_preio/DOUT0(U0.sdram_dq_reg_i[4])  PRE_IO_PIN_TYPE_010101  0      6110               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2321/I                                           ClkMux                  0      3562               RISE  1       
I__2321/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.45::Path details for port: io_sdram_dq[5]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[5]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2290


Data Path Delay                6193
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2290

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[5]:in                                sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_5_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_5_iopad/DOUT                   IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_5_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_5_preio/DIN0                   PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__611/I                                         Odrv12                  0      1500               RISE  1       
I__611/O                                         Odrv12                  724    2223               RISE  1       
I__612/I                                         Span12Mux_h             0      2223               RISE  1       
I__612/O                                         Span12Mux_h             724    2947               RISE  1       
I__613/I                                         Span12Mux_h             0      2947               RISE  1       
I__613/O                                         Span12Mux_h             724    3670               RISE  1       
I__614/I                                         Span12Mux_v             0      3670               RISE  1       
I__614/O                                         Span12Mux_v             724    4394               RISE  1       
I__615/I                                         Sp12to4                 0      4394               RISE  1       
I__615/O                                         Sp12to4                 631    5025               RISE  1       
I__616/I                                         Span4Mux_s2_h           0      5025               RISE  1       
I__616/O                                         Span4Mux_s2_h           300    5324               RISE  1       
I__617/I                                         LocalMux                0      5324               RISE  1       
I__617/O                                         LocalMux                486    5810               RISE  1       
I__618/I                                         IoInMux                 0      5810               RISE  1       
I__618/O                                         IoInMux                 382    6193               RISE  1       
o_data_obuf_5_preio/DOUT0(U0.sdram_dq_reg_i[5])  PRE_IO_PIN_TYPE_010101  0      6193               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2321/I                                           ClkMux                  0      3562               RISE  1       
I__2321/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_5_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.46::Path details for port: io_sdram_dq[6]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[6]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : 2145


Data Path Delay                6048
+ Setup Time                    114
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 2145

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[6]:in                                sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_6_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_6_iopad/DOUT                   IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_6_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      590                RISE  1       
io_sdram_dq_iobuf_6_preio/DIN0                   PRE_IO_PIN_TYPE_101001  910    1500               RISE  1       
I__391/I                                         Odrv12                  0      1500               RISE  1       
I__391/O                                         Odrv12                  724    2223               RISE  1       
I__392/I                                         Span12Mux_h             0      2223               RISE  1       
I__392/O                                         Span12Mux_h             724    2947               RISE  1       
I__393/I                                         Span12Mux_h             0      2947               RISE  1       
I__393/O                                         Span12Mux_h             724    3670               RISE  1       
I__394/I                                         Span12Mux_s10_v         0      3670               RISE  1       
I__394/O                                         Span12Mux_s10_v         579    4249               RISE  1       
I__395/I                                         Sp12to4                 0      4249               RISE  1       
I__395/O                                         Sp12to4                 631    4880               RISE  1       
I__396/I                                         Span4Mux_s2_h           0      4880               RISE  1       
I__396/O                                         Span4Mux_s2_h           300    5180               RISE  1       
I__397/I                                         LocalMux                0      5180               RISE  1       
I__397/O                                         LocalMux                486    5665               RISE  1       
I__398/I                                         IoInMux                 0      5665               RISE  1       
I__398/O                                         IoInMux                 382    6048               RISE  1       
o_data_obuf_6_preio/DOUT0(U0.sdram_dq_reg_i[6])  PRE_IO_PIN_TYPE_010101  0      6048               RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2322/I                                           ClkMux                  0      3562               RISE  1       
I__2322/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_6_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.1.47::Path details for port: io_sdram_dq[7]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[7]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : -638


Data Path Delay                 590
+ Setup Time                   2789
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 -638

Data Path
pin name                                               model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[7]:in                                      sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_7_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_7_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_7_preio/PADIN(U0.sdram_dq_reg_i[7])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2263/I                                           ClkMux                  0      3562               RISE  1       
I__2263/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_7_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

6.1.48::Path details for port: io_sdram_dq[8]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[8]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : -638


Data Path Delay                 590
+ Setup Time                   2789
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 -638

Data Path
pin name                                               model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[8]:in                                      sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_8_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_8_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_8_preio/PADIN(U0.sdram_dq_reg_i[8])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2263/I                                           ClkMux                  0      3562               RISE  1       
I__2263/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_8_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

6.1.49::Path details for port: io_sdram_dq[9]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[9]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Setup Time        : -638


Data Path Delay                 590
+ Setup Time                   2789
- Capture Clock Path Delay    -4017
---------------------------- ------
Setup to Clock                 -638

Data Path
pin name                                               model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[9]:in                                      sdram_controller        0      0                  RISE  1       
io_sdram_dq_iobuf_9_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
io_sdram_dq_iobuf_9_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
io_sdram_dq_iobuf_9_preio/PADIN(U0.sdram_dq_reg_i[9])  PRE_IO_PIN_TYPE_101000  0      590                RISE  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2259/I                                           ClkMux                  0      3562               RISE  1       
I__2259/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_9_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: io_sdram_dq[0]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[0]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9678


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4865
---------------------------- ------
Clock To Out Delay             9678

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2283/I                                           ClkMux                     0      3562               RISE  1       
I__2283/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep0_i_LC_1_23_4/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep0_i_LC_1_23_4/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__647/I                                  LocalMux                   0      4813               RISE  1       
I__647/O                                  LocalMux                   486    5299               RISE  1       
I__648/I                                  InMux                      0      5299               RISE  1       
I__648/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_0_LC_1_22_2/in3     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_0_LC_1_22_2/lcout   LogicCell40_SEQ_MODE_0000  465    6146               RISE  1       
I__653/I                                  LocalMux                   0      6146               RISE  1       
I__653/O                                  LocalMux                   486    6632               RISE  1       
I__654/I                                  IoInMux                    0      6632               RISE  1       
I__654/O                                  IoInMux                    382    7015               RISE  1       
io_sdram_dq_iobuf_0_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101000     0      7015               RISE  1       
io_sdram_dq_iobuf_0_preio/PADOEN          PRE_IO_PIN_TYPE_101000     310    7325               FALL  1       
io_sdram_dq_iobuf_0_iopad/OE              IO_PAD                     0      7325               FALL  1       
io_sdram_dq_iobuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   9678               FALL  1       
io_sdram_dq[0]:out                        sdram_controller           0      9678               FALL  1       

6.2.2::Path details for port: io_sdram_dq[10]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[10]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9678


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4865
---------------------------- ------
Clock To Out Delay             9678

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2293/I                                           ClkMux                     0      3562               RISE  1       
I__2293/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep10_i_LC_2_24_2/clk              LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep10_i_LC_2_24_2/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__757/I                                   LocalMux                   0      4813               RISE  1       
I__757/O                                   LocalMux                   486    5299               RISE  1       
I__758/I                                   InMux                      0      5299               RISE  1       
I__758/O                                   InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_10_LC_1_24_1/in3     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_10_LC_1_24_1/lcout   LogicCell40_SEQ_MODE_0000  465    6146               RISE  1       
I__645/I                                   LocalMux                   0      6146               RISE  1       
I__645/O                                   LocalMux                   486    6632               RISE  1       
I__646/I                                   IoInMux                    0      6632               RISE  1       
I__646/O                                   IoInMux                    382    7015               RISE  1       
io_sdram_dq_iobuf_10_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7015               RISE  1       
io_sdram_dq_iobuf_10_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    7325               FALL  1       
io_sdram_dq_iobuf_10_iopad/OE              IO_PAD                     0      7325               FALL  1       
io_sdram_dq_iobuf_10_iopad/PACKAGEPIN:out  IO_PAD                     2353   9678               FALL  1       
io_sdram_dq[10]:out                        sdram_controller           0      9678               FALL  1       

6.2.3::Path details for port: io_sdram_dq[11]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[11]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9874


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5061
---------------------------- ------
Clock To Out Delay             9874

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2312/I                                           ClkMux                     0      3562               RISE  1       
I__2312/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep11_i_LC_3_31_1/clk              LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep11_i_LC_3_31_1/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__1045/I                                  LocalMux                   0      4813               RISE  1       
I__1045/O                                  LocalMux                   486    5299               RISE  1       
I__1046/I                                  InMux                      0      5299               RISE  1       
I__1046/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_11_LC_2_32_1/in0     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_11_LC_2_32_1/lcout   LogicCell40_SEQ_MODE_0000  662    6343               RISE  1       
I__747/I                                   LocalMux                   0      6343               RISE  1       
I__747/O                                   LocalMux                   486    6829               RISE  1       
I__748/I                                   IoInMux                    0      6829               RISE  1       
I__748/O                                   IoInMux                    382    7211               RISE  1       
io_sdram_dq_iobuf_11_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7211               RISE  1       
io_sdram_dq_iobuf_11_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    7521               FALL  1       
io_sdram_dq_iobuf_11_iopad/OE              IO_PAD                     0      7521               FALL  1       
io_sdram_dq_iobuf_11_iopad/PACKAGEPIN:out  IO_PAD                     2353   9874               FALL  1       
io_sdram_dq[11]:out                        sdram_controller           0      9874               FALL  1       

6.2.4::Path details for port: io_sdram_dq[12]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[12]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 10402


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5589
---------------------------- ------
Clock To Out Delay            10402

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2312/I                                           ClkMux                     0      3562               RISE  1       
I__2312/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep12_i_LC_3_31_3/clk              LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep12_i_LC_3_31_3/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__1043/I                                  LocalMux                   0      4813               RISE  1       
I__1043/O                                  LocalMux                   486    5299               RISE  1       
I__1044/I                                  InMux                      0      5299               RISE  1       
I__1044/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_12_LC_2_31_3/in3     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_12_LC_2_31_3/lcout   LogicCell40_SEQ_MODE_0000  465    6146               RISE  1       
I__749/I                                   Odrv12                     0      6146               RISE  1       
I__749/O                                   Odrv12                     724    6870               RISE  1       
I__750/I                                   LocalMux                   0      6870               RISE  1       
I__750/O                                   LocalMux                   486    7356               RISE  1       
I__751/I                                   IoInMux                    0      7356               RISE  1       
I__751/O                                   IoInMux                    382    7738               RISE  1       
io_sdram_dq_iobuf_12_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7738               RISE  1       
io_sdram_dq_iobuf_12_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    8048               FALL  1       
io_sdram_dq_iobuf_12_iopad/OE              IO_PAD                     0      8048               FALL  1       
io_sdram_dq_iobuf_12_iopad/PACKAGEPIN:out  IO_PAD                     2353   10402              FALL  1       
io_sdram_dq[12]:out                        sdram_controller           0      10402              FALL  1       

6.2.5::Path details for port: io_sdram_dq[13]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[13]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9874


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5061
---------------------------- ------
Clock To Out Delay             9874

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2312/I                                           ClkMux                     0      3562               RISE  1       
I__2312/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep13_i_LC_3_31_2/clk              LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep13_i_LC_3_31_2/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__1036/I                                  LocalMux                   0      4813               RISE  1       
I__1036/O                                  LocalMux                   486    5299               RISE  1       
I__1037/I                                  InMux                      0      5299               RISE  1       
I__1037/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_13_LC_3_32_4/in0     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_13_LC_3_32_4/lcout   LogicCell40_SEQ_MODE_0000  662    6343               RISE  1       
I__1034/I                                  LocalMux                   0      6343               RISE  1       
I__1034/O                                  LocalMux                   486    6829               RISE  1       
I__1035/I                                  IoInMux                    0      6829               RISE  1       
I__1035/O                                  IoInMux                    382    7211               RISE  1       
io_sdram_dq_iobuf_13_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7211               RISE  1       
io_sdram_dq_iobuf_13_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    7521               FALL  1       
io_sdram_dq_iobuf_13_iopad/OE              IO_PAD                     0      7521               FALL  1       
io_sdram_dq_iobuf_13_iopad/PACKAGEPIN:out  IO_PAD                     2353   9874               FALL  1       
io_sdram_dq[13]:out                        sdram_controller           0      9874               FALL  1       

6.2.6::Path details for port: io_sdram_dq[14]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[14]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 10195


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5382
---------------------------- ------
Clock To Out Delay            10195

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2310/I                                           ClkMux                     0      3562               RISE  1       
I__2310/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep14_i_LC_3_30_4/clk              LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep14_i_LC_3_30_4/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__1040/I                                  Odrv4                      0      4813               RISE  1       
I__1040/O                                  Odrv4                      517    5330               RISE  1       
I__1041/I                                  LocalMux                   0      5330               RISE  1       
I__1041/O                                  LocalMux                   486    5816               RISE  1       
I__1042/I                                  InMux                      0      5816               RISE  1       
I__1042/O                                  InMux                      382    6198               RISE  1       
io_sdram_dq_iobuf_RNO_14_LC_3_32_0/in3     LogicCell40_SEQ_MODE_0000  0      6198               RISE  1       
io_sdram_dq_iobuf_RNO_14_LC_3_32_0/lcout   LogicCell40_SEQ_MODE_0000  465    6663               RISE  1       
I__1038/I                                  LocalMux                   0      6663               RISE  1       
I__1038/O                                  LocalMux                   486    7149               RISE  1       
I__1039/I                                  IoInMux                    0      7149               RISE  1       
I__1039/O                                  IoInMux                    382    7532               RISE  1       
io_sdram_dq_iobuf_14_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7532               RISE  1       
io_sdram_dq_iobuf_14_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    7842               FALL  1       
io_sdram_dq_iobuf_14_iopad/OE              IO_PAD                     0      7842               FALL  1       
io_sdram_dq_iobuf_14_iopad/PACKAGEPIN:out  IO_PAD                     2353   10195              FALL  1       
io_sdram_dq[14]:out                        sdram_controller           0      10195              FALL  1       

6.2.7::Path details for port: io_sdram_dq[15]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[15]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9678


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4865
---------------------------- ------
Clock To Out Delay             9678

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2313/I                                           ClkMux                     0      3562               RISE  1       
I__2313/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_LC_4_31_6/clk                        LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_LC_4_31_6/lcout             LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__1398/I                                  LocalMux                   0      4813               RISE  1       
I__1398/O                                  LocalMux                   486    5299               RISE  1       
I__1399/I                                  InMux                      0      5299               RISE  1       
I__1399/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_15_LC_4_32_1/in3     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_15_LC_4_32_1/lcout   LogicCell40_SEQ_MODE_0000  465    6146               RISE  1       
I__1396/I                                  LocalMux                   0      6146               RISE  1       
I__1396/O                                  LocalMux                   486    6632               RISE  1       
I__1397/I                                  IoInMux                    0      6632               RISE  1       
I__1397/O                                  IoInMux                    382    7015               RISE  1       
io_sdram_dq_iobuf_15_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7015               RISE  1       
io_sdram_dq_iobuf_15_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    7325               FALL  1       
io_sdram_dq_iobuf_15_iopad/OE              IO_PAD                     0      7325               FALL  1       
io_sdram_dq_iobuf_15_iopad/PACKAGEPIN:out  IO_PAD                     2353   9678               FALL  1       
io_sdram_dq[15]:out                        sdram_controller           0      9678               FALL  1       

6.2.8::Path details for port: io_sdram_dq[1]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[1]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9874


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5061
---------------------------- ------
Clock To Out Delay             9874

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2283/I                                           ClkMux                     0      3562               RISE  1       
I__2283/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep1_i_LC_1_23_0/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep1_i_LC_1_23_0/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__649/I                                  LocalMux                   0      4813               RISE  1       
I__649/O                                  LocalMux                   486    5299               RISE  1       
I__650/I                                  InMux                      0      5299               RISE  1       
I__650/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_1_LC_1_22_7/in0     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_1_LC_1_22_7/lcout   LogicCell40_SEQ_MODE_0000  662    6343               RISE  1       
I__651/I                                  LocalMux                   0      6343               RISE  1       
I__651/O                                  LocalMux                   486    6829               RISE  1       
I__652/I                                  IoInMux                    0      6829               RISE  1       
I__652/O                                  IoInMux                    382    7211               RISE  1       
io_sdram_dq_iobuf_1_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7211               RISE  1       
io_sdram_dq_iobuf_1_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    7521               FALL  1       
io_sdram_dq_iobuf_1_iopad/OE              IO_PAD                     0      7521               FALL  1       
io_sdram_dq_iobuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   9874               FALL  1       
io_sdram_dq[1]:out                        sdram_controller           0      9874               FALL  1       

6.2.9::Path details for port: io_sdram_dq[2]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[2]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9802


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4989
---------------------------- ------
Clock To Out Delay             9802

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2313/I                                           ClkMux                     0      3562               RISE  1       
I__2313/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep2_i_LC_4_31_1/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep2_i_LC_4_31_1/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__1710/I                                 LocalMux                   0      4813               RISE  1       
I__1710/O                                 LocalMux                   486    5299               RISE  1       
I__1711/I                                 InMux                      0      5299               RISE  1       
I__1711/O                                 InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_2_LC_4_32_6/in1     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_2_LC_4_32_6/lcout   LogicCell40_SEQ_MODE_0000  589    6270               RISE  1       
I__1708/I                                 LocalMux                   0      6270               RISE  1       
I__1708/O                                 LocalMux                   486    6756               RISE  1       
I__1709/I                                 IoInMux                    0      6756               RISE  1       
I__1709/O                                 IoInMux                    382    7139               RISE  1       
io_sdram_dq_iobuf_2_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7139               RISE  1       
io_sdram_dq_iobuf_2_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    7449               FALL  1       
io_sdram_dq_iobuf_2_iopad/OE              IO_PAD                     0      7449               FALL  1       
io_sdram_dq_iobuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2353   9802               FALL  1       
io_sdram_dq[2]:out                        sdram_controller           0      9802               FALL  1       

6.2.10::Path details for port: io_sdram_dq[3]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[3]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9874


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5061
---------------------------- ------
Clock To Out Delay             9874

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2261/I                                           ClkMux                     0      3562               RISE  1       
I__2261/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep3_i_LC_2_15_3/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep3_i_LC_2_15_3/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__680/I                                  LocalMux                   0      4813               RISE  1       
I__680/O                                  LocalMux                   486    5299               RISE  1       
I__681/I                                  InMux                      0      5299               RISE  1       
I__681/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_3_LC_1_14_4/in0     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_3_LC_1_14_4/lcout   LogicCell40_SEQ_MODE_0000  662    6343               RISE  1       
I__641/I                                  LocalMux                   0      6343               RISE  1       
I__641/O                                  LocalMux                   486    6829               RISE  1       
I__642/I                                  IoInMux                    0      6829               RISE  1       
I__642/O                                  IoInMux                    382    7211               RISE  1       
io_sdram_dq_iobuf_3_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7211               RISE  1       
io_sdram_dq_iobuf_3_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    7521               FALL  1       
io_sdram_dq_iobuf_3_iopad/OE              IO_PAD                     0      7521               FALL  1       
io_sdram_dq_iobuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2353   9874               FALL  1       
io_sdram_dq[3]:out                        sdram_controller           0      9874               FALL  1       

6.2.11::Path details for port: io_sdram_dq[4]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[4]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9678


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4865
---------------------------- ------
Clock To Out Delay             9678

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2266/I                                           ClkMux                     0      3562               RISE  1       
I__2266/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep4_i_LC_2_14_2/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep4_i_LC_2_14_2/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__682/I                                  LocalMux                   0      4813               RISE  1       
I__682/O                                  LocalMux                   486    5299               RISE  1       
I__683/I                                  InMux                      0      5299               RISE  1       
I__683/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_4_LC_1_14_6/in3     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_4_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_0000  465    6146               RISE  1       
I__637/I                                  LocalMux                   0      6146               RISE  1       
I__637/O                                  LocalMux                   486    6632               RISE  1       
I__638/I                                  IoInMux                    0      6632               RISE  1       
I__638/O                                  IoInMux                    382    7015               RISE  1       
io_sdram_dq_iobuf_4_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7015               RISE  1       
io_sdram_dq_iobuf_4_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    7325               FALL  1       
io_sdram_dq_iobuf_4_iopad/OE              IO_PAD                     0      7325               FALL  1       
io_sdram_dq_iobuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2353   9678               FALL  1       
io_sdram_dq[4]:out                        sdram_controller           0      9678               FALL  1       

6.2.12::Path details for port: io_sdram_dq[5]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[5]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9874


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5061
---------------------------- ------
Clock To Out Delay             9874

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2266/I                                           ClkMux                     0      3562               RISE  1       
I__2266/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep5_i_LC_2_14_1/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep5_i_LC_2_14_1/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__684/I                                  LocalMux                   0      4813               RISE  1       
I__684/O                                  LocalMux                   486    5299               RISE  1       
I__685/I                                  InMux                      0      5299               RISE  1       
I__685/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_5_LC_1_14_5/in0     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_0000  662    6343               RISE  1       
I__639/I                                  LocalMux                   0      6343               RISE  1       
I__639/O                                  LocalMux                   486    6829               RISE  1       
I__640/I                                  IoInMux                    0      6829               RISE  1       
I__640/O                                  IoInMux                    382    7211               RISE  1       
io_sdram_dq_iobuf_5_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7211               RISE  1       
io_sdram_dq_iobuf_5_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    7521               FALL  1       
io_sdram_dq_iobuf_5_iopad/OE              IO_PAD                     0      7521               FALL  1       
io_sdram_dq_iobuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2353   9874               FALL  1       
io_sdram_dq[5]:out                        sdram_controller           0      9874               FALL  1       

6.2.13::Path details for port: io_sdram_dq[6]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[6]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 10712


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5899
---------------------------- ------
Clock To Out Delay            10712

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2276/I                                           ClkMux                     0      3562               RISE  1       
I__2276/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep6_i_LC_3_13_5/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep6_i_LC_3_13_5/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__739/I                                  Odrv4                      0      4813               RISE  1       
I__739/O                                  Odrv4                      517    5330               RISE  1       
I__740/I                                  Span4Mux_v                 0      5330               RISE  1       
I__740/O                                  Span4Mux_v                 517    5847               RISE  1       
I__741/I                                  LocalMux                   0      5847               RISE  1       
I__741/O                                  LocalMux                   486    6332               RISE  1       
I__742/I                                  InMux                      0      6332               RISE  1       
I__742/O                                  InMux                      382    6715               RISE  1       
io_sdram_dq_iobuf_RNO_6_LC_1_11_5/in3     LogicCell40_SEQ_MODE_0000  0      6715               RISE  1       
io_sdram_dq_iobuf_RNO_6_LC_1_11_5/lcout   LogicCell40_SEQ_MODE_0000  465    7180               RISE  1       
I__570/I                                  LocalMux                   0      7180               RISE  1       
I__570/O                                  LocalMux                   486    7666               RISE  1       
I__571/I                                  IoInMux                    0      7666               RISE  1       
I__571/O                                  IoInMux                    382    8048               RISE  1       
io_sdram_dq_iobuf_6_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      8048               RISE  1       
io_sdram_dq_iobuf_6_preio/PADOEN          PRE_IO_PIN_TYPE_101001     310    8359               FALL  1       
io_sdram_dq_iobuf_6_iopad/OE              IO_PAD                     0      8359               FALL  1       
io_sdram_dq_iobuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2353   10712              FALL  1       
io_sdram_dq[6]:out                        sdram_controller           0      10712              FALL  1       

6.2.14::Path details for port: io_sdram_dq[7]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[7]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 10195


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5382
---------------------------- ------
Clock To Out Delay            10195

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2276/I                                           ClkMux                     0      3562               RISE  1       
I__2276/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep7_i_LC_3_13_2/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep7_i_LC_3_13_2/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__743/I                                  LocalMux                   0      4813               RISE  1       
I__743/O                                  LocalMux                   486    5299               RISE  1       
I__744/I                                  InMux                      0      5299               RISE  1       
I__744/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_7_LC_2_12_1/in3     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_7_LC_2_12_1/lcout   LogicCell40_SEQ_MODE_0000  465    6146               RISE  1       
I__689/I                                  Odrv4                      0      6146               RISE  1       
I__689/O                                  Odrv4                      517    6663               RISE  1       
I__690/I                                  LocalMux                   0      6663               RISE  1       
I__690/O                                  LocalMux                   486    7149               RISE  1       
I__691/I                                  IoInMux                    0      7149               RISE  1       
I__691/O                                  IoInMux                    382    7532               RISE  1       
io_sdram_dq_iobuf_7_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101000     0      7532               RISE  1       
io_sdram_dq_iobuf_7_preio/PADOEN          PRE_IO_PIN_TYPE_101000     310    7842               FALL  1       
io_sdram_dq_iobuf_7_iopad/OE              IO_PAD                     0      7842               FALL  1       
io_sdram_dq_iobuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2353   10195              FALL  1       
io_sdram_dq[7]:out                        sdram_controller           0      10195              FALL  1       

6.2.15::Path details for port: io_sdram_dq[8]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[8]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9874


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5061
---------------------------- ------
Clock To Out Delay             9874

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2264/I                                           ClkMux                     0      3562               RISE  1       
I__2264/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep8_i_LC_1_13_7/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep8_i_LC_1_13_7/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__643/I                                  LocalMux                   0      4813               RISE  1       
I__643/O                                  LocalMux                   486    5299               RISE  1       
I__644/I                                  InMux                      0      5299               RISE  1       
I__644/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_8_LC_1_12_0/in0     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_8_LC_1_12_0/lcout   LogicCell40_SEQ_MODE_0000  662    6343               RISE  1       
I__568/I                                  LocalMux                   0      6343               RISE  1       
I__568/O                                  LocalMux                   486    6829               RISE  1       
I__569/I                                  IoInMux                    0      6829               RISE  1       
I__569/O                                  IoInMux                    382    7211               RISE  1       
io_sdram_dq_iobuf_8_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101000     0      7211               RISE  1       
io_sdram_dq_iobuf_8_preio/PADOEN          PRE_IO_PIN_TYPE_101000     310    7521               FALL  1       
io_sdram_dq_iobuf_8_iopad/OE              IO_PAD                     0      7521               FALL  1       
io_sdram_dq_iobuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2353   9874               FALL  1       
io_sdram_dq[8]:out                        sdram_controller           0      9874               FALL  1       

6.2.16::Path details for port: io_sdram_dq[9]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[9]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 10598


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5785
---------------------------- ------
Clock To Out Delay            10598

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2276/I                                           ClkMux                     0      3562               RISE  1       
I__2276/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep9_i_LC_3_13_0/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep9_i_LC_3_13_0/lcout   LogicCell40_SEQ_MODE_1011  796    4813               RISE  1       
I__745/I                                  LocalMux                   0      4813               RISE  1       
I__745/O                                  LocalMux                   486    5299               RISE  1       
I__746/I                                  InMux                      0      5299               RISE  1       
I__746/O                                  InMux                      382    5681               RISE  1       
io_sdram_dq_iobuf_RNO_9_LC_2_13_7/in0     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
io_sdram_dq_iobuf_RNO_9_LC_2_13_7/lcout   LogicCell40_SEQ_MODE_0000  662    6343               RISE  1       
I__686/I                                  Odrv12                     0      6343               RISE  1       
I__686/O                                  Odrv12                     724    7066               RISE  1       
I__687/I                                  LocalMux                   0      7066               RISE  1       
I__687/O                                  LocalMux                   486    7552               RISE  1       
I__688/I                                  IoInMux                    0      7552               RISE  1       
I__688/O                                  IoInMux                    382    7935               RISE  1       
io_sdram_dq_iobuf_9_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101000     0      7935               RISE  1       
io_sdram_dq_iobuf_9_preio/PADOEN          PRE_IO_PIN_TYPE_101000     310    8245               FALL  1       
io_sdram_dq_iobuf_9_iopad/OE              IO_PAD                     0      8245               FALL  1       
io_sdram_dq_iobuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2353   10598              FALL  1       
io_sdram_dq[9]:out                        sdram_controller           0      10598              FALL  1       

6.2.17::Path details for port: o_ack    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_ack
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12107


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7294
---------------------------- ------
Clock To Out Delay            12107

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2262/I                                           ClkMux                     0      3562               RISE  1       
I__2262/O                                           ClkMux                     455    4017               RISE  1       
U0.o_ack_LC_2_17_5/clk                              LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_ack_LC_2_17_5/lcout         LogicCell40_SEQ_MODE_1010  796    4813               RISE  2       
I__702/I                         Odrv4                      0      4813               RISE  1       
I__702/O                         Odrv4                      517    5330               RISE  1       
I__704/I                         Span4Mux_s1_h              0      5330               RISE  1       
I__704/O                         Span4Mux_s1_h              258    5588               RISE  1       
I__705/I                         LocalMux                   0      5588               RISE  1       
I__705/O                         LocalMux                   486    6074               RISE  1       
I__706/I                         IoInMux                    0      6074               RISE  1       
I__706/O                         IoInMux                    382    6457               RISE  1       
o_ack_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6457               RISE  1       
o_ack_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9754               FALL  1       
o_ack_obuf_iopad/DIN             IO_PAD                     0      9754               FALL  1       
o_ack_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   12107              FALL  1       
o_ack                            sdram_controller           0      12107              FALL  1       

6.2.18::Path details for port: o_busy   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_busy
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13038


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8225
---------------------------- ------
Clock To Out Delay            13038

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2282/I                                           ClkMux                     0      3562               RISE  1       
I__2282/O                                           ClkMux                     455    4017               RISE  1       
U0.o_busy_LC_5_18_4/clk                             LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_busy_LC_5_18_4/lcout         LogicCell40_SEQ_MODE_1010  796    4813               FALL  3       
I__1626/I                         Odrv4                      0      4813               FALL  1       
I__1626/O                         Odrv4                      548    5361               FALL  1       
I__1629/I                         Span4Mux_s2_h              0      5361               FALL  1       
I__1629/O                         Span4Mux_s2_h              300    5661               FALL  1       
I__1631/I                         IoSpan4Mux                 0      5661               FALL  1       
I__1631/O                         IoSpan4Mux                 475    6136               FALL  1       
I__1632/I                         IoSpan4Mux                 0      6136               FALL  1       
I__1632/O                         IoSpan4Mux                 475    6612               FALL  1       
I__1633/I                         LocalMux                   0      6612               FALL  1       
I__1633/O                         LocalMux                   455    7066               FALL  1       
I__1634/I                         IoInMux                    0      7066               FALL  1       
I__1634/O                         IoInMux                    320    7387               FALL  1       
o_busy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7387               FALL  1       
o_busy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10684              FALL  1       
o_busy_obuf_iopad/DIN             IO_PAD                     0      10684              FALL  1       
o_busy_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   13038              FALL  1       
o_busy                            sdram_controller           0      13038              FALL  1       

6.2.19::Path details for port: o_data[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[0]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 15064


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay             10840
---------------------------- ------
Clock To Out Delay            15064

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2274/I                                           ClkMux                  0      3562               RISE  1       
I__2274/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_0_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

Data Path
pin name                                              model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq_iobuf_0_preio/DIN0(U0.sdram_dq_reg_i[0])  PRE_IO_PIN_TYPE_101000  207    4224               FALL  1       
I__572/I                                              Odrv12                  0      4224               FALL  1       
I__572/O                                              Odrv12                  796    5020               FALL  1       
I__573/I                                              Span12Mux_h             0      5020               FALL  1       
I__573/O                                              Span12Mux_h             796    5816               FALL  1       
I__574/I                                              Span12Mux_h             0      5816               FALL  1       
I__574/O                                              Span12Mux_h             796    6612               FALL  1       
I__575/I                                              Sp12to4                 0      6612               FALL  1       
I__575/O                                              Sp12to4                 662    7273               FALL  1       
I__576/I                                              Span4Mux_v              0      7273               FALL  1       
I__576/O                                              Span4Mux_v              548    7821               FALL  1       
I__577/I                                              Span4Mux_s3_h           0      7821               FALL  1       
I__577/O                                              Span4Mux_s3_h           341    8162               FALL  1       
I__578/I                                              IoSpan4Mux              0      8162               FALL  1       
I__578/O                                              IoSpan4Mux              475    8638               FALL  1       
I__579/I                                              LocalMux                0      8638               FALL  1       
I__579/O                                              LocalMux                455    9092               FALL  1       
I__580/I                                              IoInMux                 0      9092               FALL  1       
I__580/O                                              IoInMux                 320    9413               FALL  1       
o_data_obuf_0_preio/DOUT0                             PRE_IO_PIN_TYPE_011001  0      9413               FALL  1       
o_data_obuf_0_preio/PADOUT                            PRE_IO_PIN_TYPE_011001  3297   12710              FALL  1       
o_data_obuf_0_iopad/DIN                               IO_PAD                  0      12710              FALL  1       
o_data_obuf_0_iopad/PACKAGEPIN:out                    IO_PAD                  2353   15064              FALL  1       
o_data[0]                                             sdram_controller        0      15064              FALL  1       

6.2.20::Path details for port: o_data[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[10]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2319/I                                           ClkMux                  0      3562               RISE  1       
I__2319/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_10_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_10_preio/PADOUT(U0.sdram_dq_reg_i[10])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_10_iopad/DIN                            IO_PAD                  0      4224               FALL  1       
o_data_obuf_10_iopad/PACKAGEPIN:out                 IO_PAD                  2353   6577               FALL  1       
o_data[10]                                          sdram_controller        0      6577               FALL  1       

6.2.21::Path details for port: o_data[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[11]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2319/I                                           ClkMux                  0      3562               RISE  1       
I__2319/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_11_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_11_preio/PADOUT(U0.sdram_dq_reg_i[11])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_11_iopad/DIN                            IO_PAD                  0      4224               FALL  1       
o_data_obuf_11_iopad/PACKAGEPIN:out                 IO_PAD                  2353   6577               FALL  1       
o_data[11]                                          sdram_controller        0      6577               FALL  1       

6.2.22::Path details for port: o_data[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[12]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2317/I                                           ClkMux                  0      3562               RISE  1       
I__2317/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_12_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_12_preio/PADOUT(U0.sdram_dq_reg_i[12])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_12_iopad/DIN                            IO_PAD                  0      4224               FALL  1       
o_data_obuf_12_iopad/PACKAGEPIN:out                 IO_PAD                  2353   6577               FALL  1       
o_data[12]                                          sdram_controller        0      6577               FALL  1       

6.2.23::Path details for port: o_data[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[13]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2317/I                                           ClkMux                  0      3562               RISE  1       
I__2317/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_13_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_13_preio/PADOUT(U0.sdram_dq_reg_i[13])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_13_iopad/DIN                            IO_PAD                  0      4224               FALL  1       
o_data_obuf_13_iopad/PACKAGEPIN:out                 IO_PAD                  2353   6577               FALL  1       
o_data[13]                                          sdram_controller        0      6577               FALL  1       

6.2.24::Path details for port: o_data[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[14]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2316/I                                           ClkMux                  0      3562               RISE  1       
I__2316/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_14_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_14_preio/PADOUT(U0.sdram_dq_reg_i[14])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_14_iopad/DIN                            IO_PAD                  0      4224               FALL  1       
o_data_obuf_14_iopad/PACKAGEPIN:out                 IO_PAD                  2353   6577               FALL  1       
o_data[14]                                          sdram_controller        0      6577               FALL  1       

6.2.25::Path details for port: o_data[15]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[15]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2315/I                                           ClkMux                  0      3562               RISE  1       
I__2315/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_15_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_15_preio/PADOUT(U0.sdram_dq_reg_i[15])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_15_iopad/DIN                            IO_PAD                  0      4224               FALL  1       
o_data_obuf_15_iopad/PACKAGEPIN:out                 IO_PAD                  2353   6577               FALL  1       
o_data[15]                                          sdram_controller        0      6577               FALL  1       

6.2.26::Path details for port: o_data[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[1]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2320/I                                           ClkMux                  0      3562               RISE  1       
I__2320/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_1_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_1_preio/PADOUT(U0.sdram_dq_reg_i[1])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_1_iopad/DIN                           IO_PAD                  0      4224               FALL  1       
o_data_obuf_1_iopad/PACKAGEPIN:out                IO_PAD                  2353   6577               FALL  1       
o_data[1]                                         sdram_controller        0      6577               FALL  1       

6.2.27::Path details for port: o_data[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[2]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2314/I                                           ClkMux                  0      3562               RISE  1       
I__2314/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_2_preio/PADOUT(U0.sdram_dq_reg_i[2])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_2_iopad/DIN                           IO_PAD                  0      4224               FALL  1       
o_data_obuf_2_iopad/PACKAGEPIN:out                IO_PAD                  2353   6577               FALL  1       
o_data[2]                                         sdram_controller        0      6577               FALL  1       

6.2.28::Path details for port: o_data[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[3]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2318/I                                           ClkMux                  0      3562               RISE  1       
I__2318/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_3_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_3_preio/PADOUT(U0.sdram_dq_reg_i[3])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_3_iopad/DIN                           IO_PAD                  0      4224               FALL  1       
o_data_obuf_3_iopad/PACKAGEPIN:out                IO_PAD                  2353   6577               FALL  1       
o_data[3]                                         sdram_controller        0      6577               FALL  1       

6.2.29::Path details for port: o_data[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[4]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2321/I                                           ClkMux                  0      3562               RISE  1       
I__2321/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_4_preio/PADOUT(U0.sdram_dq_reg_i[4])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_4_iopad/DIN                           IO_PAD                  0      4224               FALL  1       
o_data_obuf_4_iopad/PACKAGEPIN:out                IO_PAD                  2353   6577               FALL  1       
o_data[4]                                         sdram_controller        0      6577               FALL  1       

6.2.30::Path details for port: o_data[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[5]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2321/I                                           ClkMux                  0      3562               RISE  1       
I__2321/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_5_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_5_preio/PADOUT(U0.sdram_dq_reg_i[5])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_5_iopad/DIN                           IO_PAD                  0      4224               FALL  1       
o_data_obuf_5_iopad/PACKAGEPIN:out                IO_PAD                  2353   6577               FALL  1       
o_data[5]                                         sdram_controller        0      6577               FALL  1       

6.2.31::Path details for port: o_data[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[6]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6577


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             6577

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2322/I                                           ClkMux                  0      3562               RISE  1       
I__2322/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_6_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_6_preio/PADOUT(U0.sdram_dq_reg_i[6])  PRE_IO_PIN_TYPE_010101  207    4224               FALL  1       
o_data_obuf_6_iopad/DIN                           IO_PAD                  0      4224               FALL  1       
o_data_obuf_6_iopad/PACKAGEPIN:out                IO_PAD                  2353   6577               FALL  1       
o_data[6]                                         sdram_controller        0      6577               FALL  1       

6.2.32::Path details for port: o_data[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[7]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 15064


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay             10840
---------------------------- ------
Clock To Out Delay            15064

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2263/I                                           ClkMux                  0      3562               RISE  1       
I__2263/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_7_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

Data Path
pin name                                              model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq_iobuf_7_preio/DIN0(U0.sdram_dq_reg_i[7])  PRE_IO_PIN_TYPE_101000  207    4224               FALL  1       
I__512/I                                              Odrv12                  0      4224               FALL  1       
I__512/O                                              Odrv12                  796    5020               FALL  1       
I__513/I                                              Span12Mux_h             0      5020               FALL  1       
I__513/O                                              Span12Mux_h             796    5816               FALL  1       
I__514/I                                              Span12Mux_h             0      5816               FALL  1       
I__514/O                                              Span12Mux_h             796    6612               FALL  1       
I__515/I                                              Sp12to4                 0      6612               FALL  1       
I__515/O                                              Sp12to4                 662    7273               FALL  1       
I__516/I                                              Span4Mux_v              0      7273               FALL  1       
I__516/O                                              Span4Mux_v              548    7821               FALL  1       
I__517/I                                              Span4Mux_s3_h           0      7821               FALL  1       
I__517/O                                              Span4Mux_s3_h           341    8162               FALL  1       
I__518/I                                              IoSpan4Mux              0      8162               FALL  1       
I__518/O                                              IoSpan4Mux              475    8638               FALL  1       
I__519/I                                              LocalMux                0      8638               FALL  1       
I__519/O                                              LocalMux                455    9092               FALL  1       
I__520/I                                              IoInMux                 0      9092               FALL  1       
I__520/O                                              IoInMux                 320    9413               FALL  1       
o_data_obuf_7_preio/DOUT0                             PRE_IO_PIN_TYPE_011001  0      9413               FALL  1       
o_data_obuf_7_preio/PADOUT                            PRE_IO_PIN_TYPE_011001  3297   12710              FALL  1       
o_data_obuf_7_iopad/DIN                               IO_PAD                  0      12710              FALL  1       
o_data_obuf_7_iopad/PACKAGEPIN:out                    IO_PAD                  2353   15064              FALL  1       
o_data[7]                                             sdram_controller        0      15064              FALL  1       

6.2.33::Path details for port: o_data[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[8]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 14671


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay             10447
---------------------------- ------
Clock To Out Delay            14671

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2263/I                                           ClkMux                  0      3562               RISE  1       
I__2263/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_8_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

Data Path
pin name                                              model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq_iobuf_8_preio/DIN0(U0.sdram_dq_reg_i[8])  PRE_IO_PIN_TYPE_101000  207    4224               FALL  1       
I__432/I                                              Odrv12                  0      4224               FALL  1       
I__432/O                                              Odrv12                  796    5020               FALL  1       
I__433/I                                              Span12Mux_h             0      5020               FALL  1       
I__433/O                                              Span12Mux_h             796    5816               FALL  1       
I__434/I                                              Span12Mux_h             0      5816               FALL  1       
I__434/O                                              Span12Mux_h             796    6612               FALL  1       
I__435/I                                              Span12Mux_s11_v         0      6612               FALL  1       
I__435/O                                              Span12Mux_s11_v         672    7283               FALL  1       
I__436/I                                              Sp12to4                 0      7283               FALL  1       
I__436/O                                              Sp12to4                 662    7945               FALL  1       
I__437/I                                              Span4Mux_s2_h           0      7945               FALL  1       
I__437/O                                              Span4Mux_s2_h           300    8245               FALL  1       
I__438/I                                              LocalMux                0      8245               FALL  1       
I__438/O                                              LocalMux                455    8700               FALL  1       
I__439/I                                              IoInMux                 0      8700               FALL  1       
I__439/O                                              IoInMux                 320    9020               FALL  1       
o_data_obuf_8_preio/DOUT0                             PRE_IO_PIN_TYPE_011001  0      9020               FALL  1       
o_data_obuf_8_preio/PADOUT                            PRE_IO_PIN_TYPE_011001  3297   12318              FALL  1       
o_data_obuf_8_iopad/DIN                               IO_PAD                  0      12318              FALL  1       
o_data_obuf_8_iopad/PACKAGEPIN:out                    IO_PAD                  2353   14671              FALL  1       
o_data[8]                                             sdram_controller        0      14671              FALL  1       

6.2.34::Path details for port: o_data[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[9]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 15250


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay             11026
---------------------------- ------
Clock To Out Delay            15250

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2259/I                                           ClkMux                  0      3562               RISE  1       
I__2259/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_9_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

Data Path
pin name                                              model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq_iobuf_9_preio/DIN0(U0.sdram_dq_reg_i[9])  PRE_IO_PIN_TYPE_101000  207    4224               FALL  1       
I__490/I                                              Odrv12                  0      4224               FALL  1       
I__490/O                                              Odrv12                  796    5020               FALL  1       
I__491/I                                              Span12Mux_v             0      5020               FALL  1       
I__491/O                                              Span12Mux_v             796    5816               FALL  1       
I__492/I                                              Span12Mux_h             0      5816               FALL  1       
I__492/O                                              Span12Mux_h             796    6612               FALL  1       
I__493/I                                              Span12Mux_h             0      6612               FALL  1       
I__493/O                                              Span12Mux_h             796    7408               FALL  1       
I__494/I                                              Sp12to4                 0      7408               FALL  1       
I__494/O                                              Sp12to4                 662    8069               FALL  1       
I__495/I                                              Span4Mux_s0_v           0      8069               FALL  1       
I__495/O                                              Span4Mux_s0_v           279    8348               FALL  1       
I__496/I                                              IoSpan4Mux              0      8348               FALL  1       
I__496/O                                              IoSpan4Mux              475    8824               FALL  1       
I__497/I                                              LocalMux                0      8824               FALL  1       
I__497/O                                              LocalMux                455    9278               FALL  1       
I__498/I                                              IoInMux                 0      9278               FALL  1       
I__498/O                                              IoInMux                 320    9599               FALL  1       
o_data_obuf_9_preio/DOUT0                             PRE_IO_PIN_TYPE_011001  0      9599               FALL  1       
o_data_obuf_9_preio/PADOUT                            PRE_IO_PIN_TYPE_011001  3297   12896              FALL  1       
o_data_obuf_9_iopad/DIN                               IO_PAD                  0      12896              FALL  1       
o_data_obuf_9_iopad/PACKAGEPIN:out                    IO_PAD                  2353   15250              FALL  1       
o_data[9]                                             sdram_controller        0      15250              FALL  1       

6.2.35::Path details for port: o_data_req
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data_req
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 16149


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay             11336
---------------------------- ------
Clock To Out Delay            16149

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2290/I                                           ClkMux                     0      3562               RISE  1       
I__2290/O                                           ClkMux                     455    4017               RISE  1       
U0.read_req_cnt_i_9_LC_5_20_1/clk                   LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.read_req_cnt_i_9_LC_5_20_1/lcout          LogicCell40_SEQ_MODE_1011  796    4813               RISE  2       
I__1835/I                                    Odrv4                      0      4813               RISE  1       
I__1835/O                                    Odrv4                      517    5330               RISE  1       
I__1837/I                                    Span4Mux_v                 0      5330               RISE  1       
I__1837/O                                    Span4Mux_v                 517    5847               RISE  1       
I__1838/I                                    LocalMux                   0      5847               RISE  1       
I__1838/O                                    LocalMux                   486    6332               RISE  1       
I__1839/I                                    InMux                      0      6332               RISE  1       
I__1839/O                                    InMux                      382    6715               RISE  1       
U0.read_req_cnt_i_RNI5874_9_LC_5_22_3/in3    LogicCell40_SEQ_MODE_0000  0      6715               RISE  1       
U0.read_req_cnt_i_RNI5874_9_LC_5_22_3/lcout  LogicCell40_SEQ_MODE_0000  465    7180               RISE  1       
I__1806/I                                    LocalMux                   0      7180               RISE  1       
I__1806/O                                    LocalMux                   486    7666               RISE  1       
I__1807/I                                    InMux                      0      7666               RISE  1       
I__1807/O                                    InMux                      382    8048               RISE  1       
U0.read_req_cnt_i_RNIS7SG_6_LC_5_22_6/in1    LogicCell40_SEQ_MODE_0000  0      8048               RISE  1       
U0.read_req_cnt_i_RNIS7SG_6_LC_5_22_6/lcout  LogicCell40_SEQ_MODE_0000  589    8638               RISE  1       
I__1796/I                                    Odrv12                     0      8638               RISE  1       
I__1796/O                                    Odrv12                     724    9361               RISE  1       
I__1797/I                                    Span12Mux_s4_v             0      9361               RISE  1       
I__1797/O                                    Span12Mux_s4_v             269    9630               RISE  1       
I__1798/I                                    LocalMux                   0      9630               RISE  1       
I__1798/O                                    LocalMux                   486    10116              RISE  1       
I__1799/I                                    IoInMux                    0      10116              RISE  1       
I__1799/O                                    IoInMux                    382    10498              RISE  1       
o_data_req_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      10498              RISE  1       
o_data_req_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     3297   13796              FALL  1       
o_data_req_obuf_iopad/DIN                    IO_PAD                     0      13796              FALL  1       
o_data_req_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   16149              FALL  1       
o_data_req                                   sdram_controller           0      16149              FALL  1       

6.2.36::Path details for port: o_data_valid
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data_valid
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13968


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              9155
---------------------------- ------
Clock To Out Delay            13968

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2280/I                                           ClkMux                     0      3562               RISE  1       
I__2280/O                                           ClkMux                     455    4017               RISE  1       
U0.cpu_den_i_LC_3_20_5/clk                          LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.cpu_den_i_LC_3_20_5/lcout            LogicCell40_SEQ_MODE_1010  796    4813               FALL  1       
I__873/I                                Odrv12                     0      4813               FALL  1       
I__873/O                                Odrv12                     796    5609               FALL  1       
I__874/I                                Span12Mux_v                0      5609               FALL  1       
I__874/O                                Span12Mux_v                796    6405               FALL  1       
I__875/I                                Sp12to4                    0      6405               FALL  1       
I__875/O                                Sp12to4                    662    7066               FALL  1       
I__876/I                                IoSpan4Mux                 0      7066               FALL  1       
I__876/O                                IoSpan4Mux                 475    7542               FALL  1       
I__877/I                                LocalMux                   0      7542               FALL  1       
I__877/O                                LocalMux                   455    7997               FALL  1       
I__878/I                                IoInMux                    0      7997               FALL  1       
I__878/O                                IoInMux                    320    8317               FALL  1       
o_data_valid_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8317               FALL  1       
o_data_valid_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11615              FALL  1       
o_data_valid_obuf_iopad/DIN             IO_PAD                     0      11615              FALL  1       
o_data_valid_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   13968              FALL  1       
o_data_valid                            sdram_controller           0      13968              FALL  1       

6.2.37::Path details for port: o_init_done
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_init_done
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12304


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7491
---------------------------- ------
Clock To Out Delay            12304

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2273/I                                           ClkMux                     0      3562               RISE  1       
I__2273/O                                           ClkMux                     455    4017               RISE  1       
U0.o_init_done_LC_4_17_3/clk                        LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_init_done_LC_4_17_3/lcout         LogicCell40_SEQ_MODE_1010  796    4813               RISE  8       
I__1641/I                              Odrv12                     0      4813               RISE  1       
I__1641/O                              Odrv12                     724    5537               RISE  1       
I__1649/I                              Span12Mux_s3_h             0      5537               RISE  1       
I__1649/O                              Span12Mux_s3_h             248    5785               RISE  1       
I__1654/I                              LocalMux                   0      5785               RISE  1       
I__1654/O                              LocalMux                   486    6270               RISE  1       
I__1658/I                              IoInMux                    0      6270               RISE  1       
I__1658/O                              IoInMux                    382    6653               RISE  1       
o_init_done_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6653               RISE  1       
o_init_done_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9950               FALL  1       
o_init_done_obuf_iopad/DIN             IO_PAD                     0      9950               FALL  1       
o_init_done_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   12304              FALL  1       
o_init_done                            sdram_controller           0      12304              FALL  1       

6.2.38::Path details for port: o_read_done
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_read_done
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 15653


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay             10840
---------------------------- ------
Clock To Out Delay            15653

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2282/I                                           ClkMux                     0      3562               RISE  1       
I__2282/O                                           ClkMux                     455    4017               RISE  1       
U0.read_done_i_LC_5_18_6/clk                        LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.read_done_i_LC_5_18_6/lcout              LogicCell40_SEQ_MODE_1010  796    4813               FALL  3       
I__1589/I                                   Odrv4                      0      4813               FALL  1       
I__1589/O                                   Odrv4                      548    5361               FALL  1       
I__1591/I                                   Span4Mux_v                 0      5361               FALL  1       
I__1591/O                                   Span4Mux_v                 548    5909               FALL  1       
I__1593/I                                   Span4Mux_v                 0      5909               FALL  1       
I__1593/O                                   Span4Mux_v                 548    6457               FALL  1       
I__1595/I                                   Span4Mux_s2_h              0      6457               FALL  1       
I__1595/O                                   Span4Mux_s2_h              300    6756               FALL  1       
I__1597/I                                   LocalMux                   0      6756               FALL  1       
I__1597/O                                   LocalMux                   455    7211               FALL  1       
I__1598/I                                   InMux                      0      7211               FALL  1       
I__1598/O                                   InMux                      320    7532               FALL  1       
U0.read_done_reg_i_RNIL8T8_LC_1_26_5/in0    LogicCell40_SEQ_MODE_0000  0      7532               FALL  1       
U0.read_done_reg_i_RNIL8T8_LC_1_26_5/lcout  LogicCell40_SEQ_MODE_0000  662    8193               RISE  1       
I__692/I                                    Odrv4                      0      8193               RISE  1       
I__692/O                                    Odrv4                      517    8710               RISE  1       
I__693/I                                    IoSpan4Mux                 0      8710               RISE  1       
I__693/O                                    IoSpan4Mux                 424    9134               RISE  1       
I__694/I                                    LocalMux                   0      9134               RISE  1       
I__694/O                                    LocalMux                   486    9620               RISE  1       
I__695/I                                    IoInMux                    0      9620               RISE  1       
I__695/O                                    IoInMux                    382    10002              RISE  1       
o_read_done_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      10002              RISE  1       
o_read_done_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     3297   13300              FALL  1       
o_read_done_obuf_iopad/DIN                  IO_PAD                     0      13300              FALL  1       
o_read_done_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   15653              FALL  1       
o_read_done                                 sdram_controller           0      15653              FALL  1       

6.2.39::Path details for port: o_sdram_addr[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[0]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12665


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7852
---------------------------- ------
Clock To Out Delay            12665

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_0_LC_4_21_2/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_0_LC_4_21_2/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1390/I                                 Odrv4                      0      4813               RISE  1       
I__1390/O                                 Odrv4                      517    5330               RISE  1       
I__1391/I                                 Span4Mux_v                 0      5330               RISE  1       
I__1391/O                                 Span4Mux_v                 517    5847               RISE  1       
I__1392/I                                 Span4Mux_s2_h              0      5847               RISE  1       
I__1392/O                                 Span4Mux_s2_h              300    6146               RISE  1       
I__1393/I                                 LocalMux                   0      6146               RISE  1       
I__1393/O                                 LocalMux                   486    6632               RISE  1       
I__1394/I                                 IoInMux                    0      6632               RISE  1       
I__1394/O                                 IoInMux                    382    7015               RISE  1       
o_sdram_addr_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7015               RISE  1       
o_sdram_addr_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10312              FALL  1       
o_sdram_addr_obuf_0_iopad/DIN             IO_PAD                     0      10312              FALL  1       
o_sdram_addr_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   12665              FALL  1       
o_sdram_addr[0]                           sdram_controller           0      12665              FALL  1       

6.2.40::Path details for port: o_sdram_addr[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[10]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12190


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7377
---------------------------- ------
Clock To Out Delay            12190

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_10_LC_4_22_5/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_10_LC_4_22_5/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1547/I                                  Odrv4                      0      4813               RISE  1       
I__1547/O                                  Odrv4                      517    5330               RISE  1       
I__1548/I                                  Span4Mux_s3_h              0      5330               RISE  1       
I__1548/O                                  Span4Mux_s3_h              341    5671               RISE  1       
I__1549/I                                  LocalMux                   0      5671               RISE  1       
I__1549/O                                  LocalMux                   486    6157               RISE  1       
I__1550/I                                  IoInMux                    0      6157               RISE  1       
I__1550/O                                  IoInMux                    382    6539               RISE  1       
o_sdram_addr_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6539               RISE  1       
o_sdram_addr_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9837               FALL  1       
o_sdram_addr_obuf_10_iopad/DIN             IO_PAD                     0      9837               FALL  1       
o_sdram_addr_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                     2353   12190              FALL  1       
o_sdram_addr[10]                           sdram_controller           0      12190              FALL  1       

6.2.41::Path details for port: o_sdram_addr[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[11]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13296


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8483
---------------------------- ------
Clock To Out Delay            13296

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2288/I                                           ClkMux                     0      3562               RISE  1       
I__2288/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_11_LC_3_22_2/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_11_LC_3_22_2/lcout        LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__934/I                                    Odrv4                      0      4813               FALL  1       
I__934/O                                    Odrv4                      548    5361               FALL  1       
I__935/I                                    Span4Mux_v                 0      5361               FALL  1       
I__935/O                                    Span4Mux_v                 548    5909               FALL  1       
I__936/I                                    Span4Mux_h                 0      5909               FALL  1       
I__936/O                                    Span4Mux_h                 465    6374               FALL  1       
I__937/I                                    Span4Mux_s3_v              0      6374               FALL  1       
I__937/O                                    Span4Mux_s3_v              496    6870               FALL  1       
I__938/I                                    LocalMux                   0      6870               FALL  1       
I__938/O                                    LocalMux                   455    7325               FALL  1       
I__939/I                                    IoInMux                    0      7325               FALL  1       
I__939/O                                    IoInMux                    320    7645               FALL  1       
o_sdram_addr_obuft_11_preio/DOUT0           PRE_IO_PIN_TYPE_101001     0      7645               FALL  1       
o_sdram_addr_obuft_11_preio/PADOUT          PRE_IO_PIN_TYPE_101001     3297   10943              FALL  1       
o_sdram_addr_obuft_11_iopad/DIN             IO_PAD                     0      10943              FALL  1       
o_sdram_addr_obuft_11_iopad/PACKAGEPIN:out  IO_PAD                     2353   13296              FALL  1       
o_sdram_addr[11]                            sdram_controller           0      13296              FALL  1       

6.2.42::Path details for port: o_sdram_addr[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[1]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12552


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7739
---------------------------- ------
Clock To Out Delay            12552

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_1_LC_6_21_0/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_1_LC_6_21_0/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1920/I                                 Odrv4                      0      4813               RISE  1       
I__1920/O                                 Odrv4                      517    5330               RISE  1       
I__1921/I                                 Span4Mux_h                 0      5330               RISE  1       
I__1921/O                                 Span4Mux_h                 444    5774               RISE  1       
I__1922/I                                 Span4Mux_s1_h              0      5774               RISE  1       
I__1922/O                                 Span4Mux_s1_h              258    6033               RISE  1       
I__1923/I                                 LocalMux                   0      6033               RISE  1       
I__1923/O                                 LocalMux                   486    6519               RISE  1       
I__1924/I                                 IoInMux                    0      6519               RISE  1       
I__1924/O                                 IoInMux                    382    6901               RISE  1       
o_sdram_addr_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6901               RISE  1       
o_sdram_addr_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10198              FALL  1       
o_sdram_addr_obuf_1_iopad/DIN             IO_PAD                     0      10198              FALL  1       
o_sdram_addr_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   12552              FALL  1       
o_sdram_addr[1]                           sdram_controller           0      12552              FALL  1       

6.2.43::Path details for port: o_sdram_addr[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[2]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12614


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7801
---------------------------- ------
Clock To Out Delay            12614

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_2_LC_4_21_4/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_2_LC_4_21_4/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1373/I                                 Odrv4                      0      4813               RISE  1       
I__1373/O                                 Odrv4                      517    5330               RISE  1       
I__1374/I                                 Span4Mux_s3_h              0      5330               RISE  1       
I__1374/O                                 Span4Mux_s3_h              341    5671               RISE  1       
I__1375/I                                 IoSpan4Mux                 0      5671               RISE  1       
I__1375/O                                 IoSpan4Mux                 424    6095               RISE  1       
I__1376/I                                 LocalMux                   0      6095               RISE  1       
I__1376/O                                 LocalMux                   486    6581               RISE  1       
I__1377/I                                 IoInMux                    0      6581               RISE  1       
I__1377/O                                 IoInMux                    382    6963               RISE  1       
o_sdram_addr_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6963               RISE  1       
o_sdram_addr_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10261              FALL  1       
o_sdram_addr_obuf_2_iopad/DIN             IO_PAD                     0      10261              FALL  1       
o_sdram_addr_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2353   12614              FALL  1       
o_sdram_addr[2]                           sdram_controller           0      12614              FALL  1       

6.2.44::Path details for port: o_sdram_addr[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[3]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12190


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7377
---------------------------- ------
Clock To Out Delay            12190

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_3_LC_4_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_3_LC_4_21_6/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1360/I                                 Odrv4                      0      4813               RISE  1       
I__1360/O                                 Odrv4                      517    5330               RISE  1       
I__1361/I                                 Span4Mux_s3_h              0      5330               RISE  1       
I__1361/O                                 Span4Mux_s3_h              341    5671               RISE  1       
I__1362/I                                 LocalMux                   0      5671               RISE  1       
I__1362/O                                 LocalMux                   486    6157               RISE  1       
I__1363/I                                 IoInMux                    0      6157               RISE  1       
I__1363/O                                 IoInMux                    382    6539               RISE  1       
o_sdram_addr_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6539               RISE  1       
o_sdram_addr_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9837               FALL  1       
o_sdram_addr_obuf_3_iopad/DIN             IO_PAD                     0      9837               FALL  1       
o_sdram_addr_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2353   12190              FALL  1       
o_sdram_addr[3]                           sdram_controller           0      12190              FALL  1       

6.2.45::Path details for port: o_sdram_addr[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[4]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12614


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7801
---------------------------- ------
Clock To Out Delay            12614

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_4_LC_6_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_4_LC_6_21_6/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__2161/I                                 Odrv4                      0      4813               RISE  1       
I__2161/O                                 Odrv4                      517    5330               RISE  1       
I__2162/I                                 Span4Mux_s3_h              0      5330               RISE  1       
I__2162/O                                 Span4Mux_s3_h              341    5671               RISE  1       
I__2163/I                                 IoSpan4Mux                 0      5671               RISE  1       
I__2163/O                                 IoSpan4Mux                 424    6095               RISE  1       
I__2164/I                                 LocalMux                   0      6095               RISE  1       
I__2164/O                                 LocalMux                   486    6581               RISE  1       
I__2165/I                                 IoInMux                    0      6581               RISE  1       
I__2165/O                                 IoInMux                    382    6963               RISE  1       
o_sdram_addr_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6963               RISE  1       
o_sdram_addr_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10261              FALL  1       
o_sdram_addr_obuf_4_iopad/DIN             IO_PAD                     0      10261              FALL  1       
o_sdram_addr_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2353   12614              FALL  1       
o_sdram_addr[4]                           sdram_controller           0      12614              FALL  1       

6.2.46::Path details for port: o_sdram_addr[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[5]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12934


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8121
---------------------------- ------
Clock To Out Delay            12934

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_5_LC_6_21_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_5_LC_6_21_1/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1903/I                                 Odrv4                      0      4813               RISE  1       
I__1903/O                                 Odrv4                      517    5330               RISE  1       
I__1904/I                                 Span4Mux_h                 0      5330               RISE  1       
I__1904/O                                 Span4Mux_h                 444    5774               RISE  1       
I__1905/I                                 Span4Mux_s0_h              0      5774               RISE  1       
I__1905/O                                 Span4Mux_s0_h              217    5991               RISE  1       
I__1906/I                                 IoSpan4Mux                 0      5991               RISE  1       
I__1906/O                                 IoSpan4Mux                 424    6415               RISE  1       
I__1907/I                                 LocalMux                   0      6415               RISE  1       
I__1907/O                                 LocalMux                   486    6901               RISE  1       
I__1908/I                                 IoInMux                    0      6901               RISE  1       
I__1908/O                                 IoInMux                    382    7283               RISE  1       
o_sdram_addr_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7283               RISE  1       
o_sdram_addr_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10581              FALL  1       
o_sdram_addr_obuf_5_iopad/DIN             IO_PAD                     0      10581              FALL  1       
o_sdram_addr_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2353   12934              FALL  1       
o_sdram_addr[5]                           sdram_controller           0      12934              FALL  1       

6.2.47::Path details for port: o_sdram_addr[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[6]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12417


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7604
---------------------------- ------
Clock To Out Delay            12417

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_6_LC_6_21_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_6_LC_6_21_3/lcout       LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__1891/I                                 Odrv12                     0      4813               FALL  1       
I__1891/O                                 Odrv12                     796    5609               FALL  1       
I__1892/I                                 Span12Mux_s5_h             0      5609               FALL  1       
I__1892/O                                 Span12Mux_s5_h             382    5991               FALL  1       
I__1893/I                                 LocalMux                   0      5991               FALL  1       
I__1893/O                                 LocalMux                   455    6446               FALL  1       
I__1894/I                                 IoInMux                    0      6446               FALL  1       
I__1894/O                                 IoInMux                    320    6767               FALL  1       
o_sdram_addr_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6767               FALL  1       
o_sdram_addr_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10064              FALL  1       
o_sdram_addr_obuf_6_iopad/DIN             IO_PAD                     0      10064              FALL  1       
o_sdram_addr_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2353   12417              FALL  1       
o_sdram_addr[6]                           sdram_controller           0      12417              FALL  1       

6.2.48::Path details for port: o_sdram_addr[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[7]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12056


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7243
---------------------------- ------
Clock To Out Delay            12056

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_7_LC_6_21_5/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_7_LC_6_21_5/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__2191/I                                 Odrv12                     0      4813               RISE  1       
I__2191/O                                 Odrv12                     724    5537               RISE  1       
I__2192/I                                 LocalMux                   0      5537               RISE  1       
I__2192/O                                 LocalMux                   486    6022               RISE  1       
I__2193/I                                 IoInMux                    0      6022               RISE  1       
I__2193/O                                 IoInMux                    382    6405               RISE  1       
o_sdram_addr_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6405               RISE  1       
o_sdram_addr_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9702               FALL  1       
o_sdram_addr_obuf_7_iopad/DIN             IO_PAD                     0      9702               FALL  1       
o_sdram_addr_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2353   12056              FALL  1       
o_sdram_addr[7]                           sdram_controller           0      12056              FALL  1       

6.2.49::Path details for port: o_sdram_addr[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[8]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13110


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8297
---------------------------- ------
Clock To Out Delay            13110

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_8_LC_4_22_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_8_LC_4_22_1/lcout       LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__1338/I                                 Odrv4                      0      4813               FALL  1       
I__1338/O                                 Odrv4                      548    5361               FALL  1       
I__1339/I                                 Span4Mux_v                 0      5361               FALL  1       
I__1339/O                                 Span4Mux_v                 548    5909               FALL  1       
I__1340/I                                 Span4Mux_s2_h              0      5909               FALL  1       
I__1340/O                                 Span4Mux_s2_h              300    6208               FALL  1       
I__1341/I                                 IoSpan4Mux                 0      6208               FALL  1       
I__1341/O                                 IoSpan4Mux                 475    6684               FALL  1       
I__1342/I                                 LocalMux                   0      6684               FALL  1       
I__1342/O                                 LocalMux                   455    7139               FALL  1       
I__1343/I                                 IoInMux                    0      7139               FALL  1       
I__1343/O                                 IoInMux                    320    7459               FALL  1       
o_sdram_addr_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7459               FALL  1       
o_sdram_addr_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10757              FALL  1       
o_sdram_addr_obuf_8_iopad/DIN             IO_PAD                     0      10757              FALL  1       
o_sdram_addr_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2353   13110              FALL  1       
o_sdram_addr[8]                           sdram_controller           0      13110              FALL  1       

6.2.50::Path details for port: o_sdram_addr[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[9]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13513


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8700
---------------------------- ------
Clock To Out Delay            13513

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_9_LC_4_22_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_9_LC_4_22_3/lcout       LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__1323/I                                 Odrv12                     0      4813               FALL  1       
I__1323/O                                 Odrv12                     796    5609               FALL  1       
I__1324/I                                 Sp12to4                    0      5609               FALL  1       
I__1324/O                                 Sp12to4                    662    6270               FALL  1       
I__1325/I                                 Span4Mux_s3_h              0      6270               FALL  1       
I__1325/O                                 Span4Mux_s3_h              341    6612               FALL  1       
I__1326/I                                 IoSpan4Mux                 0      6612               FALL  1       
I__1326/O                                 IoSpan4Mux                 475    7087               FALL  1       
I__1327/I                                 LocalMux                   0      7087               FALL  1       
I__1327/O                                 LocalMux                   455    7542               FALL  1       
I__1328/I                                 IoInMux                    0      7542               FALL  1       
I__1328/O                                 IoInMux                    320    7862               FALL  1       
o_sdram_addr_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7862               FALL  1       
o_sdram_addr_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11160              FALL  1       
o_sdram_addr_obuf_9_iopad/DIN             IO_PAD                     0      11160              FALL  1       
o_sdram_addr_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2353   13513              FALL  1       
o_sdram_addr[9]                           sdram_controller           0      13513              FALL  1       

6.2.51::Path details for port: o_sdram_blkaddr[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_blkaddr[0]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13110


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8297
---------------------------- ------
Clock To Out Delay            13110

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2303/I                                           ClkMux                     0      3562               RISE  1       
I__2303/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_blkaddr_0_LC_5_23_7/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_blkaddr_0_LC_5_23_7/lcout         LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__1756/I                                    Odrv4                      0      4813               FALL  1       
I__1756/O                                    Odrv4                      548    5361               FALL  1       
I__1757/I                                    Span4Mux_v                 0      5361               FALL  1       
I__1757/O                                    Span4Mux_v                 548    5909               FALL  1       
I__1758/I                                    Span4Mux_s2_h              0      5909               FALL  1       
I__1758/O                                    Span4Mux_s2_h              300    6208               FALL  1       
I__1759/I                                    IoSpan4Mux                 0      6208               FALL  1       
I__1759/O                                    IoSpan4Mux                 475    6684               FALL  1       
I__1760/I                                    LocalMux                   0      6684               FALL  1       
I__1760/O                                    LocalMux                   455    7139               FALL  1       
I__1761/I                                    IoInMux                    0      7139               FALL  1       
I__1761/O                                    IoInMux                    320    7459               FALL  1       
o_sdram_blkaddr_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7459               FALL  1       
o_sdram_blkaddr_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10757              FALL  1       
o_sdram_blkaddr_obuf_0_iopad/DIN             IO_PAD                     0      10757              FALL  1       
o_sdram_blkaddr_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   13110              FALL  1       
o_sdram_blkaddr[0]                           sdram_controller           0      13110              FALL  1       

6.2.52::Path details for port: o_sdram_blkaddr[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_blkaddr[1]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13172


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8359
---------------------------- ------
Clock To Out Delay            13172

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2299/I                                           ClkMux                     0      3562               RISE  1       
I__2299/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_blkaddr_1_LC_4_23_1/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_blkaddr_1_LC_4_23_1/lcout         LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__1515/I                                    Odrv12                     0      4813               FALL  1       
I__1515/O                                    Odrv12                     796    5609               FALL  1       
I__1516/I                                    Sp12to4                    0      5609               FALL  1       
I__1516/O                                    Sp12to4                    662    6270               FALL  1       
I__1517/I                                    IoSpan4Mux                 0      6270               FALL  1       
I__1517/O                                    IoSpan4Mux                 475    6746               FALL  1       
I__1518/I                                    LocalMux                   0      6746               FALL  1       
I__1518/O                                    LocalMux                   455    7201               FALL  1       
I__1519/I                                    IoInMux                    0      7201               FALL  1       
I__1519/O                                    IoInMux                    320    7521               FALL  1       
o_sdram_blkaddr_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7521               FALL  1       
o_sdram_blkaddr_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10819              FALL  1       
o_sdram_blkaddr_obuf_1_iopad/DIN             IO_PAD                     0      10819              FALL  1       
o_sdram_blkaddr_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   13172              FALL  1       
o_sdram_blkaddr[1]                           sdram_controller           0      13172              FALL  1       

6.2.53::Path details for port: o_sdram_casn
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_casn
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13379


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8566
---------------------------- ------
Clock To Out Delay            13379

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2292/I                                           ClkMux                     0      3562               RISE  1       
I__2292/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_casn_LC_7_18_3/clk                       LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_casn_LC_7_18_3/lcout         LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__2403/I                               Odrv4                      0      4813               FALL  1       
I__2403/O                               Odrv4                      548    5361               FALL  1       
I__2404/I                               Span4Mux_v                 0      5361               FALL  1       
I__2404/O                               Span4Mux_v                 548    5909               FALL  1       
I__2405/I                               Span4Mux_v                 0      5909               FALL  1       
I__2405/O                               Span4Mux_v                 548    6457               FALL  1       
I__2406/I                               Span4Mux_s3_v              0      6457               FALL  1       
I__2406/O                               Span4Mux_s3_v              496    6953               FALL  1       
I__2407/I                               LocalMux                   0      6953               FALL  1       
I__2407/O                               LocalMux                   455    7408               FALL  1       
I__2408/I                               IoInMux                    0      7408               FALL  1       
I__2408/O                               IoInMux                    320    7728               FALL  1       
o_sdram_casn_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7728               FALL  1       
o_sdram_casn_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11025              FALL  1       
o_sdram_casn_obuf_iopad/DIN             IO_PAD                     0      11025              FALL  1       
o_sdram_casn_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   13379              FALL  1       
o_sdram_casn                            sdram_controller           0      13379              FALL  1       

6.2.54::Path details for port: o_sdram_cke
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_cke
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12531


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7718
---------------------------- ------
Clock To Out Delay            12531

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2265/I                                           ClkMux                     0      3562               RISE  1       
I__2265/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_cke_LC_1_19_6/clk                        LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_cke_LC_1_19_6/lcout         LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__673/I                               Odrv4                      0      4813               RISE  1       
I__673/O                               Odrv4                      517    5330               RISE  1       
I__674/I                               Span4Mux_s1_h              0      5330               RISE  1       
I__674/O                               Span4Mux_s1_h              258    5588               RISE  1       
I__675/I                               IoSpan4Mux                 0      5588               RISE  1       
I__675/O                               IoSpan4Mux                 424    6012               RISE  1       
I__676/I                               LocalMux                   0      6012               RISE  1       
I__676/O                               LocalMux                   486    6498               RISE  1       
I__677/I                               IoInMux                    0      6498               RISE  1       
I__677/O                               IoInMux                    382    6880               RISE  1       
o_sdram_cke_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6880               RISE  1       
o_sdram_cke_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10178              FALL  1       
o_sdram_cke_obuf_iopad/DIN             IO_PAD                     0      10178              FALL  1       
o_sdram_cke_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   12531              FALL  1       
o_sdram_cke                            sdram_controller           0      12531              FALL  1       

6.2.55::Path details for port: o_sdram_clk
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_clk
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13968


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              9155
---------------------------- ------
Clock To Out Delay            13968

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2257/I                                           ClkMux                     0      3562               RISE  1       
I__2257/O                                           ClkMux                     455    4017               RISE  1       
power_down_reg1_i_LC_1_16_6/clk                     LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
power_down_reg1_i_LC_1_16_6/lcout      LogicCell40_SEQ_MODE_1010  796    4813               RISE  1       
I__632/I                               LocalMux                   0      4813               RISE  1       
I__632/O                               LocalMux                   486    5299               RISE  1       
I__633/I                               InMux                      0      5299               RISE  1       
I__633/O                               InMux                      382    5681               RISE  1       
o_sdram_clk_obuf_RNO_LC_1_17_3/in3     LogicCell40_SEQ_MODE_0000  0      5681               RISE  1       
o_sdram_clk_obuf_RNO_LC_1_17_3/lcout   LogicCell40_SEQ_MODE_0000  424    6105               FALL  1       
I__627/I                               Odrv4                      0      6105               FALL  1       
I__627/O                               Odrv4                      548    6653               FALL  1       
I__628/I                               Span4Mux_v                 0      6653               FALL  1       
I__628/O                               Span4Mux_v                 548    7201               FALL  1       
I__629/I                               Span4Mux_s3_h              0      7201               FALL  1       
I__629/O                               Span4Mux_s3_h              341    7542               FALL  1       
I__630/I                               LocalMux                   0      7542               FALL  1       
I__630/O                               LocalMux                   455    7997               FALL  1       
I__631/I                               IoInMux                    0      7997               FALL  1       
I__631/O                               IoInMux                    320    8317               FALL  1       
o_sdram_clk_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8317               FALL  1       
o_sdram_clk_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11615              FALL  1       
o_sdram_clk_obuf_iopad/DIN             IO_PAD                     0      11615              FALL  1       
o_sdram_clk_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   13968              FALL  1       
o_sdram_clk                            sdram_controller           0      13968              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_clk
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:F
Clock to Out Delay : 12905


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             12905
---------------------------- ------
Clock To Out Delay            12905

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  FALL  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     540    540                FALL  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      540                FALL  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2517   3057               FALL  1       
I__2255/I                                           gio2CtrlBuf                0      3057               FALL  1       
I__2255/O                                           gio2CtrlBuf                0      3057               FALL  1       
I__2256/I                                           GlobalMux                  0      3057               FALL  1       
I__2256/O                                           GlobalMux                  114    3171               FALL  1       
I__2258/I                                           Glb2LocalMux               0      3171               FALL  1       
I__2258/O                                           Glb2LocalMux               527    3698               FALL  1       
I__2323/I                                           LocalMux                   0      3698               FALL  1       
I__2323/O                                           LocalMux                   455    4153               FALL  1       
I__2324/I                                           InMux                      0      4153               FALL  1       
I__2324/O                                           InMux                      320    4474               FALL  1       
o_sdram_clk_obuf_RNO_LC_1_17_3/in0                  LogicCell40_SEQ_MODE_0000  0      4474               FALL  1       
o_sdram_clk_obuf_RNO_LC_1_17_3/lcout                LogicCell40_SEQ_MODE_0000  569    5042               FALL  1       
I__627/I                                            Odrv4                      0      5042               FALL  1       
I__627/O                                            Odrv4                      548    5590               FALL  1       
I__628/I                                            Span4Mux_v                 0      5590               FALL  1       
I__628/O                                            Span4Mux_v                 548    6138               FALL  1       
I__629/I                                            Span4Mux_s3_h              0      6138               FALL  1       
I__629/O                                            Span4Mux_s3_h              341    6479               FALL  1       
I__630/I                                            LocalMux                   0      6479               FALL  1       
I__630/O                                            LocalMux                   455    6934               FALL  1       
I__631/I                                            IoInMux                    0      6934               FALL  1       
I__631/O                                            IoInMux                    320    7254               FALL  1       
o_sdram_clk_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      7254               FALL  1       
o_sdram_clk_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     3297   10552              FALL  1       
o_sdram_clk_obuf_iopad/DIN                          IO_PAD                     0      10552              FALL  1       
o_sdram_clk_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2353   12905              FALL  1       
o_sdram_clk                                         sdram_controller           0      12905              FALL  1       

6.2.56::Path details for port: o_sdram_dqm[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_dqm[0]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12903


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8090
---------------------------- ------
Clock To Out Delay            12903

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2270/I                                           ClkMux                     0      3562               RISE  1       
I__2270/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dqm_i_LC_1_20_1/clk                        LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dqm_i_LC_1_20_1/lcout           LogicCell40_SEQ_MODE_1000  796    4813               FALL  2       
I__665/I                                 Odrv12                     0      4813               FALL  1       
I__665/O                                 Odrv12                     796    5609               FALL  1       
I__666/I                                 Sp12to4                    0      5609               FALL  1       
I__666/O                                 Sp12to4                    662    6270               FALL  1       
I__667/I                                 Span4Mux_s0_h              0      6270               FALL  1       
I__667/O                                 Span4Mux_s0_h              207    6477               FALL  1       
I__668/I                                 LocalMux                   0      6477               FALL  1       
I__668/O                                 LocalMux                   455    6932               FALL  1       
I__670/I                                 IoInMux                    0      6932               FALL  1       
I__670/O                                 IoInMux                    320    7252               FALL  1       
o_sdram_dqm_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7252               FALL  1       
o_sdram_dqm_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10550              FALL  1       
o_sdram_dqm_obuf_0_iopad/DIN             IO_PAD                     0      10550              FALL  1       
o_sdram_dqm_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   12903              FALL  1       
o_sdram_dqm[0]                           sdram_controller           0      12903              FALL  1       

6.2.57::Path details for port: o_sdram_dqm[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_dqm[1]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13379


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8566
---------------------------- ------
Clock To Out Delay            13379

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2270/I                                           ClkMux                     0      3562               RISE  1       
I__2270/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dqm_i_LC_1_20_1/clk                        LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dqm_i_LC_1_20_1/lcout           LogicCell40_SEQ_MODE_1000  796    4813               FALL  2       
I__665/I                                 Odrv12                     0      4813               FALL  1       
I__665/O                                 Odrv12                     796    5609               FALL  1       
I__666/I                                 Sp12to4                    0      5609               FALL  1       
I__666/O                                 Sp12to4                    662    6270               FALL  1       
I__667/I                                 Span4Mux_s0_h              0      6270               FALL  1       
I__667/O                                 Span4Mux_s0_h              207    6477               FALL  1       
I__669/I                                 IoSpan4Mux                 0      6477               FALL  1       
I__669/O                                 IoSpan4Mux                 475    6953               FALL  1       
I__671/I                                 LocalMux                   0      6953               FALL  1       
I__671/O                                 LocalMux                   455    7408               FALL  1       
I__672/I                                 IoInMux                    0      7408               FALL  1       
I__672/O                                 IoInMux                    320    7728               FALL  1       
o_sdram_dqm_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7728               FALL  1       
o_sdram_dqm_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   11025              FALL  1       
o_sdram_dqm_obuf_1_iopad/DIN             IO_PAD                     0      11025              FALL  1       
o_sdram_dqm_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   13379              FALL  1       
o_sdram_dqm[1]                           sdram_controller           0      13379              FALL  1       

6.2.58::Path details for port: o_sdram_rasn
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_rasn
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13100


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8287
---------------------------- ------
Clock To Out Delay            13100

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2270/I                                           ClkMux                     0      3562               RISE  1       
I__2270/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_rasn_LC_1_20_4/clk                       LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_rasn_LC_1_20_4/lcout         LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__659/I                                Odrv4                      0      4813               RISE  1       
I__659/O                                Odrv4                      517    5330               RISE  1       
I__660/I                                Span4Mux_v                 0      5330               RISE  1       
I__660/O                                Span4Mux_v                 517    5847               RISE  1       
I__661/I                                Span4Mux_v                 0      5847               RISE  1       
I__661/O                                Span4Mux_v                 517    6363               RISE  1       
I__662/I                                Span4Mux_s0_h              0      6363               RISE  1       
I__662/O                                Span4Mux_s0_h              217    6581               RISE  1       
I__663/I                                LocalMux                   0      6581               RISE  1       
I__663/O                                LocalMux                   486    7066               RISE  1       
I__664/I                                IoInMux                    0      7066               RISE  1       
I__664/O                                IoInMux                    382    7449               RISE  1       
o_sdram_rasn_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7449               RISE  1       
o_sdram_rasn_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10746              FALL  1       
o_sdram_rasn_obuf_iopad/DIN             IO_PAD                     0      10746              FALL  1       
o_sdram_rasn_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   13100              FALL  1       
o_sdram_rasn                            sdram_controller           0      13100              FALL  1       

6.2.59::Path details for port: o_sdram_wen
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_wen
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12345


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7532
---------------------------- ------
Clock To Out Delay            12345

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2275/I                                           ClkMux                     0      3562               RISE  1       
I__2275/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_wen_LC_1_21_7/clk                        LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_wen_LC_1_21_7/lcout         LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__655/I                               Odrv12                     0      4813               FALL  1       
I__655/O                               Odrv12                     796    5609               FALL  1       
I__656/I                               Span12Mux_s4_v             0      5609               FALL  1       
I__656/O                               Span12Mux_s4_v             310    5919               FALL  1       
I__657/I                               LocalMux                   0      5919               FALL  1       
I__657/O                               LocalMux                   455    6374               FALL  1       
I__658/I                               IoInMux                    0      6374               FALL  1       
I__658/O                               IoInMux                    320    6694               FALL  1       
o_sdram_wen_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6694               FALL  1       
o_sdram_wen_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9992               FALL  1       
o_sdram_wen_obuf_iopad/DIN             IO_PAD                     0      9992               FALL  1       
o_sdram_wen_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   12345              FALL  1       
o_sdram_wen                            sdram_controller           0      12345              FALL  1       

6.2.60::Path details for port: o_write_done
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_write_done
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 14733


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              9920
---------------------------- ------
Clock To Out Delay            14733

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2279/I                                           ClkMux                     0      3562               RISE  1       
I__2279/O                                           ClkMux                     455    4017               RISE  1       
U0.write_done_i_LC_5_17_4/clk                       LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.write_done_i_LC_5_17_4/lcout              LogicCell40_SEQ_MODE_1010  796    4813               FALL  3       
I__1679/I                                    Odrv4                      0      4813               FALL  1       
I__1679/O                                    Odrv4                      548    5361               FALL  1       
I__1681/I                                    Span4Mux_v                 0      5361               FALL  1       
I__1681/O                                    Span4Mux_v                 548    5909               FALL  1       
I__1683/I                                    Span4Mux_v                 0      5909               FALL  1       
I__1683/O                                    Span4Mux_v                 548    6457               FALL  1       
I__1685/I                                    LocalMux                   0      6457               FALL  1       
I__1685/O                                    LocalMux                   455    6911               FALL  1       
I__1687/I                                    InMux                      0      6911               FALL  1       
I__1687/O                                    InMux                      320    7232               FALL  1       
U0.write_done_reg_i_RNIJJ8L_LC_2_25_1/in3    LogicCell40_SEQ_MODE_0000  0      7232               FALL  1       
U0.write_done_reg_i_RNIJJ8L_LC_2_25_1/lcout  LogicCell40_SEQ_MODE_0000  465    7697               RISE  1       
I__754/I                                     Odrv4                      0      7697               RISE  1       
I__754/O                                     Odrv4                      517    8214               RISE  1       
I__755/I                                     LocalMux                   0      8214               RISE  1       
I__755/O                                     LocalMux                   486    8700               RISE  1       
I__756/I                                     IoInMux                    0      8700               RISE  1       
I__756/O                                     IoInMux                    382    9082               RISE  1       
o_write_done_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      9082               RISE  1       
o_write_done_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     3297   12380              FALL  1       
o_write_done_obuf_iopad/DIN                  IO_PAD                     0      12380              FALL  1       
o_write_done_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   14733              FALL  1       
o_write_done                                 sdram_controller           0      14733              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: io_sdram_dq[0]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[0]:out
Input Port       : i_data[0]
Pad to Pad Delay : 11244

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[0]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_0_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_0_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_0_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_0_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1500               RISE  1       
I__581/I                                  Odrv12                  0      1500               RISE  1       
I__581/O                                  Odrv12                  724    2223               RISE  1       
I__582/I                                  Span12Mux_h             0      2223               RISE  1       
I__582/O                                  Span12Mux_h             724    2947               RISE  1       
I__583/I                                  Span12Mux_h             0      2947               RISE  1       
I__583/O                                  Span12Mux_h             724    3670               RISE  1       
I__584/I                                  Sp12to4                 0      3670               RISE  1       
I__584/O                                  Sp12to4                 631    4301               RISE  1       
I__585/I                                  IoSpan4Mux              0      4301               RISE  1       
I__585/O                                  IoSpan4Mux              424    4725               RISE  1       
I__586/I                                  LocalMux                0      4725               RISE  1       
I__586/O                                  LocalMux                486    5211               RISE  1       
I__587/I                                  IoInMux                 0      5211               RISE  1       
I__587/O                                  IoInMux                 382    5593               RISE  1       
io_sdram_dq_iobuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_101000  0      5593               RISE  1       
io_sdram_dq_iobuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_101000  3297   8891               FALL  1       
io_sdram_dq_iobuf_0_iopad/DIN             IO_PAD                  0      8891               FALL  1       
io_sdram_dq_iobuf_0_iopad/PACKAGEPIN:out  IO_PAD                  2353   11244              FALL  1       
io_sdram_dq[0]:out                        sdram_controller        0      11244              FALL  1       

6.3.2::Path details for port: io_sdram_dq[10]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[10]:out
Input Port       : i_data[10]
Pad to Pad Delay : 11998

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[10]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_10_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_10_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_10_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_10_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1272               FALL  1       
I__554/I                                   Odrv12                  0      1272               FALL  1       
I__554/O                                   Odrv12                  796    2068               FALL  1       
I__555/I                                   Span12Mux_h             0      2068               FALL  1       
I__555/O                                   Span12Mux_h             796    2864               FALL  1       
I__556/I                                   Span12Mux_h             0      2864               FALL  1       
I__556/O                                   Span12Mux_h             796    3660               FALL  1       
I__557/I                                   Sp12to4                 0      3660               FALL  1       
I__557/O                                   Sp12to4                 662    4322               FALL  1       
I__558/I                                   Span4Mux_s2_h           0      4322               FALL  1       
I__558/O                                   Span4Mux_s2_h           300    4621               FALL  1       
I__559/I                                   IoSpan4Mux              0      4621               FALL  1       
I__559/O                                   IoSpan4Mux              475    5097               FALL  1       
I__560/I                                   IoSpan4Mux              0      5097               FALL  1       
I__560/O                                   IoSpan4Mux              475    5572               FALL  1       
I__561/I                                   LocalMux                0      5572               FALL  1       
I__561/O                                   LocalMux                455    6027               FALL  1       
I__562/I                                   IoInMux                 0      6027               FALL  1       
I__562/O                                   IoInMux                 320    6348               FALL  1       
io_sdram_dq_iobuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      6348               FALL  1       
io_sdram_dq_iobuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   9645               FALL  1       
io_sdram_dq_iobuf_10_iopad/DIN             IO_PAD                  0      9645               FALL  1       
io_sdram_dq_iobuf_10_iopad/PACKAGEPIN:out  IO_PAD                  2353   11998              FALL  1       
io_sdram_dq[10]:out                        sdram_controller        0      11998              FALL  1       

6.3.3::Path details for port: io_sdram_dq[11]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[11]:out
Input Port       : i_data[11]
Pad to Pad Delay : 10344

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[11]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_11_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_11_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_11_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_11_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1500               RISE  1       
I__506/I                                   Odrv12                  0      1500               RISE  1       
I__506/O                                   Odrv12                  724    2223               RISE  1       
I__507/I                                   Span12Mux_h             0      2223               RISE  1       
I__507/O                                   Span12Mux_h             724    2947               RISE  1       
I__508/I                                   Span12Mux_h             0      2947               RISE  1       
I__508/O                                   Span12Mux_h             724    3670               RISE  1       
I__509/I                                   Span12Mux_s1_v          0      3670               RISE  1       
I__509/O                                   Span12Mux_s1_v          155    3825               RISE  1       
I__510/I                                   LocalMux                0      3825               RISE  1       
I__510/O                                   LocalMux                486    4311               RISE  1       
I__511/I                                   IoInMux                 0      4311               RISE  1       
I__511/O                                   IoInMux                 382    4694               RISE  1       
io_sdram_dq_iobuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      4694               RISE  1       
io_sdram_dq_iobuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   7991               FALL  1       
io_sdram_dq_iobuf_11_iopad/DIN             IO_PAD                  0      7991               FALL  1       
io_sdram_dq_iobuf_11_iopad/PACKAGEPIN:out  IO_PAD                  2353   10344              FALL  1       
io_sdram_dq[11]:out                        sdram_controller        0      10344              FALL  1       

6.3.4::Path details for port: io_sdram_dq[12]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[12]:out
Input Port       : i_data[12]
Pad to Pad Delay : 11285

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[12]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_12_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_12_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_12_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_12_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1500               RISE  1       
I__416/I                                   Odrv12                  0      1500               RISE  1       
I__416/O                                   Odrv12                  724    2223               RISE  1       
I__417/I                                   Span12Mux_h             0      2223               RISE  1       
I__417/O                                   Span12Mux_h             724    2947               RISE  1       
I__418/I                                   Span12Mux_h             0      2947               RISE  1       
I__418/O                                   Span12Mux_h             724    3670               RISE  1       
I__419/I                                   Sp12to4                 0      3670               RISE  1       
I__419/O                                   Sp12to4                 631    4301               RISE  1       
I__420/I                                   Span4Mux_s3_v           0      4301               RISE  1       
I__420/O                                   Span4Mux_s3_v           465    4766               RISE  1       
I__421/I                                   LocalMux                0      4766               RISE  1       
I__421/O                                   LocalMux                486    5252               RISE  1       
I__422/I                                   IoInMux                 0      5252               RISE  1       
I__422/O                                   IoInMux                 382    5634               RISE  1       
io_sdram_dq_iobuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      5634               RISE  1       
io_sdram_dq_iobuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   8932               FALL  1       
io_sdram_dq_iobuf_12_iopad/DIN             IO_PAD                  0      8932               FALL  1       
io_sdram_dq_iobuf_12_iopad/PACKAGEPIN:out  IO_PAD                  2353   11285              FALL  1       
io_sdram_dq[12]:out                        sdram_controller        0      11285              FALL  1       

6.3.5::Path details for port: io_sdram_dq[13]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[13]:out
Input Port       : i_data[13]
Pad to Pad Delay : 10541

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[13]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_13_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_13_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_13_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_13_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1500               RISE  1       
I__548/I                                   Odrv12                  0      1500               RISE  1       
I__548/O                                   Odrv12                  724    2223               RISE  1       
I__549/I                                   Span12Mux_h             0      2223               RISE  1       
I__549/O                                   Span12Mux_h             724    2947               RISE  1       
I__550/I                                   Span12Mux_h             0      2947               RISE  1       
I__550/O                                   Span12Mux_h             724    3670               RISE  1       
I__551/I                                   Span12Mux_s5_v          0      3670               RISE  1       
I__551/O                                   Span12Mux_s5_v          351    4022               RISE  1       
I__552/I                                   LocalMux                0      4022               RISE  1       
I__552/O                                   LocalMux                486    4508               RISE  1       
I__553/I                                   IoInMux                 0      4508               RISE  1       
I__553/O                                   IoInMux                 382    4890               RISE  1       
io_sdram_dq_iobuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      4890               RISE  1       
io_sdram_dq_iobuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   8188               FALL  1       
io_sdram_dq_iobuf_13_iopad/DIN             IO_PAD                  0      8188               FALL  1       
io_sdram_dq_iobuf_13_iopad/PACKAGEPIN:out  IO_PAD                  2353   10541              FALL  1       
io_sdram_dq[13]:out                        sdram_controller        0      10541              FALL  1       

6.3.6::Path details for port: io_sdram_dq[14]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[14]:out
Input Port       : i_data[14]
Pad to Pad Delay : 11637

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[14]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_14_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_14_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_14_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_14_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1500               RISE  1       
I__619/I                                   Odrv12                  0      1500               RISE  1       
I__619/O                                   Odrv12                  724    2223               RISE  1       
I__620/I                                   Span12Mux_h             0      2223               RISE  1       
I__620/O                                   Span12Mux_h             724    2947               RISE  1       
I__621/I                                   Span12Mux_h             0      2947               RISE  1       
I__621/O                                   Span12Mux_h             724    3670               RISE  1       
I__622/I                                   Sp12to4                 0      3670               RISE  1       
I__622/O                                   Sp12to4                 631    4301               RISE  1       
I__623/I                                   Span4Mux_v              0      4301               RISE  1       
I__623/O                                   Span4Mux_v              517    4818               RISE  1       
I__624/I                                   Span4Mux_s1_v           0      4818               RISE  1       
I__624/O                                   Span4Mux_s1_v           300    5118               RISE  1       
I__625/I                                   LocalMux                0      5118               RISE  1       
I__625/O                                   LocalMux                486    5603               RISE  1       
I__626/I                                   IoInMux                 0      5603               RISE  1       
I__626/O                                   IoInMux                 382    5986               RISE  1       
io_sdram_dq_iobuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      5986               RISE  1       
io_sdram_dq_iobuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   9283               FALL  1       
io_sdram_dq_iobuf_14_iopad/DIN             IO_PAD                  0      9283               FALL  1       
io_sdram_dq_iobuf_14_iopad/PACKAGEPIN:out  IO_PAD                  2353   11637              FALL  1       
io_sdram_dq[14]:out                        sdram_controller        0      11637              FALL  1       

6.3.7::Path details for port: io_sdram_dq[15]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[15]:out
Input Port       : i_data[15]
Pad to Pad Delay : 11637

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[15]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_15_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_15_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_15_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_15_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1500               RISE  1       
I__597/I                                   Odrv12                  0      1500               RISE  1       
I__597/O                                   Odrv12                  724    2223               RISE  1       
I__598/I                                   Span12Mux_h             0      2223               RISE  1       
I__598/O                                   Span12Mux_h             724    2947               RISE  1       
I__599/I                                   Span12Mux_h             0      2947               RISE  1       
I__599/O                                   Span12Mux_h             724    3670               RISE  1       
I__600/I                                   Sp12to4                 0      3670               RISE  1       
I__600/O                                   Sp12to4                 631    4301               RISE  1       
I__601/I                                   Span4Mux_v              0      4301               RISE  1       
I__601/O                                   Span4Mux_v              517    4818               RISE  1       
I__602/I                                   Span4Mux_s1_v           0      4818               RISE  1       
I__602/O                                   Span4Mux_s1_v           300    5118               RISE  1       
I__603/I                                   LocalMux                0      5118               RISE  1       
I__603/O                                   LocalMux                486    5603               RISE  1       
I__604/I                                   IoInMux                 0      5603               RISE  1       
I__604/O                                   IoInMux                 382    5986               RISE  1       
io_sdram_dq_iobuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      5986               RISE  1       
io_sdram_dq_iobuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   9283               FALL  1       
io_sdram_dq_iobuf_15_iopad/DIN             IO_PAD                  0      9283               FALL  1       
io_sdram_dq_iobuf_15_iopad/PACKAGEPIN:out  IO_PAD                  2353   11637              FALL  1       
io_sdram_dq[15]:out                        sdram_controller        0      11637              FALL  1       

6.3.8::Path details for port: io_sdram_dq[1]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[1]:out
Input Port       : i_data[1]
Pad to Pad Delay : 11244

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[1]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_1_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_1_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_1_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_1_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1500               RISE  1       
I__499/I                                  Odrv12                  0      1500               RISE  1       
I__499/O                                  Odrv12                  724    2223               RISE  1       
I__500/I                                  Span12Mux_h             0      2223               RISE  1       
I__500/O                                  Span12Mux_h             724    2947               RISE  1       
I__501/I                                  Span12Mux_h             0      2947               RISE  1       
I__501/O                                  Span12Mux_h             724    3670               RISE  1       
I__502/I                                  Sp12to4                 0      3670               RISE  1       
I__502/O                                  Sp12to4                 631    4301               RISE  1       
I__503/I                                  IoSpan4Mux              0      4301               RISE  1       
I__503/O                                  IoSpan4Mux              424    4725               RISE  1       
I__504/I                                  LocalMux                0      4725               RISE  1       
I__504/O                                  LocalMux                486    5211               RISE  1       
I__505/I                                  IoInMux                 0      5211               RISE  1       
I__505/O                                  IoInMux                 382    5593               RISE  1       
io_sdram_dq_iobuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      5593               RISE  1       
io_sdram_dq_iobuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   8891               FALL  1       
io_sdram_dq_iobuf_1_iopad/DIN             IO_PAD                  0      8891               FALL  1       
io_sdram_dq_iobuf_1_iopad/PACKAGEPIN:out  IO_PAD                  2353   11244              FALL  1       
io_sdram_dq[1]:out                        sdram_controller        0      11244              FALL  1       

6.3.9::Path details for port: io_sdram_dq[2]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[2]:out
Input Port       : i_data[2]
Pad to Pad Delay : 11719

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[2]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_2_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_2_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_2_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_2_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1272               FALL  1       
I__376/I                                  Odrv12                  0      1272               FALL  1       
I__376/O                                  Odrv12                  796    2068               FALL  1       
I__377/I                                  Span12Mux_h             0      2068               FALL  1       
I__377/O                                  Span12Mux_h             796    2864               FALL  1       
I__378/I                                  Span12Mux_h             0      2864               FALL  1       
I__378/O                                  Span12Mux_h             796    3660               FALL  1       
I__379/I                                  Sp12to4                 0      3660               FALL  1       
I__379/O                                  Sp12to4                 662    4322               FALL  1       
I__380/I                                  Span4Mux_s3_v           0      4322               FALL  1       
I__380/O                                  Span4Mux_s3_v           496    4818               FALL  1       
I__381/I                                  IoSpan4Mux              0      4818               FALL  1       
I__381/O                                  IoSpan4Mux              475    5293               FALL  1       
I__382/I                                  LocalMux                0      5293               FALL  1       
I__382/O                                  LocalMux                455    5748               FALL  1       
I__383/I                                  IoInMux                 0      5748               FALL  1       
I__383/O                                  IoInMux                 320    6069               FALL  1       
io_sdram_dq_iobuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      6069               FALL  1       
io_sdram_dq_iobuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   9366               FALL  1       
io_sdram_dq_iobuf_2_iopad/DIN             IO_PAD                  0      9366               FALL  1       
io_sdram_dq_iobuf_2_iopad/PACKAGEPIN:out  IO_PAD                  2353   11719              FALL  1       
io_sdram_dq[2]:out                        sdram_controller        0      11719              FALL  1       

6.3.10::Path details for port: io_sdram_dq[3]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[3]:out
Input Port       : i_data[3]
Pad to Pad Delay : 12257

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[3]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_3_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_3_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_3_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_3_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1272               FALL  1       
I__463/I                                  Odrv12                  0      1272               FALL  1       
I__463/O                                  Odrv12                  796    2068               FALL  1       
I__464/I                                  Span12Mux_h             0      2068               FALL  1       
I__464/O                                  Span12Mux_h             796    2864               FALL  1       
I__465/I                                  Span12Mux_h             0      2864               FALL  1       
I__465/O                                  Span12Mux_h             796    3660               FALL  1       
I__466/I                                  Span12Mux_v             0      3660               FALL  1       
I__466/O                                  Span12Mux_v             796    4456               FALL  1       
I__467/I                                  Sp12to4                 0      4456               FALL  1       
I__467/O                                  Sp12to4                 662    5118               FALL  1       
I__468/I                                  Span4Mux_h              0      5118               FALL  1       
I__468/O                                  Span4Mux_h              465    5583               FALL  1       
I__469/I                                  Span4Mux_s1_h           0      5583               FALL  1       
I__469/O                                  Span4Mux_s1_h           248    5831               FALL  1       
I__470/I                                  LocalMux                0      5831               FALL  1       
I__470/O                                  LocalMux                455    6286               FALL  1       
I__471/I                                  IoInMux                 0      6286               FALL  1       
I__471/O                                  IoInMux                 320    6606               FALL  1       
io_sdram_dq_iobuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      6606               FALL  1       
io_sdram_dq_iobuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   9904               FALL  1       
io_sdram_dq_iobuf_3_iopad/DIN             IO_PAD                  0      9904               FALL  1       
io_sdram_dq_iobuf_3_iopad/PACKAGEPIN:out  IO_PAD                  2353   12257              FALL  1       
io_sdram_dq[3]:out                        sdram_controller        0      12257              FALL  1       

6.3.11::Path details for port: io_sdram_dq[4]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[4]:out
Input Port       : i_data[4]
Pad to Pad Delay : 12784

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[4]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_4_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_4_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_4_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_4_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1272               FALL  1       
I__472/I                                  Odrv12                  0      1272               FALL  1       
I__472/O                                  Odrv12                  796    2068               FALL  1       
I__473/I                                  Span12Mux_h             0      2068               FALL  1       
I__473/O                                  Span12Mux_h             796    2864               FALL  1       
I__474/I                                  Span12Mux_h             0      2864               FALL  1       
I__474/O                                  Span12Mux_h             796    3660               FALL  1       
I__475/I                                  Span12Mux_v             0      3660               FALL  1       
I__475/O                                  Span12Mux_v             796    4456               FALL  1       
I__476/I                                  Sp12to4                 0      4456               FALL  1       
I__476/O                                  Sp12to4                 662    5118               FALL  1       
I__477/I                                  Span4Mux_h              0      5118               FALL  1       
I__477/O                                  Span4Mux_h              465    5583               FALL  1       
I__478/I                                  Span4Mux_s2_h           0      5583               FALL  1       
I__478/O                                  Span4Mux_s2_h           300    5883               FALL  1       
I__479/I                                  IoSpan4Mux              0      5883               FALL  1       
I__479/O                                  IoSpan4Mux              475    6358               FALL  1       
I__480/I                                  LocalMux                0      6358               FALL  1       
I__480/O                                  LocalMux                455    6813               FALL  1       
I__481/I                                  IoInMux                 0      6813               FALL  1       
I__481/O                                  IoInMux                 320    7133               FALL  1       
io_sdram_dq_iobuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      7133               FALL  1       
io_sdram_dq_iobuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   10431              FALL  1       
io_sdram_dq_iobuf_4_iopad/DIN             IO_PAD                  0      10431              FALL  1       
io_sdram_dq_iobuf_4_iopad/PACKAGEPIN:out  IO_PAD                  2353   12784              FALL  1       
io_sdram_dq[4]:out                        sdram_controller        0      12784              FALL  1       

6.3.12::Path details for port: io_sdram_dq[5]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[5]:out
Input Port       : i_data[5]
Pad to Pad Delay : 12432

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[5]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_5_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_5_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_5_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_5_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1272               FALL  1       
I__399/I                                  Odrv12                  0      1272               FALL  1       
I__399/O                                  Odrv12                  796    2068               FALL  1       
I__400/I                                  Span12Mux_v             0      2068               FALL  1       
I__400/O                                  Span12Mux_v             796    2864               FALL  1       
I__401/I                                  Span12Mux_h             0      2864               FALL  1       
I__401/O                                  Span12Mux_h             796    3660               FALL  1       
I__402/I                                  Span12Mux_h             0      3660               FALL  1       
I__402/O                                  Span12Mux_h             796    4456               FALL  1       
I__403/I                                  Span12Mux_s6_h          0      4456               FALL  1       
I__403/O                                  Span12Mux_s6_h          413    4869               FALL  1       
I__404/I                                  Sp12to4                 0      4869               FALL  1       
I__404/O                                  Sp12to4                 662    5531               FALL  1       
I__405/I                                  IoSpan4Mux              0      5531               FALL  1       
I__405/O                                  IoSpan4Mux              475    6007               FALL  1       
I__406/I                                  LocalMux                0      6007               FALL  1       
I__406/O                                  LocalMux                455    6461               FALL  1       
I__407/I                                  IoInMux                 0      6461               FALL  1       
I__407/O                                  IoInMux                 320    6782               FALL  1       
io_sdram_dq_iobuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      6782               FALL  1       
io_sdram_dq_iobuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   10079              FALL  1       
io_sdram_dq_iobuf_5_iopad/DIN             IO_PAD                  0      10079              FALL  1       
io_sdram_dq_iobuf_5_iopad/PACKAGEPIN:out  IO_PAD                  2353   12432              FALL  1       
io_sdram_dq[5]:out                        sdram_controller        0      12432              FALL  1       

6.3.13::Path details for port: io_sdram_dq[6]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[6]:out
Input Port       : i_data[6]
Pad to Pad Delay : 13187

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[6]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_6_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_6_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_6_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_6_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1272               FALL  1       
I__366/I                                  Odrv12                  0      1272               FALL  1       
I__366/O                                  Odrv12                  796    2068               FALL  1       
I__367/I                                  Span12Mux_v             0      2068               FALL  1       
I__367/O                                  Span12Mux_v             796    2864               FALL  1       
I__368/I                                  Span12Mux_v             0      2864               FALL  1       
I__368/O                                  Span12Mux_v             796    3660               FALL  1       
I__369/I                                  Span12Mux_h             0      3660               FALL  1       
I__369/O                                  Span12Mux_h             796    4456               FALL  1       
I__370/I                                  Span12Mux_h             0      4456               FALL  1       
I__370/O                                  Span12Mux_h             796    5252               FALL  1       
I__371/I                                  Sp12to4                 0      5252               FALL  1       
I__371/O                                  Sp12to4                 662    5914               FALL  1       
I__372/I                                  Span4Mux_v              0      5914               FALL  1       
I__372/O                                  Span4Mux_v              548    6461               FALL  1       
I__373/I                                  Span4Mux_s2_h           0      6461               FALL  1       
I__373/O                                  Span4Mux_s2_h           300    6761               FALL  1       
I__374/I                                  LocalMux                0      6761               FALL  1       
I__374/O                                  LocalMux                455    7216               FALL  1       
I__375/I                                  IoInMux                 0      7216               FALL  1       
I__375/O                                  IoInMux                 320    7536               FALL  1       
io_sdram_dq_iobuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      7536               FALL  1       
io_sdram_dq_iobuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_101001  3297   10834              FALL  1       
io_sdram_dq_iobuf_6_iopad/DIN             IO_PAD                  0      10834              FALL  1       
io_sdram_dq_iobuf_6_iopad/PACKAGEPIN:out  IO_PAD                  2353   13187              FALL  1       
io_sdram_dq[6]:out                        sdram_controller        0      13187              FALL  1       

6.3.14::Path details for port: io_sdram_dq[7]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[7]:out
Input Port       : i_data[7]
Pad to Pad Delay : 12898

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[7]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_7_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_7_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_7_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_7_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1272               FALL  1       
I__521/I                                  Odrv12                  0      1272               FALL  1       
I__521/O                                  Odrv12                  796    2068               FALL  1       
I__522/I                                  Span12Mux_h             0      2068               FALL  1       
I__522/O                                  Span12Mux_h             796    2864               FALL  1       
I__523/I                                  Span12Mux_h             0      2864               FALL  1       
I__523/O                                  Span12Mux_h             796    3660               FALL  1       
I__524/I                                  Span12Mux_v             0      3660               FALL  1       
I__524/O                                  Span12Mux_v             796    4456               FALL  1       
I__525/I                                  Sp12to4                 0      4456               FALL  1       
I__525/O                                  Sp12to4                 662    5118               FALL  1       
I__526/I                                  Span4Mux_h              0      5118               FALL  1       
I__526/O                                  Span4Mux_h              465    5583               FALL  1       
I__527/I                                  Span4Mux_v              0      5583               FALL  1       
I__527/O                                  Span4Mux_v              548    6131               FALL  1       
I__528/I                                  Span4Mux_s3_h           0      6131               FALL  1       
I__528/O                                  Span4Mux_s3_h           341    6472               FALL  1       
I__529/I                                  LocalMux                0      6472               FALL  1       
I__529/O                                  LocalMux                455    6927               FALL  1       
I__530/I                                  IoInMux                 0      6927               FALL  1       
I__530/O                                  IoInMux                 320    7247               FALL  1       
io_sdram_dq_iobuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_101000  0      7247               FALL  1       
io_sdram_dq_iobuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_101000  3297   10544              FALL  1       
io_sdram_dq_iobuf_7_iopad/DIN             IO_PAD                  0      10544              FALL  1       
io_sdram_dq_iobuf_7_iopad/PACKAGEPIN:out  IO_PAD                  2353   12898              FALL  1       
io_sdram_dq[7]:out                        sdram_controller        0      12898              FALL  1       

6.3.15::Path details for port: io_sdram_dq[8]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[8]:out
Input Port       : i_data[8]
Pad to Pad Delay : 12391

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[8]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_8_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_8_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_8_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_8_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1272               FALL  1       
I__423/I                                  Odrv12                  0      1272               FALL  1       
I__423/O                                  Odrv12                  796    2068               FALL  1       
I__424/I                                  Span12Mux_v             0      2068               FALL  1       
I__424/O                                  Span12Mux_v             796    2864               FALL  1       
I__425/I                                  Span12Mux_h             0      2864               FALL  1       
I__425/O                                  Span12Mux_h             796    3660               FALL  1       
I__426/I                                  Span12Mux_h             0      3660               FALL  1       
I__426/O                                  Span12Mux_h             796    4456               FALL  1       
I__427/I                                  Sp12to4                 0      4456               FALL  1       
I__427/O                                  Sp12to4                 662    5118               FALL  1       
I__428/I                                  Span4Mux_v              0      5118               FALL  1       
I__428/O                                  Span4Mux_v              548    5665               FALL  1       
I__429/I                                  Span4Mux_s2_h           0      5665               FALL  1       
I__429/O                                  Span4Mux_s2_h           300    5965               FALL  1       
I__430/I                                  LocalMux                0      5965               FALL  1       
I__430/O                                  LocalMux                455    6420               FALL  1       
I__431/I                                  IoInMux                 0      6420               FALL  1       
I__431/O                                  IoInMux                 320    6740               FALL  1       
io_sdram_dq_iobuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_101000  0      6740               FALL  1       
io_sdram_dq_iobuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_101000  3297   10038              FALL  1       
io_sdram_dq_iobuf_8_iopad/DIN             IO_PAD                  0      10038              FALL  1       
io_sdram_dq_iobuf_8_iopad/PACKAGEPIN:out  IO_PAD                  2353   12391              FALL  1       
io_sdram_dq[8]:out                        sdram_controller        0      12391              FALL  1       

6.3.16::Path details for port: io_sdram_dq[9]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[9]:out
Input Port       : i_data[9]
Pad to Pad Delay : 11802

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[9]                                 sdram_controller        0      0                  RISE  1       
i_data_ibuf_9_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
i_data_ibuf_9_iopad/DOUT                  IO_PAD                  590    590                RISE  1       
i_data_ibuf_9_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
i_data_ibuf_9_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1500               RISE  1       
I__531/I                                  Odrv12                  0      1500               RISE  1       
I__531/O                                  Odrv12                  724    2223               RISE  1       
I__532/I                                  Span12Mux_h             0      2223               RISE  1       
I__532/O                                  Span12Mux_h             724    2947               RISE  1       
I__533/I                                  Span12Mux_h             0      2947               RISE  1       
I__533/O                                  Span12Mux_h             724    3670               RISE  1       
I__534/I                                  Span12Mux_v             0      3670               RISE  1       
I__534/O                                  Span12Mux_v             724    4394               RISE  1       
I__535/I                                  Sp12to4                 0      4394               RISE  1       
I__535/O                                  Sp12to4                 631    5025               RISE  1       
I__536/I                                  Span4Mux_s1_h           0      5025               RISE  1       
I__536/O                                  Span4Mux_s1_h           258    5283               RISE  1       
I__537/I                                  LocalMux                0      5283               RISE  1       
I__537/O                                  LocalMux                486    5769               RISE  1       
I__538/I                                  IoInMux                 0      5769               RISE  1       
I__538/O                                  IoInMux                 382    6151               RISE  1       
io_sdram_dq_iobuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_101000  0      6151               RISE  1       
io_sdram_dq_iobuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_101000  3297   9449               FALL  1       
io_sdram_dq_iobuf_9_iopad/DIN             IO_PAD                  0      9449               FALL  1       
io_sdram_dq_iobuf_9_iopad/PACKAGEPIN:out  IO_PAD                  2353   11802              FALL  1       
io_sdram_dq[9]:out                        sdram_controller        0      11802              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_addr[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[0]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : 190


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -3827
---------------------------- ------
Hold Time                       190

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[0]                                  sdram_controller           0      0                  FALL  1       
i_addr_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_0_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_addr_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1196/I                                  Odrv12                     0      1222               FALL  1       
I__1196/O                                  Odrv12                     796    2018               FALL  1       
I__1197/I                                  Span12Mux_s9_h             0      2018               FALL  1       
I__1197/O                                  Span12Mux_s9_h             641    2659               FALL  1       
I__1198/I                                  LocalMux                   0      2659               FALL  1       
I__1198/O                                  LocalMux                   455    3114               FALL  1       
I__1199/I                                  InMux                      0      3114               FALL  1       
I__1199/O                                  InMux                      320    3434               FALL  1       
U0.o_sdram_addr_1_RNO_0_0_LC_4_21_1/in3    LogicCell40_SEQ_MODE_0000  0      3434               FALL  1       
U0.o_sdram_addr_1_RNO_0_0_LC_4_21_1/ltout  LogicCell40_SEQ_MODE_0000  393    3827               RISE  1       
I__1395/I                                  CascadeMux                 0      3827               RISE  1       
I__1395/O                                  CascadeMux                 0      3827               RISE  1       
U0.o_sdram_addr_1_0_LC_4_21_2/in2          LogicCell40_SEQ_MODE_1000  0      3827               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_0_LC_4_21_2/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.2::Path details for port: i_addr[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[10]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -782


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4799
---------------------------- ------
Hold Time                      -782

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[10]                          sdram_controller           0      0                  FALL  1       
i_addr_ibuf_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_10_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_addr_ibuf_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1520/I                           Odrv12                     0      1222               FALL  1       
I__1520/O                           Odrv12                     796    2018               FALL  1       
I__1521/I                           Span12Mux_v                0      2018               FALL  1       
I__1521/O                           Span12Mux_v                796    2814               FALL  1       
I__1523/I                           Sp12to4                    0      2814               FALL  1       
I__1523/O                           Sp12to4                    662    3476               FALL  1       
I__1525/I                           Span4Mux_v                 0      3476               FALL  1       
I__1525/O                           Span4Mux_v                 548    4024               FALL  1       
I__1526/I                           LocalMux                   0      4024               FALL  1       
I__1526/O                           LocalMux                   455    4478               FALL  1       
I__1528/I                           InMux                      0      4478               FALL  1       
I__1528/O                           InMux                      320    4799               FALL  1       
U0.o_sdram_addr_1_0_LC_4_21_2/in0   LogicCell40_SEQ_MODE_1000  0      4799               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_0_LC_4_21_2/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.3::Path details for port: i_addr[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[11]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -782


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4799
---------------------------- ------
Hold Time                      -782

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[11]                          sdram_controller           0      0                  FALL  1       
i_addr_ibuf_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_11_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_addr_ibuf_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1932/I                           Odrv12                     0      1222               FALL  1       
I__1932/O                           Odrv12                     796    2018               FALL  1       
I__1933/I                           Span12Mux_h                0      2018               FALL  1       
I__1933/O                           Span12Mux_h                796    2814               FALL  1       
I__1934/I                           Sp12to4                    0      2814               FALL  1       
I__1934/O                           Sp12to4                    662    3476               FALL  1       
I__1935/I                           Span4Mux_v                 0      3476               FALL  1       
I__1935/O                           Span4Mux_v                 548    4024               FALL  1       
I__1937/I                           LocalMux                   0      4024               FALL  1       
I__1937/O                           LocalMux                   455    4478               FALL  1       
I__1939/I                           InMux                      0      4478               FALL  1       
I__1939/O                           InMux                      320    4799               FALL  1       
U0.o_sdram_addr_1_1_LC_6_21_0/in0   LogicCell40_SEQ_MODE_1000  0      4799               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_1_LC_6_21_0/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.4::Path details for port: i_addr[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[12]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -234


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4251
---------------------------- ------
Hold Time                      -234

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[12]                          sdram_controller           0      0                  FALL  1       
i_addr_ibuf_12_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_12_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_addr_ibuf_12_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_12_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1379/I                           Odrv12                     0      1222               FALL  1       
I__1379/O                           Odrv12                     796    2018               FALL  1       
I__1380/I                           Span12Mux_h                0      2018               FALL  1       
I__1380/O                           Span12Mux_h                796    2814               FALL  1       
I__1381/I                           Sp12to4                    0      2814               FALL  1       
I__1381/O                           Sp12to4                    662    3476               FALL  1       
I__1382/I                           LocalMux                   0      3476               FALL  1       
I__1382/O                           LocalMux                   455    3931               FALL  1       
I__1383/I                           InMux                      0      3931               FALL  1       
I__1383/O                           InMux                      320    4251               FALL  1       
U0.o_sdram_addr_1_2_LC_4_21_4/in0   LogicCell40_SEQ_MODE_1000  0      4251               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_2_LC_4_21_4/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.5::Path details for port: i_addr[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[13]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : 448


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -3569
---------------------------- ------
Hold Time                       448

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[13]                          sdram_controller           0      0                  FALL  1       
i_addr_ibuf_13_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_13_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_addr_ibuf_13_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_13_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1365/I                           Odrv12                     0      1222               FALL  1       
I__1365/O                           Odrv12                     796    2018               FALL  1       
I__1366/I                           Span12Mux_s11_h            0      2018               FALL  1       
I__1366/O                           Span12Mux_s11_h            775    2793               FALL  1       
I__1367/I                           LocalMux                   0      2793               FALL  1       
I__1367/O                           LocalMux                   455    3248               FALL  1       
I__1368/I                           InMux                      0      3248               FALL  1       
I__1368/O                           InMux                      320    3569               FALL  1       
U0.o_sdram_addr_1_3_LC_4_21_6/in0   LogicCell40_SEQ_MODE_1000  0      3569               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_3_LC_4_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.6::Path details for port: i_addr[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[14]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -48


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4065
---------------------------- ------
Hold Time                       -48

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[14]                          sdram_controller           0      0                  FALL  1       
i_addr_ibuf_14_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_14_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_addr_ibuf_14_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_14_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__2168/I                           Odrv12                     0      1222               FALL  1       
I__2168/O                           Odrv12                     796    2018               FALL  1       
I__2169/I                           Span12Mux_h                0      2018               FALL  1       
I__2169/O                           Span12Mux_h                796    2814               FALL  1       
I__2170/I                           Span12Mux_s7_h             0      2814               FALL  1       
I__2170/O                           Span12Mux_s7_h             475    3290               FALL  1       
I__2171/I                           LocalMux                   0      3290               FALL  1       
I__2171/O                           LocalMux                   455    3744               FALL  1       
I__2172/I                           InMux                      0      3744               FALL  1       
I__2172/O                           InMux                      320    4065               FALL  1       
I__2173/I                           CascadeMux                 0      4065               FALL  1       
I__2173/O                           CascadeMux                 0      4065               FALL  1       
U0.o_sdram_addr_1_4_LC_6_21_6/in2   LogicCell40_SEQ_MODE_1000  0      4065               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_4_LC_6_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.7::Path details for port: i_addr[15]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[15]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1030


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5047
---------------------------- ------
Hold Time                     -1030

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[15]                          sdram_controller           0      0                  FALL  1       
i_addr_ibuf_15_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_15_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_addr_ibuf_15_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_15_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1909/I                           Odrv12                     0      1222               FALL  1       
I__1909/O                           Odrv12                     796    2018               FALL  1       
I__1910/I                           Span12Mux_h                0      2018               FALL  1       
I__1910/O                           Span12Mux_h                796    2814               FALL  1       
I__1911/I                           Span12Mux_v                0      2814               FALL  1       
I__1911/O                           Span12Mux_v                796    3610               FALL  1       
I__1912/I                           Sp12to4                    0      3610               FALL  1       
I__1912/O                           Sp12to4                    662    4272               FALL  1       
I__1913/I                           LocalMux                   0      4272               FALL  1       
I__1913/O                           LocalMux                   455    4726               FALL  1       
I__1914/I                           InMux                      0      4726               FALL  1       
I__1914/O                           InMux                      320    5047               FALL  1       
I__1915/I                           CascadeMux                 0      5047               FALL  1       
I__1915/O                           CascadeMux                 0      5047               FALL  1       
U0.o_sdram_addr_1_5_LC_6_21_1/in2   LogicCell40_SEQ_MODE_1000  0      5047               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_5_LC_6_21_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.8::Path details for port: i_addr[16]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[16]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -234


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4251
---------------------------- ------
Hold Time                      -234

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[16]                          sdram_controller           0      0                  FALL  1       
i_addr_ibuf_16_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_16_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_addr_ibuf_16_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_16_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1897/I                           Odrv12                     0      1222               FALL  1       
I__1897/O                           Odrv12                     796    2018               FALL  1       
I__1898/I                           Span12Mux_h                0      2018               FALL  1       
I__1898/O                           Span12Mux_h                796    2814               FALL  1       
I__1899/I                           Sp12to4                    0      2814               FALL  1       
I__1899/O                           Sp12to4                    662    3476               FALL  1       
I__1900/I                           LocalMux                   0      3476               FALL  1       
I__1900/O                           LocalMux                   455    3931               FALL  1       
I__1901/I                           InMux                      0      3931               FALL  1       
I__1901/O                           InMux                      320    4251               FALL  1       
I__1902/I                           CascadeMux                 0      4251               FALL  1       
I__1902/O                           CascadeMux                 0      4251               FALL  1       
U0.o_sdram_addr_1_6_LC_6_21_3/in2   LogicCell40_SEQ_MODE_1000  0      4251               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_6_LC_6_21_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.9::Path details for port: i_addr[17]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[17]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -368


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4385
---------------------------- ------
Hold Time                      -368

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[17]                          sdram_controller           0      0                  FALL  1       
i_addr_ibuf_17_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_17_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_addr_ibuf_17_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_17_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__2195/I                           Odrv12                     0      1222               FALL  1       
I__2195/O                           Odrv12                     796    2018               FALL  1       
I__2196/I                           Span12Mux_h                0      2018               FALL  1       
I__2196/O                           Span12Mux_h                796    2814               FALL  1       
I__2197/I                           Span12Mux_v                0      2814               FALL  1       
I__2197/O                           Span12Mux_v                796    3610               FALL  1       
I__2198/I                           LocalMux                   0      3610               FALL  1       
I__2198/O                           LocalMux                   455    4065               FALL  1       
I__2199/I                           InMux                      0      4065               FALL  1       
I__2199/O                           InMux                      320    4385               FALL  1       
U0.o_sdram_addr_1_7_LC_6_21_5/in0   LogicCell40_SEQ_MODE_1000  0      4385               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_7_LC_6_21_5/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.10::Path details for port: i_addr[18]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[18]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1702


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5719
---------------------------- ------
Hold Time                     -1702

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[18]                                 sdram_controller           0      0                  FALL  1       
i_addr_ibuf_18_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_18_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
i_addr_ibuf_18_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_18_preio/DIN0                  PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1345/I                                  Odrv12                     0      1222               FALL  1       
I__1345/O                                  Odrv12                     796    2018               FALL  1       
I__1346/I                                  Span12Mux_h                0      2018               FALL  1       
I__1346/O                                  Span12Mux_h                796    2814               FALL  1       
I__1347/I                                  Sp12to4                    0      2814               FALL  1       
I__1347/O                                  Sp12to4                    662    3476               FALL  1       
I__1348/I                                  Span4Mux_h                 0      3476               FALL  1       
I__1348/O                                  Span4Mux_h                 465    3941               FALL  1       
I__1349/I                                  Span4Mux_v                 0      3941               FALL  1       
I__1349/O                                  Span4Mux_v                 548    4489               FALL  1       
I__1350/I                                  LocalMux                   0      4489               FALL  1       
I__1350/O                                  LocalMux                   455    4944               FALL  1       
I__1351/I                                  InMux                      0      4944               FALL  1       
I__1351/O                                  InMux                      320    5264               FALL  1       
I__1352/I                                  CascadeMux                 0      5264               FALL  1       
I__1352/O                                  CascadeMux                 0      5264               FALL  1       
U0.o_sdram_addr_1_RNO_0_8_LC_4_22_0/in2    LogicCell40_SEQ_MODE_0000  0      5264               FALL  1       
U0.o_sdram_addr_1_RNO_0_8_LC_4_22_0/ltout  LogicCell40_SEQ_MODE_0000  455    5719               RISE  1       
I__1344/I                                  CascadeMux                 0      5719               RISE  1       
I__1344/O                                  CascadeMux                 0      5719               RISE  1       
U0.o_sdram_addr_1_8_LC_4_22_1/in2          LogicCell40_SEQ_MODE_1000  0      5719               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_8_LC_4_22_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.11::Path details for port: i_addr[19]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[19]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1929


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5946
---------------------------- ------
Hold Time                     -1929

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[19]                                 sdram_controller           0      0                  FALL  1       
i_addr_ibuf_19_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_19_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
i_addr_ibuf_19_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_19_preio/DIN0                  PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1330/I                                  Odrv12                     0      1222               FALL  1       
I__1330/O                                  Odrv12                     796    2018               FALL  1       
I__1331/I                                  Span12Mux_h                0      2018               FALL  1       
I__1331/O                                  Span12Mux_h                796    2814               FALL  1       
I__1332/I                                  Span12Mux_s10_h            0      2814               FALL  1       
I__1332/O                                  Span12Mux_s10_h            693    3507               FALL  1       
I__1333/I                                  Sp12to4                    0      3507               FALL  1       
I__1333/O                                  Sp12to4                    662    4168               FALL  1       
I__1334/I                                  Span4Mux_v                 0      4168               FALL  1       
I__1334/O                                  Span4Mux_v                 548    4716               FALL  1       
I__1335/I                                  LocalMux                   0      4716               FALL  1       
I__1335/O                                  LocalMux                   455    5171               FALL  1       
I__1336/I                                  InMux                      0      5171               FALL  1       
I__1336/O                                  InMux                      320    5491               FALL  1       
I__1337/I                                  CascadeMux                 0      5491               FALL  1       
I__1337/O                                  CascadeMux                 0      5491               FALL  1       
U0.o_sdram_addr_1_RNO_0_9_LC_4_22_2/in2    LogicCell40_SEQ_MODE_0000  0      5491               FALL  1       
U0.o_sdram_addr_1_RNO_0_9_LC_4_22_2/ltout  LogicCell40_SEQ_MODE_0000  455    5946               RISE  1       
I__1329/I                                  CascadeMux                 0      5946               RISE  1       
I__1329/O                                  CascadeMux                 0      5946               RISE  1       
U0.o_sdram_addr_1_9_LC_4_22_3/in2          LogicCell40_SEQ_MODE_1000  0      5946               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_9_LC_4_22_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.12::Path details for port: i_addr[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[1]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -782


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4799
---------------------------- ------
Hold Time                      -782

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[1]                          sdram_controller           0      0                  FALL  1       
i_addr_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_1_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_addr_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1925/I                          Odrv12                     0      1222               FALL  1       
I__1925/O                          Odrv12                     796    2018               FALL  1       
I__1926/I                          Span12Mux_h                0      2018               FALL  1       
I__1926/O                          Span12Mux_h                796    2814               FALL  1       
I__1927/I                          Sp12to4                    0      2814               FALL  1       
I__1927/O                          Sp12to4                    662    3476               FALL  1       
I__1928/I                          Span4Mux_v                 0      3476               FALL  1       
I__1928/O                          Span4Mux_v                 548    4024               FALL  1       
I__1929/I                          LocalMux                   0      4024               FALL  1       
I__1929/O                          LocalMux                   455    4478               FALL  1       
I__1930/I                          InMux                      0      4478               FALL  1       
I__1930/O                          InMux                      320    4799               FALL  1       
I__1931/I                          CascadeMux                 0      4799               FALL  1       
I__1931/O                          CascadeMux                 0      4799               FALL  1       
U0.o_sdram_addr_1_1_LC_6_21_0/in2  LogicCell40_SEQ_MODE_1000  0      4799               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_1_LC_6_21_0/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.13::Path details for port: i_addr[20]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[20]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -2932


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -6949
---------------------------- ------
Hold Time                     -2932

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[20]                                  sdram_controller           0      0                  FALL  1       
i_addr_ibuf_20_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_20_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_addr_ibuf_20_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_20_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__950/I                                    Odrv12                     0      1222               FALL  1       
I__950/O                                    Odrv12                     796    2018               FALL  1       
I__951/I                                    Span12Mux_v                0      2018               FALL  1       
I__951/O                                    Span12Mux_v                796    2814               FALL  1       
I__952/I                                    Sp12to4                    0      2814               FALL  1       
I__952/O                                    Sp12to4                    662    3476               FALL  1       
I__953/I                                    Span4Mux_v                 0      3476               FALL  1       
I__953/O                                    Span4Mux_v                 548    4024               FALL  1       
I__954/I                                    Span4Mux_h                 0      4024               FALL  1       
I__954/O                                    Span4Mux_h                 465    4489               FALL  1       
I__955/I                                    LocalMux                   0      4489               FALL  1       
I__955/O                                    LocalMux                   455    4944               FALL  1       
I__956/I                                    InMux                      0      4944               FALL  1       
I__956/O                                    InMux                      320    5264               FALL  1       
U0.o_sdram_addr_1_RNO_2_10_LC_3_21_5/in3    LogicCell40_SEQ_MODE_0000  0      5264               FALL  1       
U0.o_sdram_addr_1_RNO_2_10_LC_3_21_5/ltout  LogicCell40_SEQ_MODE_0000  393    5657               RISE  1       
I__949/I                                    CascadeMux                 0      5657               RISE  1       
I__949/O                                    CascadeMux                 0      5657               RISE  1       
U0.o_sdram_addr_1_RNO_1_10_LC_3_21_6/in2    LogicCell40_SEQ_MODE_0000  0      5657               RISE  1       
U0.o_sdram_addr_1_RNO_1_10_LC_3_21_6/lcout  LogicCell40_SEQ_MODE_0000  517    6174               FALL  1       
I__1551/I                                   LocalMux                   0      6174               FALL  1       
I__1551/O                                   LocalMux                   455    6628               FALL  1       
I__1552/I                                   InMux                      0      6628               FALL  1       
I__1552/O                                   InMux                      320    6949               FALL  1       
U0.o_sdram_addr_1_10_LC_4_22_5/in3          LogicCell40_SEQ_MODE_1000  0      6949               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_10_LC_4_22_5/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.14::Path details for port: i_addr[21]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[21]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1257


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5274
---------------------------- ------
Hold Time                     -1257

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[21]                                  sdram_controller           0      0                  FALL  1       
i_addr_ibuf_21_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_21_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_addr_ibuf_21_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_21_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__941/I                                    Odrv12                     0      1222               FALL  1       
I__941/O                                    Odrv12                     796    2018               FALL  1       
I__942/I                                    Span12Mux_h                0      2018               FALL  1       
I__942/O                                    Span12Mux_h                796    2814               FALL  1       
I__943/I                                    Sp12to4                    0      2814               FALL  1       
I__943/O                                    Sp12to4                    662    3476               FALL  1       
I__944/I                                    Span4Mux_v                 0      3476               FALL  1       
I__944/O                                    Span4Mux_v                 548    4024               FALL  1       
I__945/I                                    LocalMux                   0      4024               FALL  1       
I__945/O                                    LocalMux                   455    4478               FALL  1       
I__946/I                                    InMux                      0      4478               FALL  1       
I__946/O                                    InMux                      320    4799               FALL  1       
U0.o_sdram_addr_1_RNO_0_11_LC_3_22_1/in1    LogicCell40_SEQ_MODE_0000  0      4799               FALL  1       
U0.o_sdram_addr_1_RNO_0_11_LC_3_22_1/ltout  LogicCell40_SEQ_MODE_0000  475    5274               RISE  1       
I__940/I                                    CascadeMux                 0      5274               RISE  1       
I__940/O                                    CascadeMux                 0      5274               RISE  1       
U0.o_sdram_addr_1_11_LC_3_22_2/in2          LogicCell40_SEQ_MODE_1000  0      5274               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2288/I                                           ClkMux                     0      3562               RISE  1       
I__2288/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_11_LC_3_22_2/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.15::Path details for port: i_addr[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[2]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -906


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4923
---------------------------- ------
Hold Time                      -906

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[2]                                  sdram_controller           0      0                  FALL  1       
i_addr_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_2_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_addr_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1384/I                                  Odrv12                     0      1222               FALL  1       
I__1384/O                                  Odrv12                     796    2018               FALL  1       
I__1385/I                                  Sp12to4                    0      2018               FALL  1       
I__1385/O                                  Sp12to4                    662    2680               FALL  1       
I__1386/I                                  Span4Mux_h                 0      2680               FALL  1       
I__1386/O                                  Span4Mux_h                 465    3145               FALL  1       
I__1387/I                                  Span4Mux_h                 0      3145               FALL  1       
I__1387/O                                  Span4Mux_h                 465    3610               FALL  1       
I__1388/I                                  LocalMux                   0      3610               FALL  1       
I__1388/O                                  LocalMux                   455    4065               FALL  1       
I__1389/I                                  InMux                      0      4065               FALL  1       
I__1389/O                                  InMux                      320    4385               FALL  1       
U0.o_sdram_addr_1_RNO_0_2_LC_4_21_3/in0    LogicCell40_SEQ_MODE_0000  0      4385               FALL  1       
U0.o_sdram_addr_1_RNO_0_2_LC_4_21_3/ltout  LogicCell40_SEQ_MODE_0000  538    4923               RISE  1       
I__1378/I                                  CascadeMux                 0      4923               RISE  1       
I__1378/O                                  CascadeMux                 0      4923               RISE  1       
U0.o_sdram_addr_1_2_LC_4_21_4/in2          LogicCell40_SEQ_MODE_1000  0      4923               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_2_LC_4_21_4/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.16::Path details for port: i_addr[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[3]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -7


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4024
---------------------------- ------
Hold Time                        -7

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[3]                                  sdram_controller           0      0                  FALL  1       
i_addr_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_3_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_addr_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1369/I                                  Odrv12                     0      1222               FALL  1       
I__1369/O                                  Odrv12                     796    2018               FALL  1       
I__1370/I                                  Span12Mux_s10_h            0      2018               FALL  1       
I__1370/O                                  Span12Mux_s10_h            693    2711               FALL  1       
I__1371/I                                  LocalMux                   0      2711               FALL  1       
I__1371/O                                  LocalMux                   455    3166               FALL  1       
I__1372/I                                  InMux                      0      3166               FALL  1       
I__1372/O                                  InMux                      320    3486               FALL  1       
U0.o_sdram_addr_1_RNO_0_3_LC_4_21_5/in0    LogicCell40_SEQ_MODE_0000  0      3486               FALL  1       
U0.o_sdram_addr_1_RNO_0_3_LC_4_21_5/ltout  LogicCell40_SEQ_MODE_0000  538    4024               RISE  1       
I__1364/I                                  CascadeMux                 0      4024               RISE  1       
I__1364/O                                  CascadeMux                 0      4024               RISE  1       
U0.o_sdram_addr_1_3_LC_4_21_6/in2          LogicCell40_SEQ_MODE_1000  0      4024               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_3_LC_4_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.17::Path details for port: i_addr[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[4]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1433


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5450
---------------------------- ------
Hold Time                     -1433

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[4]                                  sdram_controller           0      0                  FALL  1       
i_addr_ibuf_4_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_4_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_addr_ibuf_4_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_4_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1845/I                                  Odrv4                      0      1222               FALL  1       
I__1845/O                                  Odrv4                      548    1770               FALL  1       
I__1846/I                                  Span4Mux_h                 0      1770               FALL  1       
I__1846/O                                  Span4Mux_h                 465    2235               FALL  1       
I__1847/I                                  Span4Mux_v                 0      2235               FALL  1       
I__1847/O                                  Span4Mux_v                 548    2783               FALL  1       
I__1848/I                                  Span4Mux_v                 0      2783               FALL  1       
I__1848/O                                  Span4Mux_v                 548    3331               FALL  1       
I__1849/I                                  LocalMux                   0      3331               FALL  1       
I__1849/O                                  LocalMux                   455    3786               FALL  1       
I__1850/I                                  InMux                      0      3786               FALL  1       
I__1850/O                                  InMux                      320    4106               FALL  1       
U0.o_sdram_addr_1_RNO_0_4_LC_5_22_2/in0    LogicCell40_SEQ_MODE_0000  0      4106               FALL  1       
U0.o_sdram_addr_1_RNO_0_4_LC_5_22_2/lcout  LogicCell40_SEQ_MODE_0000  569    4675               FALL  1       
I__2166/I                                  LocalMux                   0      4675               FALL  1       
I__2166/O                                  LocalMux                   455    5130               FALL  1       
I__2167/I                                  InMux                      0      5130               FALL  1       
I__2167/O                                  InMux                      320    5450               FALL  1       
U0.o_sdram_addr_1_4_LC_6_21_6/in3          LogicCell40_SEQ_MODE_1000  0      5450               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_4_LC_6_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.18::Path details for port: i_addr[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[5]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : 428


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -3589
---------------------------- ------
Hold Time                       428

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[5]                          sdram_controller           0      0                  FALL  1       
i_addr_ibuf_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_5_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_addr_ibuf_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1916/I                          Odrv12                     0      1222               FALL  1       
I__1916/O                          Odrv12                     796    2018               FALL  1       
I__1917/I                          Span12Mux_h                0      2018               FALL  1       
I__1917/O                          Span12Mux_h                796    2814               FALL  1       
I__1918/I                          LocalMux                   0      2814               FALL  1       
I__1918/O                          LocalMux                   455    3269               FALL  1       
I__1919/I                          InMux                      0      3269               FALL  1       
I__1919/O                          InMux                      320    3589               FALL  1       
U0.o_sdram_addr_1_5_LC_6_21_1/in1  LogicCell40_SEQ_MODE_1000  0      3589               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_5_LC_6_21_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.19::Path details for port: i_addr[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[6]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1567


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5584
---------------------------- ------
Hold Time                     -1567

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[6]                                  sdram_controller           0      0                  FALL  1       
i_addr_ibuf_6_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_6_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_addr_ibuf_6_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_6_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1791/I                                  Odrv12                     0      1222               FALL  1       
I__1791/O                                  Odrv12                     796    2018               FALL  1       
I__1792/I                                  Span12Mux_h                0      2018               FALL  1       
I__1792/O                                  Span12Mux_h                796    2814               FALL  1       
I__1793/I                                  Span12Mux_v                0      2814               FALL  1       
I__1793/O                                  Span12Mux_v                796    3610               FALL  1       
I__1794/I                                  LocalMux                   0      3610               FALL  1       
I__1794/O                                  LocalMux                   455    4065               FALL  1       
I__1795/I                                  InMux                      0      4065               FALL  1       
I__1795/O                                  InMux                      320    4385               FALL  1       
U0.o_sdram_addr_1_RNO_0_6_LC_5_22_7/in3    LogicCell40_SEQ_MODE_0000  0      4385               FALL  1       
U0.o_sdram_addr_1_RNO_0_6_LC_5_22_7/lcout  LogicCell40_SEQ_MODE_0000  424    4809               FALL  1       
I__1895/I                                  LocalMux                   0      4809               FALL  1       
I__1895/O                                  LocalMux                   455    5264               FALL  1       
I__1896/I                                  InMux                      0      5264               FALL  1       
I__1896/O                                  InMux                      320    5584               FALL  1       
U0.o_sdram_addr_1_6_LC_6_21_3/in3          LogicCell40_SEQ_MODE_1000  0      5584               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_6_LC_6_21_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.20::Path details for port: i_addr[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[7]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -48


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4065
---------------------------- ------
Hold Time                       -48

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[7]                                  sdram_controller           0      0                  FALL  1       
i_addr_ibuf_7_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_7_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_addr_ibuf_7_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_7_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1887/I                                  Odrv12                     0      1222               FALL  1       
I__1887/O                                  Odrv12                     796    2018               FALL  1       
I__1888/I                                  Span12Mux_h                0      2018               FALL  1       
I__1888/O                                  Span12Mux_h                796    2814               FALL  1       
I__1889/I                                  LocalMux                   0      2814               FALL  1       
I__1889/O                                  LocalMux                   455    3269               FALL  1       
I__1890/I                                  InMux                      0      3269               FALL  1       
I__1890/O                                  InMux                      320    3589               FALL  1       
U0.o_sdram_addr_1_RNO_0_7_LC_6_21_4/in1    LogicCell40_SEQ_MODE_0000  0      3589               FALL  1       
U0.o_sdram_addr_1_RNO_0_7_LC_6_21_4/ltout  LogicCell40_SEQ_MODE_0000  475    4065               RISE  1       
I__2194/I                                  CascadeMux                 0      4065               RISE  1       
I__2194/O                                  CascadeMux                 0      4065               RISE  1       
U0.o_sdram_addr_1_7_LC_6_21_5/in2          LogicCell40_SEQ_MODE_1000  0      4065               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_7_LC_6_21_5/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.21::Path details for port: i_addr[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[8]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -2012


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -6029
---------------------------- ------
Hold Time                     -2012

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[8]                                  sdram_controller           0      0                  FALL  1       
i_addr_ibuf_8_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_8_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
i_addr_ibuf_8_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_8_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1353/I                                  Odrv12                     0      1222               FALL  1       
I__1353/O                                  Odrv12                     796    2018               FALL  1       
I__1354/I                                  Span12Mux_h                0      2018               FALL  1       
I__1354/O                                  Span12Mux_h                796    2814               FALL  1       
I__1355/I                                  Span12Mux_s10_h            0      2814               FALL  1       
I__1355/O                                  Span12Mux_s10_h            693    3507               FALL  1       
I__1356/I                                  Sp12to4                    0      3507               FALL  1       
I__1356/O                                  Sp12to4                    662    4168               FALL  1       
I__1357/I                                  Span4Mux_v                 0      4168               FALL  1       
I__1357/O                                  Span4Mux_v                 548    4716               FALL  1       
I__1358/I                                  LocalMux                   0      4716               FALL  1       
I__1358/O                                  LocalMux                   455    5171               FALL  1       
I__1359/I                                  InMux                      0      5171               FALL  1       
I__1359/O                                  InMux                      320    5491               FALL  1       
U0.o_sdram_addr_1_RNO_0_8_LC_4_22_0/in0    LogicCell40_SEQ_MODE_0000  0      5491               FALL  1       
U0.o_sdram_addr_1_RNO_0_8_LC_4_22_0/ltout  LogicCell40_SEQ_MODE_0000  538    6029               RISE  1       
I__1344/I                                  CascadeMux                 0      6029               RISE  1       
I__1344/O                                  CascadeMux                 0      6029               RISE  1       
U0.o_sdram_addr_1_8_LC_4_22_1/in2          LogicCell40_SEQ_MODE_1000  0      6029               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_8_LC_4_22_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.22::Path details for port: i_addr[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_addr[9]
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -348


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4365
---------------------------- ------
Hold Time                      -348

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_addr[9]                           sdram_controller           0      0                  FALL  1       
i_addr_ibuf_9_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
i_addr_ibuf_9_iopad/DOUT            IO_PAD                     540    540                FALL  1       
i_addr_ibuf_9_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_addr_ibuf_9_preio/DIN0            PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1766/I                           Odrv12                     0      1222               FALL  1       
I__1766/O                           Odrv12                     796    2018               FALL  1       
I__1768/I                           Span12Mux_h                0      2018               FALL  1       
I__1768/O                           Span12Mux_h                796    2814               FALL  1       
I__1770/I                           Span12Mux_s11_h            0      2814               FALL  1       
I__1770/O                           Span12Mux_s11_h            775    3589               FALL  1       
I__1772/I                           LocalMux                   0      3589               FALL  1       
I__1772/O                           LocalMux                   455    4044               FALL  1       
I__1774/I                           InMux                      0      4044               FALL  1       
I__1774/O                           InMux                      320    4365               FALL  1       
I__1776/I                           CascadeMux                 0      4365               FALL  1       
I__1776/O                           CascadeMux                 0      4365               FALL  1       
U0.o_sdram_blkaddr_0_LC_5_23_7/in2  LogicCell40_SEQ_MODE_1000  0      4365               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2303/I                                           ClkMux                     0      3562               RISE  1       
I__2303/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_blkaddr_0_LC_5_23_7/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.23::Path details for port: i_adv    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_adv
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1371


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5388
---------------------------- ------
Hold Time                     -1371

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_adv                                        sdram_controller           0      0                  FALL  1       
i_adv_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
i_adv_ibuf_iopad/DOUT                        IO_PAD                     540    540                FALL  1       
i_adv_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_adv_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1234/I                                    Odrv4                      0      1222               FALL  1       
I__1234/O                                    Odrv4                      548    1770               FALL  1       
I__1236/I                                    Span4Mux_v                 0      1770               FALL  1       
I__1236/O                                    Span4Mux_v                 548    2318               FALL  1       
I__1238/I                                    Span4Mux_v                 0      2318               FALL  1       
I__1238/O                                    Span4Mux_v                 548    2866               FALL  1       
I__1240/I                                    Span4Mux_v                 0      2866               FALL  1       
I__1240/O                                    Span4Mux_v                 548    3414               FALL  1       
I__1243/I                                    LocalMux                   0      3414               FALL  1       
I__1243/O                                    LocalMux                   455    3868               FALL  1       
I__1248/I                                    InMux                      0      3868               FALL  1       
I__1248/O                                    InMux                      320    4189               FALL  1       
U0.cmd_fsm_states_i_RNO_0_9_LC_1_15_0/in3    LogicCell40_SEQ_MODE_0000  0      4189               FALL  1       
U0.cmd_fsm_states_i_RNO_0_9_LC_1_15_0/lcout  LogicCell40_SEQ_MODE_0000  424    4613               FALL  1       
I__634/I                                     LocalMux                   0      4613               FALL  1       
I__634/O                                     LocalMux                   455    5068               FALL  1       
I__635/I                                     InMux                      0      5068               FALL  1       
I__635/O                                     InMux                      320    5388               FALL  1       
I__636/I                                     CascadeMux                 0      5388               FALL  1       
I__636/O                                     CascadeMux                 0      5388               FALL  1       
U0.cmd_fsm_states_i_9_LC_1_16_2/in2          LogicCell40_SEQ_MODE_1010  0      5388               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2257/I                                           ClkMux                     0      3562               RISE  1       
I__2257/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_9_LC_1_16_2/clk                 LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.4.24::Path details for port: i_burststop_req
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_burststop_req
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : 428


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -3589
---------------------------- ------
Hold Time                       428

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_burststop_req                           sdram_controller           0      0                  FALL  1       
i_burststop_req_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_burststop_req_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_burststop_req_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_burststop_req_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1091/I                                 Odrv12                     0      1222               FALL  1       
I__1091/O                                 Odrv12                     796    2018               FALL  1       
I__1093/I                                 Span12Mux_v                0      2018               FALL  1       
I__1093/O                                 Span12Mux_v                796    2814               FALL  1       
I__1096/I                                 LocalMux                   0      2814               FALL  1       
I__1096/O                                 LocalMux                   455    3269               FALL  1       
I__1101/I                                 InMux                      0      3269               FALL  1       
I__1101/O                                 InMux                      320    3589               FALL  1       
U0.cmd_fsm_states_i_14_LC_2_17_7/in0      LogicCell40_SEQ_MODE_1010  0      3589               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2262/I                                           ClkMux                     0      3562               RISE  1       
I__2262/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_14_LC_2_17_7/clk                LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.4.25::Path details for port: i_disable_active
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_disable_active
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -368


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4385
---------------------------- ------
Hold Time                      -368

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_disable_active                           sdram_controller           0      0                  FALL  1       
i_disable_active_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_disable_active_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_disable_active_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_disable_active_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1264/I                                  Odrv12                     0      1222               FALL  1       
I__1264/O                                  Odrv12                     796    2018               FALL  1       
I__1265/I                                  Span12Mux_v                0      2018               FALL  1       
I__1265/O                                  Span12Mux_v                796    2814               FALL  1       
I__1266/I                                  Span12Mux_v                0      2814               FALL  1       
I__1266/O                                  Span12Mux_v                796    3610               FALL  1       
I__1267/I                                  LocalMux                   0      3610               FALL  1       
I__1267/O                                  LocalMux                   455    4065               FALL  1       
I__1269/I                                  InMux                      0      4065               FALL  1       
I__1269/O                                  InMux                      320    4385               FALL  1       
U0.cmd_fsm_states_i_10_LC_4_19_7/in0       LogicCell40_SEQ_MODE_1010  0      4385               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2281/I                                           ClkMux                     0      3562               RISE  1       
I__2281/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_10_LC_4_19_7/clk                LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.4.26::Path details for port: i_disable_autorefresh
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_disable_autorefresh
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -368


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4385
---------------------------- ------
Hold Time                      -368

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_disable_autorefresh                           sdram_controller           0      0                  FALL  1       
i_disable_autorefresh_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_disable_autorefresh_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_disable_autorefresh_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_disable_autorefresh_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1052/I                                       Odrv12                     0      1222               FALL  1       
I__1052/O                                       Odrv12                     796    2018               FALL  1       
I__1053/I                                       Span12Mux_v                0      2018               FALL  1       
I__1053/O                                       Span12Mux_v                796    2814               FALL  1       
I__1054/I                                       Span12Mux_v                0      2814               FALL  1       
I__1054/O                                       Span12Mux_v                796    3610               FALL  1       
I__1055/I                                       LocalMux                   0      3610               FALL  1       
I__1055/O                                       LocalMux                   455    4065               FALL  1       
I__1056/I                                       InMux                      0      4065               FALL  1       
I__1056/O                                       InMux                      320    4385               FALL  1       
refresh_req_i_LC_4_17_4/in3                     LogicCell40_SEQ_MODE_1010  0      4385               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2273/I                                           ClkMux                     0      3562               RISE  1       
I__2273/O                                           ClkMux                     455    4017               RISE  1       
refresh_req_i_LC_4_17_4/clk                         LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.4.27::Path details for port: i_disable_precharge
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_disable_precharge
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -2126


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -6143
---------------------------- ------
Hold Time                     -2126

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_disable_precharge                           sdram_controller           0      0                  FALL  1       
i_disable_precharge_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_disable_precharge_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_disable_precharge_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_disable_precharge_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1553/I                                     Odrv12                     0      1222               FALL  1       
I__1553/O                                     Odrv12                     796    2018               FALL  1       
I__1554/I                                     Span12Mux_v                0      2018               FALL  1       
I__1554/O                                     Span12Mux_v                796    2814               FALL  1       
I__1556/I                                     Span12Mux_h                0      2814               FALL  1       
I__1556/O                                     Span12Mux_h                796    3610               FALL  1       
I__1559/I                                     Sp12to4                    0      3610               FALL  1       
I__1559/O                                     Sp12to4                    662    4272               FALL  1       
I__1562/I                                     Span4Mux_v                 0      4272               FALL  1       
I__1562/O                                     Span4Mux_v                 548    4819               FALL  1       
I__1565/I                                     Span4Mux_v                 0      4819               FALL  1       
I__1565/O                                     Span4Mux_v                 548    5367               FALL  1       
I__1568/I                                     LocalMux                   0      5367               FALL  1       
I__1568/O                                     LocalMux                   455    5822               FALL  1       
I__1571/I                                     InMux                      0      5822               FALL  1       
I__1571/O                                     InMux                      320    6143               FALL  1       
I__1572/I                                     CascadeMux                 0      6143               FALL  1       
I__1572/O                                     CascadeMux                 0      6143               FALL  1       
U0.o_sdram_addr_1_10_LC_4_22_5/in2            LogicCell40_SEQ_MODE_1000  0      6143               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_10_LC_4_22_5/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

6.4.28::Path details for port: i_loadmod_req
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_loadmod_req
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -720


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4737
---------------------------- ------
Hold Time                      -720

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_loadmod_req                           sdram_controller           0      0                  FALL  1       
i_loadmod_req_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_loadmod_req_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_loadmod_req_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_loadmod_req_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1283/I                               Odrv4                      0      1222               FALL  1       
I__1283/O                               Odrv4                      548    1770               FALL  1       
I__1285/I                               Span4Mux_v                 0      1770               FALL  1       
I__1285/O                               Span4Mux_v                 548    2318               FALL  1       
I__1287/I                               Span4Mux_v                 0      2318               FALL  1       
I__1287/O                               Span4Mux_v                 548    2866               FALL  1       
I__1290/I                               Span4Mux_v                 0      2866               FALL  1       
I__1290/O                               Span4Mux_v                 548    3414               FALL  1       
I__1293/I                               Span4Mux_v                 0      3414               FALL  1       
I__1293/O                               Span4Mux_v                 548    3962               FALL  1       
I__1296/I                               LocalMux                   0      3962               FALL  1       
I__1296/O                               LocalMux                   455    4416               FALL  1       
I__1299/I                               InMux                      0      4416               FALL  1       
I__1299/O                               InMux                      320    4737               FALL  1       
U0.cmd_fsm_states_i_17_LC_3_20_2/in0    LogicCell40_SEQ_MODE_1010  0      4737               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2280/I                                           ClkMux                     0      3562               RISE  1       
I__2280/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_17_LC_3_20_2/clk                LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.4.29::Path details for port: i_power_down
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_power_down
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : 231


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -3786
---------------------------- ------
Hold Time                       231

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_power_down                           sdram_controller           0      0                  FALL  1       
i_power_down_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_power_down_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_power_down_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_power_down_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1000/I                              Odrv12                     0      1222               FALL  1       
I__1000/O                              Odrv12                     796    2018               FALL  1       
I__1001/I                              Span12Mux_v                0      2018               FALL  1       
I__1001/O                              Span12Mux_v                796    2814               FALL  1       
I__1002/I                              Span12Mux_s1_h             0      2814               FALL  1       
I__1002/O                              Span12Mux_s1_h             196    3011               FALL  1       
I__1004/I                              LocalMux                   0      3011               FALL  1       
I__1004/O                              LocalMux                   455    3465               FALL  1       
I__1006/I                              InMux                      0      3465               FALL  1       
I__1006/O                              InMux                      320    3786               FALL  1       
U0.cmd_fsm_states_i_9_LC_1_16_2/in0    LogicCell40_SEQ_MODE_1010  0      3786               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2257/I                                           ClkMux                     0      3562               RISE  1       
I__2257/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_9_LC_1_16_2/clk                 LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.4.30::Path details for port: i_precharge_req
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_precharge_req
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -89


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4106
---------------------------- ------
Hold Time                       -89

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_precharge_req                           sdram_controller           0      0                  FALL  1       
i_precharge_req_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_precharge_req_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_precharge_req_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_precharge_req_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1303/I                                 Odrv4                      0      1222               FALL  1       
I__1303/O                                 Odrv4                      548    1770               FALL  1       
I__1305/I                                 Span4Mux_v                 0      1770               FALL  1       
I__1305/O                                 Span4Mux_v                 548    2318               FALL  1       
I__1307/I                                 Span4Mux_v                 0      2318               FALL  1       
I__1307/O                                 Span4Mux_v                 548    2866               FALL  1       
I__1310/I                                 Span4Mux_h                 0      2866               FALL  1       
I__1310/O                                 Span4Mux_h                 465    3331               FALL  1       
I__1313/I                                 LocalMux                   0      3331               FALL  1       
I__1313/O                                 LocalMux                   455    3786               FALL  1       
I__1316/I                                 InMux                      0      3786               FALL  1       
I__1316/O                                 InMux                      320    4106               FALL  1       
U0.o_ack_LC_2_17_5/in0                    LogicCell40_SEQ_MODE_1010  0      4106               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2262/I                                           ClkMux                     0      3562               RISE  1       
I__2262/O                                           ClkMux                     455    4017               RISE  1       
U0.o_ack_LC_2_17_5/clk                              LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.4.31::Path details for port: i_rst    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_rst
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : 319


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -3698
---------------------------- ------
Hold Time                       319

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_rst                                               sdram_controller           0      0                  FALL  1       
i_rst_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
i_rst_ibuf_gb_io_iopad/DOUT                         IO_PAD                     540    540                FALL  1       
i_rst_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      540                FALL  1       
i_rst_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2517   3057               FALL  1       
I__2208/I                                           gio2CtrlBuf                0      3057               FALL  1       
I__2208/O                                           gio2CtrlBuf                0      3057               FALL  1       
I__2209/I                                           GlobalMux                  0      3057               FALL  1       
I__2209/O                                           GlobalMux                  114    3171               FALL  1       
I__2211/I                                           SRMux                      0      3171               FALL  1       
I__2211/O                                           SRMux                      527    3698               FALL  1       
U0.cmd_fsm_states_i_14_LC_2_17_7/sr                 LogicCell40_SEQ_MODE_1010  0      3698               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2262/I                                           ClkMux                     0      3562               RISE  1       
I__2262/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_14_LC_2_17_7/clk                LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.4.32::Path details for port: i_rwn    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_rwn
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -782


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4799
---------------------------- ------
Hold Time                      -782

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_rwn                                sdram_controller           0      0                  FALL  1       
i_rwn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
i_rwn_ibuf_iopad/DOUT                IO_PAD                     540    540                FALL  1       
i_rwn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_rwn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__2141/I                            Odrv12                     0      1222               FALL  1       
I__2141/O                            Odrv12                     796    2018               FALL  1       
I__2143/I                            Span12Mux_v                0      2018               FALL  1       
I__2143/O                            Span12Mux_v                796    2814               FALL  1       
I__2145/I                            Sp12to4                    0      2814               FALL  1       
I__2145/O                            Sp12to4                    662    3476               FALL  1       
I__2147/I                            Span4Mux_v                 0      3476               FALL  1       
I__2147/O                            Span4Mux_v                 548    4024               FALL  1       
I__2149/I                            LocalMux                   0      4024               FALL  1       
I__2149/O                            LocalMux                   455    4478               FALL  1       
I__2151/I                            InMux                      0      4478               FALL  1       
I__2151/O                            InMux                      320    4799               FALL  1       
I__2154/I                            CascadeMux                 0      4799               FALL  1       
I__2154/O                            CascadeMux                 0      4799               FALL  1       
U0.cmd_fsm_states_i_2_LC_3_21_0/in2  LogicCell40_SEQ_MODE_1010  0      4799               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2285/I                                           ClkMux                     0      3562               RISE  1       
I__2285/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_2_LC_3_21_0/clk                 LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.4.33::Path details for port: i_selfrefresh_req
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_selfrefresh_req
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -172


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4189
---------------------------- ------
Hold Time                      -172

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_selfrefresh_req                           sdram_controller           0      0                  FALL  1       
i_selfrefresh_req_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_selfrefresh_req_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
i_selfrefresh_req_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
i_selfrefresh_req_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1222               FALL  1       
I__1491/I                                   Odrv4                      0      1222               FALL  1       
I__1491/O                                   Odrv4                      548    1770               FALL  1       
I__1493/I                                   Span4Mux_v                 0      1770               FALL  1       
I__1493/O                                   Span4Mux_v                 548    2318               FALL  1       
I__1495/I                                   Span4Mux_v                 0      2318               FALL  1       
I__1495/O                                   Span4Mux_v                 548    2866               FALL  1       
I__1499/I                                   Span4Mux_v                 0      2866               FALL  1       
I__1499/O                                   Span4Mux_v                 548    3414               FALL  1       
I__1503/I                                   LocalMux                   0      3414               FALL  1       
I__1503/O                                   LocalMux                   455    3868               FALL  1       
I__1507/I                                   InMux                      0      3868               FALL  1       
I__1507/O                                   InMux                      320    4189               FALL  1       
I__1510/I                                   CascadeMux                 0      4189               FALL  1       
I__1510/O                                   CascadeMux                 0      4189               FALL  1       
U0.cmd_fsm_states_i_1_LC_2_17_1/in2         LogicCell40_SEQ_MODE_1010  0      4189               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2262/I                                           ClkMux                     0      3562               RISE  1       
I__2262/O                                           ClkMux                     455    4017               RISE  1       
U0.cmd_fsm_states_i_1_LC_2_17_1/clk                 LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

6.4.34::Path details for port: io_sdram_dq[0]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[0]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : 3477


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                      3477

Data Path
pin name                                               model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[0]:in                                      sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_0_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_0_iopad/DOUT                         IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_0_preio/PADIN(U0.sdram_dq_reg_i[0])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2274/I                                           ClkMux                  0      3562               RISE  1       
I__2274/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_0_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

6.4.35::Path details for port: io_sdram_dq[10]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[10]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -141


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4158
---------------------------- ------
Hold Time                      -141

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[10]:in                                 sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_10_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_10_iopad/DOUT                    IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_10_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_10_preio/DIN0                    PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__563/I                                           Odrv12                  0      1222               FALL  1       
I__563/O                                           Odrv12                  796    2018               FALL  1       
I__564/I                                           Span12Mux_h             0      2018               FALL  1       
I__564/O                                           Span12Mux_h             796    2814               FALL  1       
I__565/I                                           Span12Mux_s8_h          0      2814               FALL  1       
I__565/O                                           Span12Mux_s8_h          569    3383               FALL  1       
I__566/I                                           LocalMux                0      3383               FALL  1       
I__566/O                                           LocalMux                455    3837               FALL  1       
I__567/I                                           IoInMux                 0      3837               FALL  1       
I__567/O                                           IoInMux                 320    4158               FALL  1       
o_data_obuf_10_preio/DOUT0(U0.sdram_dq_reg_i[10])  PRE_IO_PIN_TYPE_010101  0      4158               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2319/I                                           ClkMux                  0      3562               RISE  1       
I__2319/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_10_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.36::Path details for port: io_sdram_dq[11]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[11]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -2312


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -6329
---------------------------- ------
Hold Time                     -2312

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[11]:in                                 sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_11_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_11_iopad/DOUT                    IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_11_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_11_preio/DIN0                    PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__588/I                                           Odrv12                  0      1222               FALL  1       
I__588/O                                           Odrv12                  796    2018               FALL  1       
I__589/I                                           Span12Mux_h             0      2018               FALL  1       
I__589/O                                           Span12Mux_h             796    2814               FALL  1       
I__590/I                                           Span12Mux_h             0      2814               FALL  1       
I__590/O                                           Span12Mux_h             796    3610               FALL  1       
I__591/I                                           Sp12to4                 0      3610               FALL  1       
I__591/O                                           Sp12to4                 662    4272               FALL  1       
I__592/I                                           Span4Mux_h              0      4272               FALL  1       
I__592/O                                           Span4Mux_h              465    4737               FALL  1       
I__593/I                                           Span4Mux_s3_h           0      4737               FALL  1       
I__593/O                                           Span4Mux_s3_h           341    5078               FALL  1       
I__594/I                                           IoSpan4Mux              0      5078               FALL  1       
I__594/O                                           IoSpan4Mux              475    5553               FALL  1       
I__595/I                                           LocalMux                0      5553               FALL  1       
I__595/O                                           LocalMux                455    6008               FALL  1       
I__596/I                                           IoInMux                 0      6008               FALL  1       
I__596/O                                           IoInMux                 320    6329               FALL  1       
o_data_obuf_11_preio/DOUT0(U0.sdram_dq_reg_i[11])  PRE_IO_PIN_TYPE_010101  0      6329               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2319/I                                           ClkMux                  0      3562               RISE  1       
I__2319/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_11_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.37::Path details for port: io_sdram_dq[12]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[12]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -782


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4799
---------------------------- ------
Hold Time                      -782

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[12]:in                                 sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_12_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_12_iopad/DOUT                    IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_12_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_12_preio/DIN0                    PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__448/I                                           Odrv12                  0      1222               FALL  1       
I__448/O                                           Odrv12                  796    2018               FALL  1       
I__449/I                                           Span12Mux_h             0      2018               FALL  1       
I__449/O                                           Span12Mux_h             796    2814               FALL  1       
I__450/I                                           Span12Mux_h             0      2814               FALL  1       
I__450/O                                           Span12Mux_h             796    3610               FALL  1       
I__451/I                                           Span12Mux_s6_h          0      3610               FALL  1       
I__451/O                                           Span12Mux_s6_h          413    4024               FALL  1       
I__452/I                                           LocalMux                0      4024               FALL  1       
I__452/O                                           LocalMux                455    4478               FALL  1       
I__453/I                                           IoInMux                 0      4478               FALL  1       
I__453/O                                           IoInMux                 320    4799               FALL  1       
o_data_obuf_12_preio/DOUT0(U0.sdram_dq_reg_i[12])  PRE_IO_PIN_TYPE_010101  0      4799               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2317/I                                           ClkMux                  0      3562               RISE  1       
I__2317/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_12_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.38::Path details for port: io_sdram_dq[13]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[13]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -2270


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -6287
---------------------------- ------
Hold Time                     -2270

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[13]:in                                 sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_13_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_13_iopad/DOUT                    IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_13_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_13_preio/DIN0                    PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__539/I                                           Odrv12                  0      1222               FALL  1       
I__539/O                                           Odrv12                  796    2018               FALL  1       
I__540/I                                           Span12Mux_h             0      2018               FALL  1       
I__540/O                                           Span12Mux_h             796    2814               FALL  1       
I__541/I                                           Span12Mux_h             0      2814               FALL  1       
I__541/O                                           Span12Mux_h             796    3610               FALL  1       
I__542/I                                           Sp12to4                 0      3610               FALL  1       
I__542/O                                           Sp12to4                 662    4272               FALL  1       
I__543/I                                           Span4Mux_h              0      4272               FALL  1       
I__543/O                                           Span4Mux_h              465    4737               FALL  1       
I__544/I                                           Span4Mux_s2_h           0      4737               FALL  1       
I__544/O                                           Span4Mux_s2_h           300    5037               FALL  1       
I__545/I                                           IoSpan4Mux              0      5037               FALL  1       
I__545/O                                           IoSpan4Mux              475    5512               FALL  1       
I__546/I                                           LocalMux                0      5512               FALL  1       
I__546/O                                           LocalMux                455    5967               FALL  1       
I__547/I                                           IoInMux                 0      5967               FALL  1       
I__547/O                                           IoInMux                 320    6287               FALL  1       
o_data_obuf_13_preio/DOUT0(U0.sdram_dq_reg_i[13])  PRE_IO_PIN_TYPE_010101  0      6287               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2317/I                                           ClkMux                  0      3562               RISE  1       
I__2317/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_13_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.39::Path details for port: io_sdram_dq[14]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[14]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -2270


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -6287
---------------------------- ------
Hold Time                     -2270

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[14]:in                                 sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_14_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_14_iopad/DOUT                    IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_14_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_14_preio/DIN0                    PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__454/I                                           Odrv12                  0      1222               FALL  1       
I__454/O                                           Odrv12                  796    2018               FALL  1       
I__455/I                                           Span12Mux_h             0      2018               FALL  1       
I__455/O                                           Span12Mux_h             796    2814               FALL  1       
I__456/I                                           Span12Mux_h             0      2814               FALL  1       
I__456/O                                           Span12Mux_h             796    3610               FALL  1       
I__457/I                                           Sp12to4                 0      3610               FALL  1       
I__457/O                                           Sp12to4                 662    4272               FALL  1       
I__458/I                                           Span4Mux_h              0      4272               FALL  1       
I__458/O                                           Span4Mux_h              465    4737               FALL  1       
I__459/I                                           Span4Mux_s2_h           0      4737               FALL  1       
I__459/O                                           Span4Mux_s2_h           300    5037               FALL  1       
I__460/I                                           IoSpan4Mux              0      5037               FALL  1       
I__460/O                                           IoSpan4Mux              475    5512               FALL  1       
I__461/I                                           LocalMux                0      5512               FALL  1       
I__461/O                                           LocalMux                455    5967               FALL  1       
I__462/I                                           IoInMux                 0      5967               FALL  1       
I__462/O                                           IoInMux                 320    6287               FALL  1       
o_data_obuf_14_preio/DOUT0(U0.sdram_dq_reg_i[14])  PRE_IO_PIN_TYPE_010101  0      6287               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2316/I                                           ClkMux                  0      3562               RISE  1       
I__2316/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_14_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.40::Path details for port: io_sdram_dq[15]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[15]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -689


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -4706
---------------------------- ------
Hold Time                      -689

Data Path
pin name                                           model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[15]:in                                 sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_15_iopad/PACKAGEPIN:in           IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_15_iopad/DOUT                    IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_15_preio/PADIN                   PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_15_preio/DIN0                    PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__605/I                                           Odrv12                  0      1222               FALL  1       
I__605/O                                           Odrv12                  796    2018               FALL  1       
I__606/I                                           Span12Mux_h             0      2018               FALL  1       
I__606/O                                           Span12Mux_h             796    2814               FALL  1       
I__607/I                                           Span12Mux_h             0      2814               FALL  1       
I__607/O                                           Span12Mux_h             796    3610               FALL  1       
I__608/I                                           Span12Mux_s4_h          0      3610               FALL  1       
I__608/O                                           Span12Mux_s4_h          320    3931               FALL  1       
I__609/I                                           LocalMux                0      3931               FALL  1       
I__609/O                                           LocalMux                455    4385               FALL  1       
I__610/I                                           IoInMux                 0      4385               FALL  1       
I__610/O                                           IoInMux                 320    4706               FALL  1       
o_data_obuf_15_preio/DOUT0(U0.sdram_dq_reg_i[15])  PRE_IO_PIN_TYPE_010101  0      4706               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2315/I                                           ClkMux                  0      3562               RISE  1       
I__2315/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_15_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.41::Path details for port: io_sdram_dq[1]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[1]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1847


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5864
---------------------------- ------
Hold Time                     -1847

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[1]:in                                sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_1_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_1_iopad/DOUT                   IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__440/I                                         Odrv12                  0      1222               FALL  1       
I__440/O                                         Odrv12                  796    2018               FALL  1       
I__441/I                                         Span12Mux_h             0      2018               FALL  1       
I__441/O                                         Span12Mux_h             796    2814               FALL  1       
I__442/I                                         Span12Mux_h             0      2814               FALL  1       
I__442/O                                         Span12Mux_h             796    3610               FALL  1       
I__443/I                                         Sp12to4                 0      3610               FALL  1       
I__443/O                                         Sp12to4                 662    4272               FALL  1       
I__444/I                                         Span4Mux_s3_h           0      4272               FALL  1       
I__444/O                                         Span4Mux_s3_h           341    4613               FALL  1       
I__445/I                                         IoSpan4Mux              0      4613               FALL  1       
I__445/O                                         IoSpan4Mux              475    5088               FALL  1       
I__446/I                                         LocalMux                0      5088               FALL  1       
I__446/O                                         LocalMux                455    5543               FALL  1       
I__447/I                                         IoInMux                 0      5543               FALL  1       
I__447/O                                         IoInMux                 320    5864               FALL  1       
o_data_obuf_1_preio/DOUT0(U0.sdram_dq_reg_i[1])  PRE_IO_PIN_TYPE_010101  0      5864               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2320/I                                           ClkMux                  0      3562               RISE  1       
I__2320/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_1_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.42::Path details for port: io_sdram_dq[2]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[2]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1485


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5502
---------------------------- ------
Hold Time                     -1485

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[2]:in                                sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_2_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_2_iopad/DOUT                   IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__384/I                                         Odrv12                  0      1222               FALL  1       
I__384/O                                         Odrv12                  796    2018               FALL  1       
I__385/I                                         Span12Mux_h             0      2018               FALL  1       
I__385/O                                         Span12Mux_h             796    2814               FALL  1       
I__386/I                                         Span12Mux_v             0      2814               FALL  1       
I__386/O                                         Span12Mux_v             796    3610               FALL  1       
I__387/I                                         Span12Mux_h             0      3610               FALL  1       
I__387/O                                         Span12Mux_h             796    4406               FALL  1       
I__388/I                                         Span12Mux_s4_h          0      4406               FALL  1       
I__388/O                                         Span12Mux_s4_h          320    4726               FALL  1       
I__389/I                                         LocalMux                0      4726               FALL  1       
I__389/O                                         LocalMux                455    5181               FALL  1       
I__390/I                                         IoInMux                 0      5181               FALL  1       
I__390/O                                         IoInMux                 320    5502               FALL  1       
o_data_obuf_2_preio/DOUT0(U0.sdram_dq_reg_i[2])  PRE_IO_PIN_TYPE_010101  0      5502               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2314/I                                           ClkMux                  0      3562               RISE  1       
I__2314/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.43::Path details for port: io_sdram_dq[3]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[3]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1919


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5936
---------------------------- ------
Hold Time                     -1919

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[3]:in                                sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_3_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_3_iopad/DOUT                   IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__408/I                                         Odrv12                  0      1222               FALL  1       
I__408/O                                         Odrv12                  796    2018               FALL  1       
I__409/I                                         Span12Mux_h             0      2018               FALL  1       
I__409/O                                         Span12Mux_h             796    2814               FALL  1       
I__410/I                                         Span12Mux_h             0      2814               FALL  1       
I__410/O                                         Span12Mux_h             796    3610               FALL  1       
I__411/I                                         Sp12to4                 0      3610               FALL  1       
I__411/O                                         Sp12to4                 662    4272               FALL  1       
I__412/I                                         Span4Mux_v              0      4272               FALL  1       
I__412/O                                         Span4Mux_v              548    4819               FALL  1       
I__413/I                                         Span4Mux_s3_h           0      4819               FALL  1       
I__413/O                                         Span4Mux_s3_h           341    5161               FALL  1       
I__414/I                                         LocalMux                0      5161               FALL  1       
I__414/O                                         LocalMux                455    5615               FALL  1       
I__415/I                                         IoInMux                 0      5615               FALL  1       
I__415/O                                         IoInMux                 320    5936               FALL  1       
o_data_obuf_3_preio/DOUT0(U0.sdram_dq_reg_i[3])  PRE_IO_PIN_TYPE_010101  0      5936               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2318/I                                           ClkMux                  0      3562               RISE  1       
I__2318/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_3_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.44::Path details for port: io_sdram_dq[4]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[4]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -2033


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -6050
---------------------------- ------
Hold Time                     -2033

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[4]:in                                sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_4_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_4_iopad/DOUT                   IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_4_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_4_preio/DIN0                   PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__482/I                                         Odrv12                  0      1222               FALL  1       
I__482/O                                         Odrv12                  796    2018               FALL  1       
I__483/I                                         Span12Mux_h             0      2018               FALL  1       
I__483/O                                         Span12Mux_h             796    2814               FALL  1       
I__484/I                                         Span12Mux_h             0      2814               FALL  1       
I__484/O                                         Span12Mux_h             796    3610               FALL  1       
I__485/I                                         Span12Mux_v             0      3610               FALL  1       
I__485/O                                         Span12Mux_v             796    4406               FALL  1       
I__486/I                                         Sp12to4                 0      4406               FALL  1       
I__486/O                                         Sp12to4                 662    5068               FALL  1       
I__487/I                                         Span4Mux_s0_h           0      5068               FALL  1       
I__487/O                                         Span4Mux_s0_h           207    5274               FALL  1       
I__488/I                                         LocalMux                0      5274               FALL  1       
I__488/O                                         LocalMux                455    5729               FALL  1       
I__489/I                                         IoInMux                 0      5729               FALL  1       
I__489/O                                         IoInMux                 320    6050               FALL  1       
o_data_obuf_4_preio/DOUT0(U0.sdram_dq_reg_i[4])  PRE_IO_PIN_TYPE_010101  0      6050               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2321/I                                           ClkMux                  0      3562               RISE  1       
I__2321/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.45::Path details for port: io_sdram_dq[5]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[5]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -2126


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -6143
---------------------------- ------
Hold Time                     -2126

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[5]:in                                sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_5_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_5_iopad/DOUT                   IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_5_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_5_preio/DIN0                   PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__611/I                                         Odrv12                  0      1222               FALL  1       
I__611/O                                         Odrv12                  796    2018               FALL  1       
I__612/I                                         Span12Mux_h             0      2018               FALL  1       
I__612/O                                         Span12Mux_h             796    2814               FALL  1       
I__613/I                                         Span12Mux_h             0      2814               FALL  1       
I__613/O                                         Span12Mux_h             796    3610               FALL  1       
I__614/I                                         Span12Mux_v             0      3610               FALL  1       
I__614/O                                         Span12Mux_v             796    4406               FALL  1       
I__615/I                                         Sp12to4                 0      4406               FALL  1       
I__615/O                                         Sp12to4                 662    5068               FALL  1       
I__616/I                                         Span4Mux_s2_h           0      5068               FALL  1       
I__616/O                                         Span4Mux_s2_h           300    5367               FALL  1       
I__617/I                                         LocalMux                0      5367               FALL  1       
I__617/O                                         LocalMux                455    5822               FALL  1       
I__618/I                                         IoInMux                 0      5822               FALL  1       
I__618/O                                         IoInMux                 320    6143               FALL  1       
o_data_obuf_5_preio/DOUT0(U0.sdram_dq_reg_i[5])  PRE_IO_PIN_TYPE_010101  0      6143               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2321/I                                           ClkMux                  0      3562               RISE  1       
I__2321/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_5_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.46::Path details for port: io_sdram_dq[6]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[6]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : -1971


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay             -5988
---------------------------- ------
Hold Time                     -1971

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[6]:in                                sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_6_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_6_iopad/DOUT                   IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_6_preio/PADIN                  PRE_IO_PIN_TYPE_101001  0      540                FALL  1       
io_sdram_dq_iobuf_6_preio/DIN0                   PRE_IO_PIN_TYPE_101001  682    1222               FALL  1       
I__391/I                                         Odrv12                  0      1222               FALL  1       
I__391/O                                         Odrv12                  796    2018               FALL  1       
I__392/I                                         Span12Mux_h             0      2018               FALL  1       
I__392/O                                         Span12Mux_h             796    2814               FALL  1       
I__393/I                                         Span12Mux_h             0      2814               FALL  1       
I__393/O                                         Span12Mux_h             796    3610               FALL  1       
I__394/I                                         Span12Mux_s10_v         0      3610               FALL  1       
I__394/O                                         Span12Mux_s10_v         641    4251               FALL  1       
I__395/I                                         Sp12to4                 0      4251               FALL  1       
I__395/O                                         Sp12to4                 662    4913               FALL  1       
I__396/I                                         Span4Mux_s2_h           0      4913               FALL  1       
I__396/O                                         Span4Mux_s2_h           300    5212               FALL  1       
I__397/I                                         LocalMux                0      5212               FALL  1       
I__397/O                                         LocalMux                455    5667               FALL  1       
I__398/I                                         IoInMux                 0      5667               FALL  1       
I__398/O                                         IoInMux                 320    5988               FALL  1       
o_data_obuf_6_preio/DOUT0(U0.sdram_dq_reg_i[6])  PRE_IO_PIN_TYPE_010101  0      5988               FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2322/I                                           ClkMux                  0      3562               RISE  1       
I__2322/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_6_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

6.4.47::Path details for port: io_sdram_dq[7]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[7]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : 3477


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                      3477

Data Path
pin name                                               model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[7]:in                                      sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_7_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_7_iopad/DOUT                         IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_7_preio/PADIN(U0.sdram_dq_reg_i[7])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2263/I                                           ClkMux                  0      3562               RISE  1       
I__2263/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_7_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

6.4.48::Path details for port: io_sdram_dq[8]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[8]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : 3477


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                      3477

Data Path
pin name                                               model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[8]:in                                      sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_8_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_8_iopad/DOUT                         IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_8_preio/PADIN(U0.sdram_dq_reg_i[8])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2263/I                                           ClkMux                  0      3562               RISE  1       
I__2263/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_8_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

6.4.49::Path details for port: io_sdram_dq[9]:in
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : io_sdram_dq[9]:in
Clock Port        : i_clk
Clock Reference   : sdram_controller|i_clk:R
Hold Time         : 3477


Capture Clock Path Delay       4017
+ Hold  Time                      0
- Data Path Delay              -540
---------------------------- ------
Hold Time                      3477

Data Path
pin name                                               model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq[9]:in                                      sdram_controller        0      0                  FALL  1       
io_sdram_dq_iobuf_9_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  FALL  1       
io_sdram_dq_iobuf_9_iopad/DOUT                         IO_PAD                  540    540                FALL  1       
io_sdram_dq_iobuf_9_preio/PADIN(U0.sdram_dq_reg_i[9])  PRE_IO_PIN_TYPE_101000  0      540                FALL  1       

Capture Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2259/I                                           ClkMux                  0      3562               RISE  1       
I__2259/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_9_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: io_sdram_dq[0]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[0]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9337


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4524
---------------------------- ------
Clock To Out Delay             9337

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2283/I                                           ClkMux                     0      3562               RISE  1       
I__2283/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep0_i_LC_1_23_4/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep0_i_LC_1_23_4/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__647/I                                  LocalMux                   0      4813               FALL  1       
I__647/O                                  LocalMux                   455    5268               FALL  1       
I__648/I                                  InMux                      0      5268               FALL  1       
I__648/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_0_LC_1_22_2/in3     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_0_LC_1_22_2/lcout   LogicCell40_SEQ_MODE_0000  424    6012               FALL  1       
I__653/I                                  LocalMux                   0      6012               FALL  1       
I__653/O                                  LocalMux                   455    6467               FALL  1       
I__654/I                                  IoInMux                    0      6467               FALL  1       
I__654/O                                  IoInMux                    320    6787               FALL  1       
io_sdram_dq_iobuf_0_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101000     0      6787               FALL  1       
io_sdram_dq_iobuf_0_preio/PADOEN          PRE_IO_PIN_TYPE_101000     258    7046               RISE  1       
io_sdram_dq_iobuf_0_iopad/OE              IO_PAD                     0      7046               RISE  1       
io_sdram_dq_iobuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   9337               RISE  1       
io_sdram_dq[0]:out                        sdram_controller           0      9337               RISE  1       

6.5.2::Path details for port: io_sdram_dq[10]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[10]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9337


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4524
---------------------------- ------
Clock To Out Delay             9337

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2293/I                                           ClkMux                     0      3562               RISE  1       
I__2293/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep10_i_LC_2_24_2/clk              LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep10_i_LC_2_24_2/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__757/I                                   LocalMux                   0      4813               FALL  1       
I__757/O                                   LocalMux                   455    5268               FALL  1       
I__758/I                                   InMux                      0      5268               FALL  1       
I__758/O                                   InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_10_LC_1_24_1/in3     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_10_LC_1_24_1/lcout   LogicCell40_SEQ_MODE_0000  424    6012               FALL  1       
I__645/I                                   LocalMux                   0      6012               FALL  1       
I__645/O                                   LocalMux                   455    6467               FALL  1       
I__646/I                                   IoInMux                    0      6467               FALL  1       
I__646/O                                   IoInMux                    320    6787               FALL  1       
io_sdram_dq_iobuf_10_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      6787               FALL  1       
io_sdram_dq_iobuf_10_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7046               RISE  1       
io_sdram_dq_iobuf_10_iopad/OE              IO_PAD                     0      7046               RISE  1       
io_sdram_dq_iobuf_10_iopad/PACKAGEPIN:out  IO_PAD                     2292   9337               RISE  1       
io_sdram_dq[10]:out                        sdram_controller           0      9337               RISE  1       

6.5.3::Path details for port: io_sdram_dq[11]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[11]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9482


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4669
---------------------------- ------
Clock To Out Delay             9482

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2312/I                                           ClkMux                     0      3562               RISE  1       
I__2312/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep11_i_LC_3_31_1/clk              LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep11_i_LC_3_31_1/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__1045/I                                  LocalMux                   0      4813               FALL  1       
I__1045/O                                  LocalMux                   455    5268               FALL  1       
I__1046/I                                  InMux                      0      5268               FALL  1       
I__1046/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_11_LC_2_32_1/in0     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_11_LC_2_32_1/lcout   LogicCell40_SEQ_MODE_0000  569    6157               FALL  1       
I__747/I                                   LocalMux                   0      6157               FALL  1       
I__747/O                                   LocalMux                   455    6612               FALL  1       
I__748/I                                   IoInMux                    0      6612               FALL  1       
I__748/O                                   IoInMux                    320    6932               FALL  1       
io_sdram_dq_iobuf_11_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      6932               FALL  1       
io_sdram_dq_iobuf_11_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7190               RISE  1       
io_sdram_dq_iobuf_11_iopad/OE              IO_PAD                     0      7190               RISE  1       
io_sdram_dq_iobuf_11_iopad/PACKAGEPIN:out  IO_PAD                     2292   9482               RISE  1       
io_sdram_dq[11]:out                        sdram_controller           0      9482               RISE  1       

6.5.4::Path details for port: io_sdram_dq[12]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[12]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 10133


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5320
---------------------------- ------
Clock To Out Delay            10133

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2312/I                                           ClkMux                     0      3562               RISE  1       
I__2312/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep12_i_LC_3_31_3/clk              LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep12_i_LC_3_31_3/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__1043/I                                  LocalMux                   0      4813               FALL  1       
I__1043/O                                  LocalMux                   455    5268               FALL  1       
I__1044/I                                  InMux                      0      5268               FALL  1       
I__1044/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_12_LC_2_31_3/in3     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_12_LC_2_31_3/lcout   LogicCell40_SEQ_MODE_0000  424    6012               FALL  1       
I__749/I                                   Odrv12                     0      6012               FALL  1       
I__749/O                                   Odrv12                     796    6808               FALL  1       
I__750/I                                   LocalMux                   0      6808               FALL  1       
I__750/O                                   LocalMux                   455    7263               FALL  1       
I__751/I                                   IoInMux                    0      7263               FALL  1       
I__751/O                                   IoInMux                    320    7583               FALL  1       
io_sdram_dq_iobuf_12_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7583               FALL  1       
io_sdram_dq_iobuf_12_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7842               RISE  1       
io_sdram_dq_iobuf_12_iopad/OE              IO_PAD                     0      7842               RISE  1       
io_sdram_dq_iobuf_12_iopad/PACKAGEPIN:out  IO_PAD                     2292   10133              RISE  1       
io_sdram_dq[12]:out                        sdram_controller           0      10133              RISE  1       

6.5.5::Path details for port: io_sdram_dq[13]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[13]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9482


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4669
---------------------------- ------
Clock To Out Delay             9482

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2312/I                                           ClkMux                     0      3562               RISE  1       
I__2312/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep13_i_LC_3_31_2/clk              LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep13_i_LC_3_31_2/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__1036/I                                  LocalMux                   0      4813               FALL  1       
I__1036/O                                  LocalMux                   455    5268               FALL  1       
I__1037/I                                  InMux                      0      5268               FALL  1       
I__1037/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_13_LC_3_32_4/in0     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_13_LC_3_32_4/lcout   LogicCell40_SEQ_MODE_0000  569    6157               FALL  1       
I__1034/I                                  LocalMux                   0      6157               FALL  1       
I__1034/O                                  LocalMux                   455    6612               FALL  1       
I__1035/I                                  IoInMux                    0      6612               FALL  1       
I__1035/O                                  IoInMux                    320    6932               FALL  1       
io_sdram_dq_iobuf_13_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      6932               FALL  1       
io_sdram_dq_iobuf_13_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7190               RISE  1       
io_sdram_dq_iobuf_13_iopad/OE              IO_PAD                     0      7190               RISE  1       
io_sdram_dq_iobuf_13_iopad/PACKAGEPIN:out  IO_PAD                     2292   9482               RISE  1       
io_sdram_dq[13]:out                        sdram_controller           0      9482               RISE  1       

6.5.6::Path details for port: io_sdram_dq[14]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[14]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9885


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5072
---------------------------- ------
Clock To Out Delay             9885

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2310/I                                           ClkMux                     0      3562               RISE  1       
I__2310/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep14_i_LC_3_30_4/clk              LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep14_i_LC_3_30_4/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__1040/I                                  Odrv4                      0      4813               FALL  1       
I__1040/O                                  Odrv4                      548    5361               FALL  1       
I__1041/I                                  LocalMux                   0      5361               FALL  1       
I__1041/O                                  LocalMux                   455    5816               FALL  1       
I__1042/I                                  InMux                      0      5816               FALL  1       
I__1042/O                                  InMux                      320    6136               FALL  1       
io_sdram_dq_iobuf_RNO_14_LC_3_32_0/in3     LogicCell40_SEQ_MODE_0000  0      6136               FALL  1       
io_sdram_dq_iobuf_RNO_14_LC_3_32_0/lcout   LogicCell40_SEQ_MODE_0000  424    6560               FALL  1       
I__1038/I                                  LocalMux                   0      6560               FALL  1       
I__1038/O                                  LocalMux                   455    7015               FALL  1       
I__1039/I                                  IoInMux                    0      7015               FALL  1       
I__1039/O                                  IoInMux                    320    7335               FALL  1       
io_sdram_dq_iobuf_14_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7335               FALL  1       
io_sdram_dq_iobuf_14_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7594               RISE  1       
io_sdram_dq_iobuf_14_iopad/OE              IO_PAD                     0      7594               RISE  1       
io_sdram_dq_iobuf_14_iopad/PACKAGEPIN:out  IO_PAD                     2292   9885               RISE  1       
io_sdram_dq[14]:out                        sdram_controller           0      9885               RISE  1       

6.5.7::Path details for port: io_sdram_dq[15]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[15]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9337


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4524
---------------------------- ------
Clock To Out Delay             9337

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2313/I                                           ClkMux                     0      3562               RISE  1       
I__2313/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_LC_4_31_6/clk                        LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_LC_4_31_6/lcout             LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__1398/I                                  LocalMux                   0      4813               FALL  1       
I__1398/O                                  LocalMux                   455    5268               FALL  1       
I__1399/I                                  InMux                      0      5268               FALL  1       
I__1399/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_15_LC_4_32_1/in3     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_15_LC_4_32_1/lcout   LogicCell40_SEQ_MODE_0000  424    6012               FALL  1       
I__1396/I                                  LocalMux                   0      6012               FALL  1       
I__1396/O                                  LocalMux                   455    6467               FALL  1       
I__1397/I                                  IoInMux                    0      6467               FALL  1       
I__1397/O                                  IoInMux                    320    6787               FALL  1       
io_sdram_dq_iobuf_15_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      6787               FALL  1       
io_sdram_dq_iobuf_15_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7046               RISE  1       
io_sdram_dq_iobuf_15_iopad/OE              IO_PAD                     0      7046               RISE  1       
io_sdram_dq_iobuf_15_iopad/PACKAGEPIN:out  IO_PAD                     2292   9337               RISE  1       
io_sdram_dq[15]:out                        sdram_controller           0      9337               RISE  1       

6.5.8::Path details for port: io_sdram_dq[1]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[1]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9482


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4669
---------------------------- ------
Clock To Out Delay             9482

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2283/I                                           ClkMux                     0      3562               RISE  1       
I__2283/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep1_i_LC_1_23_0/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep1_i_LC_1_23_0/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__649/I                                  LocalMux                   0      4813               FALL  1       
I__649/O                                  LocalMux                   455    5268               FALL  1       
I__650/I                                  InMux                      0      5268               FALL  1       
I__650/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_1_LC_1_22_7/in0     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_1_LC_1_22_7/lcout   LogicCell40_SEQ_MODE_0000  569    6157               FALL  1       
I__651/I                                  LocalMux                   0      6157               FALL  1       
I__651/O                                  LocalMux                   455    6612               FALL  1       
I__652/I                                  IoInMux                    0      6612               FALL  1       
I__652/O                                  IoInMux                    320    6932               FALL  1       
io_sdram_dq_iobuf_1_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      6932               FALL  1       
io_sdram_dq_iobuf_1_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7190               RISE  1       
io_sdram_dq_iobuf_1_iopad/OE              IO_PAD                     0      7190               RISE  1       
io_sdram_dq_iobuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   9482               RISE  1       
io_sdram_dq[1]:out                        sdram_controller           0      9482               RISE  1       

6.5.9::Path details for port: io_sdram_dq[2]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[2]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9472


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4659
---------------------------- ------
Clock To Out Delay             9472

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2313/I                                           ClkMux                     0      3562               RISE  1       
I__2313/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep2_i_LC_4_31_1/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep2_i_LC_4_31_1/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__1710/I                                 LocalMux                   0      4813               FALL  1       
I__1710/O                                 LocalMux                   455    5268               FALL  1       
I__1711/I                                 InMux                      0      5268               FALL  1       
I__1711/O                                 InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_2_LC_4_32_6/in1     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_2_LC_4_32_6/lcout   LogicCell40_SEQ_MODE_0000  558    6146               FALL  1       
I__1708/I                                 LocalMux                   0      6146               FALL  1       
I__1708/O                                 LocalMux                   455    6601               FALL  1       
I__1709/I                                 IoInMux                    0      6601               FALL  1       
I__1709/O                                 IoInMux                    320    6922               FALL  1       
io_sdram_dq_iobuf_2_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      6922               FALL  1       
io_sdram_dq_iobuf_2_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7180               RISE  1       
io_sdram_dq_iobuf_2_iopad/OE              IO_PAD                     0      7180               RISE  1       
io_sdram_dq_iobuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2292   9472               RISE  1       
io_sdram_dq[2]:out                        sdram_controller           0      9472               RISE  1       

6.5.10::Path details for port: io_sdram_dq[3]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[3]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9482


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4669
---------------------------- ------
Clock To Out Delay             9482

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2261/I                                           ClkMux                     0      3562               RISE  1       
I__2261/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep3_i_LC_2_15_3/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep3_i_LC_2_15_3/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__680/I                                  LocalMux                   0      4813               FALL  1       
I__680/O                                  LocalMux                   455    5268               FALL  1       
I__681/I                                  InMux                      0      5268               FALL  1       
I__681/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_3_LC_1_14_4/in0     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_3_LC_1_14_4/lcout   LogicCell40_SEQ_MODE_0000  569    6157               FALL  1       
I__641/I                                  LocalMux                   0      6157               FALL  1       
I__641/O                                  LocalMux                   455    6612               FALL  1       
I__642/I                                  IoInMux                    0      6612               FALL  1       
I__642/O                                  IoInMux                    320    6932               FALL  1       
io_sdram_dq_iobuf_3_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      6932               FALL  1       
io_sdram_dq_iobuf_3_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7190               RISE  1       
io_sdram_dq_iobuf_3_iopad/OE              IO_PAD                     0      7190               RISE  1       
io_sdram_dq_iobuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2292   9482               RISE  1       
io_sdram_dq[3]:out                        sdram_controller           0      9482               RISE  1       

6.5.11::Path details for port: io_sdram_dq[4]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[4]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9337


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4524
---------------------------- ------
Clock To Out Delay             9337

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2266/I                                           ClkMux                     0      3562               RISE  1       
I__2266/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep4_i_LC_2_14_2/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep4_i_LC_2_14_2/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__682/I                                  LocalMux                   0      4813               FALL  1       
I__682/O                                  LocalMux                   455    5268               FALL  1       
I__683/I                                  InMux                      0      5268               FALL  1       
I__683/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_4_LC_1_14_6/in3     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_4_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_0000  424    6012               FALL  1       
I__637/I                                  LocalMux                   0      6012               FALL  1       
I__637/O                                  LocalMux                   455    6467               FALL  1       
I__638/I                                  IoInMux                    0      6467               FALL  1       
I__638/O                                  IoInMux                    320    6787               FALL  1       
io_sdram_dq_iobuf_4_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      6787               FALL  1       
io_sdram_dq_iobuf_4_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7046               RISE  1       
io_sdram_dq_iobuf_4_iopad/OE              IO_PAD                     0      7046               RISE  1       
io_sdram_dq_iobuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2292   9337               RISE  1       
io_sdram_dq[4]:out                        sdram_controller           0      9337               RISE  1       

6.5.12::Path details for port: io_sdram_dq[5]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[5]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9482


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4669
---------------------------- ------
Clock To Out Delay             9482

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2266/I                                           ClkMux                     0      3562               RISE  1       
I__2266/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep5_i_LC_2_14_1/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep5_i_LC_2_14_1/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__684/I                                  LocalMux                   0      4813               FALL  1       
I__684/O                                  LocalMux                   455    5268               FALL  1       
I__685/I                                  InMux                      0      5268               FALL  1       
I__685/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_5_LC_1_14_5/in0     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_5_LC_1_14_5/lcout   LogicCell40_SEQ_MODE_0000  569    6157               FALL  1       
I__639/I                                  LocalMux                   0      6157               FALL  1       
I__639/O                                  LocalMux                   455    6612               FALL  1       
I__640/I                                  IoInMux                    0      6612               FALL  1       
I__640/O                                  IoInMux                    320    6932               FALL  1       
io_sdram_dq_iobuf_5_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      6932               FALL  1       
io_sdram_dq_iobuf_5_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    7190               RISE  1       
io_sdram_dq_iobuf_5_iopad/OE              IO_PAD                     0      7190               RISE  1       
io_sdram_dq_iobuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2292   9482               RISE  1       
io_sdram_dq[5]:out                        sdram_controller           0      9482               RISE  1       

6.5.13::Path details for port: io_sdram_dq[6]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[6]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 10433


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5620
---------------------------- ------
Clock To Out Delay            10433

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2276/I                                           ClkMux                     0      3562               RISE  1       
I__2276/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep6_i_LC_3_13_5/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep6_i_LC_3_13_5/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__739/I                                  Odrv4                      0      4813               FALL  1       
I__739/O                                  Odrv4                      548    5361               FALL  1       
I__740/I                                  Span4Mux_v                 0      5361               FALL  1       
I__740/O                                  Span4Mux_v                 548    5909               FALL  1       
I__741/I                                  LocalMux                   0      5909               FALL  1       
I__741/O                                  LocalMux                   455    6363               FALL  1       
I__742/I                                  InMux                      0      6363               FALL  1       
I__742/O                                  InMux                      320    6684               FALL  1       
io_sdram_dq_iobuf_RNO_6_LC_1_11_5/in3     LogicCell40_SEQ_MODE_0000  0      6684               FALL  1       
io_sdram_dq_iobuf_RNO_6_LC_1_11_5/lcout   LogicCell40_SEQ_MODE_0000  424    7108               FALL  1       
I__570/I                                  LocalMux                   0      7108               FALL  1       
I__570/O                                  LocalMux                   455    7563               FALL  1       
I__571/I                                  IoInMux                    0      7563               FALL  1       
I__571/O                                  IoInMux                    320    7883               FALL  1       
io_sdram_dq_iobuf_6_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      7883               FALL  1       
io_sdram_dq_iobuf_6_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    8141               RISE  1       
io_sdram_dq_iobuf_6_iopad/OE              IO_PAD                     0      8141               RISE  1       
io_sdram_dq_iobuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2292   10433              RISE  1       
io_sdram_dq[6]:out                        sdram_controller           0      10433              RISE  1       

6.5.14::Path details for port: io_sdram_dq[7]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[7]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9885


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5072
---------------------------- ------
Clock To Out Delay             9885

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2276/I                                           ClkMux                     0      3562               RISE  1       
I__2276/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep7_i_LC_3_13_2/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep7_i_LC_3_13_2/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__743/I                                  LocalMux                   0      4813               FALL  1       
I__743/O                                  LocalMux                   455    5268               FALL  1       
I__744/I                                  InMux                      0      5268               FALL  1       
I__744/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_7_LC_2_12_1/in3     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_7_LC_2_12_1/lcout   LogicCell40_SEQ_MODE_0000  424    6012               FALL  1       
I__689/I                                  Odrv4                      0      6012               FALL  1       
I__689/O                                  Odrv4                      548    6560               FALL  1       
I__690/I                                  LocalMux                   0      6560               FALL  1       
I__690/O                                  LocalMux                   455    7015               FALL  1       
I__691/I                                  IoInMux                    0      7015               FALL  1       
I__691/O                                  IoInMux                    320    7335               FALL  1       
io_sdram_dq_iobuf_7_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101000     0      7335               FALL  1       
io_sdram_dq_iobuf_7_preio/PADOEN          PRE_IO_PIN_TYPE_101000     258    7594               RISE  1       
io_sdram_dq_iobuf_7_iopad/OE              IO_PAD                     0      7594               RISE  1       
io_sdram_dq_iobuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2292   9885               RISE  1       
io_sdram_dq[7]:out                        sdram_controller           0      9885               RISE  1       

6.5.15::Path details for port: io_sdram_dq[8]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[8]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 9482


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              4669
---------------------------- ------
Clock To Out Delay             9482

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2264/I                                           ClkMux                     0      3562               RISE  1       
I__2264/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep8_i_LC_1_13_7/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep8_i_LC_1_13_7/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__643/I                                  LocalMux                   0      4813               FALL  1       
I__643/O                                  LocalMux                   455    5268               FALL  1       
I__644/I                                  InMux                      0      5268               FALL  1       
I__644/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_8_LC_1_12_0/in0     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_8_LC_1_12_0/lcout   LogicCell40_SEQ_MODE_0000  569    6157               FALL  1       
I__568/I                                  LocalMux                   0      6157               FALL  1       
I__568/O                                  LocalMux                   455    6612               FALL  1       
I__569/I                                  IoInMux                    0      6612               FALL  1       
I__569/O                                  IoInMux                    320    6932               FALL  1       
io_sdram_dq_iobuf_8_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101000     0      6932               FALL  1       
io_sdram_dq_iobuf_8_preio/PADOEN          PRE_IO_PIN_TYPE_101000     258    7190               RISE  1       
io_sdram_dq_iobuf_8_iopad/OE              IO_PAD                     0      7190               RISE  1       
io_sdram_dq_iobuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2292   9482               RISE  1       
io_sdram_dq[8]:out                        sdram_controller           0      9482               RISE  1       

6.5.16::Path details for port: io_sdram_dq[9]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : io_sdram_dq[9]:out
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 10278


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              5465
---------------------------- ------
Clock To Out Delay            10278

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2276/I                                           ClkMux                     0      3562               RISE  1       
I__2276/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dq_en_i_rep9_i_LC_3_13_0/clk               LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dq_en_i_rep9_i_LC_3_13_0/lcout   LogicCell40_SEQ_MODE_1011  796    4813               FALL  1       
I__745/I                                  LocalMux                   0      4813               FALL  1       
I__745/O                                  LocalMux                   455    5268               FALL  1       
I__746/I                                  InMux                      0      5268               FALL  1       
I__746/O                                  InMux                      320    5588               FALL  1       
io_sdram_dq_iobuf_RNO_9_LC_2_13_7/in0     LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
io_sdram_dq_iobuf_RNO_9_LC_2_13_7/lcout   LogicCell40_SEQ_MODE_0000  569    6157               FALL  1       
I__686/I                                  Odrv12                     0      6157               FALL  1       
I__686/O                                  Odrv12                     796    6953               FALL  1       
I__687/I                                  LocalMux                   0      6953               FALL  1       
I__687/O                                  LocalMux                   455    7408               FALL  1       
I__688/I                                  IoInMux                    0      7408               FALL  1       
I__688/O                                  IoInMux                    320    7728               FALL  1       
io_sdram_dq_iobuf_9_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101000     0      7728               FALL  1       
io_sdram_dq_iobuf_9_preio/PADOEN          PRE_IO_PIN_TYPE_101000     258    7986               RISE  1       
io_sdram_dq_iobuf_9_iopad/OE              IO_PAD                     0      7986               RISE  1       
io_sdram_dq_iobuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2292   10278              RISE  1       
io_sdram_dq[9]:out                        sdram_controller           0      10278              RISE  1       

6.5.17::Path details for port: o_ack    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_ack
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 11632


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              6819
---------------------------- ------
Clock To Out Delay            11632

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2262/I                                           ClkMux                     0      3562               RISE  1       
I__2262/O                                           ClkMux                     455    4017               RISE  1       
U0.o_ack_LC_2_17_5/clk                              LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_ack_LC_2_17_5/lcout         LogicCell40_SEQ_MODE_1010  796    4813               FALL  2       
I__702/I                         Odrv4                      0      4813               FALL  1       
I__702/O                         Odrv4                      548    5361               FALL  1       
I__704/I                         Span4Mux_s1_h              0      5361               FALL  1       
I__704/O                         Span4Mux_s1_h              248    5609               FALL  1       
I__705/I                         LocalMux                   0      5609               FALL  1       
I__705/O                         LocalMux                   455    6064               FALL  1       
I__706/I                         IoInMux                    0      6064               FALL  1       
I__706/O                         IoInMux                    320    6384               FALL  1       
o_ack_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6384               FALL  1       
o_ack_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9341               RISE  1       
o_ack_obuf_iopad/DIN             IO_PAD                     0      9341               RISE  1       
o_ack_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   11632              RISE  1       
o_ack                            sdram_controller           0      11632              RISE  1       

6.5.18::Path details for port: o_busy   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_busy
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12593


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7780
---------------------------- ------
Clock To Out Delay            12593

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2282/I                                           ClkMux                     0      3562               RISE  1       
I__2282/O                                           ClkMux                     455    4017               RISE  1       
U0.o_busy_LC_5_18_4/clk                             LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_busy_LC_5_18_4/lcout         LogicCell40_SEQ_MODE_1010  796    4813               RISE  3       
I__1626/I                         Odrv4                      0      4813               RISE  1       
I__1626/O                         Odrv4                      517    5330               RISE  1       
I__1629/I                         Span4Mux_s2_h              0      5330               RISE  1       
I__1629/O                         Span4Mux_s2_h              300    5630               RISE  1       
I__1631/I                         IoSpan4Mux                 0      5630               RISE  1       
I__1631/O                         IoSpan4Mux                 424    6053               RISE  1       
I__1632/I                         IoSpan4Mux                 0      6053               RISE  1       
I__1632/O                         IoSpan4Mux                 424    6477               RISE  1       
I__1633/I                         LocalMux                   0      6477               RISE  1       
I__1633/O                         LocalMux                   486    6963               RISE  1       
I__1634/I                         IoInMux                    0      6963               RISE  1       
I__1634/O                         IoInMux                    382    7345               RISE  1       
o_busy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7345               RISE  1       
o_busy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10302              RISE  1       
o_busy_obuf_iopad/DIN             IO_PAD                     0      10302              RISE  1       
o_busy_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   12593              RISE  1       
o_busy                            sdram_controller           0      12593              RISE  1       

6.5.19::Path details for port: o_data[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[0]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 14423


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay             10199
---------------------------- ------
Clock To Out Delay            14423

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2274/I                                           ClkMux                  0      3562               RISE  1       
I__2274/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_0_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

Data Path
pin name                                              model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq_iobuf_0_preio/DIN0(U0.sdram_dq_reg_i[0])  PRE_IO_PIN_TYPE_101000  207    4224               RISE  1       
I__572/I                                              Odrv12                  0      4224               RISE  1       
I__572/O                                              Odrv12                  724    4947               RISE  1       
I__573/I                                              Span12Mux_h             0      4947               RISE  1       
I__573/O                                              Span12Mux_h             724    5671               RISE  1       
I__574/I                                              Span12Mux_h             0      5671               RISE  1       
I__574/O                                              Span12Mux_h             724    6394               RISE  1       
I__575/I                                              Sp12to4                 0      6394               RISE  1       
I__575/O                                              Sp12to4                 631    7025               RISE  1       
I__576/I                                              Span4Mux_v              0      7025               RISE  1       
I__576/O                                              Span4Mux_v              517    7542               RISE  1       
I__577/I                                              Span4Mux_s3_h           0      7542               RISE  1       
I__577/O                                              Span4Mux_s3_h           341    7883               RISE  1       
I__578/I                                              IoSpan4Mux              0      7883               RISE  1       
I__578/O                                              IoSpan4Mux              424    8307               RISE  1       
I__579/I                                              LocalMux                0      8307               RISE  1       
I__579/O                                              LocalMux                486    8793               RISE  1       
I__580/I                                              IoInMux                 0      8793               RISE  1       
I__580/O                                              IoInMux                 382    9175               RISE  1       
o_data_obuf_0_preio/DOUT0                             PRE_IO_PIN_TYPE_011001  0      9175               RISE  1       
o_data_obuf_0_preio/PADOUT                            PRE_IO_PIN_TYPE_011001  2956   12131              RISE  1       
o_data_obuf_0_iopad/DIN                               IO_PAD                  0      12131              RISE  1       
o_data_obuf_0_iopad/PACKAGEPIN:out                    IO_PAD                  2292   14423              RISE  1       
o_data[0]                                             sdram_controller        0      14423              RISE  1       

6.5.20::Path details for port: o_data[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[10]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2319/I                                           ClkMux                  0      3562               RISE  1       
I__2319/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_10_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_10_preio/PADOUT(U0.sdram_dq_reg_i[10])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_10_iopad/DIN                            IO_PAD                  0      4182               RISE  1       
o_data_obuf_10_iopad/PACKAGEPIN:out                 IO_PAD                  2292   6474               RISE  1       
o_data[10]                                          sdram_controller        0      6474               RISE  1       

6.5.21::Path details for port: o_data[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[11]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2319/I                                           ClkMux                  0      3562               RISE  1       
I__2319/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_11_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_11_preio/PADOUT(U0.sdram_dq_reg_i[11])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_11_iopad/DIN                            IO_PAD                  0      4182               RISE  1       
o_data_obuf_11_iopad/PACKAGEPIN:out                 IO_PAD                  2292   6474               RISE  1       
o_data[11]                                          sdram_controller        0      6474               RISE  1       

6.5.22::Path details for port: o_data[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[12]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2317/I                                           ClkMux                  0      3562               RISE  1       
I__2317/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_12_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_12_preio/PADOUT(U0.sdram_dq_reg_i[12])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_12_iopad/DIN                            IO_PAD                  0      4182               RISE  1       
o_data_obuf_12_iopad/PACKAGEPIN:out                 IO_PAD                  2292   6474               RISE  1       
o_data[12]                                          sdram_controller        0      6474               RISE  1       

6.5.23::Path details for port: o_data[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[13]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2317/I                                           ClkMux                  0      3562               RISE  1       
I__2317/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_13_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_13_preio/PADOUT(U0.sdram_dq_reg_i[13])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_13_iopad/DIN                            IO_PAD                  0      4182               RISE  1       
o_data_obuf_13_iopad/PACKAGEPIN:out                 IO_PAD                  2292   6474               RISE  1       
o_data[13]                                          sdram_controller        0      6474               RISE  1       

6.5.24::Path details for port: o_data[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[14]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2316/I                                           ClkMux                  0      3562               RISE  1       
I__2316/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_14_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_14_preio/PADOUT(U0.sdram_dq_reg_i[14])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_14_iopad/DIN                            IO_PAD                  0      4182               RISE  1       
o_data_obuf_14_iopad/PACKAGEPIN:out                 IO_PAD                  2292   6474               RISE  1       
o_data[14]                                          sdram_controller        0      6474               RISE  1       

6.5.25::Path details for port: o_data[15]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[15]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2315/I                                           ClkMux                  0      3562               RISE  1       
I__2315/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_15_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_15_preio/PADOUT(U0.sdram_dq_reg_i[15])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_15_iopad/DIN                            IO_PAD                  0      4182               RISE  1       
o_data_obuf_15_iopad/PACKAGEPIN:out                 IO_PAD                  2292   6474               RISE  1       
o_data[15]                                          sdram_controller        0      6474               RISE  1       

6.5.26::Path details for port: o_data[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[1]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2320/I                                           ClkMux                  0      3562               RISE  1       
I__2320/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_1_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_1_preio/PADOUT(U0.sdram_dq_reg_i[1])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_1_iopad/DIN                           IO_PAD                  0      4182               RISE  1       
o_data_obuf_1_iopad/PACKAGEPIN:out                IO_PAD                  2292   6474               RISE  1       
o_data[1]                                         sdram_controller        0      6474               RISE  1       

6.5.27::Path details for port: o_data[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[2]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2314/I                                           ClkMux                  0      3562               RISE  1       
I__2314/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_2_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_2_preio/PADOUT(U0.sdram_dq_reg_i[2])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_2_iopad/DIN                           IO_PAD                  0      4182               RISE  1       
o_data_obuf_2_iopad/PACKAGEPIN:out                IO_PAD                  2292   6474               RISE  1       
o_data[2]                                         sdram_controller        0      6474               RISE  1       

6.5.28::Path details for port: o_data[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[3]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2318/I                                           ClkMux                  0      3562               RISE  1       
I__2318/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_3_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_3_preio/PADOUT(U0.sdram_dq_reg_i[3])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_3_iopad/DIN                           IO_PAD                  0      4182               RISE  1       
o_data_obuf_3_iopad/PACKAGEPIN:out                IO_PAD                  2292   6474               RISE  1       
o_data[3]                                         sdram_controller        0      6474               RISE  1       

6.5.29::Path details for port: o_data[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[4]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2321/I                                           ClkMux                  0      3562               RISE  1       
I__2321/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_4_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_4_preio/PADOUT(U0.sdram_dq_reg_i[4])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_4_iopad/DIN                           IO_PAD                  0      4182               RISE  1       
o_data_obuf_4_iopad/PACKAGEPIN:out                IO_PAD                  2292   6474               RISE  1       
o_data[4]                                         sdram_controller        0      6474               RISE  1       

6.5.30::Path details for port: o_data[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[5]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2321/I                                           ClkMux                  0      3562               RISE  1       
I__2321/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_5_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_5_preio/PADOUT(U0.sdram_dq_reg_i[5])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_5_iopad/DIN                           IO_PAD                  0      4182               RISE  1       
o_data_obuf_5_iopad/PACKAGEPIN:out                IO_PAD                  2292   6474               RISE  1       
o_data[5]                                         sdram_controller        0      6474               RISE  1       

6.5.31::Path details for port: o_data[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[6]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 6474


Launch Clock Path Delay        4017
+ Clock To Q Delay              165
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             6474

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2322/I                                           ClkMux                  0      3562               RISE  1       
I__2322/O                                           ClkMux                  455    4017               RISE  1       
o_data_obuf_6_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      4017               RISE  1       

Data Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
o_data_obuf_6_preio/PADOUT(U0.sdram_dq_reg_i[6])  PRE_IO_PIN_TYPE_010101  165    4182               RISE  1       
o_data_obuf_6_iopad/DIN                           IO_PAD                  0      4182               RISE  1       
o_data_obuf_6_iopad/PACKAGEPIN:out                IO_PAD                  2292   6474               RISE  1       
o_data[6]                                         sdram_controller        0      6474               RISE  1       

6.5.32::Path details for port: o_data[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[7]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 14423


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay             10199
---------------------------- ------
Clock To Out Delay            14423

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2263/I                                           ClkMux                  0      3562               RISE  1       
I__2263/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_7_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

Data Path
pin name                                              model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq_iobuf_7_preio/DIN0(U0.sdram_dq_reg_i[7])  PRE_IO_PIN_TYPE_101000  207    4224               RISE  1       
I__512/I                                              Odrv12                  0      4224               RISE  1       
I__512/O                                              Odrv12                  724    4947               RISE  1       
I__513/I                                              Span12Mux_h             0      4947               RISE  1       
I__513/O                                              Span12Mux_h             724    5671               RISE  1       
I__514/I                                              Span12Mux_h             0      5671               RISE  1       
I__514/O                                              Span12Mux_h             724    6394               RISE  1       
I__515/I                                              Sp12to4                 0      6394               RISE  1       
I__515/O                                              Sp12to4                 631    7025               RISE  1       
I__516/I                                              Span4Mux_v              0      7025               RISE  1       
I__516/O                                              Span4Mux_v              517    7542               RISE  1       
I__517/I                                              Span4Mux_s3_h           0      7542               RISE  1       
I__517/O                                              Span4Mux_s3_h           341    7883               RISE  1       
I__518/I                                              IoSpan4Mux              0      7883               RISE  1       
I__518/O                                              IoSpan4Mux              424    8307               RISE  1       
I__519/I                                              LocalMux                0      8307               RISE  1       
I__519/O                                              LocalMux                486    8793               RISE  1       
I__520/I                                              IoInMux                 0      8793               RISE  1       
I__520/O                                              IoInMux                 382    9175               RISE  1       
o_data_obuf_7_preio/DOUT0                             PRE_IO_PIN_TYPE_011001  0      9175               RISE  1       
o_data_obuf_7_preio/PADOUT                            PRE_IO_PIN_TYPE_011001  2956   12131              RISE  1       
o_data_obuf_7_iopad/DIN                               IO_PAD                  0      12131              RISE  1       
o_data_obuf_7_iopad/PACKAGEPIN:out                    IO_PAD                  2292   14423              RISE  1       
o_data[7]                                             sdram_controller        0      14423              RISE  1       

6.5.33::Path details for port: o_data[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[8]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 14051


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay              9827
---------------------------- ------
Clock To Out Delay            14051

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2263/I                                           ClkMux                  0      3562               RISE  1       
I__2263/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_8_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

Data Path
pin name                                              model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq_iobuf_8_preio/DIN0(U0.sdram_dq_reg_i[8])  PRE_IO_PIN_TYPE_101000  207    4224               RISE  1       
I__432/I                                              Odrv12                  0      4224               RISE  1       
I__432/O                                              Odrv12                  724    4947               RISE  1       
I__433/I                                              Span12Mux_h             0      4947               RISE  1       
I__433/O                                              Span12Mux_h             724    5671               RISE  1       
I__434/I                                              Span12Mux_h             0      5671               RISE  1       
I__434/O                                              Span12Mux_h             724    6394               RISE  1       
I__435/I                                              Span12Mux_s11_v         0      6394               RISE  1       
I__435/O                                              Span12Mux_s11_v         610    7004               RISE  1       
I__436/I                                              Sp12to4                 0      7004               RISE  1       
I__436/O                                              Sp12to4                 631    7635               RISE  1       
I__437/I                                              Span4Mux_s2_h           0      7635               RISE  1       
I__437/O                                              Span4Mux_s2_h           300    7935               RISE  1       
I__438/I                                              LocalMux                0      7935               RISE  1       
I__438/O                                              LocalMux                486    8421               RISE  1       
I__439/I                                              IoInMux                 0      8421               RISE  1       
I__439/O                                              IoInMux                 382    8803               RISE  1       
o_data_obuf_8_preio/DOUT0                             PRE_IO_PIN_TYPE_011001  0      8803               RISE  1       
o_data_obuf_8_preio/PADOUT                            PRE_IO_PIN_TYPE_011001  2956   11759              RISE  1       
o_data_obuf_8_iopad/DIN                               IO_PAD                  0      11759              RISE  1       
o_data_obuf_8_iopad/PACKAGEPIN:out                    IO_PAD                  2292   14051              RISE  1       
o_data[8]                                             sdram_controller        0      14051              RISE  1       

6.5.34::Path details for port: o_data[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data[9]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 14588


Launch Clock Path Delay        4017
+ Clock To Q Delay              207
+ Data Path Delay             10364
---------------------------- ------
Clock To Out Delay            14588

Launch Clock Path
pin name                                            model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller        0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf             0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf             0      3335               RISE  1       
I__2256/I                                           GlobalMux               0      3335               RISE  1       
I__2256/O                                           GlobalMux               227    3562               RISE  1       
I__2259/I                                           ClkMux                  0      3562               RISE  1       
I__2259/O                                           ClkMux                  455    4017               RISE  1       
io_sdram_dq_iobuf_9_preio/INPUTCLK                  PRE_IO_PIN_TYPE_101000  0      4017               RISE  1       

Data Path
pin name                                              model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
io_sdram_dq_iobuf_9_preio/DIN0(U0.sdram_dq_reg_i[9])  PRE_IO_PIN_TYPE_101000  207    4224               RISE  1       
I__490/I                                              Odrv12                  0      4224               RISE  1       
I__490/O                                              Odrv12                  724    4947               RISE  1       
I__491/I                                              Span12Mux_v             0      4947               RISE  1       
I__491/O                                              Span12Mux_v             724    5671               RISE  1       
I__492/I                                              Span12Mux_h             0      5671               RISE  1       
I__492/O                                              Span12Mux_h             724    6394               RISE  1       
I__493/I                                              Span12Mux_h             0      6394               RISE  1       
I__493/O                                              Span12Mux_h             724    7118               RISE  1       
I__494/I                                              Sp12to4                 0      7118               RISE  1       
I__494/O                                              Sp12to4                 631    7749               RISE  1       
I__495/I                                              Span4Mux_s0_v           0      7749               RISE  1       
I__495/O                                              Span4Mux_s0_v           300    8048               RISE  1       
I__496/I                                              IoSpan4Mux              0      8048               RISE  1       
I__496/O                                              IoSpan4Mux              424    8472               RISE  1       
I__497/I                                              LocalMux                0      8472               RISE  1       
I__497/O                                              LocalMux                486    8958               RISE  1       
I__498/I                                              IoInMux                 0      8958               RISE  1       
I__498/O                                              IoInMux                 382    9341               RISE  1       
o_data_obuf_9_preio/DOUT0                             PRE_IO_PIN_TYPE_011001  0      9341               RISE  1       
o_data_obuf_9_preio/PADOUT                            PRE_IO_PIN_TYPE_011001  2956   12297              RISE  1       
o_data_obuf_9_iopad/DIN                               IO_PAD                  0      12297              RISE  1       
o_data_obuf_9_iopad/PACKAGEPIN:out                    IO_PAD                  2292   14588              RISE  1       
o_data[9]                                             sdram_controller        0      14588              RISE  1       

6.5.35::Path details for port: o_data_req
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data_req
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13689


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8876
---------------------------- ------
Clock To Out Delay            13689

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2286/I                                           ClkMux                     0      3562               RISE  1       
I__2286/O                                           ClkMux                     455    4017               RISE  1       
U0.read_req_cnt_i_7_LC_5_19_7/clk                   LogicCell40_SEQ_MODE_1011  0      4017               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.read_req_cnt_i_7_LC_5_19_7/lcout          LogicCell40_SEQ_MODE_1011  796    4813               FALL  2       
I__1801/I                                    Odrv4                      0      4813               FALL  1       
I__1801/O                                    Odrv4                      548    5361               FALL  1       
I__1803/I                                    LocalMux                   0      5361               FALL  1       
I__1803/O                                    LocalMux                   455    5816               FALL  1       
I__1804/I                                    InMux                      0      5816               FALL  1       
I__1804/O                                    InMux                      320    6136               FALL  1       
U0.read_req_cnt_i_RNIS7SG_6_LC_5_22_6/in3    LogicCell40_SEQ_MODE_0000  0      6136               FALL  1       
U0.read_req_cnt_i_RNIS7SG_6_LC_5_22_6/lcout  LogicCell40_SEQ_MODE_0000  424    6560               FALL  1       
I__1796/I                                    Odrv12                     0      6560               FALL  1       
I__1796/O                                    Odrv12                     796    7356               FALL  1       
I__1797/I                                    Span12Mux_s4_v             0      7356               FALL  1       
I__1797/O                                    Span12Mux_s4_v             310    7666               FALL  1       
I__1798/I                                    LocalMux                   0      7666               FALL  1       
I__1798/O                                    LocalMux                   455    8121               FALL  1       
I__1799/I                                    IoInMux                    0      8121               FALL  1       
I__1799/O                                    IoInMux                    320    8441               FALL  1       
o_data_req_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8441               FALL  1       
o_data_req_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2956   11398              RISE  1       
o_data_req_obuf_iopad/DIN                    IO_PAD                     0      11398              RISE  1       
o_data_req_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   13689              RISE  1       
o_data_req                                   sdram_controller           0      13689              RISE  1       

6.5.36::Path details for port: o_data_valid
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_data_valid
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13431


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8618
---------------------------- ------
Clock To Out Delay            13431

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2280/I                                           ClkMux                     0      3562               RISE  1       
I__2280/O                                           ClkMux                     455    4017               RISE  1       
U0.cpu_den_i_LC_3_20_5/clk                          LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.cpu_den_i_LC_3_20_5/lcout            LogicCell40_SEQ_MODE_1010  796    4813               RISE  1       
I__873/I                                Odrv12                     0      4813               RISE  1       
I__873/O                                Odrv12                     724    5537               RISE  1       
I__874/I                                Span12Mux_v                0      5537               RISE  1       
I__874/O                                Span12Mux_v                724    6260               RISE  1       
I__875/I                                Sp12to4                    0      6260               RISE  1       
I__875/O                                Sp12to4                    631    6891               RISE  1       
I__876/I                                IoSpan4Mux                 0      6891               RISE  1       
I__876/O                                IoSpan4Mux                 424    7314               RISE  1       
I__877/I                                LocalMux                   0      7314               RISE  1       
I__877/O                                LocalMux                   486    7800               RISE  1       
I__878/I                                IoInMux                    0      7800               RISE  1       
I__878/O                                IoInMux                    382    8183               RISE  1       
o_data_valid_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      8183               RISE  1       
o_data_valid_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   11139              RISE  1       
o_data_valid_obuf_iopad/DIN             IO_PAD                     0      11139              RISE  1       
o_data_valid_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   13431              RISE  1       
o_data_valid                            sdram_controller           0      13431              RISE  1       

6.5.37::Path details for port: o_init_done
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_init_done
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 11901


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7088
---------------------------- ------
Clock To Out Delay            11901

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2273/I                                           ClkMux                     0      3562               RISE  1       
I__2273/O                                           ClkMux                     455    4017               RISE  1       
U0.o_init_done_LC_4_17_3/clk                        LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_init_done_LC_4_17_3/lcout         LogicCell40_SEQ_MODE_1010  796    4813               RISE  8       
I__1641/I                              Odrv12                     0      4813               RISE  1       
I__1641/O                              Odrv12                     724    5537               RISE  1       
I__1649/I                              Span12Mux_s3_h             0      5537               RISE  1       
I__1649/O                              Span12Mux_s3_h             248    5785               RISE  1       
I__1654/I                              LocalMux                   0      5785               RISE  1       
I__1654/O                              LocalMux                   486    6270               RISE  1       
I__1658/I                              IoInMux                    0      6270               RISE  1       
I__1658/O                              IoInMux                    382    6653               RISE  1       
o_init_done_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6653               RISE  1       
o_init_done_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9609               RISE  1       
o_init_done_obuf_iopad/DIN             IO_PAD                     0      9609               RISE  1       
o_init_done_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   11901              RISE  1       
o_init_done                            sdram_controller           0      11901              RISE  1       

6.5.38::Path details for port: o_read_done
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_read_done
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13059


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8246
---------------------------- ------
Clock To Out Delay            13059

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2301/I                                           ClkMux                     0      3562               RISE  1       
I__2301/O                                           ClkMux                     455    4017               RISE  1       
U0.read_done_reg_i_LC_2_26_5/clk                    LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.read_done_reg_i_LC_2_26_5/lcout          LogicCell40_SEQ_MODE_1010  796    4813               FALL  1       
I__752/I                                    LocalMux                   0      4813               FALL  1       
I__752/O                                    LocalMux                   455    5268               FALL  1       
I__753/I                                    InMux                      0      5268               FALL  1       
I__753/O                                    InMux                      320    5588               FALL  1       
U0.read_done_reg_i_RNIL8T8_LC_1_26_5/in3    LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
U0.read_done_reg_i_RNIL8T8_LC_1_26_5/lcout  LogicCell40_SEQ_MODE_0000  424    6012               FALL  1       
I__692/I                                    Odrv4                      0      6012               FALL  1       
I__692/O                                    Odrv4                      548    6560               FALL  1       
I__693/I                                    IoSpan4Mux                 0      6560               FALL  1       
I__693/O                                    IoSpan4Mux                 475    7035               FALL  1       
I__694/I                                    LocalMux                   0      7035               FALL  1       
I__694/O                                    LocalMux                   455    7490               FALL  1       
I__695/I                                    IoInMux                    0      7490               FALL  1       
I__695/O                                    IoInMux                    320    7811               FALL  1       
o_read_done_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7811               FALL  1       
o_read_done_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2956   10767              RISE  1       
o_read_done_obuf_iopad/DIN                  IO_PAD                     0      10767              RISE  1       
o_read_done_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   13059              RISE  1       
o_read_done                                 sdram_controller           0      13059              RISE  1       

6.5.39::Path details for port: o_sdram_addr[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[0]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12232


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7419
---------------------------- ------
Clock To Out Delay            12232

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_0_LC_4_21_2/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_0_LC_4_21_2/lcout       LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__1390/I                                 Odrv4                      0      4813               FALL  1       
I__1390/O                                 Odrv4                      548    5361               FALL  1       
I__1391/I                                 Span4Mux_v                 0      5361               FALL  1       
I__1391/O                                 Span4Mux_v                 548    5909               FALL  1       
I__1392/I                                 Span4Mux_s2_h              0      5909               FALL  1       
I__1392/O                                 Span4Mux_s2_h              300    6208               FALL  1       
I__1393/I                                 LocalMux                   0      6208               FALL  1       
I__1393/O                                 LocalMux                   455    6663               FALL  1       
I__1394/I                                 IoInMux                    0      6663               FALL  1       
I__1394/O                                 IoInMux                    320    6984               FALL  1       
o_sdram_addr_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6984               FALL  1       
o_sdram_addr_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9940               RISE  1       
o_sdram_addr_obuf_0_iopad/DIN             IO_PAD                     0      9940               RISE  1       
o_sdram_addr_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   12232              RISE  1       
o_sdram_addr[0]                           sdram_controller           0      12232              RISE  1       

6.5.40::Path details for port: o_sdram_addr[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[10]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 11725


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              6912
---------------------------- ------
Clock To Out Delay            11725

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_10_LC_4_22_5/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_10_LC_4_22_5/lcout       LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__1547/I                                  Odrv4                      0      4813               FALL  1       
I__1547/O                                  Odrv4                      548    5361               FALL  1       
I__1548/I                                  Span4Mux_s3_h              0      5361               FALL  1       
I__1548/O                                  Span4Mux_s3_h              341    5702               FALL  1       
I__1549/I                                  LocalMux                   0      5702               FALL  1       
I__1549/O                                  LocalMux                   455    6157               FALL  1       
I__1550/I                                  IoInMux                    0      6157               FALL  1       
I__1550/O                                  IoInMux                    320    6477               FALL  1       
o_sdram_addr_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6477               FALL  1       
o_sdram_addr_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9434               RISE  1       
o_sdram_addr_obuf_10_iopad/DIN             IO_PAD                     0      9434               RISE  1       
o_sdram_addr_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                     2292   11725              RISE  1       
o_sdram_addr[10]                           sdram_controller           0      11725              RISE  1       

6.5.41::Path details for port: o_sdram_addr[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[11]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 11518


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              6705
---------------------------- ------
Clock To Out Delay            11518

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2299/I                                           ClkMux                     0      3562               RISE  1       
I__2299/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_cl_i_0_LC_4_23_6/clk                LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_cl_i_0_LC_4_23_6/lcout      LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__2204/I                                   Odrv4                      0      4813               FALL  1       
I__2204/O                                   Odrv4                      548    5361               FALL  1       
I__2205/I                                   Span4Mux_h                 0      5361               FALL  1       
I__2205/O                                   Span4Mux_h                 465    5826               FALL  1       
I__2206/I                                   LocalMux                   0      5826               FALL  1       
I__2206/O                                   LocalMux                   455    6281               FALL  1       
I__2207/I                                   InMux                      0      6281               FALL  1       
I__2207/O                                   InMux                      320    6601               FALL  1       
o_sdram_addr_obuft_RNO_11_LC_7_25_5/in0     LogicCell40_SEQ_MODE_0000  0      6601               FALL  1       
o_sdram_addr_obuft_RNO_11_LC_7_25_5/lcout   LogicCell40_SEQ_MODE_0000  569    7170               FALL  1       
I__2200/I                                   Odrv12                     0      7170               FALL  1       
I__2200/O                                   Odrv12                     796    7966               FALL  1       
I__2201/I                                   Span12Mux_s2_v             0      7966               FALL  1       
I__2201/O                                   Span12Mux_s2_v             227    8193               FALL  1       
I__2202/I                                   LocalMux                   0      8193               FALL  1       
I__2202/O                                   LocalMux                   455    8648               FALL  1       
I__2203/I                                   IoInMux                    0      8648               FALL  1       
I__2203/O                                   IoInMux                    320    8968               FALL  1       
o_sdram_addr_obuft_11_preio/OUTPUTENABLE    PRE_IO_PIN_TYPE_101001     0      8968               FALL  1       
o_sdram_addr_obuft_11_preio/PADOEN          PRE_IO_PIN_TYPE_101001     258    9227               RISE  1       
o_sdram_addr_obuft_11_iopad/OE              IO_PAD                     0      9227               RISE  1       
o_sdram_addr_obuft_11_iopad/PACKAGEPIN:out  IO_PAD                     2292   11518              RISE  1       
o_sdram_addr[11]                            sdram_controller           0      11518              RISE  1       

6.5.42::Path details for port: o_sdram_addr[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[1]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12097


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7284
---------------------------- ------
Clock To Out Delay            12097

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_1_LC_6_21_0/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_1_LC_6_21_0/lcout       LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__1920/I                                 Odrv4                      0      4813               FALL  1       
I__1920/O                                 Odrv4                      548    5361               FALL  1       
I__1921/I                                 Span4Mux_h                 0      5361               FALL  1       
I__1921/O                                 Span4Mux_h                 465    5826               FALL  1       
I__1922/I                                 Span4Mux_s1_h              0      5826               FALL  1       
I__1922/O                                 Span4Mux_s1_h              248    6074               FALL  1       
I__1923/I                                 LocalMux                   0      6074               FALL  1       
I__1923/O                                 LocalMux                   455    6529               FALL  1       
I__1924/I                                 IoInMux                    0      6529               FALL  1       
I__1924/O                                 IoInMux                    320    6849               FALL  1       
o_sdram_addr_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6849               FALL  1       
o_sdram_addr_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9806               RISE  1       
o_sdram_addr_obuf_1_iopad/DIN             IO_PAD                     0      9806               RISE  1       
o_sdram_addr_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   12097              RISE  1       
o_sdram_addr[1]                           sdram_controller           0      12097              RISE  1       

6.5.43::Path details for port: o_sdram_addr[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[2]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12201


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7388
---------------------------- ------
Clock To Out Delay            12201

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_2_LC_4_21_4/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_2_LC_4_21_4/lcout       LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__1373/I                                 Odrv4                      0      4813               FALL  1       
I__1373/O                                 Odrv4                      548    5361               FALL  1       
I__1374/I                                 Span4Mux_s3_h              0      5361               FALL  1       
I__1374/O                                 Span4Mux_s3_h              341    5702               FALL  1       
I__1375/I                                 IoSpan4Mux                 0      5702               FALL  1       
I__1375/O                                 IoSpan4Mux                 475    6177               FALL  1       
I__1376/I                                 LocalMux                   0      6177               FALL  1       
I__1376/O                                 LocalMux                   455    6632               FALL  1       
I__1377/I                                 IoInMux                    0      6632               FALL  1       
I__1377/O                                 IoInMux                    320    6953               FALL  1       
o_sdram_addr_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6953               FALL  1       
o_sdram_addr_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9909               RISE  1       
o_sdram_addr_obuf_2_iopad/DIN             IO_PAD                     0      9909               RISE  1       
o_sdram_addr_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2292   12201              RISE  1       
o_sdram_addr[2]                           sdram_controller           0      12201              RISE  1       

6.5.44::Path details for port: o_sdram_addr[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[3]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 11725


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              6912
---------------------------- ------
Clock To Out Delay            11725

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2289/I                                           ClkMux                     0      3562               RISE  1       
I__2289/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_3_LC_4_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_3_LC_4_21_6/lcout       LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__1360/I                                 Odrv4                      0      4813               FALL  1       
I__1360/O                                 Odrv4                      548    5361               FALL  1       
I__1361/I                                 Span4Mux_s3_h              0      5361               FALL  1       
I__1361/O                                 Span4Mux_s3_h              341    5702               FALL  1       
I__1362/I                                 LocalMux                   0      5702               FALL  1       
I__1362/O                                 LocalMux                   455    6157               FALL  1       
I__1363/I                                 IoInMux                    0      6157               FALL  1       
I__1363/O                                 IoInMux                    320    6477               FALL  1       
o_sdram_addr_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6477               FALL  1       
o_sdram_addr_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9434               RISE  1       
o_sdram_addr_obuf_3_iopad/DIN             IO_PAD                     0      9434               RISE  1       
o_sdram_addr_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2292   11725              RISE  1       
o_sdram_addr[3]                           sdram_controller           0      11725              RISE  1       

6.5.45::Path details for port: o_sdram_addr[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[4]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12201


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7388
---------------------------- ------
Clock To Out Delay            12201

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_4_LC_6_21_6/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_4_LC_6_21_6/lcout       LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__2161/I                                 Odrv4                      0      4813               FALL  1       
I__2161/O                                 Odrv4                      548    5361               FALL  1       
I__2162/I                                 Span4Mux_s3_h              0      5361               FALL  1       
I__2162/O                                 Span4Mux_s3_h              341    5702               FALL  1       
I__2163/I                                 IoSpan4Mux                 0      5702               FALL  1       
I__2163/O                                 IoSpan4Mux                 475    6177               FALL  1       
I__2164/I                                 LocalMux                   0      6177               FALL  1       
I__2164/O                                 LocalMux                   455    6632               FALL  1       
I__2165/I                                 IoInMux                    0      6632               FALL  1       
I__2165/O                                 IoInMux                    320    6953               FALL  1       
o_sdram_addr_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6953               FALL  1       
o_sdram_addr_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9909               RISE  1       
o_sdram_addr_obuf_4_iopad/DIN             IO_PAD                     0      9909               RISE  1       
o_sdram_addr_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2292   12201              RISE  1       
o_sdram_addr[4]                           sdram_controller           0      12201              RISE  1       

6.5.46::Path details for port: o_sdram_addr[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[5]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12531


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7718
---------------------------- ------
Clock To Out Delay            12531

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_5_LC_6_21_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_5_LC_6_21_1/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1903/I                                 Odrv4                      0      4813               RISE  1       
I__1903/O                                 Odrv4                      517    5330               RISE  1       
I__1904/I                                 Span4Mux_h                 0      5330               RISE  1       
I__1904/O                                 Span4Mux_h                 444    5774               RISE  1       
I__1905/I                                 Span4Mux_s0_h              0      5774               RISE  1       
I__1905/O                                 Span4Mux_s0_h              217    5991               RISE  1       
I__1906/I                                 IoSpan4Mux                 0      5991               RISE  1       
I__1906/O                                 IoSpan4Mux                 424    6415               RISE  1       
I__1907/I                                 LocalMux                   0      6415               RISE  1       
I__1907/O                                 LocalMux                   486    6901               RISE  1       
I__1908/I                                 IoInMux                    0      6901               RISE  1       
I__1908/O                                 IoInMux                    382    7283               RISE  1       
o_sdram_addr_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7283               RISE  1       
o_sdram_addr_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10240              RISE  1       
o_sdram_addr_obuf_5_iopad/DIN             IO_PAD                     0      10240              RISE  1       
o_sdram_addr_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2292   12531              RISE  1       
o_sdram_addr[5]                           sdram_controller           0      12531              RISE  1       

6.5.47::Path details for port: o_sdram_addr[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[6]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 11994


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7181
---------------------------- ------
Clock To Out Delay            11994

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_6_LC_6_21_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_6_LC_6_21_3/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1891/I                                 Odrv12                     0      4813               RISE  1       
I__1891/O                                 Odrv12                     724    5537               RISE  1       
I__1892/I                                 Span12Mux_s5_h             0      5537               RISE  1       
I__1892/O                                 Span12Mux_s5_h             341    5878               RISE  1       
I__1893/I                                 LocalMux                   0      5878               RISE  1       
I__1893/O                                 LocalMux                   486    6363               RISE  1       
I__1894/I                                 IoInMux                    0      6363               RISE  1       
I__1894/O                                 IoInMux                    382    6746               RISE  1       
o_sdram_addr_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6746               RISE  1       
o_sdram_addr_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9702               RISE  1       
o_sdram_addr_obuf_6_iopad/DIN             IO_PAD                     0      9702               RISE  1       
o_sdram_addr_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2292   11994              RISE  1       
o_sdram_addr[6]                           sdram_controller           0      11994              RISE  1       

6.5.48::Path details for port: o_sdram_addr[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[7]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 11632


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              6819
---------------------------- ------
Clock To Out Delay            11632

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2300/I                                           ClkMux                     0      3562               RISE  1       
I__2300/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_7_LC_6_21_5/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_7_LC_6_21_5/lcout       LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__2191/I                                 Odrv12                     0      4813               FALL  1       
I__2191/O                                 Odrv12                     796    5609               FALL  1       
I__2192/I                                 LocalMux                   0      5609               FALL  1       
I__2192/O                                 LocalMux                   455    6064               FALL  1       
I__2193/I                                 IoInMux                    0      6064               FALL  1       
I__2193/O                                 IoInMux                    320    6384               FALL  1       
o_sdram_addr_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6384               FALL  1       
o_sdram_addr_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9341               RISE  1       
o_sdram_addr_obuf_7_iopad/DIN             IO_PAD                     0      9341               RISE  1       
o_sdram_addr_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2292   11632              RISE  1       
o_sdram_addr[7]                           sdram_controller           0      11632              RISE  1       

6.5.49::Path details for port: o_sdram_addr[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[8]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12686


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7873
---------------------------- ------
Clock To Out Delay            12686

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_8_LC_4_22_1/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_8_LC_4_22_1/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1338/I                                 Odrv4                      0      4813               RISE  1       
I__1338/O                                 Odrv4                      517    5330               RISE  1       
I__1339/I                                 Span4Mux_v                 0      5330               RISE  1       
I__1339/O                                 Span4Mux_v                 517    5847               RISE  1       
I__1340/I                                 Span4Mux_s2_h              0      5847               RISE  1       
I__1340/O                                 Span4Mux_s2_h              300    6146               RISE  1       
I__1341/I                                 IoSpan4Mux                 0      6146               RISE  1       
I__1341/O                                 IoSpan4Mux                 424    6570               RISE  1       
I__1342/I                                 LocalMux                   0      6570               RISE  1       
I__1342/O                                 LocalMux                   486    7056               RISE  1       
I__1343/I                                 IoInMux                    0      7056               RISE  1       
I__1343/O                                 IoInMux                    382    7439               RISE  1       
o_sdram_addr_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7439               RISE  1       
o_sdram_addr_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10395              RISE  1       
o_sdram_addr_obuf_8_iopad/DIN             IO_PAD                     0      10395              RISE  1       
o_sdram_addr_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2292   12686              RISE  1       
o_sdram_addr[8]                           sdram_controller           0      12686              RISE  1       

6.5.50::Path details for port: o_sdram_addr[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_addr[9]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13048


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8235
---------------------------- ------
Clock To Out Delay            13048

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2295/I                                           ClkMux                     0      3562               RISE  1       
I__2295/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_addr_1_9_LC_4_22_3/clk                   LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_addr_1_9_LC_4_22_3/lcout       LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1323/I                                 Odrv12                     0      4813               RISE  1       
I__1323/O                                 Odrv12                     724    5537               RISE  1       
I__1324/I                                 Sp12to4                    0      5537               RISE  1       
I__1324/O                                 Sp12to4                    631    6167               RISE  1       
I__1325/I                                 Span4Mux_s3_h              0      6167               RISE  1       
I__1325/O                                 Span4Mux_s3_h              341    6508               RISE  1       
I__1326/I                                 IoSpan4Mux                 0      6508               RISE  1       
I__1326/O                                 IoSpan4Mux                 424    6932               RISE  1       
I__1327/I                                 LocalMux                   0      6932               RISE  1       
I__1327/O                                 LocalMux                   486    7418               RISE  1       
I__1328/I                                 IoInMux                    0      7418               RISE  1       
I__1328/O                                 IoInMux                    382    7800               RISE  1       
o_sdram_addr_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7800               RISE  1       
o_sdram_addr_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10757              RISE  1       
o_sdram_addr_obuf_9_iopad/DIN             IO_PAD                     0      10757              RISE  1       
o_sdram_addr_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2292   13048              RISE  1       
o_sdram_addr[9]                           sdram_controller           0      13048              RISE  1       

6.5.51::Path details for port: o_sdram_blkaddr[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_blkaddr[0]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12686


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7873
---------------------------- ------
Clock To Out Delay            12686

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2303/I                                           ClkMux                     0      3562               RISE  1       
I__2303/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_blkaddr_0_LC_5_23_7/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_blkaddr_0_LC_5_23_7/lcout         LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1756/I                                    Odrv4                      0      4813               RISE  1       
I__1756/O                                    Odrv4                      517    5330               RISE  1       
I__1757/I                                    Span4Mux_v                 0      5330               RISE  1       
I__1757/O                                    Span4Mux_v                 517    5847               RISE  1       
I__1758/I                                    Span4Mux_s2_h              0      5847               RISE  1       
I__1758/O                                    Span4Mux_s2_h              300    6146               RISE  1       
I__1759/I                                    IoSpan4Mux                 0      6146               RISE  1       
I__1759/O                                    IoSpan4Mux                 424    6570               RISE  1       
I__1760/I                                    LocalMux                   0      6570               RISE  1       
I__1760/O                                    LocalMux                   486    7056               RISE  1       
I__1761/I                                    IoInMux                    0      7056               RISE  1       
I__1761/O                                    IoInMux                    382    7439               RISE  1       
o_sdram_blkaddr_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7439               RISE  1       
o_sdram_blkaddr_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10395              RISE  1       
o_sdram_blkaddr_obuf_0_iopad/DIN             IO_PAD                     0      10395              RISE  1       
o_sdram_blkaddr_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   12686              RISE  1       
o_sdram_blkaddr[0]                           sdram_controller           0      12686              RISE  1       

6.5.52::Path details for port: o_sdram_blkaddr[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_blkaddr[1]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12707


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7894
---------------------------- ------
Clock To Out Delay            12707

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2299/I                                           ClkMux                     0      3562               RISE  1       
I__2299/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_blkaddr_1_LC_4_23_1/clk                  LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_blkaddr_1_LC_4_23_1/lcout         LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__1515/I                                    Odrv12                     0      4813               RISE  1       
I__1515/O                                    Odrv12                     724    5537               RISE  1       
I__1516/I                                    Sp12to4                    0      5537               RISE  1       
I__1516/O                                    Sp12to4                    631    6167               RISE  1       
I__1517/I                                    IoSpan4Mux                 0      6167               RISE  1       
I__1517/O                                    IoSpan4Mux                 424    6591               RISE  1       
I__1518/I                                    LocalMux                   0      6591               RISE  1       
I__1518/O                                    LocalMux                   486    7077               RISE  1       
I__1519/I                                    IoInMux                    0      7077               RISE  1       
I__1519/O                                    IoInMux                    382    7459               RISE  1       
o_sdram_blkaddr_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7459               RISE  1       
o_sdram_blkaddr_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10416              RISE  1       
o_sdram_blkaddr_obuf_1_iopad/DIN             IO_PAD                     0      10416              RISE  1       
o_sdram_blkaddr_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   12707              RISE  1       
o_sdram_blkaddr[1]                           sdram_controller           0      12707              RISE  1       

6.5.53::Path details for port: o_sdram_casn
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_casn
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12945


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8132
---------------------------- ------
Clock To Out Delay            12945

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2292/I                                           ClkMux                     0      3562               RISE  1       
I__2292/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_casn_LC_7_18_3/clk                       LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_casn_LC_7_18_3/lcout         LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__2403/I                               Odrv4                      0      4813               RISE  1       
I__2403/O                               Odrv4                      517    5330               RISE  1       
I__2404/I                               Span4Mux_v                 0      5330               RISE  1       
I__2404/O                               Span4Mux_v                 517    5847               RISE  1       
I__2405/I                               Span4Mux_v                 0      5847               RISE  1       
I__2405/O                               Span4Mux_v                 517    6363               RISE  1       
I__2406/I                               Span4Mux_s3_v              0      6363               RISE  1       
I__2406/O                               Span4Mux_s3_v              465    6829               RISE  1       
I__2407/I                               LocalMux                   0      6829               RISE  1       
I__2407/O                               LocalMux                   486    7314               RISE  1       
I__2408/I                               IoInMux                    0      7314               RISE  1       
I__2408/O                               IoInMux                    382    7697               RISE  1       
o_sdram_casn_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7697               RISE  1       
o_sdram_casn_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10653              RISE  1       
o_sdram_casn_obuf_iopad/DIN             IO_PAD                     0      10653              RISE  1       
o_sdram_casn_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   12945              RISE  1       
o_sdram_casn                            sdram_controller           0      12945              RISE  1       

6.5.54::Path details for port: o_sdram_cke
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_cke
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12108


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7295
---------------------------- ------
Clock To Out Delay            12108

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2265/I                                           ClkMux                     0      3562               RISE  1       
I__2265/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_cke_LC_1_19_6/clk                        LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_cke_LC_1_19_6/lcout         LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__673/I                               Odrv4                      0      4813               FALL  1       
I__673/O                               Odrv4                      548    5361               FALL  1       
I__674/I                               Span4Mux_s1_h              0      5361               FALL  1       
I__674/O                               Span4Mux_s1_h              248    5609               FALL  1       
I__675/I                               IoSpan4Mux                 0      5609               FALL  1       
I__675/O                               IoSpan4Mux                 475    6084               FALL  1       
I__676/I                               LocalMux                   0      6084               FALL  1       
I__676/O                               LocalMux                   455    6539               FALL  1       
I__677/I                               IoInMux                    0      6539               FALL  1       
I__677/O                               IoInMux                    320    6860               FALL  1       
o_sdram_cke_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6860               FALL  1       
o_sdram_cke_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9816               RISE  1       
o_sdram_cke_obuf_iopad/DIN             IO_PAD                     0      9816               RISE  1       
o_sdram_cke_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   12108              RISE  1       
o_sdram_cke                            sdram_controller           0      12108              RISE  1       

6.5.55::Path details for port: o_sdram_clk
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_clk
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:F
Clock to Out Delay : 12905


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             12905
---------------------------- ------
Clock To Out Delay            12905

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  FALL  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     540    540                FALL  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      540                FALL  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2517   3057               FALL  1       
I__2255/I                                           gio2CtrlBuf                0      3057               FALL  1       
I__2255/O                                           gio2CtrlBuf                0      3057               FALL  1       
I__2256/I                                           GlobalMux                  0      3057               FALL  1       
I__2256/O                                           GlobalMux                  114    3171               FALL  1       
I__2258/I                                           Glb2LocalMux               0      3171               FALL  1       
I__2258/O                                           Glb2LocalMux               527    3698               FALL  1       
I__2323/I                                           LocalMux                   0      3698               FALL  1       
I__2323/O                                           LocalMux                   455    4153               FALL  1       
I__2324/I                                           InMux                      0      4153               FALL  1       
I__2324/O                                           InMux                      320    4474               FALL  1       
o_sdram_clk_obuf_RNO_LC_1_17_3/in0                  LogicCell40_SEQ_MODE_0000  0      4474               FALL  1       
o_sdram_clk_obuf_RNO_LC_1_17_3/lcout                LogicCell40_SEQ_MODE_0000  569    5042               FALL  1       
I__627/I                                            Odrv4                      0      5042               FALL  1       
I__627/O                                            Odrv4                      548    5590               FALL  1       
I__628/I                                            Span4Mux_v                 0      5590               FALL  1       
I__628/O                                            Span4Mux_v                 548    6138               FALL  1       
I__629/I                                            Span4Mux_s3_h              0      6138               FALL  1       
I__629/O                                            Span4Mux_s3_h              341    6479               FALL  1       
I__630/I                                            LocalMux                   0      6479               FALL  1       
I__630/O                                            LocalMux                   455    6934               FALL  1       
I__631/I                                            IoInMux                    0      6934               FALL  1       
I__631/O                                            IoInMux                    320    7254               FALL  1       
o_sdram_clk_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      7254               FALL  1       
o_sdram_clk_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     3297   10552              FALL  1       
o_sdram_clk_obuf_iopad/DIN                          IO_PAD                     0      10552              FALL  1       
o_sdram_clk_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2353   12905              FALL  1       
o_sdram_clk                                         sdram_controller           0      12905              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_clk
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 13245


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             13245
---------------------------- ------
Clock To Out Delay            13245

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2258/I                                           Glb2LocalMux               0      3562               RISE  1       
I__2258/O                                           Glb2LocalMux               662    4224               RISE  1       
I__2323/I                                           LocalMux                   0      4224               RISE  1       
I__2323/O                                           LocalMux                   486    4710               RISE  1       
I__2324/I                                           InMux                      0      4710               RISE  1       
I__2324/O                                           InMux                      382    5092               RISE  1       
o_sdram_clk_obuf_RNO_LC_1_17_3/in0                  LogicCell40_SEQ_MODE_0000  0      5092               RISE  1       
o_sdram_clk_obuf_RNO_LC_1_17_3/lcout                LogicCell40_SEQ_MODE_0000  662    5754               RISE  1       
I__627/I                                            Odrv4                      0      5754               RISE  1       
I__627/O                                            Odrv4                      517    6270               RISE  1       
I__628/I                                            Span4Mux_v                 0      6270               RISE  1       
I__628/O                                            Span4Mux_v                 517    6787               RISE  1       
I__629/I                                            Span4Mux_s3_h              0      6787               RISE  1       
I__629/O                                            Span4Mux_s3_h              341    7128               RISE  1       
I__630/I                                            LocalMux                   0      7128               RISE  1       
I__630/O                                            LocalMux                   486    7614               RISE  1       
I__631/I                                            IoInMux                    0      7614               RISE  1       
I__631/O                                            IoInMux                    382    7997               RISE  1       
o_sdram_clk_obuf_preio/DOUT0                        PRE_IO_PIN_TYPE_011001     0      7997               RISE  1       
o_sdram_clk_obuf_preio/PADOUT                       PRE_IO_PIN_TYPE_011001     2956   10953              RISE  1       
o_sdram_clk_obuf_iopad/DIN                          IO_PAD                     0      10953              RISE  1       
o_sdram_clk_obuf_iopad/PACKAGEPIN:out               IO_PAD                     2292   13245              RISE  1       
o_sdram_clk                                         sdram_controller           0      13245              RISE  1       

6.5.56::Path details for port: o_sdram_dqm[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_dqm[0]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12500


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7687
---------------------------- ------
Clock To Out Delay            12500

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2270/I                                           ClkMux                     0      3562               RISE  1       
I__2270/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dqm_i_LC_1_20_1/clk                        LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dqm_i_LC_1_20_1/lcout           LogicCell40_SEQ_MODE_1000  796    4813               RISE  2       
I__665/I                                 Odrv12                     0      4813               RISE  1       
I__665/O                                 Odrv12                     724    5537               RISE  1       
I__666/I                                 Sp12to4                    0      5537               RISE  1       
I__666/O                                 Sp12to4                    631    6167               RISE  1       
I__667/I                                 Span4Mux_s0_h              0      6167               RISE  1       
I__667/O                                 Span4Mux_s0_h              217    6384               RISE  1       
I__668/I                                 LocalMux                   0      6384               RISE  1       
I__668/O                                 LocalMux                   486    6870               RISE  1       
I__670/I                                 IoInMux                    0      6870               RISE  1       
I__670/O                                 IoInMux                    382    7252               RISE  1       
o_sdram_dqm_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7252               RISE  1       
o_sdram_dqm_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10209              RISE  1       
o_sdram_dqm_obuf_0_iopad/DIN             IO_PAD                     0      10209              RISE  1       
o_sdram_dqm_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   12500              RISE  1       
o_sdram_dqm[0]                           sdram_controller           0      12500              RISE  1       

6.5.57::Path details for port: o_sdram_dqm[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_dqm[1]
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12924


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              8111
---------------------------- ------
Clock To Out Delay            12924

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2270/I                                           ClkMux                     0      3562               RISE  1       
I__2270/O                                           ClkMux                     455    4017               RISE  1       
U0.sdram_dqm_i_LC_1_20_1/clk                        LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.sdram_dqm_i_LC_1_20_1/lcout           LogicCell40_SEQ_MODE_1000  796    4813               RISE  2       
I__665/I                                 Odrv12                     0      4813               RISE  1       
I__665/O                                 Odrv12                     724    5537               RISE  1       
I__666/I                                 Sp12to4                    0      5537               RISE  1       
I__666/O                                 Sp12to4                    631    6167               RISE  1       
I__667/I                                 Span4Mux_s0_h              0      6167               RISE  1       
I__667/O                                 Span4Mux_s0_h              217    6384               RISE  1       
I__669/I                                 IoSpan4Mux                 0      6384               RISE  1       
I__669/O                                 IoSpan4Mux                 424    6808               RISE  1       
I__671/I                                 LocalMux                   0      6808               RISE  1       
I__671/O                                 LocalMux                   486    7294               RISE  1       
I__672/I                                 IoInMux                    0      7294               RISE  1       
I__672/O                                 IoInMux                    382    7676               RISE  1       
o_sdram_dqm_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7676               RISE  1       
o_sdram_dqm_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10633              RISE  1       
o_sdram_dqm_obuf_1_iopad/DIN             IO_PAD                     0      10633              RISE  1       
o_sdram_dqm_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   12924              RISE  1       
o_sdram_dqm[1]                           sdram_controller           0      12924              RISE  1       

6.5.58::Path details for port: o_sdram_rasn
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_rasn
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12686


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7873
---------------------------- ------
Clock To Out Delay            12686

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2270/I                                           ClkMux                     0      3562               RISE  1       
I__2270/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_rasn_LC_1_20_4/clk                       LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_rasn_LC_1_20_4/lcout         LogicCell40_SEQ_MODE_1000  796    4813               FALL  1       
I__659/I                                Odrv4                      0      4813               FALL  1       
I__659/O                                Odrv4                      548    5361               FALL  1       
I__660/I                                Span4Mux_v                 0      5361               FALL  1       
I__660/O                                Span4Mux_v                 548    5909               FALL  1       
I__661/I                                Span4Mux_v                 0      5909               FALL  1       
I__661/O                                Span4Mux_v                 548    6457               FALL  1       
I__662/I                                Span4Mux_s0_h              0      6457               FALL  1       
I__662/O                                Span4Mux_s0_h              207    6663               FALL  1       
I__663/I                                LocalMux                   0      6663               FALL  1       
I__663/O                                LocalMux                   455    7118               FALL  1       
I__664/I                                IoInMux                    0      7118               FALL  1       
I__664/O                                IoInMux                    320    7439               FALL  1       
o_sdram_rasn_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7439               FALL  1       
o_sdram_rasn_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10395              RISE  1       
o_sdram_rasn_obuf_iopad/DIN             IO_PAD                     0      10395              RISE  1       
o_sdram_rasn_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   12686              RISE  1       
o_sdram_rasn                            sdram_controller           0      12686              RISE  1       

6.5.59::Path details for port: o_sdram_wen
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_sdram_wen
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 11921


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7108
---------------------------- ------
Clock To Out Delay            11921

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2275/I                                           ClkMux                     0      3562               RISE  1       
I__2275/O                                           ClkMux                     455    4017               RISE  1       
U0.o_sdram_wen_LC_1_21_7/clk                        LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.o_sdram_wen_LC_1_21_7/lcout         LogicCell40_SEQ_MODE_1000  796    4813               RISE  1       
I__655/I                               Odrv12                     0      4813               RISE  1       
I__655/O                               Odrv12                     724    5537               RISE  1       
I__656/I                               Span12Mux_s4_v             0      5537               RISE  1       
I__656/O                               Span12Mux_s4_v             269    5805               RISE  1       
I__657/I                               LocalMux                   0      5805               RISE  1       
I__657/O                               LocalMux                   486    6291               RISE  1       
I__658/I                               IoInMux                    0      6291               RISE  1       
I__658/O                               IoInMux                    382    6674               RISE  1       
o_sdram_wen_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6674               RISE  1       
o_sdram_wen_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9630               RISE  1       
o_sdram_wen_obuf_iopad/DIN             IO_PAD                     0      9630               RISE  1       
o_sdram_wen_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   11921              RISE  1       
o_sdram_wen                            sdram_controller           0      11921              RISE  1       

6.5.60::Path details for port: o_write_done
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_write_done
Clock Port         : i_clk
Clock Reference    : sdram_controller|i_clk:R
Clock to Out Delay : 12728


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              7915
---------------------------- ------
Clock To Out Delay            12728

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_clk                                               sdram_controller           0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
i_clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__2255/I                                           gio2CtrlBuf                0      3335               RISE  1       
I__2255/O                                           gio2CtrlBuf                0      3335               RISE  1       
I__2256/I                                           GlobalMux                  0      3335               RISE  1       
I__2256/O                                           GlobalMux                  227    3562               RISE  1       
I__2302/I                                           ClkMux                     0      3562               RISE  1       
I__2302/O                                           ClkMux                     455    4017               RISE  1       
U0.write_done_reg_i_LC_3_25_0/clk                   LogicCell40_SEQ_MODE_1010  0      4017               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U0.write_done_reg_i_LC_3_25_0/lcout          LogicCell40_SEQ_MODE_1010  796    4813               FALL  1       
I__957/I                                     LocalMux                   0      4813               FALL  1       
I__957/O                                     LocalMux                   455    5268               FALL  1       
I__958/I                                     InMux                      0      5268               FALL  1       
I__958/O                                     InMux                      320    5588               FALL  1       
U0.write_done_reg_i_RNIJJ8L_LC_2_25_1/in0    LogicCell40_SEQ_MODE_0000  0      5588               FALL  1       
U0.write_done_reg_i_RNIJJ8L_LC_2_25_1/lcout  LogicCell40_SEQ_MODE_0000  569    6157               FALL  1       
I__754/I                                     Odrv4                      0      6157               FALL  1       
I__754/O                                     Odrv4                      548    6705               FALL  1       
I__755/I                                     LocalMux                   0      6705               FALL  1       
I__755/O                                     LocalMux                   455    7159               FALL  1       
I__756/I                                     IoInMux                    0      7159               FALL  1       
I__756/O                                     IoInMux                    320    7480               FALL  1       
o_write_done_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7480               FALL  1       
o_write_done_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2956   10436              RISE  1       
o_write_done_obuf_iopad/DIN                  IO_PAD                     0      10436              RISE  1       
o_write_done_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   12728              RISE  1       
o_write_done                                 sdram_controller           0      12728              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: io_sdram_dq[0]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[0]:out
Input Port       : i_data[0]
Pad to Pad Delay : 10770

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[0]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_0_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_0_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_0_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_0_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1222               FALL  1       
I__581/I                                  Odrv12                  0      1222               FALL  1       
I__581/O                                  Odrv12                  796    2018               FALL  1       
I__582/I                                  Span12Mux_h             0      2018               FALL  1       
I__582/O                                  Span12Mux_h             796    2814               FALL  1       
I__583/I                                  Span12Mux_h             0      2814               FALL  1       
I__583/O                                  Span12Mux_h             796    3610               FALL  1       
I__584/I                                  Sp12to4                 0      3610               FALL  1       
I__584/O                                  Sp12to4                 662    4272               FALL  1       
I__585/I                                  IoSpan4Mux              0      4272               FALL  1       
I__585/O                                  IoSpan4Mux              475    4747               FALL  1       
I__586/I                                  LocalMux                0      4747               FALL  1       
I__586/O                                  LocalMux                455    5202               FALL  1       
I__587/I                                  IoInMux                 0      5202               FALL  1       
I__587/O                                  IoInMux                 320    5522               FALL  1       
io_sdram_dq_iobuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_101000  0      5522               FALL  1       
io_sdram_dq_iobuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_101000  2956   8479               RISE  1       
io_sdram_dq_iobuf_0_iopad/DIN             IO_PAD                  0      8479               RISE  1       
io_sdram_dq_iobuf_0_iopad/PACKAGEPIN:out  IO_PAD                  2292   10770              RISE  1       
io_sdram_dq[0]:out                        sdram_controller        0      10770              RISE  1       

6.6.2::Path details for port: io_sdram_dq[10]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[10]:out
Input Port       : i_data[10]
Pad to Pad Delay : 11515

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[10]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_10_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_10_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_10_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_10_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1450               RISE  1       
I__554/I                                   Odrv12                  0      1450               RISE  1       
I__554/O                                   Odrv12                  724    2173               RISE  1       
I__555/I                                   Span12Mux_h             0      2173               RISE  1       
I__555/O                                   Span12Mux_h             724    2897               RISE  1       
I__556/I                                   Span12Mux_h             0      2897               RISE  1       
I__556/O                                   Span12Mux_h             724    3620               RISE  1       
I__557/I                                   Sp12to4                 0      3620               RISE  1       
I__557/O                                   Sp12to4                 631    4251               RISE  1       
I__558/I                                   Span4Mux_s2_h           0      4251               RISE  1       
I__558/O                                   Span4Mux_s2_h           300    4551               RISE  1       
I__559/I                                   IoSpan4Mux              0      4551               RISE  1       
I__559/O                                   IoSpan4Mux              424    4975               RISE  1       
I__560/I                                   IoSpan4Mux              0      4975               RISE  1       
I__560/O                                   IoSpan4Mux              424    5398               RISE  1       
I__561/I                                   LocalMux                0      5398               RISE  1       
I__561/O                                   LocalMux                486    5884               RISE  1       
I__562/I                                   IoInMux                 0      5884               RISE  1       
I__562/O                                   IoInMux                 382    6267               RISE  1       
io_sdram_dq_iobuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      6267               RISE  1       
io_sdram_dq_iobuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   9223               RISE  1       
io_sdram_dq_iobuf_10_iopad/DIN             IO_PAD                  0      9223               RISE  1       
io_sdram_dq_iobuf_10_iopad/PACKAGEPIN:out  IO_PAD                  2292   11515              RISE  1       
io_sdram_dq[10]:out                        sdram_controller        0      11515              RISE  1       

6.6.3::Path details for port: io_sdram_dq[11]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[11]:out
Input Port       : i_data[11]
Pad to Pad Delay : 9788

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[11]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_11_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_11_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_11_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_11_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1222               FALL  1       
I__506/I                                   Odrv12                  0      1222               FALL  1       
I__506/O                                   Odrv12                  796    2018               FALL  1       
I__507/I                                   Span12Mux_h             0      2018               FALL  1       
I__507/O                                   Span12Mux_h             796    2814               FALL  1       
I__508/I                                   Span12Mux_h             0      2814               FALL  1       
I__508/O                                   Span12Mux_h             796    3610               FALL  1       
I__509/I                                   Span12Mux_s1_v          0      3610               FALL  1       
I__509/O                                   Span12Mux_s1_v          155    3765               FALL  1       
I__510/I                                   LocalMux                0      3765               FALL  1       
I__510/O                                   LocalMux                455    4220               FALL  1       
I__511/I                                   IoInMux                 0      4220               FALL  1       
I__511/O                                   IoInMux                 320    4540               FALL  1       
io_sdram_dq_iobuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      4540               FALL  1       
io_sdram_dq_iobuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   7497               RISE  1       
io_sdram_dq_iobuf_11_iopad/DIN             IO_PAD                  0      7497               RISE  1       
io_sdram_dq_iobuf_11_iopad/PACKAGEPIN:out  IO_PAD                  2292   9788               RISE  1       
io_sdram_dq[11]:out                        sdram_controller        0      9788               RISE  1       

6.6.4::Path details for port: io_sdram_dq[12]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[12]:out
Input Port       : i_data[12]
Pad to Pad Delay : 10791

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[12]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_12_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_12_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_12_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_12_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1222               FALL  1       
I__416/I                                   Odrv12                  0      1222               FALL  1       
I__416/O                                   Odrv12                  796    2018               FALL  1       
I__417/I                                   Span12Mux_h             0      2018               FALL  1       
I__417/O                                   Span12Mux_h             796    2814               FALL  1       
I__418/I                                   Span12Mux_h             0      2814               FALL  1       
I__418/O                                   Span12Mux_h             796    3610               FALL  1       
I__419/I                                   Sp12to4                 0      3610               FALL  1       
I__419/O                                   Sp12to4                 662    4272               FALL  1       
I__420/I                                   Span4Mux_s3_v           0      4272               FALL  1       
I__420/O                                   Span4Mux_s3_v           496    4768               FALL  1       
I__421/I                                   LocalMux                0      4768               FALL  1       
I__421/O                                   LocalMux                455    5223               FALL  1       
I__422/I                                   IoInMux                 0      5223               FALL  1       
I__422/O                                   IoInMux                 320    5543               FALL  1       
io_sdram_dq_iobuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      5543               FALL  1       
io_sdram_dq_iobuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   8499               RISE  1       
io_sdram_dq_iobuf_12_iopad/DIN             IO_PAD                  0      8499               RISE  1       
io_sdram_dq_iobuf_12_iopad/PACKAGEPIN:out  IO_PAD                  2292   10791              RISE  1       
io_sdram_dq[12]:out                        sdram_controller        0      10791              RISE  1       

6.6.5::Path details for port: io_sdram_dq[13]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[13]:out
Input Port       : i_data[13]
Pad to Pad Delay : 10026

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[13]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_13_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_13_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_13_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_13_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1222               FALL  1       
I__548/I                                   Odrv12                  0      1222               FALL  1       
I__548/O                                   Odrv12                  796    2018               FALL  1       
I__549/I                                   Span12Mux_h             0      2018               FALL  1       
I__549/O                                   Span12Mux_h             796    2814               FALL  1       
I__550/I                                   Span12Mux_h             0      2814               FALL  1       
I__550/O                                   Span12Mux_h             796    3610               FALL  1       
I__551/I                                   Span12Mux_s5_v          0      3610               FALL  1       
I__551/O                                   Span12Mux_s5_v          393    4003               FALL  1       
I__552/I                                   LocalMux                0      4003               FALL  1       
I__552/O                                   LocalMux                455    4458               FALL  1       
I__553/I                                   IoInMux                 0      4458               FALL  1       
I__553/O                                   IoInMux                 320    4778               FALL  1       
io_sdram_dq_iobuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      4778               FALL  1       
io_sdram_dq_iobuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   7734               RISE  1       
io_sdram_dq_iobuf_13_iopad/DIN             IO_PAD                  0      7734               RISE  1       
io_sdram_dq_iobuf_13_iopad/PACKAGEPIN:out  IO_PAD                  2292   10026              RISE  1       
io_sdram_dq[13]:out                        sdram_controller        0      10026              RISE  1       

6.6.6::Path details for port: io_sdram_dq[14]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[14]:out
Input Port       : i_data[14]
Pad to Pad Delay : 11132

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[14]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_14_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_14_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_14_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_14_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1222               FALL  1       
I__619/I                                   Odrv12                  0      1222               FALL  1       
I__619/O                                   Odrv12                  796    2018               FALL  1       
I__620/I                                   Span12Mux_h             0      2018               FALL  1       
I__620/O                                   Span12Mux_h             796    2814               FALL  1       
I__621/I                                   Span12Mux_h             0      2814               FALL  1       
I__621/O                                   Span12Mux_h             796    3610               FALL  1       
I__622/I                                   Sp12to4                 0      3610               FALL  1       
I__622/O                                   Sp12to4                 662    4272               FALL  1       
I__623/I                                   Span4Mux_v              0      4272               FALL  1       
I__623/O                                   Span4Mux_v              548    4819               FALL  1       
I__624/I                                   Span4Mux_s1_v           0      4819               FALL  1       
I__624/O                                   Span4Mux_s1_v           289    5109               FALL  1       
I__625/I                                   LocalMux                0      5109               FALL  1       
I__625/O                                   LocalMux                455    5564               FALL  1       
I__626/I                                   IoInMux                 0      5564               FALL  1       
I__626/O                                   IoInMux                 320    5884               FALL  1       
io_sdram_dq_iobuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      5884               FALL  1       
io_sdram_dq_iobuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   8841               RISE  1       
io_sdram_dq_iobuf_14_iopad/DIN             IO_PAD                  0      8841               RISE  1       
io_sdram_dq_iobuf_14_iopad/PACKAGEPIN:out  IO_PAD                  2292   11132              RISE  1       
io_sdram_dq[14]:out                        sdram_controller        0      11132              RISE  1       

6.6.7::Path details for port: io_sdram_dq[15]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[15]:out
Input Port       : i_data[15]
Pad to Pad Delay : 11132

Pad to Pad Path
pin name                                   model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[15]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_15_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_15_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_15_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_15_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1222               FALL  1       
I__597/I                                   Odrv12                  0      1222               FALL  1       
I__597/O                                   Odrv12                  796    2018               FALL  1       
I__598/I                                   Span12Mux_h             0      2018               FALL  1       
I__598/O                                   Span12Mux_h             796    2814               FALL  1       
I__599/I                                   Span12Mux_h             0      2814               FALL  1       
I__599/O                                   Span12Mux_h             796    3610               FALL  1       
I__600/I                                   Sp12to4                 0      3610               FALL  1       
I__600/O                                   Sp12to4                 662    4272               FALL  1       
I__601/I                                   Span4Mux_v              0      4272               FALL  1       
I__601/O                                   Span4Mux_v              548    4819               FALL  1       
I__602/I                                   Span4Mux_s1_v           0      4819               FALL  1       
I__602/O                                   Span4Mux_s1_v           289    5109               FALL  1       
I__603/I                                   LocalMux                0      5109               FALL  1       
I__603/O                                   LocalMux                455    5564               FALL  1       
I__604/I                                   IoInMux                 0      5564               FALL  1       
I__604/O                                   IoInMux                 320    5884               FALL  1       
io_sdram_dq_iobuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      5884               FALL  1       
io_sdram_dq_iobuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   8841               RISE  1       
io_sdram_dq_iobuf_15_iopad/DIN             IO_PAD                  0      8841               RISE  1       
io_sdram_dq_iobuf_15_iopad/PACKAGEPIN:out  IO_PAD                  2292   11132              RISE  1       
io_sdram_dq[15]:out                        sdram_controller        0      11132              RISE  1       

6.6.8::Path details for port: io_sdram_dq[1]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[1]:out
Input Port       : i_data[1]
Pad to Pad Delay : 10770

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[1]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_1_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_1_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_1_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_1_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1222               FALL  1       
I__499/I                                  Odrv12                  0      1222               FALL  1       
I__499/O                                  Odrv12                  796    2018               FALL  1       
I__500/I                                  Span12Mux_h             0      2018               FALL  1       
I__500/O                                  Span12Mux_h             796    2814               FALL  1       
I__501/I                                  Span12Mux_h             0      2814               FALL  1       
I__501/O                                  Span12Mux_h             796    3610               FALL  1       
I__502/I                                  Sp12to4                 0      3610               FALL  1       
I__502/O                                  Sp12to4                 662    4272               FALL  1       
I__503/I                                  IoSpan4Mux              0      4272               FALL  1       
I__503/O                                  IoSpan4Mux              475    4747               FALL  1       
I__504/I                                  LocalMux                0      4747               FALL  1       
I__504/O                                  LocalMux                455    5202               FALL  1       
I__505/I                                  IoInMux                 0      5202               FALL  1       
I__505/O                                  IoInMux                 320    5522               FALL  1       
io_sdram_dq_iobuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      5522               FALL  1       
io_sdram_dq_iobuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   8479               RISE  1       
io_sdram_dq_iobuf_1_iopad/DIN             IO_PAD                  0      8479               RISE  1       
io_sdram_dq_iobuf_1_iopad/PACKAGEPIN:out  IO_PAD                  2292   10770              RISE  1       
io_sdram_dq[1]:out                        sdram_controller        0      10770              RISE  1       

6.6.9::Path details for port: io_sdram_dq[2]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[2]:out
Input Port       : i_data[2]
Pad to Pad Delay : 11256

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[2]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_2_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_2_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_2_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_2_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1450               RISE  1       
I__376/I                                  Odrv12                  0      1450               RISE  1       
I__376/O                                  Odrv12                  724    2173               RISE  1       
I__377/I                                  Span12Mux_h             0      2173               RISE  1       
I__377/O                                  Span12Mux_h             724    2897               RISE  1       
I__378/I                                  Span12Mux_h             0      2897               RISE  1       
I__378/O                                  Span12Mux_h             724    3620               RISE  1       
I__379/I                                  Sp12to4                 0      3620               RISE  1       
I__379/O                                  Sp12to4                 631    4251               RISE  1       
I__380/I                                  Span4Mux_s3_v           0      4251               RISE  1       
I__380/O                                  Span4Mux_s3_v           465    4716               RISE  1       
I__381/I                                  IoSpan4Mux              0      4716               RISE  1       
I__381/O                                  IoSpan4Mux              424    5140               RISE  1       
I__382/I                                  LocalMux                0      5140               RISE  1       
I__382/O                                  LocalMux                486    5626               RISE  1       
I__383/I                                  IoInMux                 0      5626               RISE  1       
I__383/O                                  IoInMux                 382    6008               RISE  1       
io_sdram_dq_iobuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      6008               RISE  1       
io_sdram_dq_iobuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   8965               RISE  1       
io_sdram_dq_iobuf_2_iopad/DIN             IO_PAD                  0      8965               RISE  1       
io_sdram_dq_iobuf_2_iopad/PACKAGEPIN:out  IO_PAD                  2292   11256              RISE  1       
io_sdram_dq[2]:out                        sdram_controller        0      11256              RISE  1       

6.6.10::Path details for port: io_sdram_dq[3]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[3]:out
Input Port       : i_data[3]
Pad to Pad Delay : 11794

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[3]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_3_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_3_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_3_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_3_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1450               RISE  1       
I__463/I                                  Odrv12                  0      1450               RISE  1       
I__463/O                                  Odrv12                  724    2173               RISE  1       
I__464/I                                  Span12Mux_h             0      2173               RISE  1       
I__464/O                                  Span12Mux_h             724    2897               RISE  1       
I__465/I                                  Span12Mux_h             0      2897               RISE  1       
I__465/O                                  Span12Mux_h             724    3620               RISE  1       
I__466/I                                  Span12Mux_v             0      3620               RISE  1       
I__466/O                                  Span12Mux_v             724    4344               RISE  1       
I__467/I                                  Sp12to4                 0      4344               RISE  1       
I__467/O                                  Sp12to4                 631    4975               RISE  1       
I__468/I                                  Span4Mux_h              0      4975               RISE  1       
I__468/O                                  Span4Mux_h              444    5419               RISE  1       
I__469/I                                  Span4Mux_s1_h           0      5419               RISE  1       
I__469/O                                  Span4Mux_s1_h           258    5677               RISE  1       
I__470/I                                  LocalMux                0      5677               RISE  1       
I__470/O                                  LocalMux                486    6163               RISE  1       
I__471/I                                  IoInMux                 0      6163               RISE  1       
I__471/O                                  IoInMux                 382    6546               RISE  1       
io_sdram_dq_iobuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      6546               RISE  1       
io_sdram_dq_iobuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   9502               RISE  1       
io_sdram_dq_iobuf_3_iopad/DIN             IO_PAD                  0      9502               RISE  1       
io_sdram_dq_iobuf_3_iopad/PACKAGEPIN:out  IO_PAD                  2292   11794              RISE  1       
io_sdram_dq[3]:out                        sdram_controller        0      11794              RISE  1       

6.6.11::Path details for port: io_sdram_dq[4]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[4]:out
Input Port       : i_data[4]
Pad to Pad Delay : 12259

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[4]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_4_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_4_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_4_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_4_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1450               RISE  1       
I__472/I                                  Odrv12                  0      1450               RISE  1       
I__472/O                                  Odrv12                  724    2173               RISE  1       
I__473/I                                  Span12Mux_h             0      2173               RISE  1       
I__473/O                                  Span12Mux_h             724    2897               RISE  1       
I__474/I                                  Span12Mux_h             0      2897               RISE  1       
I__474/O                                  Span12Mux_h             724    3620               RISE  1       
I__475/I                                  Span12Mux_v             0      3620               RISE  1       
I__475/O                                  Span12Mux_v             724    4344               RISE  1       
I__476/I                                  Sp12to4                 0      4344               RISE  1       
I__476/O                                  Sp12to4                 631    4975               RISE  1       
I__477/I                                  Span4Mux_h              0      4975               RISE  1       
I__477/O                                  Span4Mux_h              444    5419               RISE  1       
I__478/I                                  Span4Mux_s2_h           0      5419               RISE  1       
I__478/O                                  Span4Mux_s2_h           300    5719               RISE  1       
I__479/I                                  IoSpan4Mux              0      5719               RISE  1       
I__479/O                                  IoSpan4Mux              424    6143               RISE  1       
I__480/I                                  LocalMux                0      6143               RISE  1       
I__480/O                                  LocalMux                486    6628               RISE  1       
I__481/I                                  IoInMux                 0      6628               RISE  1       
I__481/O                                  IoInMux                 382    7011               RISE  1       
io_sdram_dq_iobuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      7011               RISE  1       
io_sdram_dq_iobuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   9967               RISE  1       
io_sdram_dq_iobuf_4_iopad/DIN             IO_PAD                  0      9967               RISE  1       
io_sdram_dq_iobuf_4_iopad/PACKAGEPIN:out  IO_PAD                  2292   12259              RISE  1       
io_sdram_dq[4]:out                        sdram_controller        0      12259              RISE  1       

6.6.12::Path details for port: io_sdram_dq[5]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[5]:out
Input Port       : i_data[5]
Pad to Pad Delay : 11887

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[5]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_5_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_5_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_5_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_5_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1450               RISE  1       
I__399/I                                  Odrv12                  0      1450               RISE  1       
I__399/O                                  Odrv12                  724    2173               RISE  1       
I__400/I                                  Span12Mux_v             0      2173               RISE  1       
I__400/O                                  Span12Mux_v             724    2897               RISE  1       
I__401/I                                  Span12Mux_h             0      2897               RISE  1       
I__401/O                                  Span12Mux_h             724    3620               RISE  1       
I__402/I                                  Span12Mux_h             0      3620               RISE  1       
I__402/O                                  Span12Mux_h             724    4344               RISE  1       
I__403/I                                  Span12Mux_s6_h          0      4344               RISE  1       
I__403/O                                  Span12Mux_s6_h          372    4716               RISE  1       
I__404/I                                  Sp12to4                 0      4716               RISE  1       
I__404/O                                  Sp12to4                 631    5347               RISE  1       
I__405/I                                  IoSpan4Mux              0      5347               RISE  1       
I__405/O                                  IoSpan4Mux              424    5770               RISE  1       
I__406/I                                  LocalMux                0      5770               RISE  1       
I__406/O                                  LocalMux                486    6256               RISE  1       
I__407/I                                  IoInMux                 0      6256               RISE  1       
I__407/O                                  IoInMux                 382    6639               RISE  1       
io_sdram_dq_iobuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      6639               RISE  1       
io_sdram_dq_iobuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   9595               RISE  1       
io_sdram_dq_iobuf_5_iopad/DIN             IO_PAD                  0      9595               RISE  1       
io_sdram_dq_iobuf_5_iopad/PACKAGEPIN:out  IO_PAD                  2292   11887              RISE  1       
io_sdram_dq[5]:out                        sdram_controller        0      11887              RISE  1       

6.6.13::Path details for port: io_sdram_dq[6]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[6]:out
Input Port       : i_data[6]
Pad to Pad Delay : 12631

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[6]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_6_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_6_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_6_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_6_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1450               RISE  1       
I__366/I                                  Odrv12                  0      1450               RISE  1       
I__366/O                                  Odrv12                  724    2173               RISE  1       
I__367/I                                  Span12Mux_v             0      2173               RISE  1       
I__367/O                                  Span12Mux_v             724    2897               RISE  1       
I__368/I                                  Span12Mux_v             0      2897               RISE  1       
I__368/O                                  Span12Mux_v             724    3620               RISE  1       
I__369/I                                  Span12Mux_h             0      3620               RISE  1       
I__369/O                                  Span12Mux_h             724    4344               RISE  1       
I__370/I                                  Span12Mux_h             0      4344               RISE  1       
I__370/O                                  Span12Mux_h             724    5068               RISE  1       
I__371/I                                  Sp12to4                 0      5068               RISE  1       
I__371/O                                  Sp12to4                 631    5698               RISE  1       
I__372/I                                  Span4Mux_v              0      5698               RISE  1       
I__372/O                                  Span4Mux_v              517    6215               RISE  1       
I__373/I                                  Span4Mux_s2_h           0      6215               RISE  1       
I__373/O                                  Span4Mux_s2_h           300    6515               RISE  1       
I__374/I                                  LocalMux                0      6515               RISE  1       
I__374/O                                  LocalMux                486    7001               RISE  1       
I__375/I                                  IoInMux                 0      7001               RISE  1       
I__375/O                                  IoInMux                 382    7383               RISE  1       
io_sdram_dq_iobuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_101001  0      7383               RISE  1       
io_sdram_dq_iobuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_101001  2956   10339              RISE  1       
io_sdram_dq_iobuf_6_iopad/DIN             IO_PAD                  0      10339              RISE  1       
io_sdram_dq_iobuf_6_iopad/PACKAGEPIN:out  IO_PAD                  2292   12631              RISE  1       
io_sdram_dq[6]:out                        sdram_controller        0      12631              RISE  1       

6.6.14::Path details for port: io_sdram_dq[7]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[7]:out
Input Port       : i_data[7]
Pad to Pad Delay : 12393

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[7]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_7_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_7_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_7_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_7_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1450               RISE  1       
I__521/I                                  Odrv12                  0      1450               RISE  1       
I__521/O                                  Odrv12                  724    2173               RISE  1       
I__522/I                                  Span12Mux_h             0      2173               RISE  1       
I__522/O                                  Span12Mux_h             724    2897               RISE  1       
I__523/I                                  Span12Mux_h             0      2897               RISE  1       
I__523/O                                  Span12Mux_h             724    3620               RISE  1       
I__524/I                                  Span12Mux_v             0      3620               RISE  1       
I__524/O                                  Span12Mux_v             724    4344               RISE  1       
I__525/I                                  Sp12to4                 0      4344               RISE  1       
I__525/O                                  Sp12to4                 631    4975               RISE  1       
I__526/I                                  Span4Mux_h              0      4975               RISE  1       
I__526/O                                  Span4Mux_h              444    5419               RISE  1       
I__527/I                                  Span4Mux_v              0      5419               RISE  1       
I__527/O                                  Span4Mux_v              517    5936               RISE  1       
I__528/I                                  Span4Mux_s3_h           0      5936               RISE  1       
I__528/O                                  Span4Mux_s3_h           341    6277               RISE  1       
I__529/I                                  LocalMux                0      6277               RISE  1       
I__529/O                                  LocalMux                486    6763               RISE  1       
I__530/I                                  IoInMux                 0      6763               RISE  1       
I__530/O                                  IoInMux                 382    7145               RISE  1       
io_sdram_dq_iobuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_101000  0      7145               RISE  1       
io_sdram_dq_iobuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_101000  2956   10102              RISE  1       
io_sdram_dq_iobuf_7_iopad/DIN             IO_PAD                  0      10102              RISE  1       
io_sdram_dq_iobuf_7_iopad/PACKAGEPIN:out  IO_PAD                  2292   12393              RISE  1       
io_sdram_dq[7]:out                        sdram_controller        0      12393              RISE  1       

6.6.15::Path details for port: io_sdram_dq[8]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[8]:out
Input Port       : i_data[8]
Pad to Pad Delay : 11907

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[8]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_8_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_8_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_8_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_8_preio/DIN0                  PRE_IO_PIN_TYPE_000001  910    1450               RISE  1       
I__423/I                                  Odrv12                  0      1450               RISE  1       
I__423/O                                  Odrv12                  724    2173               RISE  1       
I__424/I                                  Span12Mux_v             0      2173               RISE  1       
I__424/O                                  Span12Mux_v             724    2897               RISE  1       
I__425/I                                  Span12Mux_h             0      2897               RISE  1       
I__425/O                                  Span12Mux_h             724    3620               RISE  1       
I__426/I                                  Span12Mux_h             0      3620               RISE  1       
I__426/O                                  Span12Mux_h             724    4344               RISE  1       
I__427/I                                  Sp12to4                 0      4344               RISE  1       
I__427/O                                  Sp12to4                 631    4975               RISE  1       
I__428/I                                  Span4Mux_v              0      4975               RISE  1       
I__428/O                                  Span4Mux_v              517    5491               RISE  1       
I__429/I                                  Span4Mux_s2_h           0      5491               RISE  1       
I__429/O                                  Span4Mux_s2_h           300    5791               RISE  1       
I__430/I                                  LocalMux                0      5791               RISE  1       
I__430/O                                  LocalMux                486    6277               RISE  1       
I__431/I                                  IoInMux                 0      6277               RISE  1       
I__431/O                                  IoInMux                 382    6659               RISE  1       
io_sdram_dq_iobuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_101000  0      6659               RISE  1       
io_sdram_dq_iobuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_101000  2956   9616               RISE  1       
io_sdram_dq_iobuf_8_iopad/DIN             IO_PAD                  0      9616               RISE  1       
io_sdram_dq_iobuf_8_iopad/PACKAGEPIN:out  IO_PAD                  2292   11907              RISE  1       
io_sdram_dq[8]:out                        sdram_controller        0      11907              RISE  1       

6.6.16::Path details for port: io_sdram_dq[9]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : io_sdram_dq[9]:out
Input Port       : i_data[9]
Pad to Pad Delay : 11339

Pad to Pad Path
pin name                                  model name              delay  cummulative delay  edge  Fanout  
----------------------------------------  ----------------------  -----  -----------------  ----  ------  
i_data[9]                                 sdram_controller        0      0                  FALL  1       
i_data_ibuf_9_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
i_data_ibuf_9_iopad/DOUT                  IO_PAD                  540    540                FALL  1       
i_data_ibuf_9_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
i_data_ibuf_9_preio/DIN0                  PRE_IO_PIN_TYPE_000001  682    1222               FALL  1       
I__531/I                                  Odrv12                  0      1222               FALL  1       
I__531/O                                  Odrv12                  796    2018               FALL  1       
I__532/I                                  Span12Mux_h             0      2018               FALL  1       
I__532/O                                  Span12Mux_h             796    2814               FALL  1       
I__533/I                                  Span12Mux_h             0      2814               FALL  1       
I__533/O                                  Span12Mux_h             796    3610               FALL  1       
I__534/I                                  Span12Mux_v             0      3610               FALL  1       
I__534/O                                  Span12Mux_v             796    4406               FALL  1       
I__535/I                                  Sp12to4                 0      4406               FALL  1       
I__535/O                                  Sp12to4                 662    5068               FALL  1       
I__536/I                                  Span4Mux_s1_h           0      5068               FALL  1       
I__536/O                                  Span4Mux_s1_h           248    5316               FALL  1       
I__537/I                                  LocalMux                0      5316               FALL  1       
I__537/O                                  LocalMux                455    5770               FALL  1       
I__538/I                                  IoInMux                 0      5770               FALL  1       
I__538/O                                  IoInMux                 320    6091               FALL  1       
io_sdram_dq_iobuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_101000  0      6091               FALL  1       
io_sdram_dq_iobuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_101000  2956   9047               RISE  1       
io_sdram_dq_iobuf_9_iopad/DIN             IO_PAD                  0      9047               RISE  1       
io_sdram_dq_iobuf_9_iopad/PACKAGEPIN:out  IO_PAD                  2292   11339              RISE  1       
io_sdram_dq[9]:out                        sdram_controller        0      11339              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

