// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module systolic_array_Loop_1_proc1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        pe_array_pe_val_address0,
        pe_array_pe_val_ce0,
        pe_array_pe_val_we0,
        pe_array_pe_val_d0,
        pe_array_pe_val_address1,
        pe_array_pe_val_ce1,
        pe_array_pe_val_we1,
        pe_array_pe_val_d1,
        pe_array_pe_val_q1,
        din_a,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        din_b
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] pe_array_pe_val_address0;
output   pe_array_pe_val_ce0;
output   pe_array_pe_val_we0;
output  [31:0] pe_array_pe_val_d0;
output  [3:0] pe_array_pe_val_address1;
output   pe_array_pe_val_ce1;
output   pe_array_pe_val_we1;
output  [31:0] pe_array_pe_val_d1;
input  [31:0] pe_array_pe_val_q1;
input  [63:0] din_a;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] din_b;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] pe_array_pe_val_address0;
reg pe_array_pe_val_ce0;
reg pe_array_pe_val_we0;
reg[31:0] pe_array_pe_val_d0;
reg[3:0] pe_array_pe_val_address1;
reg pe_array_pe_val_ce1;
reg pe_array_pe_val_we1;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state4;
reg   [3:0] i_2_reg_230;
wire    ap_CS_fsm_state5;
wire   [31:0] a_vec_q0;
reg   [31:0] a_vec_load_reg_238;
wire    ap_CS_fsm_state8;
wire   [31:0] b_vec_q0;
reg   [31:0] b_vec_load_reg_243;
reg   [3:0] pe_array_pe_a_pass_address0;
reg    pe_array_pe_a_pass_ce0;
reg    pe_array_pe_a_pass_we0;
reg   [31:0] pe_array_pe_a_pass_d0;
wire   [31:0] pe_array_pe_a_pass_q0;
reg    pe_array_pe_a_pass_ce1;
reg    pe_array_pe_a_pass_we1;
reg   [3:0] pe_array_pe_a_tmp_address0;
reg    pe_array_pe_a_tmp_ce0;
reg    pe_array_pe_a_tmp_we0;
reg   [31:0] pe_array_pe_a_tmp_d0;
wire   [31:0] pe_array_pe_a_tmp_q0;
reg    pe_array_pe_a_tmp_ce1;
reg    pe_array_pe_a_tmp_we1;
reg   [3:0] pe_array_pe_b_pass_address0;
reg    pe_array_pe_b_pass_ce0;
reg    pe_array_pe_b_pass_we0;
reg   [31:0] pe_array_pe_b_pass_d0;
wire   [31:0] pe_array_pe_b_pass_q0;
reg   [3:0] pe_array_pe_b_pass_address1;
reg    pe_array_pe_b_pass_ce1;
reg    pe_array_pe_b_pass_we1;
wire   [31:0] pe_array_pe_b_pass_q1;
reg   [3:0] pe_array_pe_b_tmp_address0;
reg    pe_array_pe_b_tmp_ce0;
reg    pe_array_pe_b_tmp_we0;
reg   [31:0] pe_array_pe_b_tmp_d0;
wire   [31:0] pe_array_pe_b_tmp_q0;
reg    pe_array_pe_b_tmp_ce1;
reg    pe_array_pe_b_tmp_we1;
reg   [1:0] a_vec_address0;
reg    a_vec_ce0;
reg    a_vec_we0;
reg   [1:0] b_vec_address0;
reg    b_vec_ce0;
reg    b_vec_we0;
reg    b_vec_ce1;
reg    b_vec_we1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_ap_done;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_ap_idle;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_ap_ready;
wire   [3:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address0;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce0;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we1;
wire   [31:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d1;
wire   [3:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address0;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce0;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we1;
wire   [31:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d1;
wire   [3:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address0;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce0;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we1;
wire   [31:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d1;
wire   [3:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address0;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce0;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we1;
wire   [31:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d1;
wire   [3:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address0;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce0;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce1;
wire    grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we1;
wire   [31:0] grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d1;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_done;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_idle;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_ready;
wire   [3:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_address0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_ce0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_address0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_ce0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_address0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_ce0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_address0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_ce0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_address0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_ce0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_d0;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_done;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_idle;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_ready;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWVALID;
wire   [63:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWADDR;
wire   [0:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWID;
wire   [31:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWLEN;
wire   [2:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWBURST;
wire   [1:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWPROT;
wire   [3:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWQOS;
wire   [3:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWREGION;
wire   [0:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWUSER;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WVALID;
wire   [31:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WDATA;
wire   [3:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WSTRB;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WLAST;
wire   [0:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WID;
wire   [0:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WUSER;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARVALID;
wire   [63:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARADDR;
wire   [0:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARID;
wire   [31:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLEN;
wire   [2:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARBURST;
wire   [1:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARPROT;
wire   [3:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARQOS;
wire   [3:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARREGION;
wire   [0:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARUSER;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_RREADY;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_BREADY;
wire   [1:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address0;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce0;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d0;
wire   [1:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address1;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce1;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we1;
wire   [31:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d1;
wire   [1:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_address0;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_ce0;
wire    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_d0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_done;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_idle;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_ready;
wire   [1:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_address0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_ce0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address1;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce1;
wire   [3:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address1;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce1;
wire   [3:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_address0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_ce0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_address0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_ce0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_d0;
wire   [1:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_address0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_ce0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_address0;
wire    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_ce0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_done;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_idle;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_ready;
wire   [3:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_address0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_ce0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_address0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_ce0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_address0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_ce0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_we0;
wire   [31:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_d0;
wire   [3:0] grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_address0;
wire    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_ce0;
reg    grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg;
reg    ap_block_state1_ignore_call10;
wire    ap_CS_fsm_state2;
reg    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg;
wire   [0:0] icmp_ln106_fu_186_p2;
wire    ap_CS_fsm_state6;
reg    grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg   [3:0] i_fu_56;
wire   [3:0] add_ln106_fu_192_p2;
reg    ap_block_state1;
wire    ap_CS_fsm_state7;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg = 1'b0;
#0 grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg = 1'b0;
#0 grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg = 1'b0;
#0 grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg = 1'b0;
#0 grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg = 1'b0;
end

systolic_array_Loop_1_proc1_pe_array_pe_a_pass #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pe_array_pe_a_pass_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pe_array_pe_a_pass_address0),
    .ce0(pe_array_pe_a_pass_ce0),
    .we0(pe_array_pe_a_pass_we0),
    .d0(pe_array_pe_a_pass_d0),
    .q0(pe_array_pe_a_pass_q0),
    .address1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address1),
    .ce1(pe_array_pe_a_pass_ce1),
    .we1(pe_array_pe_a_pass_we1),
    .d1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d1)
);

systolic_array_Loop_1_proc1_pe_array_pe_a_pass #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pe_array_pe_a_tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pe_array_pe_a_tmp_address0),
    .ce0(pe_array_pe_a_tmp_ce0),
    .we0(pe_array_pe_a_tmp_we0),
    .d0(pe_array_pe_a_tmp_d0),
    .q0(pe_array_pe_a_tmp_q0),
    .address1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address1),
    .ce1(pe_array_pe_a_tmp_ce1),
    .we1(pe_array_pe_a_tmp_we1),
    .d1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d1)
);

systolic_array_Loop_1_proc1_pe_array_pe_b_pass #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pe_array_pe_b_pass_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pe_array_pe_b_pass_address0),
    .ce0(pe_array_pe_b_pass_ce0),
    .we0(pe_array_pe_b_pass_we0),
    .d0(pe_array_pe_b_pass_d0),
    .q0(pe_array_pe_b_pass_q0),
    .address1(pe_array_pe_b_pass_address1),
    .ce1(pe_array_pe_b_pass_ce1),
    .we1(pe_array_pe_b_pass_we1),
    .d1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d1),
    .q1(pe_array_pe_b_pass_q1)
);

systolic_array_Loop_1_proc1_pe_array_pe_a_pass #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pe_array_pe_b_tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pe_array_pe_b_tmp_address0),
    .ce0(pe_array_pe_b_tmp_ce0),
    .we0(pe_array_pe_b_tmp_we0),
    .d0(pe_array_pe_b_tmp_d0),
    .q0(pe_array_pe_b_tmp_q0),
    .address1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address1),
    .ce1(pe_array_pe_b_tmp_ce1),
    .we1(pe_array_pe_b_tmp_we1),
    .d1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d1)
);

systolic_array_Loop_1_proc1_a_vec #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
a_vec_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(a_vec_address0),
    .ce0(a_vec_ce0),
    .we0(a_vec_we0),
    .d0(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_d0),
    .q0(a_vec_q0)
);

systolic_array_Loop_1_proc1_b_vec #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
b_vec_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_vec_address0),
    .ce0(b_vec_ce0),
    .we0(b_vec_we0),
    .d0(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d0),
    .q0(b_vec_q0),
    .address1(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address1),
    .ce1(b_vec_ce1),
    .we1(b_vec_we1),
    .d1(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d1)
);

systolic_array_Loop_1_proc1_Pipeline_1 grp_Loop_1_proc1_Pipeline_1_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start),
    .ap_done(grp_Loop_1_proc1_Pipeline_1_fu_120_ap_done),
    .ap_idle(grp_Loop_1_proc1_Pipeline_1_fu_120_ap_idle),
    .ap_ready(grp_Loop_1_proc1_Pipeline_1_fu_120_ap_ready),
    .pe_array_pe_val_address0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address0),
    .pe_array_pe_val_ce0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce0),
    .pe_array_pe_val_we0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we0),
    .pe_array_pe_val_d0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d0),
    .pe_array_pe_val_address1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address1),
    .pe_array_pe_val_ce1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce1),
    .pe_array_pe_val_we1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we1),
    .pe_array_pe_val_d1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d1),
    .pe_array_pe_a_pass_address0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address0),
    .pe_array_pe_a_pass_ce0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce0),
    .pe_array_pe_a_pass_we0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we0),
    .pe_array_pe_a_pass_d0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d0),
    .pe_array_pe_a_pass_address1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address1),
    .pe_array_pe_a_pass_ce1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce1),
    .pe_array_pe_a_pass_we1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we1),
    .pe_array_pe_a_pass_d1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d1),
    .pe_array_pe_a_tmp_address0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address0),
    .pe_array_pe_a_tmp_ce0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce0),
    .pe_array_pe_a_tmp_we0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we0),
    .pe_array_pe_a_tmp_d0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d0),
    .pe_array_pe_a_tmp_address1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address1),
    .pe_array_pe_a_tmp_ce1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce1),
    .pe_array_pe_a_tmp_we1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we1),
    .pe_array_pe_a_tmp_d1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d1),
    .pe_array_pe_b_pass_address0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address0),
    .pe_array_pe_b_pass_ce0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce0),
    .pe_array_pe_b_pass_we0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we0),
    .pe_array_pe_b_pass_d0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d0),
    .pe_array_pe_b_pass_address1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address1),
    .pe_array_pe_b_pass_ce1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce1),
    .pe_array_pe_b_pass_we1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we1),
    .pe_array_pe_b_pass_d1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d1),
    .pe_array_pe_b_tmp_address0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address0),
    .pe_array_pe_b_tmp_ce0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce0),
    .pe_array_pe_b_tmp_we0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we0),
    .pe_array_pe_b_tmp_d0(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d0),
    .pe_array_pe_b_tmp_address1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address1),
    .pe_array_pe_b_tmp_ce1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce1),
    .pe_array_pe_b_tmp_we1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we1),
    .pe_array_pe_b_tmp_d1(grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d1)
);

systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start),
    .ap_done(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_done),
    .ap_idle(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_idle),
    .ap_ready(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_ready),
    .pe_array_pe_val_address0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_address0),
    .pe_array_pe_val_ce0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_ce0),
    .pe_array_pe_val_we0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_we0),
    .pe_array_pe_val_d0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_d0),
    .pe_array_pe_a_pass_address0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_address0),
    .pe_array_pe_a_pass_ce0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_ce0),
    .pe_array_pe_a_pass_we0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_we0),
    .pe_array_pe_a_pass_d0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_d0),
    .pe_array_pe_a_tmp_address0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_address0),
    .pe_array_pe_a_tmp_ce0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_ce0),
    .pe_array_pe_a_tmp_we0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_we0),
    .pe_array_pe_a_tmp_d0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_d0),
    .pe_array_pe_b_pass_address0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_address0),
    .pe_array_pe_b_pass_ce0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_ce0),
    .pe_array_pe_b_pass_we0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_we0),
    .pe_array_pe_b_pass_d0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_d0),
    .pe_array_pe_b_tmp_address0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_address0),
    .pe_array_pe_b_tmp_ce0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_ce0),
    .pe_array_pe_b_tmp_we0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_we0),
    .pe_array_pe_b_tmp_d0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_d0)
);

systolic_array_Loop_1_proc1_Pipeline_top_inner_loop1 grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start),
    .ap_done(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_done),
    .ap_idle(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_idle),
    .ap_ready(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_ready),
    .m_axi_gmem_AWVALID(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .b_vec_address0(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address0),
    .b_vec_ce0(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce0),
    .b_vec_we0(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we0),
    .b_vec_d0(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d0),
    .b_vec_address1(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address1),
    .b_vec_ce1(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce1),
    .b_vec_we1(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we1),
    .b_vec_d1(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_d1),
    .din_a(din_a),
    .din_b(din_b),
    .zext_ln106(i_2_reg_230),
    .a_vec_address0(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_address0),
    .a_vec_ce0(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_ce0),
    .a_vec_we0(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_we0),
    .a_vec_d0(grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_d0)
);

systolic_array_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start),
    .ap_done(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_done),
    .ap_idle(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_idle),
    .ap_ready(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_ready),
    .a_vec_address0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_address0),
    .a_vec_ce0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_ce0),
    .a_vec_q0(a_vec_q0),
    .pe_array_pe_b_pass_address0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address0),
    .pe_array_pe_b_pass_ce0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce0),
    .pe_array_pe_b_pass_q0(pe_array_pe_b_pass_q0),
    .pe_array_pe_b_pass_address1(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address1),
    .pe_array_pe_b_pass_ce1(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce1),
    .pe_array_pe_b_pass_q1(pe_array_pe_b_pass_q1),
    .pe_array_pe_val_address0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address0),
    .pe_array_pe_val_ce0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce0),
    .pe_array_pe_val_we0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_we0),
    .pe_array_pe_val_d0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_d0),
    .pe_array_pe_val_address1(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address1),
    .pe_array_pe_val_ce1(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce1),
    .pe_array_pe_val_q1(pe_array_pe_val_q1),
    .pe_array_pe_a_tmp_address0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_address0),
    .pe_array_pe_a_tmp_ce0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_ce0),
    .pe_array_pe_a_tmp_we0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_we0),
    .pe_array_pe_a_tmp_d0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_d0),
    .pe_array_pe_b_tmp_address0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_address0),
    .pe_array_pe_b_tmp_ce0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_ce0),
    .pe_array_pe_b_tmp_we0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_we0),
    .pe_array_pe_b_tmp_d0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_d0),
    .b_vec_address0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_address0),
    .b_vec_ce0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_ce0),
    .b_vec_q0(b_vec_q0),
    .pe_array_pe_a_pass_address0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_address0),
    .pe_array_pe_a_pass_ce0(grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_ce0),
    .pe_array_pe_a_pass_q0(pe_array_pe_a_pass_q0),
    .a_vec_load(a_vec_load_reg_238),
    .b_vec_load(b_vec_load_reg_243)
);

systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start),
    .ap_done(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_done),
    .ap_idle(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_idle),
    .ap_ready(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_ready),
    .pe_array_pe_a_pass_address0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_address0),
    .pe_array_pe_a_pass_ce0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_ce0),
    .pe_array_pe_a_pass_we0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_we0),
    .pe_array_pe_a_pass_d0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_d0),
    .pe_array_pe_a_tmp_address0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_address0),
    .pe_array_pe_a_tmp_ce0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_ce0),
    .pe_array_pe_a_tmp_q0(pe_array_pe_a_tmp_q0),
    .pe_array_pe_b_pass_address0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_address0),
    .pe_array_pe_b_pass_ce0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_ce0),
    .pe_array_pe_b_pass_we0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_we0),
    .pe_array_pe_b_pass_d0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_d0),
    .pe_array_pe_b_tmp_address0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_address0),
    .pe_array_pe_b_tmp_ce0(grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_ce0),
    .pe_array_pe_b_tmp_q0(pe_array_pe_b_tmp_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln106_fu_186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_1_proc1_Pipeline_1_fu_120_ap_ready == 1'b1)) begin
            grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_ready == 1'b1)) begin
            grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_ready == 1'b1)) begin
            grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_ready == 1'b1)) begin
            grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln106_fu_186_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_ready == 1'b1)) begin
            grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_56 <= 4'd0;
    end else if (((icmp_ln106_fu_186_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_fu_56 <= add_ln106_fu_192_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        a_vec_load_reg_238 <= a_vec_q0;
        b_vec_load_reg_243 <= b_vec_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_2_reg_230 <= i_fu_56;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        a_vec_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_vec_address0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        a_vec_address0 = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_address0;
    end else begin
        a_vec_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        a_vec_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_vec_ce0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_a_vec_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        a_vec_ce0 = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_ce0;
    end else begin
        a_vec_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        a_vec_we0 = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_a_vec_we0;
    end else begin
        a_vec_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Loop_1_proc1_Pipeline_1_fu_120_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln106_fu_186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln106_fu_186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        b_vec_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_vec_address0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        b_vec_address0 = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_address0;
    end else begin
        b_vec_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        b_vec_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_vec_ce0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_b_vec_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        b_vec_ce0 = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce0;
    end else begin
        b_vec_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_vec_ce1 = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_ce1;
    end else begin
        b_vec_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_vec_we0 = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we0;
    end else begin
        b_vec_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_vec_we1 = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_b_vec_we1;
    end else begin
        b_vec_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((icmp_ln106_fu_186_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        m_axi_gmem_ARVALID = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((icmp_ln106_fu_186_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        m_axi_gmem_RREADY = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_a_pass_address0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_a_pass_address0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_a_pass_address0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_pass_address0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_address0;
    end else begin
        pe_array_pe_a_pass_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_a_pass_ce0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_a_pass_ce0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_pass_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_a_pass_ce0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_pass_ce0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce0;
    end else begin
        pe_array_pe_a_pass_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_pass_ce1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_ce1;
    end else begin
        pe_array_pe_a_pass_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_a_pass_d0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_a_pass_d0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_pass_d0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_d0;
    end else begin
        pe_array_pe_a_pass_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_a_pass_we0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_pass_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_a_pass_we0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_pass_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_pass_we0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we0;
    end else begin
        pe_array_pe_a_pass_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_pass_we1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_pass_we1;
    end else begin
        pe_array_pe_a_pass_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_a_tmp_address0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_a_tmp_address0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_a_tmp_address0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_tmp_address0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_address0;
    end else begin
        pe_array_pe_a_tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_a_tmp_ce0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_a_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_a_tmp_ce0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_a_tmp_ce0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_tmp_ce0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce0;
    end else begin
        pe_array_pe_a_tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_tmp_ce1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_ce1;
    end else begin
        pe_array_pe_a_tmp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_a_tmp_d0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_a_tmp_d0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_tmp_d0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_d0;
    end else begin
        pe_array_pe_a_tmp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_a_tmp_we0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_a_tmp_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_a_tmp_we0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_a_tmp_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_tmp_we0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we0;
    end else begin
        pe_array_pe_a_tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_a_tmp_we1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_a_tmp_we1;
    end else begin
        pe_array_pe_a_tmp_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_b_pass_address0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_b_pass_address0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_b_pass_address0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_pass_address0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address0;
    end else begin
        pe_array_pe_b_pass_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_b_pass_address1 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_pass_address1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_address1;
    end else begin
        pe_array_pe_b_pass_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_b_pass_ce0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_b_pass_ce0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_b_pass_ce0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_pass_ce0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce0;
    end else begin
        pe_array_pe_b_pass_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_b_pass_ce1 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_pass_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_pass_ce1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_ce1;
    end else begin
        pe_array_pe_b_pass_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_b_pass_d0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_b_pass_d0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_pass_d0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_d0;
    end else begin
        pe_array_pe_b_pass_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_b_pass_we0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_pass_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_b_pass_we0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_pass_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_pass_we0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we0;
    end else begin
        pe_array_pe_b_pass_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_pass_we1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_pass_we1;
    end else begin
        pe_array_pe_b_pass_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_b_tmp_address0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_b_tmp_address0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_b_tmp_address0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_tmp_address0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_address0;
    end else begin
        pe_array_pe_b_tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pe_array_pe_b_tmp_ce0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_pe_array_pe_b_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_b_tmp_ce0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_b_tmp_ce0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_tmp_ce0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce0;
    end else begin
        pe_array_pe_b_tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_tmp_ce1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_ce1;
    end else begin
        pe_array_pe_b_tmp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_b_tmp_d0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_b_tmp_d0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_tmp_d0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_d0;
    end else begin
        pe_array_pe_b_tmp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_b_tmp_we0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_b_tmp_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_b_tmp_we0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_b_tmp_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_tmp_we0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we0;
    end else begin
        pe_array_pe_b_tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_b_tmp_we1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_b_tmp_we1;
    end else begin
        pe_array_pe_b_tmp_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_val_address0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_val_address0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_val_address0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address0;
    end else begin
        pe_array_pe_val_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_val_address1 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_val_address1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_address1;
    end else begin
        pe_array_pe_val_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_val_ce0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_val_ce0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_val_ce0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce0;
    end else begin
        pe_array_pe_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_val_ce1 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_val_ce1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_ce1;
    end else begin
        pe_array_pe_val_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_val_d0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_val_d0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_val_d0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d0;
    end else begin
        pe_array_pe_val_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pe_array_pe_val_we0 = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_pe_array_pe_val_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pe_array_pe_val_we0 = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_pe_array_pe_val_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_val_we0 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we0;
    end else begin
        pe_array_pe_val_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_array_pe_val_we1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_we1;
    end else begin
        pe_array_pe_val_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_Loop_1_proc1_Pipeline_1_fu_120_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln106_fu_186_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln106_fu_192_p2 = (i_fu_56 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call10 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start = grp_Loop_1_proc1_Pipeline_1_fu_120_ap_start_reg;

assign grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_134_ap_start_reg;

assign grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start = grp_Loop_1_proc1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_169_ap_start_reg;

assign grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start = grp_Loop_1_proc1_Pipeline_pe_array_outer_loop_pe_array_inner_loop_fu_155_ap_start_reg;

assign grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_ap_start_reg;

assign icmp_ln106_fu_186_p2 = ((i_fu_56 == 4'd11) ? 1'b1 : 1'b0);

assign m_axi_gmem_ARADDR = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = grp_Loop_1_proc1_Pipeline_top_inner_loop1_fu_144_m_axi_gmem_ARUSER;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign pe_array_pe_val_d1 = grp_Loop_1_proc1_Pipeline_1_fu_120_pe_array_pe_val_d1;

endmodule //systolic_array_Loop_1_proc1
