#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555a78835180 .scope module, "test" "test" 2 221;
 .timescale 0 0;
v0x555a7885a860_0 .var "clk", 0 0;
v0x555a7885a920_0 .var "fulladdress", 4 0;
v0x555a7885a9e0_0 .net "match", 0 0, v0x555a788328d0_0;  1 drivers
v0x555a7885aa80_0 .net "prevread", 0 0, v0x555a78859e20_0;  1 drivers
v0x555a7885abb0_0 .net "read_data", 31 0, L_0x555a7886b570;  1 drivers
v0x555a7885ac50_0 .var "read_signal", 0 0;
v0x555a7885acf0_0 .var "reset", 0 0;
v0x555a7885ade0_0 .net "validbit", 0 0, v0x555a78858dc0_0;  1 drivers
v0x555a7885ae80_0 .var "write_data", 31 0;
v0x555a7885afd0_0 .var "write_signal", 0 0;
E_0x555a78830830 .event edge, v0x555a78855a40_0;
S_0x555a78833fc0 .scope module, "com" "combined" 2 234, 2 177 0, S_0x555a78835180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "fulladdress"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /OUTPUT 32 "read_data"
    .port_info 5 /INPUT 1 "write_signal"
    .port_info 6 /INPUT 1 "read_signal"
    .port_info 7 /OUTPUT 1 "match"
    .port_info 8 /OUTPUT 1 "validout"
    .port_info 9 /OUTPUT 1 "prevread"
P_0x555a78832d40 .param/l "index" 0 2 180, +C4<00000000000000000000000000000011>;
P_0x555a78832d80 .param/l "memory_bits" 0 2 179, +C4<00000000000000000000000000000101>;
v0x555a78859a30_0 .net "clk", 0 0, v0x555a7885a860_0;  1 drivers
v0x555a78859b80_0 .net "fulladdress", 4 0, v0x555a7885a920_0;  1 drivers
v0x555a78859c40_0 .net "match", 0 0, v0x555a788328d0_0;  alias, 1 drivers
v0x555a78859ce0_0 .var "prevaddress", 4 0;
v0x555a78859d80_0 .var "prevmatch", 0 0;
v0x555a78859e20_0 .var "prevread", 0 0;
v0x555a78859ec0_0 .net "read_data", 31 0, L_0x555a7886b570;  alias, 1 drivers
v0x555a78859f60_0 .net "read_data1", 31 0, v0x555a78855cb0_0;  1 drivers
v0x555a7885a070_0 .net "read_data2", 31 0, v0x555a788574c0_0;  1 drivers
v0x555a7885a1c0_0 .net "read_signal", 0 0, v0x555a7885ac50_0;  1 drivers
v0x555a7885a260_0 .net "reset", 0 0, v0x555a7885acf0_0;  1 drivers
v0x555a7885a300_0 .net "tagoutput", 1 0, v0x555a788580a0_0;  1 drivers
v0x555a7885a3f0_0 .net "validout", 0 0, v0x555a78858dc0_0;  alias, 1 drivers
v0x555a7885a4e0_0 .net "write_data", 31 0, v0x555a7885ae80_0;  1 drivers
v0x555a7885a5f0_0 .net "write_signal", 0 0, v0x555a7885afd0_0;  1 drivers
L_0x555a7885b070 .part v0x555a7885a920_0, 0, 3;
L_0x555a7885b110 .part v0x555a7885a920_0, 0, 3;
L_0x555a7885b240 .part v0x555a7885a920_0, 3, 2;
L_0x555a7885b2e0 .part v0x555a7885a920_0, 0, 3;
L_0x555a7885b380 .part v0x555a7885a920_0, 3, 2;
S_0x555a78830500 .scope module, "com" "comparator" 2 204, 2 1 0, S_0x555a78833fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "taginput"
    .port_info 1 /INPUT 2 "tagoutput"
    .port_info 2 /OUTPUT 1 "match"
    .port_info 3 /INPUT 1 "read_signal"
    .port_info 4 /INPUT 1 "validbit"
P_0x555a7880abe0 .param/l "index" 0 2 4, +C4<00000000000000000000000000000011>;
P_0x555a7880ac20 .param/l "memory_bits" 0 2 3, +C4<00000000000000000000000000000101>;
v0x555a788328d0_0 .var "match", 0 0;
v0x555a78854eb0_0 .net "read_signal", 0 0, v0x555a7885ac50_0;  alias, 1 drivers
v0x555a78854f70_0 .net "taginput", 1 0, L_0x555a7885b380;  1 drivers
v0x555a78855060_0 .net "tagoutput", 1 0, v0x555a788580a0_0;  alias, 1 drivers
v0x555a78855140_0 .net "validbit", 0 0, v0x555a78858dc0_0;  alias, 1 drivers
E_0x555a78832350 .event edge, v0x555a78854f70_0, v0x555a78855060_0, v0x555a78854eb0_0, v0x555a78855140_0;
S_0x555a788552f0 .scope module, "dram" "DataRam" 2 201, 2 22 0, S_0x555a78833fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address"
    .port_info 1 /INPUT 32 "datainput"
    .port_info 2 /OUTPUT 32 "dataoutput"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "write_signal"
    .port_info 5 /INPUT 1 "read_signal"
    .port_info 6 /INPUT 1 "match"
    .port_info 7 /INPUT 5 "prevaddress"
    .port_info 8 /INPUT 1 "prevread"
    .port_info 9 /INPUT 32 "prevvalue"
    .port_info 10 /INPUT 1 "prevmatch"
P_0x555a788554e0 .param/l "cachesize" 0 2 25, +C4<00000000000000000000000000001000>;
P_0x555a78855520 .param/l "index" 0 2 24, +C4<00000000000000000000000000000011>;
P_0x555a78855560 .param/l "memorybits" 0 2 26, +C4<00000000000000000000000000000101>;
v0x555a78855940_0 .net "address", 2 0, L_0x555a7885b2e0;  1 drivers
v0x555a78855a40_0 .net "clk", 0 0, v0x555a7885a860_0;  alias, 1 drivers
v0x555a78855b00 .array "data", 0 7, 31 0;
v0x555a78855bd0_0 .net "datainput", 31 0, v0x555a7885ae80_0;  alias, 1 drivers
v0x555a78855cb0_0 .var "dataoutput", 31 0;
v0x555a78855de0_0 .net "match", 0 0, v0x555a788328d0_0;  alias, 1 drivers
v0x555a78855e80_0 .net "prevaddress", 4 0, v0x555a78859ce0_0;  1 drivers
v0x555a78855f40_0 .net "prevmatch", 0 0, v0x555a78859d80_0;  1 drivers
v0x555a78856000_0 .net "prevread", 0 0, v0x555a78859e20_0;  alias, 1 drivers
v0x555a78856150_0 .net "prevvalue", 31 0, L_0x555a7886b570;  alias, 1 drivers
v0x555a78856230_0 .net "read_signal", 0 0, v0x555a7885ac50_0;  alias, 1 drivers
v0x555a78856300_0 .net "write_signal", 0 0, v0x555a7885afd0_0;  alias, 1 drivers
E_0x555a78855880 .event negedge, v0x555a78855a40_0;
E_0x555a788558e0 .event posedge, v0x555a78855a40_0;
S_0x555a78856560 .scope module, "m" "mux" 2 205, 2 166 0, S_0x555a78833fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 1 "select"
v0x555a788567b0_0 .net *"_s0", 31 0, L_0x555a7885b420;  1 drivers
L_0x7f4e4b044018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a78856890_0 .net *"_s3", 30 0, L_0x7f4e4b044018;  1 drivers
L_0x7f4e4b044060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a78856970_0 .net/2u *"_s4", 31 0, L_0x7f4e4b044060;  1 drivers
v0x555a78856a60_0 .net *"_s6", 0 0, L_0x555a7886b4d0;  1 drivers
v0x555a78856b20_0 .net "in0", 31 0, v0x555a788574c0_0;  alias, 1 drivers
v0x555a78856c50_0 .net "in1", 31 0, v0x555a78855cb0_0;  alias, 1 drivers
v0x555a78856d10_0 .net "out", 31 0, L_0x555a7886b570;  alias, 1 drivers
v0x555a78856de0_0 .net "select", 0 0, v0x555a788328d0_0;  alias, 1 drivers
L_0x555a7885b420 .concat [ 1 31 0 0], v0x555a788328d0_0, L_0x7f4e4b044018;
L_0x555a7886b4d0 .cmp/eq 32, L_0x555a7885b420, L_0x7f4e4b044060;
L_0x555a7886b570 .functor MUXZ 32, v0x555a78855cb0_0, v0x555a788574c0_0, L_0x555a7886b4d0, C4<>;
S_0x555a78856f30 .scope module, "mmem" "mainmeory" 2 202, 2 59 0, S_0x555a78833fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "fulladdress"
    .port_info 1 /INPUT 32 "datainput"
    .port_info 2 /OUTPUT 32 "dataoutput"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "write_signal"
    .port_info 5 /INPUT 1 "read_signal"
    .port_info 6 /INPUT 1 "match"
P_0x555a78857100 .param/l "memorybits" 0 2 60, +C4<00000000000000000000000000000101>;
v0x555a78857250_0 .net "clk", 0 0, v0x555a7885a860_0;  alias, 1 drivers
v0x555a78857320 .array "data", 0 31, 31 0;
v0x555a788573c0_0 .net "datainput", 31 0, v0x555a7885ae80_0;  alias, 1 drivers
v0x555a788574c0_0 .var "dataoutput", 31 0;
v0x555a78857590_0 .net "fulladdress", 4 0, v0x555a7885a920_0;  alias, 1 drivers
v0x555a788576a0_0 .net "match", 0 0, v0x555a788328d0_0;  alias, 1 drivers
v0x555a78857740_0 .net "read_signal", 0 0, v0x555a7885ac50_0;  alias, 1 drivers
v0x555a78857830_0 .net "write_signal", 0 0, v0x555a7885afd0_0;  alias, 1 drivers
S_0x555a788579d0 .scope module, "tram" "TagRam" 2 200, 2 87 0, S_0x555a78833fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address"
    .port_info 1 /INPUT 2 "Taginput"
    .port_info 2 /OUTPUT 2 "Tagout"
    .port_info 3 /INPUT 1 "write_signal"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "read_signal"
    .port_info 6 /INPUT 5 "prevaddress"
    .port_info 7 /INPUT 1 "prevread"
    .port_info 8 /INPUT 1 "prevmatch"
P_0x555a78857bf0 .param/l "cachesize" 0 2 89, +C4<00000000000000000000000000001000>;
P_0x555a78857c30 .param/l "index" 0 2 88, +C4<00000000000000000000000000000011>;
P_0x555a78857c70 .param/l "memorybits" 0 2 90, +C4<00000000000000000000000000000101>;
v0x555a78857ee0 .array "Tagbits", 0 7, 1 0;
v0x555a78857fc0_0 .net "Taginput", 1 0, L_0x555a7885b240;  1 drivers
v0x555a788580a0_0 .var "Tagout", 1 0;
v0x555a788581a0_0 .net "address", 2 0, L_0x555a7885b110;  1 drivers
v0x555a78858260_0 .net "clk", 0 0, v0x555a7885a860_0;  alias, 1 drivers
v0x555a788583a0_0 .net "prevaddress", 4 0, v0x555a78859ce0_0;  alias, 1 drivers
v0x555a78858460_0 .net "prevmatch", 0 0, v0x555a78859d80_0;  alias, 1 drivers
v0x555a78858500_0 .net "prevread", 0 0, v0x555a78859e20_0;  alias, 1 drivers
v0x555a788585d0_0 .net "read_signal", 0 0, v0x555a7885ac50_0;  alias, 1 drivers
v0x555a78858700_0 .net "write_signal", 0 0, v0x555a7885afd0_0;  alias, 1 drivers
S_0x555a788588b0 .scope module, "vram" "ValidRam" 2 199, 2 123 0, S_0x555a78833fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address"
    .port_info 1 /OUTPUT 1 "ValidOut"
    .port_info 2 /INPUT 1 "write_signal"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "read_signal"
    .port_info 6 /INPUT 1 "prevread"
    .port_info 7 /INPUT 1 "match"
    .port_info 8 /INPUT 5 "prevaddress"
    .port_info 9 /INPUT 1 "prevmatch"
P_0x555a78858a30 .param/l "cachesize" 0 2 125, +C4<00000000000000000000000000001000>;
P_0x555a78858a70 .param/l "index" 0 2 124, +C4<00000000000000000000000000000011>;
P_0x555a78858ab0 .param/l "memory_bits" 0 2 126, +C4<00000000000000000000000000000101>;
v0x555a78858dc0_0 .var "ValidOut", 0 0;
v0x555a78858eb0 .array "Validbits", 0 7, 0 0;
v0x555a78858f50_0 .net "address", 2 0, L_0x555a7885b070;  1 drivers
v0x555a78859020_0 .net "clk", 0 0, v0x555a7885a860_0;  alias, 1 drivers
v0x555a788590c0_0 .var/i "i", 31 0;
v0x555a788591f0_0 .net "match", 0 0, v0x555a788328d0_0;  alias, 1 drivers
v0x555a78859320_0 .net "prevaddress", 4 0, v0x555a78859ce0_0;  alias, 1 drivers
v0x555a788593e0_0 .net "prevmatch", 0 0, v0x555a78859d80_0;  alias, 1 drivers
v0x555a788594d0_0 .net "prevread", 0 0, v0x555a78859e20_0;  alias, 1 drivers
v0x555a78859600_0 .net "read_signal", 0 0, v0x555a7885ac50_0;  alias, 1 drivers
v0x555a78859730_0 .net "reset", 0 0, v0x555a7885acf0_0;  alias, 1 drivers
v0x555a788597f0_0 .net "write_signal", 0 0, v0x555a7885afd0_0;  alias, 1 drivers
    .scope S_0x555a788588b0;
T_0 ;
    %wait E_0x555a788558e0;
    %load/vec4 v0x555a788597f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a78859730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555a78858f50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555a78858eb0, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555a78859730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555a788590c0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x555a788590c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555a788590c0_0;
    %store/vec4a v0x555a78858eb0, 4, 0;
    %load/vec4 v0x555a788590c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555a788590c0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x555a78859600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x555a78858f50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555a78858eb0, 4;
    %store/vec4 v0x555a78858dc0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a78858dc0_0, 0, 1;
T_0.7 ;
    %load/vec4 v0x555a788594d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a788593e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555a78859320_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555a78858eb0, 4, 0;
T_0.8 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555a788579d0;
T_1 ;
    %wait E_0x555a788558e0;
    %load/vec4 v0x555a78858700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555a78857fc0_0;
    %load/vec4 v0x555a788581a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555a78857ee0, 4, 0;
T_1.0 ;
    %load/vec4 v0x555a788585d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x555a788581a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555a78857ee0, 4;
    %store/vec4 v0x555a788580a0_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555a788580a0_0, 0, 2;
T_1.3 ;
    %load/vec4 v0x555a78858500_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a78858460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x555a788583a0_0;
    %parti/s 2, 3, 3;
    %load/vec4 v0x555a788583a0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555a78857ee0, 4, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555a788552f0;
T_2 ;
    %wait E_0x555a788558e0;
    %load/vec4 v0x555a78856300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x555a78855bd0_0;
    %load/vec4 v0x555a78855940_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555a78855b00, 4, 0;
T_2.0 ;
    %load/vec4 v0x555a78856000_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a78855f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x555a78856150_0;
    %load/vec4 v0x555a78855e80_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555a78855b00, 4, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555a788552f0;
T_3 ;
    %wait E_0x555a78855880;
    %load/vec4 v0x555a78856230_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a78855de0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555a78855940_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555a78855b00, 4;
    %store/vec4 v0x555a78855cb0_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555a78856f30;
T_4 ;
    %wait E_0x555a788558e0;
    %load/vec4 v0x555a78857830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x555a788573c0_0;
    %load/vec4 v0x555a78857590_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555a78857320, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555a78856f30;
T_5 ;
    %wait E_0x555a78855880;
    %load/vec4 v0x555a78857740_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a788576a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x555a78857590_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555a78857320, 4;
    %store/vec4 v0x555a788574c0_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555a78830500;
T_6 ;
    %wait E_0x555a78832350;
    %load/vec4 v0x555a78854f70_0;
    %load/vec4 v0x555a78855060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555a78854eb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555a78855140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555a788328d0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a788328d0_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555a78833fc0;
T_7 ;
    %wait E_0x555a78855880;
    %load/vec4 v0x555a78859b80_0;
    %store/vec4 v0x555a78859ce0_0, 0, 5;
    %load/vec4 v0x555a7885a1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555a78859e20_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x555a78859c40_0;
    %store/vec4 v0x555a78859d80_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555a78833fc0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0x555a78835180;
T_9 ;
    %wait E_0x555a78830830;
    %delay 5, 0;
    %load/vec4 v0x555a7885a860_0;
    %inv;
    %assign/vec4 v0x555a7885a860_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555a78835180;
T_10 ;
    %vpi_call 2 242 "$monitor", $time, " %d %d %d %d %d", v0x555a7885abb0_0, v0x555a7885a9e0_0, v0x555a7885ade0_0, v0x555a7885a920_0, v0x555a7885aa80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a7885a860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555a7885acf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a7885acf0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555a7885a920_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x555a7885ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555a7885afd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555a7885a920_0, 0, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x555a7885ae80_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555a7885a920_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a7885afd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555a7885ac50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555a7885a920_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a7885afd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555a7885ac50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555a7885a920_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555a7885a920_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555a7885a920_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555a7885a920_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555a7885a920_0, 0, 5;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "combined1.v";
