# FPGA Ping Pong Game (VHDL â€“ Spartan-3E FPGA)

A fully hardware-implemented Ping Pong game built using **VHDL**, designed for the **Xilinx Spartan-3E FPGA**.  
All game logic, VGA rendering, player movement, ball physics, and timing control are implemented in RTL without a CPU.

This project was developed as part of **COE758 â€” Digital Systems Engineering** and demonstrates strong skills in:
- Digital design (FSMs, pipelines, counters, timing logic)
- VHDL development & structural hierarchy
- Hardware debugging & simulation
- VGA display systems
- FPGA synthesis, implementation, and constraints management

---

## ğŸ® **Game Features**
- **Real-time VGA output** at 640Ã—480 @ 60 Hz  
- **Hardware ball physics** (reflection, velocity, boundaries)
- **Paddle control** via FPGA input switches/buttons  
- **Rendering pipeline** built entirely in combinational + sequential logic  
- **Top-level SoC-style integration** connecting all subsystems

---

## ğŸ§© **Project Architecture**

## ğŸ§© Project Architecture

fpga-ping-pong-game/
â”‚
â”œâ”€â”€ src/                     # Synthesizable RTL (core VHDL design)
â”‚   â”œâ”€â”€ pong_top.vhd
â”‚   â”œâ”€â”€ ball_physics.vhd
â”‚   â”œâ”€â”€ player_movement.vhd
â”‚   â”œâ”€â”€ field_renderer.vhd
â”‚   â”œâ”€â”€ refresh_divider.vhd
â”‚   â””â”€â”€ vga_timing.vhd
â”‚
â”œâ”€â”€ sim/                     # Testbench / simulation files
â”‚   â””â”€â”€ pong_top.vhd
â”‚
â”œâ”€â”€ docs/                    # Reports, logs, generated tool output
â”‚   â”œâ”€â”€ PINGPONG.gise
â”‚   â”œâ”€â”€ PINGPONG.xise
â”‚   â”œâ”€â”€ default_waveform1.pdf
â”‚   â”œâ”€â”€ pong_top_guide.ncd
â”‚   â”œâ”€â”€ pong_top_pad.csv
â”‚   â”œâ”€â”€ pong_top_summary.html
â”‚   â””â”€â”€ pong_top_usage.xml
â”‚
â””â”€â”€ README.md
---

## ğŸ§  **Module Overview**

### **`pong_top.vhd`**
Top-level integration module connecting:
- VGA timing generator  
- Player controls  
- Physics engine  
- Rendering pipeline  

### **`vga_timing.vhd`**
Generates all VGA timing signals:
- HSYNC / VSYNC  
- Active video region  
- Pixel clocks  
- Horizontal/vertical counters  

### **`ball_physics.vhd`**
Implements:
- Ball velocity
- Collision detection
- Boundary reflection logic

### **`player_movement.vhd`**
Reads paddle inputs and enforces boundary rules.

### **`field_renderer.vhd`**
Draws:
- Ball  
- Paddles  
- Midline  
- Background video signal  

### **`refresh_divider.vhd`**
Clock divider used to control animation speed and debounce movement.

---

## ğŸ› ï¸ **Development Tools**
- **Xilinx ISE Design Suite**  
- **ModelSim / ISim** for simulation  
- **VGA display** for output  
- **Spartan-3E FPGA development board**

---

## ğŸš€ **How to Build & Run**
1. Open the project in **Xilinx ISE**  
2. Add all VHDL files inside `src/`  
3. Set `pong_top.vhd` as the top module  
4. Generate the bitstream  
5. Program the Spartan-3E FPGA  
6. Connect VGA output to a monitor  
7. Play!

---

## ğŸ“Œ **Future Improvements**
- Scoreboard display  
- AI opponent  
- Sound generation (PWM)  
- Moving background / animations  

---

## ğŸ“„ License
This project is for educational & portfolio purposes.
