Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p013.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s272_1 (32bit) 04/18/2012 16:36 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s027 NR120403-1008/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s063_1 (32bit) 02/29/2012 09:38:16 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s008 (32bit) 04/18/2012 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s018_1 (32bit) Feb 28 2012 22:08:25 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s225
--- Starting "Encounter v10.13-s272_1" on Sun Jan  1 16:11:08 2017 (mem=46.1M) ---
--- Running on eda25 (x86_64 w/Linux 3.12.21-gentoo-r1) ---
This version was compiled on Wed Apr 18 16:36:14 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> loadConfig CHIP.conf 0
Reading config file - CHIP.conf
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run loadConfig with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> create_rc_corner -name RC_corner -cap_table {library/tsmc013.capTbl} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0} -postRoute_clkres {0.0} -postRoute_clkcap {0.0} -qx_tech_file {library/tsmc13_8lm.cl/icecaps_8lm.tch}
<CMD> create_library_set -name lib_max -timing {library/lib/slow.lib library/lib/RF2SH64x16_slow_syn.lib library/lib/tpz013g3wc.lib} -si {library/celtic/slow.cdB}
<CMD> create_library_set -name lib_min -timing {library/lib/fast.lib library/lib/RF2SH64x16_fast@0C_syn.lib library/lib/tpz013g3lt.lib} -si {library/celtic/fast.cdB}
<CMD> create_constraint_mode -name func_mode -sdc_files {CHIP.sdc}
<CMD> create_constraint_mode -name scan_mode -sdc_files {CHIP_scan_ideal.sdc}
<CMD> create_delay_corner -name Delay_Corner_max -library_set {lib_max} -rc_corner {RC_corner}
<CMD> create_delay_corner -name Delay_Corner_min -library_set {lib_min} -rc_corner {RC_corner}
<CMD> create_analysis_view -name av_func_mode_max -constraint_mode {func_mode} -delay_corner {Delay_Corner_max}
<CMD> create_analysis_view -name av_func_mode_min -constraint_mode {func_mode} -delay_corner {Delay_Corner_min}
<CMD> create_analysis_view -name av_scan_mode_max -constraint_mode {scan_mode} -delay_corner {Delay_Corner_max}
<CMD> create_analysis_view -name av_scan_mode_min -constraint_mode {scan_mode} -delay_corner {Delay_Corner_min}
<CMD> set_analysis_view -setup {av_func_mode_max av_scan_mode_max} -hold {av_func_mode_min av_scan_mode_min}
<CMD> commitConfig

Loading Lef file library/lef/tsmc13fsg_8lm_cic.lef...
Set DBUPerIGU to M2 pitch 920.

Loading Lef file library/lef/tpz013g3_8lm_cic.lef...

Loading Lef file library/lef/RF2SH64x16.vclef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file library/lef/RF2SH64x16.vclef at line 12.

Loading Lef file library/lef/antenna_8.lef...
**WARN: (ENCLF-119):	the layer 'METAL1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL6' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL7' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL8' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA12' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA23' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA34' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA45' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA56' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA67' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA78' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (EMS-62):	Message <ENCLF-44> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
**WARN: (ENCLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (EMS-62):	Message <ENCLF-200> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Sun Jan  1 16:11:20 2017
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM6 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM7 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM8 GENERATE
viaInitial ends at Sun Jan  1 16:11:20 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'FAS_syn.v'

*** Memory Usage v#1 (Current mem = 289.434M, initial mem = 46.102M) ***
*** End netlist parsing (cpu=0:00:01.8, real=0:00:02.0, mem=289.4M) ***
Set top cell to CHIP.
Reading common timing library 'library/lib/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 527 cells in library 'slow' 
Reading common timing library 'library/lib/RF2SH64x16_slow_syn.lib' ...
 read 1 cells in library 'USERLIB' 
Reading common timing library 'library/lib/tpz013g3wc.lib' ...
No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVDD2POC'. The cell will only be used for analysis.
No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis.
 read 124 cells in library 'tpz013g3wc' 
*** End library_loading (cpu=0.02min, mem=1.9M, fe_cpu=0.13min, fe_mem=291.4M) ***
Found empty module (FFT_7).
Found empty module (FFT_6).
Found empty module (FFT_5).
Found empty module (FFT_4).
Found empty module (FFT_3).
Found empty module (FFT_2).
Found empty module (FFT_1).
Found empty module (FFT_0).
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CHIP ...
*** Netlist is unique.
** info: there are 1035 modules.
** info: there are 160847 stdCell insts.
** info: there are 24 Pad insts.

*** Memory Usage v#1 (Current mem = 366.809M, initial mem = 46.102M) ***
CTE reading timing constraint file 'CHIP.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP.sdc, Line 21).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 9 of File CHIP.sdc : Skipped unsupported command: set_fix_hold


*** Read timing constraints (cpu=0:00:00.2 mem=407.7M) ***
Total number of combinational cells: 362
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Reading IO assignment file "FAS.ioc" ...
**Warn: ignored IO file "FAS.ioc" line 8: Pad: ipad_data00     N
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 9: Pad: ipad_data01     N
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 10: Pad: ipad_data02     N   
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 13: Pad: ipad_data03     W
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 14: Pad: ipad_data04     W   
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 15: Pad: ipad_data05     W
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 16: Pad: ipad_data06     W
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 17: Pad: ipad_data07     W
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 18: Pad: ipad_data08     W
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 23: Pad: ipad_data09     S
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 24: Pad: ipad_data10     S
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 25: Pad: ipad_data11     S
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 26: Pad: ipad_data12     S   
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 27: Pad: ipad_data13     S  
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 28: Pad: ipad_data14     S   
  Reason: unable to determine object from name.
**Warn: ignored IO file "FAS.ioc" line 33: Pad: ipad_data15     E 
  Reason: unable to determine object from name.
**WARN: (ENCFP-780):	IO instance 'ipad_dat00' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat01' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat02' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat03' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat04' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat05' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat06' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat07' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat08' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat09' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat10' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat11' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat12' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat13' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat14' isn't defined in IO file, io placement might be incorrect
**WARN: (ENCFP-780):	IO instance 'ipad_dat15' isn't defined in IO file, io placement might be incorrect
Adjusting Core to Left to: 0.1000.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Reading Capacitance Table File library/tsmc013.capTbl ...
Cap Table was created using Encounter 04.20-s274_1.
Process name: t013s8ml_fsg.
DC Corner Delay_Corner_max, is equivalent to Delay_Corner_max.

DC Corner Delay_Corner_min, is equivalent to Delay_Corner_min.

Mem message Memory info before deleting aae data base  (MEM=373.3M)
Mem message Memory info after deleting aae data base  (MEM=373.3M)
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File library/tsmc013.capTbl ...
Cap Table was created using Encounter 04.20-s274_1.
Process name: t013s8ml_fsg.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
*Info: initialize multi-corner CTS.
Reading lib_min timing library '/net/home/ywtseng/cvsd/hw6/library/lib/fast.lib' ...
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 527 cells in library 'fast' 
Reading lib_min timing library '/net/home/ywtseng/cvsd/hw6/library/lib/RF2SH64x16_fast@0C_syn.lib' ...
 read 1 cells in library 'USERLIB' 
Reading lib_min timing library '/net/home/ywtseng/cvsd/hw6/library/lib/tpz013g3lt.lib' ...
No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVDD2POC'. The cell will only be used for analysis.
No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis.
 read 124 cells in library 'tpz013g3lt' 
CTE reading timing constraint file 'CHIP.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP.sdc, Line 21).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 9 of File CHIP.sdc : Skipped unsupported command: set_fix_hold


CTE reading timing constraint file 'CHIP_scan_ideal.sdc' ...
CHIP
**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File CHIP_scan_ideal.sdc, Line 4).

**WARN: (TCLCMD-513):	No matching object found for 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File CHIP_scan_ideal.sdc, Line 5).

**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 8).

INFO (CTE): read_dc_script finished with  3 WARNING and 7 ERROR
Total number of combinational cells: 362
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> fit
<CMD> setDrawView fplan
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi -inst *
<CMD> globalNetConnect VSS -type tielo -inst *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site TSM13SITE -r 1 0.8 80 80 80 80
Adjusting Core to Left to: 80.1400. Core to Bottom to: 80.3600.
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setPlaceMode -fp true
**WARN: (ENCSP-509):	Option -timingDriven is set to false when -fp is true 
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=470.8M)" ...
Options: clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=fp 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=160847 #block=0 (0 floating + 0 preplaced) #ioInst=36 #net=201690 #term=665335 #term/net=3.30, #fixedIo=36, #floatIo=0, #fixedPin=24, #floatPin=0
stdCell: 160847 single + 0 double + 0 multi
Total standard cell length = 711.3895 (mm), area = 2.6250 (mm^2)
Average module density = 0.800.
Density for the design = 0.800.
       = stdcell_area 1546499 (2625027 um^2) / alloc_area 1933050 (3281159 um^2).
Pin Density = 0.430.
            = total # of pins 665335 / total Instance area 1546499.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.927e+04 (3.66e+04 3.27e+04)
              Est.  stn bbox = 6.927e+04 (3.66e+04 3.27e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 561.7M
Iteration  2: Total net bbox = 6.927e+04 (3.66e+04 3.27e+04)
              Est.  stn bbox = 6.927e+04 (3.66e+04 3.27e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 561.7M
Iteration  3: Total net bbox = 7.553e+04 (3.87e+04 3.68e+04)
              Est.  stn bbox = 7.553e+04 (3.87e+04 3.68e+04)
              cpu = 0:00:04.8 real = 0:00:04.0 mem = 562.7M
Iteration  4: Total net bbox = 4.638e+06 (2.34e+06 2.30e+06)
              Est.  stn bbox = 4.638e+06 (2.34e+06 2.30e+06)
              cpu = 0:00:26.0 real = 0:00:25.0 mem = 562.7M
Iteration  5: Total net bbox = 3.723e+06 (1.97e+06 1.76e+06)
              Est.  stn bbox = 3.723e+06 (1.97e+06 1.76e+06)
              cpu = 0:00:25.8 real = 0:00:26.0 mem = 562.7M
Iteration  6: Total net bbox = 3.676e+06 (1.94e+06 1.74e+06)
              Est.  stn bbox = 3.676e+06 (1.94e+06 1.74e+06)
              cpu = 0:00:26.1 real = 0:00:25.0 mem = 568.6M
Iteration  7: Total net bbox = 3.964e+06 (2.19e+06 1.77e+06)
              Est.  stn bbox = 4.645e+06 (2.56e+06 2.09e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 537.6M
Iteration  8: Total net bbox = 3.964e+06 (2.19e+06 1.77e+06)
              Est.  stn bbox = 4.645e+06 (2.56e+06 2.09e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 537.6M
Iteration  9: Total net bbox = 6.199e+06 (3.28e+06 2.92e+06)
              Est.  stn bbox = 7.578e+06 (4.00e+06 3.58e+06)
              cpu = 0:00:24.8 real = 0:00:25.0 mem = 538.1M
Iteration 10: Total net bbox = 6.199e+06 (3.28e+06 2.92e+06)
              Est.  stn bbox = 7.578e+06 (4.00e+06 3.58e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 538.1M
Iteration 11: Total net bbox = 6.653e+06 (3.48e+06 3.17e+06)
              Est.  stn bbox = 8.211e+06 (4.29e+06 3.92e+06)
              cpu = 0:00:33.7 real = 0:00:34.0 mem = 538.5M
Iteration 12: Total net bbox = 6.653e+06 (3.48e+06 3.17e+06)
              Est.  stn bbox = 8.211e+06 (4.29e+06 3.92e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 538.5M
Iteration 13: Total net bbox = 6.720e+06 (3.52e+06 3.20e+06)
              Est.  stn bbox = 8.301e+06 (4.34e+06 3.96e+06)
              cpu = 0:00:24.5 real = 0:00:24.0 mem = 540.7M
Iteration 14: Total net bbox = 6.720e+06 (3.52e+06 3.20e+06)
              Est.  stn bbox = 8.301e+06 (4.34e+06 3.96e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 540.7M
Iteration 15: Total net bbox = 7.523e+06 (4.30e+06 3.23e+06)
              Est.  stn bbox = 9.254e+06 (5.23e+06 4.02e+06)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 540.7M
*** cost = 7.523e+06 (4.30e+06 3.23e+06) (cpu for global=0:02:47) real=0:02:47***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:02:47 real: 0:02:45
Total net length = 7.523e+06 (4.297e+06 3.226e+06) (ext = 0.000e+00)
*** End of Placement (cpu=0:02:48, real=0:02:48, mem=540.6M) ***
default core: bins with density >  0.75 = 63.8 % ( 1562 / 2450 )
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2:49, real = 0: 2:49, mem = 538.3M **
<CMD> saveDesign CHIP.enc
Writing Netlist "CHIP.enc.dat/CHIP.v.gz" ...
Saving configuration ...
Saving preference file CHIP.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=538.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=538.4M) ***
Writing DEF file 'CHIP.enc.dat/CHIP.def.gz', current time is Sun Jan  1 16:17:33 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'CHIP.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 16:17:33 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_prePlace -outDir timingReports
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdaUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command setUseDefaultDelayLimit.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.198  | -3.198  |  3.920  | 17.196  |   N/A   |   N/A   |
|           TNS (ns):|-130.157 |-130.157 |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   92    |   92    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|  7203   |  3585   |  4129   |    1    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 80.003%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 33.21 sec
Total Real time: 33.0 sec
Total Memory Usage: 605.691406 Mbytes
<CMD> setPlaceMode -fp true
<CMD> placeDesign -inPlaceOpt -noPrePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: (ENCSP-9515):	-inPlaceOpt is overridden by -noTimingDriven.
*** Starting placeDesign default flow ***
*** Starting "NanoPlace(TM) placement v#1 (mem=605.7M)" ...
Options: clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=fp 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=160847 #block=0 (0 floating + 0 preplaced) #ioInst=36 #net=201690 #term=665335 #term/net=3.30, #fixedIo=36, #floatIo=0, #fixedPin=24, #floatPin=0
stdCell: 160847 single + 0 double + 0 multi
Total standard cell length = 711.3895 (mm), area = 2.6250 (mm^2)
Average module density = 0.800.
Density for the design = 0.800.
       = stdcell_area 1546499 (2625027 um^2) / alloc_area 1933050 (3281159 um^2).
Pin Density = 0.430.
            = total # of pins 665335 / total Instance area 1546499.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.927e+04 (3.66e+04 3.27e+04)
              Est.  stn bbox = 6.927e+04 (3.66e+04 3.27e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 657.2M
Iteration  2: Total net bbox = 6.927e+04 (3.66e+04 3.27e+04)
              Est.  stn bbox = 6.927e+04 (3.66e+04 3.27e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 657.2M
Iteration  3: Total net bbox = 7.553e+04 (3.87e+04 3.68e+04)
              Est.  stn bbox = 7.553e+04 (3.87e+04 3.68e+04)
              cpu = 0:00:04.4 real = 0:00:05.0 mem = 658.2M
Iteration  4: Total net bbox = 4.638e+06 (2.34e+06 2.30e+06)
              Est.  stn bbox = 4.638e+06 (2.34e+06 2.30e+06)
              cpu = 0:00:25.2 real = 0:00:25.0 mem = 658.2M
Iteration  5: Total net bbox = 3.723e+06 (1.97e+06 1.76e+06)
              Est.  stn bbox = 3.723e+06 (1.97e+06 1.76e+06)
              cpu = 0:00:25.5 real = 0:00:25.0 mem = 658.2M
Iteration  6: Total net bbox = 3.676e+06 (1.94e+06 1.74e+06)
              Est.  stn bbox = 3.676e+06 (1.94e+06 1.74e+06)
              cpu = 0:00:25.2 real = 0:00:25.0 mem = 658.1M
Iteration  7: Total net bbox = 3.964e+06 (2.19e+06 1.77e+06)
              Est.  stn bbox = 4.645e+06 (2.56e+06 2.09e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 627.2M
Iteration  8: Total net bbox = 3.964e+06 (2.19e+06 1.77e+06)
              Est.  stn bbox = 4.645e+06 (2.56e+06 2.09e+06)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 627.2M
Iteration  9: Total net bbox = 6.199e+06 (3.28e+06 2.92e+06)
              Est.  stn bbox = 7.578e+06 (4.00e+06 3.58e+06)
              cpu = 0:00:24.5 real = 0:00:24.0 mem = 627.3M
Iteration 10: Total net bbox = 6.199e+06 (3.28e+06 2.92e+06)
              Est.  stn bbox = 7.578e+06 (4.00e+06 3.58e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 627.3M
Iteration 11: Total net bbox = 6.653e+06 (3.48e+06 3.17e+06)
              Est.  stn bbox = 8.211e+06 (4.29e+06 3.92e+06)
              cpu = 0:00:33.4 real = 0:00:34.0 mem = 628.0M
Iteration 12: Total net bbox = 6.653e+06 (3.48e+06 3.17e+06)
              Est.  stn bbox = 8.211e+06 (4.29e+06 3.92e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 628.0M
Iteration 13: Total net bbox = 6.720e+06 (3.52e+06 3.20e+06)
              Est.  stn bbox = 8.301e+06 (4.34e+06 3.96e+06)
              cpu = 0:00:24.0 real = 0:00:24.0 mem = 630.3M
Iteration 14: Total net bbox = 6.720e+06 (3.52e+06 3.20e+06)
              Est.  stn bbox = 8.301e+06 (4.34e+06 3.96e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 630.3M
Iteration 15: Total net bbox = 7.523e+06 (4.30e+06 3.23e+06)
              Est.  stn bbox = 9.254e+06 (5.23e+06 4.02e+06)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 630.3M
*** cost = 7.523e+06 (4.30e+06 3.23e+06) (cpu for global=0:02:46) real=0:02:46***
Info: 1 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:02:45 real: 0:02:43
Total net length = 7.523e+06 (4.297e+06 3.226e+06) (ext = 0.000e+00)
*** End of Placement (cpu=0:02:48, real=0:02:47, mem=630.3M) ***
default core: bins with density >  0.75 = 63.8 % ( 1562 / 2450 )
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2:48, real = 0: 2:48, mem = 605.7M **
<CMD> saveDesign CHIP.enc
**WARN: (ENCSYT-3036):	Design directory CHIP.enc.dat exists, rename it to CHIP.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "CHIP.enc.dat/CHIP.v.gz" ...
Saving configuration ...
Saving preference file CHIP.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=605.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=605.8M) ***
Writing DEF file 'CHIP.enc.dat/CHIP.def.gz', current time is Sun Jan  1 16:22:23 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'CHIP.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 16:22:23 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:52.3, Real Time = 0:00:52.0
move report: preRPlace moves 122066 insts, mean move: 2.72 um, max move: 22.56 um
	max move on inst (fas/add_18_root_add_0_root_add_322_31/U1_23): (474.26, 333.74) --> (489.44, 341.12)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 122066 insts, mean move: 2.72 um, max move: 22.56 um
	max move on inst (fas/add_18_root_add_0_root_add_322_31/U1_23): (474.26, 333.74) --> (489.44, 341.12)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        22.56 um
  inst (fas/add_18_root_add_0_root_add_322_31/U1_23) with max move: (474.26, 333.74) -> (489.44, 341.12)
  mean    (X+Y) =         2.72 um
Total instances flipped for legalization: 18948
Total instances moved : 122066
*** cpu=0:00:52.7   mem=626.9M  mem(used)=21.1M***
Total net length = 7.690e+06 (4.346e+06 3.344e+06) (ext = 3.600e+00)
default core: bins with density >  0.75 =   70 % ( 1716 / 2450 )
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
*** Starting trialRoute (mem=626.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	there are 24 nets connecting a pad term to a fterm without geometry and these nets will not be routed.  Type 'set trPrintIgnoredPadNets <limit>'  to see these nets.
Options:  -noPinGuide

Nr of prerouted/Fixed nets = 24
routingBox: (460 410) (4933500 4920410)
coreBox:    (652280 652720) (4281820 4268920)
Number of multi-gpin terms=32676, multi-gpins=93895, moved blk term=8/8

Phase 1a route (0:00:01.4 720.5M):
Est net length = 8.498e+06um = 4.760e+06H + 3.738e+06V
Usage: (14.7%H 14.1%V) = (5.396e+06um 6.004e+06um) = (2345978 1627188)
Obstruct: 88686 = 44343 (6.7%H) + 44343 (6.7%V)
Overflow: 47 = 16 (0.00% H) + 31 (0.01% V)

Phase 1b route (0:00:00.9 721.8M):
Usage: (14.7%H 14.1%V) = (5.390e+06um 6.004e+06um) = (2343192 1627184)
Overflow: 31 = 0 (0.00% H) + 31 (0.01% V)

Phase 1c route (0:00:00.8 721.8M):
Usage: (14.7%H 14.1%V) = (5.383e+06um 6.000e+06um) = (2340341 1626026)
Overflow: 31 = 0 (0.00% H) + 31 (0.01% V)

Phase 1d route (0:00:00.9 721.8M):
Usage: (14.7%H 14.1%V) = (5.383e+06um 6.000e+06um) = (2340341 1626025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.6 722.8M):
Usage: (14.7%H 14.1%V) = (5.383e+06um 6.000e+06um) = (2340341 1626025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (14.7%H 14.1%V) = (5.383e+06um 6.000e+06um) = (2340341 1626025)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	38	 0.01%
  3:	370	 0.06%	805	 0.13%
  4:	45	 0.01%	1003	 0.16%
  5:	77	 0.01%	1836	 0.30%
  6:	542	 0.09%	3981	 0.65%
  7:	324	 0.05%	7271	 1.19%
  8:	569	 0.09%	12412	 2.02%
  9:	1369	 0.22%	19689	 3.21%
 10:	1534	 0.25%	28245	 4.60%
 11:	2318	 0.38%	36919	 6.02%
 12:	3610	 0.59%	46406	 7.57%
 13:	5270	 0.86%	55752	 9.09%
 14:	7318	 1.19%	62281	10.15%
 15:	10101	 1.65%	57773	 9.42%
 16:	13279	 2.16%	39403	 6.42%
 17:	17607	 2.87%	157549	25.69%
 18:	22673	 3.70%	0	 0.00%
 19:	28929	 4.72%	0	 0.00%
 20:	497442	81.10%	82013	13.37%

Global route (cpu=4.6s real=4.0s 721.2M)
Phase 1l route (0:00:08.1 723.7M):


*** After '-updateRemainTrks' operation: 

Usage: (15.6%H 15.5%V) = (5.727e+06um 6.597e+06um) = (2489838 1787943)
Overflow: 17 = 1 (0.00% H) + 16 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.00%	2	 0.00%
 -1:	0	 0.00%	13	 0.00%
--------------------------------------
  0:	1	 0.00%	76	 0.01%
  1:	12	 0.00%	235	 0.04%
  2:	47	 0.01%	717	 0.12%
  3:	424	 0.07%	2216	 0.36%
  4:	160	 0.03%	2953	 0.48%
  5:	296	 0.05%	4906	 0.80%
  6:	844	 0.14%	8420	 1.37%
  7:	705	 0.11%	12250	 2.00%
  8:	1142	 0.19%	16595	 2.71%
  9:	2146	 0.35%	21917	 3.57%
 10:	2415	 0.39%	27031	 4.41%
 11:	3408	 0.56%	34061	 5.55%
 12:	4962	 0.81%	42031	 6.85%
 13:	6638	 1.08%	51309	 8.37%
 14:	8728	 1.42%	57217	 9.33%
 15:	11585	 1.89%	53949	 8.80%
 16:	14789	 2.41%	37927	 6.18%
 17:	18677	 3.04%	157539	25.68%
 18:	23808	 3.88%	0	 0.00%
 19:	29019	 4.73%	0	 0.00%
 20:	483570	78.84%	82013	13.37%



*** Completed Phase 1 route (0:00:13.6 723.1M) ***


Total length: 8.822e+06um, number of vias: 1661747
M1(H) length: 1.472e+02um, number of vias: 666636
M2(V) length: 1.796e+06um, number of vias: 646401
M3(H) length: 3.252e+06um, number of vias: 220426
M4(V) length: 1.569e+06um, number of vias: 97712
M5(H) length: 1.331e+06um, number of vias: 26313
M6(V) length: 6.639e+05um, number of vias: 4010
M7(H) length: 2.083e+05um, number of vias: 249
M8(V) length: 2.267e+03um
*** Completed Phase 2 route (0:00:12.2 748.3M) ***

*** Finished all Phases (cpu=0:00:26.9 mem=748.3M) ***
Peak Memory Usage was 745.3M 
*** Finished trialRoute (cpu=0:00:28.5 mem=748.3M) ***

Extraction called for design 'CHIP' of instances=160883 and nets=202848 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 748.344M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.742  | -7.742  |  0.129  | 16.895  |   N/A   |   N/A   |
|           TNS (ns):|-824.672 |-824.672 |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   260   |   260   |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|  7203   |  3585   |  4129   |    1    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    683 (683)     |   -0.235   |    683 (683)     |
|   max_tran     |    385 (1005)    |   -3.619   |    385 (1005)    |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 80.003%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 84.62 sec
Total Real time: 84.0 sec
Total Memory Usage: 833.003906 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to eda25 49602 0
*** Finished dispatch of slaves (cpu=0:00:03.0) (real=0:00:07.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 836.2M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=837.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=841.4M) ***

Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.742  |
|           TNS (ns):|-824.672 |
|    Violating Paths:|   260   |
|          All Paths:|  7203   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    683 (683)     |   -0.235   |    683 (683)     |
|   max_tran     |    385 (1005)    |   -3.619   |    385 (1005)    |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 80.003%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 843.5M **
*** Starting optimizing excluded clock nets MEM= 843.5M) ***
*info: Excluded clock net clk_i is dontTouch 
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 846.6M) ***
Info: 2 don't touch nets excluded from IPO operation.
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 160762 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=1.88min real=1.88min mem=947.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.340  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   35    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.167   |      2 (2)       |
|   max_tran     |      2 (4)       |   -2.598   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.036%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 944.2M **
*info: Start fixing DRV (Mem = 944.18M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (944.2M)
*info: 2 don't touch nets excluded
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 22845 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=944.2M) ***
*info: There are 16 candidate Buffer cells
*info: There are 18 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.000362
Start fixing design rules ... (0:00:00.5 944.2M)
Done fixing design rule (0:00:00.5 944.2M)

Summary:
1 buffer added on 1 net (with 2 drivers resized)

Density after buffering = 0.000366
default core: bins with density >  0.75 =    0 % ( 0 / 2450 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:01.0
move report: preRPlace moves 7 insts, mean move: 0.85 um, max move: 0.92 um
	max move on inst (fas/add_271/U1_1_2): (585.58, 665.84) --> (586.50, 665.84)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 7 insts, mean move: 0.85 um, max move: 0.92 um
	max move on inst (fas/add_271/U1_1_2): (585.58, 665.84) --> (586.50, 665.84)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.92 um
  inst (fas/add_271/U1_1_2) with max move: (585.58, 665.84) -> (586.5, 665.84)
  mean    (X+Y) =         0.85 um
Total instances moved : 7
*** cpu=0:00:00.4   mem=944.2M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:01.3 944.2M)

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Re-routed 4 nets
Extraction called for design 'CHIP' of instances=122 and nets=22993 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 944.180M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 854.4M, InitMEM = 854.4M)
Start delay calculation (mem=854.438M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=854.438M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 854.4M, InitMEM = 854.4M)
Start delay calculation (mem=854.438M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=854.438M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 854.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    2
*info:   Prev Max tran violations:   4
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 854.44M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=854.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.881  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   35    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.037%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:05, real = 0:02:05, mem = 854.4M **
*** Starting optFanout (854.4M)
*info: 2 don't touch nets excluded
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 22845 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=854.4M) ***
Start fixing timing ... (0:00:00.3 854.4M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.4 854.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.000366
*** Completed optFanout (0:00:00.5 854.4M)

Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=854.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.881  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   35    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.037%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:06, real = 0:02:06, mem = 854.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 2 don't touch nets excluded from IPO operation.
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 0.037% **

*** starting 1-st resizing pass: 83 instances 
*** starting 2-nd resizing pass: 65 instances 
*** starting 3-rd resizing pass: 7 instances 
*** starting 4-th resizing pass: 1 instances 


** Summary: Buffer Deletion = 10 Declone = 8 Downsize = 4 Upsize = 0 **
** Density Change = 0.004% **
** Density after transform = 0.032% **
*** Finish transform (0:00:00.7) ***
density before resizing = 0.032%
* summary of transition time violation fixes:
*summary:      1 instance  changed cell type
density after resizing = 0.033%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =    0 % ( 0 / 2450 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.4   mem=854.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=854.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 24
routingBox: (460 410) (4933500 4920410)
coreBox:    (652280 652720) (4281820 4268920)
Number of multi-gpin terms=39, multi-gpins=86, moved blk term=1/1

Phase 1a route (0:00:00.0 854.4M):
Est net length = 1.198e+04um = 5.668e+03H + 6.317e+03V
Usage: (0.0%H 0.0%V) = (5.885e+03um 7.112e+03um) = (2544 1938)
Obstruct: 88686 = 44343 (6.7%H) + 44343 (6.7%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 854.4M):
Usage: (0.0%H 0.0%V) = (5.881e+03um 7.112e+03um) = (2542 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 854.4M):
Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 854.4M):
Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 854.4M):
Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	364	 0.06%	784	 0.13%
  4:	0	 0.00%	78	 0.01%
  6:	364	 0.06%	312	 0.05%
  7:	0	 0.00%	312	 0.05%
  9:	472	 0.08%	234	 0.04%
 10:	0	 0.00%	234	 0.04%
 11:	0	 0.00%	5	 0.00%
 12:	118	 0.02%	7	 0.00%
 13:	0	 0.00%	23	 0.00%
 14:	0	 0.00%	183	 0.03%
 15:	118	 0.02%	36	 0.01%
 16:	0	 0.00%	2018	 0.33%
 17:	0	 0.00%	527138	85.94%
 18:	236	 0.04%	0	 0.00%
 19:	2	 0.00%	0	 0.00%
 20:	611703	99.73%	82013	13.37%

Global route (cpu=0.1s real=0.0s 854.4M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.1 854.4M):


*** After '-updateRemainTrks' operation: 

Usage: (0.0%H 0.0%V) = (5.908e+03um 7.144e+03um) = (2554 1947)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	2	 0.00%	0	 0.00%
  3:	362	 0.06%	784	 0.13%
  4:	0	 0.00%	78	 0.01%
  6:	364	 0.06%	312	 0.05%
  7:	0	 0.00%	312	 0.05%
  9:	472	 0.08%	234	 0.04%
 10:	0	 0.00%	234	 0.04%
 11:	0	 0.00%	6	 0.00%
 12:	118	 0.02%	8	 0.00%
 13:	0	 0.00%	21	 0.00%
 14:	0	 0.00%	184	 0.03%
 15:	118	 0.02%	38	 0.01%
 16:	0	 0.00%	2017	 0.33%
 17:	0	 0.00%	527136	85.94%
 18:	236	 0.04%	0	 0.00%
 19:	2	 0.00%	0	 0.00%
 20:	611703	99.73%	82013	13.37%



*** Completed Phase 1 route (0:00:00.4 854.4M) ***


Total length: 1.206e+04um, number of vias: 484
M1(H) length: 0.000e+00um, number of vias: 235
M2(V) length: 3.138e+03um, number of vias: 218
M3(H) length: 4.132e+03um, number of vias: 15
M4(V) length: 3.526e+01um, number of vias: 4
M5(H) length: 0.000e+00um, number of vias: 4
M6(V) length: 1.549e+03um, number of vias: 4
M7(H) length: 1.531e+03um, number of vias: 4
M8(V) length: 1.671e+03um
*** Completed Phase 2 route (0:00:00.1 854.4M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=854.4M) ***
Peak Memory Usage was 854.4M 
*** Finished trialRoute (cpu=0:00:00.5 mem=854.4M) ***

Extraction called for design 'CHIP' of instances=104 and nets=22975 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 854.438M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 854.4M, InitMEM = 854.4M)
Start delay calculation (mem=854.438M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=854.438M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 854.4M, InitMEM = 854.4M)
Start delay calculation (mem=854.438M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=854.438M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 854.4M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=854.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.862  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   35    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.033%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:08, real = 0:02:09, mem = 854.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:08, real = 0:02:09, mem = 854.4M **
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.862  | 15.978  |  2.862  | 16.778  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   35    |   17    |   33    |    1    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.033%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:09, real = 0:02:09, mem = 854.4M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=852.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 24
routingBox: (460 410) (4933500 4920410)
coreBox:    (652280 652720) (4281820 4268920)
Number of multi-gpin terms=39, multi-gpins=86, moved blk term=1/1

Phase 1a route (0:00:00.0 852.5M):
Est net length = 1.198e+04um = 5.668e+03H + 6.317e+03V
Usage: (0.0%H 0.0%V) = (5.885e+03um 7.112e+03um) = (2544 1938)
Obstruct: 88686 = 44343 (6.7%H) + 44343 (6.7%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 852.5M):
Usage: (0.0%H 0.0%V) = (5.881e+03um 7.112e+03um) = (2542 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 852.5M):
Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 852.5M):
Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 852.5M):
Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	364	 0.06%	784	 0.13%
  4:	0	 0.00%	78	 0.01%
  6:	364	 0.06%	312	 0.05%
  7:	0	 0.00%	312	 0.05%
  9:	472	 0.08%	234	 0.04%
 10:	0	 0.00%	234	 0.04%
 11:	0	 0.00%	5	 0.00%
 12:	118	 0.02%	7	 0.00%
 13:	0	 0.00%	23	 0.00%
 14:	0	 0.00%	183	 0.03%
 15:	118	 0.02%	36	 0.01%
 16:	0	 0.00%	2018	 0.33%
 17:	0	 0.00%	527138	85.94%
 18:	236	 0.04%	0	 0.00%
 19:	2	 0.00%	0	 0.00%
 20:	611703	99.73%	82013	13.37%

Global route (cpu=0.1s real=0.0s 852.5M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.1 852.5M):


*** After '-updateRemainTrks' operation: 

Usage: (0.0%H 0.0%V) = (5.908e+03um 7.144e+03um) = (2554 1947)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	2	 0.00%	0	 0.00%
  3:	362	 0.06%	784	 0.13%
  4:	0	 0.00%	78	 0.01%
  6:	364	 0.06%	312	 0.05%
  7:	0	 0.00%	312	 0.05%
  9:	472	 0.08%	234	 0.04%
 10:	0	 0.00%	234	 0.04%
 11:	0	 0.00%	6	 0.00%
 12:	118	 0.02%	8	 0.00%
 13:	0	 0.00%	21	 0.00%
 14:	0	 0.00%	184	 0.03%
 15:	118	 0.02%	38	 0.01%
 16:	0	 0.00%	2017	 0.33%
 17:	0	 0.00%	527136	85.94%
 18:	236	 0.04%	0	 0.00%
 19:	2	 0.00%	0	 0.00%
 20:	611703	99.73%	82013	13.37%



*** Completed Phase 1 route (0:00:00.4 852.5M) ***


Total length: 1.206e+04um, number of vias: 484
M1(H) length: 0.000e+00um, number of vias: 235
M2(V) length: 3.138e+03um, number of vias: 218
M3(H) length: 4.132e+03um, number of vias: 15
M4(V) length: 3.526e+01um, number of vias: 4
M5(H) length: 0.000e+00um, number of vias: 4
M6(V) length: 1.549e+03um, number of vias: 4
M7(H) length: 1.531e+03um, number of vias: 4
M8(V) length: 1.671e+03um
*** Completed Phase 2 route (0:00:00.1 852.5M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=852.5M) ***
Peak Memory Usage was 852.5M 
*** Finished trialRoute (cpu=0:00:00.5 mem=852.5M) ***

Extraction called for design 'CHIP' of instances=104 and nets=22975 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 852.527M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.862  | 15.978  |  2.862  | 16.778  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   35    |   17    |   33    |    1    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.033%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.83 sec
Total Real time: 1.0 sec
Total Memory Usage: 852.527344 Mbytes
<CMD> saveDesign CHIP.enc
**WARN: (ENCSYT-3036):	Design directory CHIP.enc.dat exists, rename it to CHIP.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "CHIP.enc.dat/CHIP.v.gz" ...
Saving configuration ...
Saving preference file CHIP.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=852.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=852.6M) ***
Writing DEF file 'CHIP.enc.dat/CHIP.def.gz', current time is Sun Jan  1 16:30:06 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'CHIP.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 16:30:06 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> saveDesign placed.enc
**WARN: (ENCSYT-3036):	Design directory placed.enc.dat exists, rename it to placed.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "placed.enc.dat/CHIP.v.gz" ...
Saving configuration ...
Saving preference file placed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=852.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=852.7M) ***
Writing DEF file 'placed.enc.dat/CHIP.def.gz', current time is Sun Jan  1 16:30:33 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'placed.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 16:30:33 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.4   mem=852.8M  mem(used)=0.0M***
Total net length = 1.188e+04 (5.604e+03 6.280e+03) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 2450 )
<CMD> addRing -use_wire_group_bits 15 -spacing_bottom 0.24 -width_left 2 -width_bottom 2 -width_top 2 -spacing_top 0.24 -layer_bottom METAL7 -center 1 -stacked_via_top_layer METAL8 -width_right 2 -use_wire_group 1 -around core -jog_distance 0.23 -offset_bottom 0.23 -layer_top METAL7 -threshold 0.23 -offset_left 0.23 -spacing_right 0.24 -spacing_left 0.24 -offset_right 0.23 -offset_top 0.23 -layer_right METAL6 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -layer_left METAL6

The power planner created 120 wires.
*** Ending Ring Generation (totcpu=0:00:00.1, real=0:00:00.0, mem=852.8M) ***
<CMD> sroute -connect { padPin } -layerChangeRange { METAL1 METAL8 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort allGeom } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL8 -crossoverViaTopLayer METAL8 -targetViaBottomLayer METAL1 -nets { VDD VSS }
*** Begin SPECIAL ROUTE on Sun Jan  1 16:33:19 2017 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /net/home/ywtseng/cvsd/hw6
SPECIAL ROUTE ran on machine: eda25 (Linux 3.12.21-gentoo-r1 Xeon 1.60Ghz)

Begin option processing ...
(from .sroute_15418.conf) srouteConnectPowerBump set to false
(from .sroute_15418.conf) routeSelectNet set to "VDD VSS"
(from .sroute_15418.conf) routeSpecial set to true
(from .sroute_15418.conf) srouteConnectBlockPin set to false
(from .sroute_15418.conf) srouteConnectCorePin set to false
(from .sroute_15418.conf) srouteConnectStripe set to false
(from .sroute_15418.conf) srouteCrossoverViaTopLayer set to 8
(from .sroute_15418.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15418.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15418.conf) sroutePadPinAllGeoms set to true
(from .sroute_15418.conf) sroutePadPinAllPorts set to true
(from .sroute_15418.conf) sroutePreserveExistingRoutes set to true
(from .sroute_15418.conf) srouteTopLayerLimit set to 8
(from .sroute_15418.conf) srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1099.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 674 macros, 23 used
Read in 50 components
  14 core components: 0 unplaced, 14 placed, 0 fixed
  32 pad components: 0 unplaced, 16 placed, 16 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 24 logical pins
Read in 24 nets
Read in 2 special nets, 2 routed
Read in 32 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 8
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1099.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 72 via definition ...

sroute post-processing starts at Sun Jan  1 16:33:20 2017
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sun Jan  1 16:33:20 2017

sroute post-processing starts at Sun Jan  1 16:33:20 2017
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sun Jan  1 16:33:20 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 852.78 megs
<CMD> addStripe -use_wire_group_bits 5 -block_ring_top_layer_limit METAL7 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit METAL5 -set_to_set_distance 100 -split_vias 1 -use_interleaving_wire_group 1 -same_sized_stack_vias 1 -stacked_via_top_layer METAL8 -use_wire_group 1 -padcore_ring_top_layer_limit METAL7 -spacing 0.24 -xleft_offset 150 -switch_layer_over_obs 1 -xright_offset 100 -merge_stripes_value 0.23 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 1 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -break_stripes_at_block_rings 1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 170 wires.
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -viaOverlap false -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 852.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.7  MEM: 0.0M)

<CMD> saveDesign powerplan.enc
**WARN: (ENCSYT-3036):	Design directory powerplan.enc.dat exists, rename it to powerplan.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=852.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 24
routingBox: (460 410) (4933500 4920410)
coreBox:    (652280 652720) (4281820 4268920)
Number of multi-gpin terms=39, multi-gpins=86, moved blk term=1/1

Phase 1a route (0:00:00.0 852.8M):
Est net length = 1.198e+04um = 5.668e+03H + 6.317e+03V
Usage: (0.0%H 0.0%V) = (5.885e+03um 7.112e+03um) = (2544 1938)
Obstruct: 88996 = 44653 (6.8%H) + 44343 (6.7%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 852.8M):
Usage: (0.0%H 0.0%V) = (5.881e+03um 7.112e+03um) = (2542 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 852.8M):
Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 852.8M):
Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 852.8M):
Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.0%H 0.0%V) = (5.878e+03um 7.112e+03um) = (2541 1938)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	12	 0.00%	0	 0.00%
  2:	26	 0.00%	385	 0.06%
  3:	363	 0.06%	808	 0.13%
  4:	12	 0.00%	111	 0.02%
  5:	0	 0.00%	22	 0.00%
  6:	352	 0.06%	314	 0.05%
  7:	75	 0.01%	313	 0.05%
  8:	188	 0.03%	21	 0.00%
  9:	527	 0.09%	240	 0.04%
 10:	0	 0.00%	253	 0.04%
 11:	10	 0.00%	134	 0.02%
 12:	131	 0.02%	40405	 6.59%
 13:	15	 0.00%	2707	 0.44%
 14:	9672	 1.58%	5423	 0.88%
 15:	122	 0.02%	3273	 0.53%
 16:	23270	 3.80%	4555	 0.74%
 17:	806	 0.13%	472472	77.03%
 18:	242	 0.04%	0	 0.00%
 19:	3	 0.00%	0	 0.00%
 20:	577241	94.16%	81941	13.36%

Global route (cpu=0.1s real=0.0s 852.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.1 852.8M):


*** After '-updateRemainTrks' operation: 

Usage: (0.0%H 0.0%V) = (5.908e+03um 7.144e+03um) = (2554 1947)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	13	 0.00%	0	 0.00%
  2:	27	 0.00%	385	 0.06%
  3:	361	 0.06%	808	 0.13%
  4:	12	 0.00%	111	 0.02%
  5:	0	 0.00%	22	 0.00%
  6:	352	 0.06%	314	 0.05%
  7:	75	 0.01%	314	 0.05%
  8:	188	 0.03%	19	 0.00%
  9:	527	 0.09%	241	 0.04%
 10:	0	 0.00%	254	 0.04%
 11:	10	 0.00%	134	 0.02%
 12:	131	 0.02%	40403	 6.59%
 13:	15	 0.00%	2709	 0.44%
 14:	9672	 1.58%	5424	 0.88%
 15:	122	 0.02%	3274	 0.53%
 16:	23270	 3.80%	4554	 0.74%
 17:	806	 0.13%	472470	77.03%
 18:	242	 0.04%	0	 0.00%
 19:	3	 0.00%	0	 0.00%
 20:	577241	94.16%	81941	13.36%



*** Completed Phase 1 route (0:00:00.4 852.8M) ***


Total length: 1.207e+04um, number of vias: 484
M1(H) length: 0.000e+00um, number of vias: 235
M2(V) length: 3.148e+03um, number of vias: 218
M3(H) length: 4.135e+03um, number of vias: 15
M4(V) length: 3.698e+02um, number of vias: 4
M5(H) length: 0.000e+00um, number of vias: 4
M6(V) length: 1.213e+03um, number of vias: 4
M7(H) length: 1.531e+03um, number of vias: 4
M8(V) length: 1.670e+03um
*** Completed Phase 2 route (0:00:00.1 852.8M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=852.8M) ***
Peak Memory Usage was 852.8M 
*** Finished trialRoute (cpu=0:00:00.5 mem=852.8M) ***

Extraction called for design 'CHIP' of instances=104 and nets=22975 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 852.777M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.861  | 15.975  |  2.861  | 16.778  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   35    |   17    |   33    |    1    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.033%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.84 sec
Total Real time: 1.0 sec
Total Memory Usage: 852.777344 Mbytes
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: Max Distance = 100.000 microns, Max Fan-out = 10.
INFO: Total Number of Tie Cells (TIEHI) placed: 0
INFO: Total Number of Tie Cells (TIELO) placed: 0
<CMD> createClockTreeSpec -bufferList {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 -file Clock.ctstch 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
CHIP
Handle Multi Mode on mixed active views: av_scan_mode_min av_func_mode_min av_scan_mode_max av_func_mode_max.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
Total 1 clock roots are extracted.
DC Corner Delay_Corner_max, is equivalent to Delay_Corner_max.

DC Corner Delay_Corner_min, is equivalent to Delay_Corner_min.

Mem message Memory info before deleting aae data base  (MEM=801.3M)
Mem message Memory info after deleting aae data base  (MEM=801.3M)
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File library/tsmc013.capTbl ...
Cap Table was created using Encounter 04.20-s274_1.
Process name: t013s8ml_fsg.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
CTE reading timing constraint file 'CHIP.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP.sdc, Line 21).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 9 of File CHIP.sdc : Skipped unsupported command: set_fix_hold


CTE reading timing constraint file 'CHIP_scan_ideal.sdc' ...
CHIP
**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File CHIP_scan_ideal.sdc, Line 4).

**WARN: (TCLCMD-513):	No matching object found for 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File CHIP_scan_ideal.sdc, Line 5).

**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 8).

INFO (CTE): read_dc_script finished with  3 WARNING and 7 ERROR
Total number of combinational cells: 362
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

Total Macromodels Extracted = 0
Active Analysis Views for CTS are,
#1 av_func_mode_max
#2 av_scan_mode_max
#3 av_func_mode_min
#4 av_scan_mode_min
Default Analysis Views is av_func_mode_max


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M) ***
*** End createClockTreeSpec (cpu=0:00:00.5, real=0:00:00.0, mem=801.3M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 801.3M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

Total Macromodels Extracted = 0
Active Analysis Views for CTS are,
#1 av_func_mode_max
#2 av_scan_mode_max
#3 av_func_mode_min
#4 av_scan_mode_min
Default Analysis Views is av_func_mode_max


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (17) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:01.0, mem=801.3M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** 1 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 801.266M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 801.266M)

Start to trace clock trees ...
*** Begin Tracer (mem=801.3M) ***
Tracing Clock clk ...
**WARN: (ENCCK-35):	The fanout_load of the cell's pin (PDIDGZ/PAD) is 3.75155. CTS does not support fanout_load which is not equal to 1. Please remove -useLibMaxFanout from setCTSMode.

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=801.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 801.266M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          11.07(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          667(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          80.9(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================
**WARN: (ENCCK-6003):	The input capacitance of cell PDIDGZ(PAD) is 3.752pF, (timing library tpz013g3wc is 3.752pF, macro-model definition is 0.000pF), which may make it difficult to meet max buf transition constraint. Number of gated instances having this cell type = 1.

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================
**WARN: (ENCCK-6325):	Clock clk has instance pin ipad_clk/PAD which is far from any legal placement location. The nearest available placement location is at (460.92, 2130.77), which is 84.42 microns away. 
It may be difficult to drive this pin with an acceptable transition time. Check to make sure that the placement of this instance and the floorplan are realistic.

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
| ipad_clk                                                                                 |  av_func_mode_maxs  av_scan_mode_maxs  |
|                                                                                          |  av_func_mode_min  av_scan_mode_mins  |
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX2 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX3 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX4 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX6 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX8 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX1 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX2 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX3 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX4 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX6 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX8 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          11
Check root input transition                       :          0
Check pin capacitance                             :          1
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          1
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          92(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          92(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          667(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          80.9(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          61.511501(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 100(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX1) (CLKBUFX2) (CLKINVX2) (CLKBUFX3) (CLKINVX3) (CLKBUFX4) (CLKINVX4) (CLKBUFX6) (CLKINVX6) (CLKBUFX8) (CLKINVX8) (CLKBUFX12) (CLKINVX12) (CLKBUFX16) (CLKINVX16) (CLKBUFX20) (CLKINVX20) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 17
Nr.          Rising  Sync Pins  : 17
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (ipad_clk/PAD)
Output_Pin: (ipad_clk/C)
Output_Net: (clk_i)   
**** CK_START: TopDown Tree Construction for clk_i (17-leaf) (mem=801.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
All leaf-to-root paths in the tree has detour at least 357um.
The min-detour path is from leaf fas/done_reg/CK to root ipad_clk/PAD with delay 0[699,699]ps.
The path can be displayed by displayClockTreeMinMaxPaths -pin.
Trig. Edge Skew=4[699,702*] trVio=B1(1)ps N17 B2 G1 A19(19.0) L[3,3] C2/1 score=78372 cpu=0:00:01.0 mem=801M 

**** CK_END: TopDown Tree Construction for clk_i (cpu=0:00:01.3, real=0:00:01.0, mem=801.3M)



**** CK_START: Update Database (mem=801.3M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M)
**** CK_START: Macro Models Generation (mem=801.3M)

*buffer: max rise/fall tran=[201,167], (bnd=200ps) 
Macro model: Skew=4[699,703]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=801.3M)

Total 0 topdown clustering. 
Trig. Edge Skew=4[1022,1026*] trVio=B3551(3551)ps N1 B0 G2 A0(0.0) L[1,1] score=464644 cpu=0:00:00.0 mem=801M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M)



**** CK_START: Update Database (mem=801.3M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M)
 func_mode  scan_mode

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 61.511501 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.5   mem=801.3M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.6  MEM: 801.297M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:00.7 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 17
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): fas/counter_reg_3_/CK 706.9(ps)
Min trig. edge delay at sink(R): fas/done_reg/CK 703(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 703~706.9(ps)          0~10(ps)            
Fall Phase Delay               : 1476.6~1480.4(ps)      0~10(ps)            
Trig. Edge Skew                : 3.9(ps)                100(ps)             
Rise Skew                      : 3.9(ps)                
Fall Skew                      : 3.8(ps)                
Max. Rise Buffer Tran.         : 202.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 170.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 81.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 88.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 127(ps)                0(ps)               
Min. Fall Buffer Tran.         : 130.8(ps)              0(ps)               
Min. Rise Sink Tran.           : 81.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 88.5(ps)               0(ps)               

view av_func_mode_max : skew = 3.9ps (required = 100ps)
view av_scan_mode_max : skew = 3.9ps (required = 100ps)
view av_func_mode_min : skew = 4.2ps (required = 100ps)
view av_scan_mode_min : skew = 4.2ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'av_func_mode_max'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'av_func_mode_max' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk_i__L2_I0' from (1788480 1649020) to (1206120 2305840)
moving 'clk_i__L2_I0' from (1206120 2305840) to (1246600 2320600)
moving 'clk_i__L1_I0' from (1241080 3302140) to (1087440 3375940)
MaxTriggerDelay: 648.8 (ps)
MinTriggerDelay: 646.9 (ps)
Skew: 1.9 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=801.3M) ***
Reducing the skew of clock tree 'clk' in 'av_func_mode_max' view ...

MaxTriggerDelay: 648.8 (ps)
MinTriggerDelay: 646.9 (ps)
Skew: 1.9 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=801.3M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 3 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=801.3M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.5   mem=801.3M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.7  MEM: 801.297M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 17
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): fas/done_reg/CK 648.8(ps)
Min trig. edge delay at sink(R): fas/counter_reg_10_/CK 646.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 646.9~648.8(ps)        0~10(ps)            
Fall Phase Delay               : 1424.7~1426.6(ps)      0~10(ps)            
Trig. Edge Skew                : 1.9(ps)                100(ps)             
Rise Skew                      : 1.9(ps)                
Fall Skew                      : 1.9(ps)                
Max. Rise Buffer Tran.         : 186.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 156.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 83.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 96.2(ps)               200(ps)             
Min. Rise Buffer Tran.         : 83.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 91.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 83.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 96(ps)                 0(ps)               

view av_func_mode_max : skew = 1.9ps (required = 100ps)
view av_scan_mode_max : skew = 1.9ps (required = 100ps)
view av_func_mode_min : skew = 1.4ps (required = 100ps)
view av_scan_mode_min : skew = 1.4ps (required = 100ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:00.7 real=0:00:01.0 mem=801.3M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.4   mem=801.3M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.6  MEM: 801.297M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 17
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): fas/done_reg/CK 648.8(ps)
Min trig. edge delay at sink(R): fas/counter_reg_10_/CK 646.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 646.9~648.8(ps)        0~10(ps)            
Fall Phase Delay               : 1424.7~1426.6(ps)      0~10(ps)            
Trig. Edge Skew                : 1.9(ps)                100(ps)             
Rise Skew                      : 1.9(ps)                
Fall Skew                      : 1.9(ps)                
Max. Rise Buffer Tran.         : 186.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 156.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 83.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 96.2(ps)               200(ps)             
Min. Rise Buffer Tran.         : 83.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 91.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 83.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 96(ps)                 0(ps)               

view av_func_mode_max : skew = 1.9ps (required = 100ps)
view av_scan_mode_max : skew = 1.9ps (required = 100ps)
view av_func_mode_min : skew = 1.4ps (required = 100ps)
view av_scan_mode_min : skew = 1.4ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Sun Jan  1 16:40:08 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#WARNING (NRDB-728) PIN QA[0] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[10] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[11] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[12] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[13] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[14] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[15] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[1] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[2] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[3] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[4] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[5] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[6] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[7] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[8] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[9] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN C in CELL_VIEW PRUW24DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW24DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN C in CELL_VIEW PRUW16DGZ does not have antenna diff area.
#WARNING (NRDB-728 Repeated 20 times. Will be suppressed.) PIN PAD in CELL_VIEW PRUW16DGZ does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[10] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[11] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[12] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[13] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[14] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[15] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[1] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[2] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[3] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[4] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[5] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[6] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[7] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[8] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[9] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN done in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN freq[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN freq[1] in CELL_VIEW CHIP,init does not have physical port
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The step 0.410000 for preferred direction tracks is smaller than the pitch 0.615000 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.365
# METAL2       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL3       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL4       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL5       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL6       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL7       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL8       V   Track-Pitch = 1.150    Line-2-Via Pitch = 0.950
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.460.
#Using automatically generated G-grids.
#
#Data preparation is done on Sun Jan  1 16:40:10 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Jan  1 16:40:10 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5446         554      127806     8.79%
#  Metal 2        V        4866         497      127806     8.75%
#  Metal 3        H        5444         557      127806     8.89%
#  Metal 4        V        4870         492      127806     8.72%
#  Metal 5        H        5445         555      127806     8.83%
#  Metal 6        V        4640         723      127806    16.08%
#  Metal 7        H        5188         812      127806    12.72%
#  Metal 8        V        1947         197      127806     8.72%
#  --------------------------------------------------------------
#  Total                  37848      10.31%  1022448    10.19%
#
#  4 nets (0.02%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 2443 um.
#Total half perimeter of net bounding box = 2414 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 0 um.
#Total wire length on LAYER METAL3 = 876 um.
#Total wire length on LAYER METAL4 = 1566 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 52
#Up-Via Summary (total 52):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           18
#  Metal 3           16
#-----------------------
#                    52 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 801.00 (Mb)
#Peak memory = 944.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#    completing 30% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#    completing 40% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#    completing 50% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.00 (Mb)
#    completing 60% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.00 (Mb)
#    completing 70% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.00 (Mb)
#    completing 80% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.00 (Mb)
#    completing 90% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.00 (Mb)
#    completing 100% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.00 (Mb)
# ECO: 0.1% of the total area was rechecked for DRC, and 1.7% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 2464 um.
#Total half perimeter of net bounding box = 2414 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 9 um.
#Total wire length on LAYER METAL3 = 882 um.
#Total wire length on LAYER METAL4 = 1572 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 70
#Up-Via Summary (total 70):
#           
#-----------------------
#  Metal 1           21
#  Metal 2           21
#  Metal 3           28
#-----------------------
#                    70 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 801.00 (Mb)
#Peak memory = 944.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 801.00 (Mb)
#Peak memory = 944.00 (Mb)
#Number of warnings = 43
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jan  1 16:40:14 2017
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 92 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 17
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): fas/done_reg/CK 643.6(ps)
Min trig. edge delay at sink(R): fas/counter_reg_10_/CK 642.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 642.1~643.6(ps)        0~10(ps)            
Fall Phase Delay               : 1420.1~1421.7(ps)      0~10(ps)            
Trig. Edge Skew                : 1.5(ps)                100(ps)             
Rise Skew                      : 1.5(ps)                
Fall Skew                      : 1.6(ps)                
Max. Rise Buffer Tran.         : 185.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 155(ps)                200(ps)             
Max. Rise Sink Tran.           : 84.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 96.6(ps)               200(ps)             
Min. Rise Buffer Tran.         : 81.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 90.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 84(ps)                 0(ps)               
Min. Fall Sink Tran.           : 96.5(ps)               0(ps)               

view av_func_mode_max : skew = 1.5ps (required = 100ps)
view av_scan_mode_max : skew = 1.5ps (required = 100ps)
view av_func_mode_min : skew = 1ps (required = 100ps)
view av_scan_mode_min : skew = 1ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'av_func_mode_max'...
setting up for view 'av_scan_mode_max'...
setting up for view 'av_func_mode_min'...
setting up for view 'av_scan_mode_min'...
View 'av_scan_mode_max' in clock tree 'clk' is redundant
View 'av_scan_mode_min' in clock tree 'clk' is redundant
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=801.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=801.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'av_func_mode_max' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

# Analysis View: av_func_mode_max
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 17
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): fas/done_reg/CK 643.6(ps)
Min trig. edge delay at sink(R): fas/counter_reg_10_/CK 642.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 642.1~643.6(ps)        0~10(ps)            
Fall Phase Delay               : 1420.1~1421.7(ps)      0~10(ps)            
Trig. Edge Skew                : 1.5(ps)                100(ps)             
Rise Skew                      : 1.5(ps)                
Fall Skew                      : 1.6(ps)                
Max. Rise Buffer Tran.         : 185.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 155(ps)                200(ps)             
Max. Rise Sink Tran.           : 84.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 96.6(ps)               200(ps)             
Min. Rise Buffer Tran.         : 81.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 90.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 84(ps)                 0(ps)               
Min. Fall Sink Tran.           : 96.5(ps)               0(ps)               

view av_func_mode_max : skew = 1.5ps (required = 100ps)
view av_scan_mode_max : skew = 1.5ps (required = 100ps)
view av_func_mode_min : skew = 1ps (required = 100ps)
view av_scan_mode_min : skew = 1ps (required = 100ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide CHIP.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:09.8, real=0:00:09.0, mem=801.3M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=801.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 27
There are 4 nets with 1 extra space.
routingBox: (460 410) (4933500 4920410)
coreBox:    (652280 652720) (4281820 4268920)
There are 4 prerouted nets with extraSpace.
Number of multi-gpin terms=39, multi-gpins=86, moved blk term=1/1

Phase 1a route (0:00:00.0 801.3M):
Est net length = 9.573e+03um = 4.833e+03H + 4.740e+03V
Usage: (0.0%H 0.0%V) = (7.799e+03um 1.046e+04um) = (3376 2853)
Obstruct: 88996 = 44653 (6.8%H) + 44343 (6.7%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 801.3M):
Usage: (0.0%H 0.0%V) = (7.794e+03um 1.046e+04um) = (3374 2853)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 801.3M):
Usage: (0.0%H 0.0%V) = (7.792e+03um 1.046e+04um) = (3373 2853)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 801.3M):
Usage: (0.0%H 0.0%V) = (7.792e+03um 1.046e+04um) = (3373 2853)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 801.3M):
Usage: (0.0%H 0.0%V) = (7.792e+03um 1.046e+04um) = (3373 2853)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.0%H 0.0%V) = (7.792e+03um 1.046e+04um) = (3373 2853)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	17	 0.00%	0	 0.00%
  2:	26	 0.00%	385	 0.06%
  3:	358	 0.06%	808	 0.13%
  4:	12	 0.00%	112	 0.02%
  5:	0	 0.00%	23	 0.00%
  6:	352	 0.06%	313	 0.05%
  7:	75	 0.01%	316	 0.05%
  8:	188	 0.03%	21	 0.00%
  9:	527	 0.09%	324	 0.05%
 10:	0	 0.00%	386	 0.06%
 11:	10	 0.00%	137	 0.02%
 12:	131	 0.02%	40192	 6.55%
 13:	15	 0.00%	2722	 0.44%
 14:	9672	 1.58%	5465	 0.89%
 15:	122	 0.02%	3400	 0.55%
 16:	23270	 3.80%	4430	 0.72%
 17:	806	 0.13%	472402	77.02%
 18:	244	 0.04%	0	 0.00%
 19:	6	 0.00%	0	 0.00%
 20:	577236	94.16%	81941	13.36%

Global route (cpu=0.1s real=0.0s 801.3M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.1 801.3M):
There are 4 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (0.0%H 0.0%V) = (7.813e+03um 1.049e+04um) = (3382 2861)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	18	 0.00%	0	 0.00%
  2:	27	 0.00%	385	 0.06%
  3:	356	 0.06%	808	 0.13%
  4:	12	 0.00%	112	 0.02%
  5:	0	 0.00%	23	 0.00%
  6:	352	 0.06%	313	 0.05%
  7:	75	 0.01%	316	 0.05%
  8:	188	 0.03%	20	 0.00%
  9:	527	 0.09%	325	 0.05%
 10:	0	 0.00%	387	 0.06%
 11:	10	 0.00%	136	 0.02%
 12:	131	 0.02%	40191	 6.55%
 13:	15	 0.00%	2723	 0.44%
 14:	9672	 1.58%	5467	 0.89%
 15:	122	 0.02%	3401	 0.55%
 16:	23270	 3.80%	4431	 0.72%
 17:	806	 0.13%	472398	77.02%
 18:	244	 0.04%	0	 0.00%
 19:	6	 0.00%	0	 0.00%
 20:	577236	94.16%	81941	13.36%



*** Completed Phase 1 route (0:00:00.4 801.3M) ***


Total length: 1.213e+04um, number of vias: 507
M1(H) length: 0.000e+00um, number of vias: 239
M2(V) length: 2.812e+03um, number of vias: 218
M3(H) length: 4.182e+03um, number of vias: 38
M4(V) length: 1.934e+03um, number of vias: 3
M5(H) length: 6.284e+02um, number of vias: 3
M6(V) length: 1.671e+03um, number of vias: 3
M7(H) length: 9.016e+02um, number of vias: 3
M8(V) length: 2.070e+00um
*** Completed Phase 2 route (0:00:00.1 801.3M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=801.3M) ***
Peak Memory Usage was 801.3M 
*** Finished trialRoute (cpu=0:00:00.5 mem=801.3M) ***

Extraction called for design 'CHIP' of instances=106 and nets=22977 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 801.297M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree clk.
setting up for view 'av_func_mode_max'...
setting up for view 'av_scan_mode_max'...
setting up for view 'av_func_mode_min'...
setting up for view 'av_scan_mode_min'...
View 'av_scan_mode_max' in clock tree 'clk' is redundant
View 'av_scan_mode_min' in clock tree 'clk' is redundant

# Analysis View: av_func_mode_max
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 17
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): fas/counter_reg_3_/CK 583.6(ps)
Min trig. edge delay at sink(R): fas/counter_reg_10_/CK 583.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 583.1~583.6(ps)        0~10(ps)            
Fall Phase Delay               : 1366.3~1366.7(ps)      0~10(ps)            
Trig. Edge Skew                : 0.5(ps)                100(ps)             
Rise Skew                      : 0.5(ps)                
Fall Skew                      : 0.4(ps)                
Max. Rise Buffer Tran.         : 146.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 127.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 75.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 82.2(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 82.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 75.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 82.1(ps)               0(ps)               

view av_func_mode_max : skew = 0.5ps (required = 100ps)
view av_scan_mode_max : skew = 0.5ps (required = 100ps)
view av_func_mode_min : skew = 0.8ps (required = 100ps)
view av_scan_mode_min : skew = 0.8ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'av_func_mode_max' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=801.3M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=801.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=801.3M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'av_func_mode_max' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

# Analysis View: av_func_mode_max
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 17
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): fas/counter_reg_3_/CK 583.6(ps)
Min trig. edge delay at sink(R): fas/counter_reg_10_/CK 583.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 583.1~583.6(ps)        0~10(ps)            
Fall Phase Delay               : 1366.3~1366.7(ps)      0~10(ps)            
Trig. Edge Skew                : 0.5(ps)                100(ps)             
Rise Skew                      : 0.5(ps)                
Fall Skew                      : 0.4(ps)                
Max. Rise Buffer Tran.         : 146.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 127.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 75.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 82.2(ps)               200(ps)             
Min. Rise Buffer Tran.         : 76.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 82.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 75.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 82.1(ps)               0(ps)               

view av_func_mode_max : skew = 0.5ps (required = 100ps)
view av_scan_mode_max : skew = 0.5ps (required = 100ps)
view av_func_mode_min : skew = 0.8ps (required = 100ps)
view av_scan_mode_min : skew = 0.8ps (required = 100ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:01.1, real=0:00:01.0, mem=801.3M) ***
**clockDesign ... cpu = 0:00:11, real = 0:00:11, mem = 801.3M **
<CMD> undo
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 801.3M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

Total Macromodels Extracted = 0
Active Analysis Views for CTS are,
#1 av_func_mode_max
#2 av_scan_mode_max
#3 av_func_mode_min
#4 av_scan_mode_min
Default Analysis Views is av_func_mode_max


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=801.3M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer clk_i__L1_I0 in the clock tree.
*** 3 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 801.297M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 801.297M)

Start to trace clock trees ...
*** Begin Tracer (mem=801.3M) ***
**WARN: (ENCCK-767):	Find clock buffer clk_i__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=801.3M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=801.3M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 801.3M **
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 801.3M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

Total Macromodels Extracted = 0
Active Analysis Views for CTS are,
#1 av_func_mode_max
#2 av_scan_mode_max
#3 av_func_mode_min
#4 av_scan_mode_min
Default Analysis Views is av_func_mode_max


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=801.3M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer clk_i__L1_I0 in the clock tree.
*** 3 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 801.297M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=801.3M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 801.297M)

Start to trace clock trees ...
*** Begin Tracer (mem=801.3M) ***
**WARN: (ENCCK-767):	Find clock buffer clk_i__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=801.3M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.2, real=0:00:00.0, mem=801.3M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 801.3M **
<CMD> displayClockTree -skew -allLevel -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...
displayClockTree Option :  -skew -allLevel -preRoute 
Clock clk is Gated-Clock. displayClockTree on Gated Clock
<CMD> setDrawView place
**ERROR: **ERROR: (ENCCK-2013):	Must select an item from the list.

Calculating pre-route downstream delay for clock tree 'clk'...

Traversing the clock tree ...

Rebuilding the hierarchical clock tree ...

Closing the browser for clock tree clk ...

<CMD> saveDesign cts.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory cts.enc.dat exists, rename it to cts.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "cts.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'cts.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file cts.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=797.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=797.4M) ***
Writing DEF file 'cts.enc.dat/CHIP.def.gz', current time is Sun Jan  1 16:47:26 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'cts.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 16:47:26 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
*** Starting trialRoute (mem=797.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 27
There are 4 nets with 1 extra space.
routingBox: (460 410) (4933500 4920410)
coreBox:    (652280 652720) (4281820 4268920)
There are 4 prerouted nets with extraSpace.
Number of multi-gpin terms=39, multi-gpins=86, moved blk term=1/1

Phase 1a route (0:00:00.0 797.4M):
Est net length = 9.573e+03um = 4.833e+03H + 4.740e+03V
Usage: (0.0%H 0.0%V) = (7.799e+03um 1.046e+04um) = (3376 2853)
Obstruct: 88996 = 44653 (6.8%H) + 44343 (6.7%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 797.4M):
Usage: (0.0%H 0.0%V) = (7.794e+03um 1.046e+04um) = (3374 2853)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 797.4M):
Usage: (0.0%H 0.0%V) = (7.792e+03um 1.046e+04um) = (3373 2853)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 797.4M):
Usage: (0.0%H 0.0%V) = (7.792e+03um 1.046e+04um) = (3373 2853)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 797.4M):
Usage: (0.0%H 0.0%V) = (7.792e+03um 1.046e+04um) = (3373 2853)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.0%H 0.0%V) = (7.792e+03um 1.046e+04um) = (3373 2853)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	17	 0.00%	0	 0.00%
  2:	26	 0.00%	385	 0.06%
  3:	358	 0.06%	808	 0.13%
  4:	12	 0.00%	112	 0.02%
  5:	0	 0.00%	23	 0.00%
  6:	352	 0.06%	313	 0.05%
  7:	75	 0.01%	316	 0.05%
  8:	188	 0.03%	21	 0.00%
  9:	527	 0.09%	324	 0.05%
 10:	0	 0.00%	386	 0.06%
 11:	10	 0.00%	137	 0.02%
 12:	131	 0.02%	40192	 6.55%
 13:	15	 0.00%	2722	 0.44%
 14:	9672	 1.58%	5465	 0.89%
 15:	122	 0.02%	3400	 0.55%
 16:	23270	 3.80%	4430	 0.72%
 17:	806	 0.13%	472402	77.02%
 18:	244	 0.04%	0	 0.00%
 19:	6	 0.00%	0	 0.00%
 20:	577236	94.16%	81941	13.36%

Global route (cpu=0.1s real=0.0s 797.4M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.1 797.4M):
There are 4 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (0.0%H 0.0%V) = (7.813e+03um 1.049e+04um) = (3382 2861)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	18	 0.00%	0	 0.00%
  2:	27	 0.00%	385	 0.06%
  3:	356	 0.06%	808	 0.13%
  4:	12	 0.00%	112	 0.02%
  5:	0	 0.00%	23	 0.00%
  6:	352	 0.06%	313	 0.05%
  7:	75	 0.01%	316	 0.05%
  8:	188	 0.03%	20	 0.00%
  9:	527	 0.09%	325	 0.05%
 10:	0	 0.00%	387	 0.06%
 11:	10	 0.00%	136	 0.02%
 12:	131	 0.02%	40191	 6.55%
 13:	15	 0.00%	2723	 0.44%
 14:	9672	 1.58%	5467	 0.89%
 15:	122	 0.02%	3401	 0.55%
 16:	23270	 3.80%	4431	 0.72%
 17:	806	 0.13%	472398	77.02%
 18:	244	 0.04%	0	 0.00%
 19:	6	 0.00%	0	 0.00%
 20:	577236	94.16%	81941	13.36%



*** Completed Phase 1 route (0:00:00.4 797.4M) ***


Total length: 1.213e+04um, number of vias: 507
M1(H) length: 0.000e+00um, number of vias: 239
M2(V) length: 2.812e+03um, number of vias: 218
M3(H) length: 4.182e+03um, number of vias: 38
M4(V) length: 1.934e+03um, number of vias: 3
M5(H) length: 6.284e+02um, number of vias: 3
M6(V) length: 1.671e+03um, number of vias: 3
M7(H) length: 9.016e+02um, number of vias: 3
M8(V) length: 2.070e+00um
*** Completed Phase 2 route (0:00:00.1 797.4M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=797.4M) ***
Peak Memory Usage was 797.4M 
*** Finished trialRoute (cpu=0:00:00.5 mem=797.4M) ***

Extraction called for design 'CHIP' of instances=106 and nets=22977 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 797.383M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.360  | 15.965  |  2.360  | 17.278  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   35    |   17    |   33    |    1    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.035%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.81 sec
Total Real time: 1.0 sec
Total Memory Usage: 797.382812 Mbytes
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1 METAL8 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL8 -crossoverViaTopLayer METAL8 -targetViaBottomLayer METAL1 -nets { VDD VSS }
*** Begin SPECIAL ROUTE on Sun Jan  1 16:49:29 2017 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /net/home/ywtseng/cvsd/hw6
SPECIAL ROUTE ran on machine: eda25 (Linux 3.12.21-gentoo-r1 Xeon 1.60Ghz)

Begin option processing ...
(from .sroute_15418.conf) srouteConnectPowerBump set to false
(from .sroute_15418.conf) routeSelectNet set to "VDD VSS"
(from .sroute_15418.conf) routeSpecial set to true
(from .sroute_15418.conf) srouteConnectBlockPin set to false
(from .sroute_15418.conf) srouteConnectPadPin set to false
(from .sroute_15418.conf) srouteConnectStripe set to false
(from .sroute_15418.conf) srouteCrossoverViaTopLayer set to 8
(from .sroute_15418.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15418.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15418.conf) sroutePadPinAllPorts set to true
(from .sroute_15418.conf) sroutePreserveExistingRoutes set to true
(from .sroute_15418.conf) srouteTopLayerLimit set to 8
(from .sroute_15418.conf) srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1099.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 674 macros, 24 used
Read in 106 components
  70 core components: 0 unplaced, 51 placed, 19 fixed
  32 pad components: 0 unplaced, 16 placed, 16 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 24 logical pins
Read in 24 nets
Read in 2 special nets, 2 routed
Read in 144 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 982
  Number of Followpin connections: 491
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 1099.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 85 via definition ...

sroute post-processing starts at Sun Jan  1 16:49:31 2017
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sun Jan  1 16:49:34 2017

sroute post-processing starts at Sun Jan  1 16:49:34 2017
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sun Jan  1 16:49:36 2017
sroute: Total CPU time used = 0:0:7
sroute: Total Real time used = 0:0:7
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 797.38 megs
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.5   mem=797.4M  mem(used)=0.0M***
Total net length = 1.195e+04 (5.674e+03 6.281e+03) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 2450 )
<CMD> verifyConnectivity -type special -noUnroutedNet -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Jan  1 16:50:26 2017

Design Name: CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (2466.9100, 2460.4600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
**** 16:50:26 **** Processed 5000 nets (Total 22977)
**** 16:50:26 **** Processed 10000 nets (Total 22977)
**** 16:50:26 **** Processed 15000 nets (Total 22977)
**** 16:50:26 **** Processed 20000 nets (Total 22977)
Time Elapsed: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Jan  1 16:50:27 2017
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.2  MEM: 0.031M)

<CMD> addIoFiller -cell PFEED20Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED20Z', expected cell with class 'PAD SPACER'.
Added 81 of filler cell 'PFEED20Z' on top side.
Added 81 of filler cell 'PFEED20Z' on left side.
Added 81 of filler cell 'PFEED20Z' on bottom side.
Added 81 of filler cell 'PFEED20Z' on right side.
<CMD> addIoFiller -cell PFEED10Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED10Z', expected cell with class 'PAD SPACER'.
Added 0 of filler cell 'PFEED10Z' on top side.
Added 0 of filler cell 'PFEED10Z' on left side.
Added 0 of filler cell 'PFEED10Z' on bottom side.
Added 0 of filler cell 'PFEED10Z' on right side.
<CMD> addIoFiller -cell PFEED5Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED5Z', expected cell with class 'PAD SPACER'.
Added 9 of filler cell 'PFEED5Z' on top side.
Added 9 of filler cell 'PFEED5Z' on left side.
Added 9 of filler cell 'PFEED5Z' on bottom side.
Added 9 of filler cell 'PFEED5Z' on right side.
<CMD> addIoFiller -cell PFEED1Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED1Z', expected cell with class 'PAD SPACER'.
Added 27 of filler cell 'PFEED1Z' on top side.
Added 18 of filler cell 'PFEED1Z' on left side.
Added 27 of filler cell 'PFEED1Z' on bottom side.
Added 18 of filler cell 'PFEED1Z' on right side.
<CMD> addIoFiller -cell PFEED0_1Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED0_1Z', expected cell with class 'PAD SPACER'.
Added 27 of filler cell 'PFEED0_1Z' on top side.
Added 54 of filler cell 'PFEED0_1Z' on left side.
Added 27 of filler cell 'PFEED0_1Z' on bottom side.
Added 54 of filler cell 'PFEED0_1Z' on right side.
<CMD> addIoFiller -cell PFEED0_01Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED0_01Z', expected cell with class 'PAD SPACER'.
Added 18 of filler cell 'PFEED0_01Z' on top side.
Added 3 of filler cell 'PFEED0_01Z' on left side.
Added 18 of filler cell 'PFEED0_01Z' on bottom side.
Added 3 of filler cell 'PFEED0_01Z' on right side.
<CMD> addIoFiller -cell PFEED0_005Z -prefix IOFILLER -fillAnyGap
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED0_005Z', expected cell with class 'PAD SPACER'.
Added 6 of filler cell 'PFEED0_005Z' on top side.
Added 6 of filler cell 'PFEED0_005Z' on left side.
Added 6 of filler cell 'PFEED0_005Z' on bottom side.
Added 6 of filler cell 'PFEED0_005Z' on right side.
<CMD> redraw
<CMD> saveDesign powerroute.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory powerroute.enc.dat exists, rename it to powerroute.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "powerroute.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'powerroute.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file powerroute.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=797.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=797.5M) ***
Writing DEF file 'powerroute.enc.dat/CHIP.def.gz', current time is Sun Jan  1 16:51:32 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'powerroute.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 16:51:32 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
*** Setting net attribute for specified net group...
*** setAttribute -net {@clock}  -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L2_N0 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L1_N0 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i -avoid_detour true -weight 10 -preferred_extra_space 1
*** Total 4 nets has been processed.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=797.5M, init mem=797.5M)
*info: Placed = 70
*info: Unplaced = 0
Placement Density:0.03%(1132/3281159)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.0; mem=797.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (3) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=797.5M) ***
	Net clk has less one routable term.

globalDetailRoute

#Start globalDetailRoute on Sun Jan  1 16:53:25 2017
#
#Generating timing graph information, please wait...
#136 total nets, 3 already routed, 3 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
#Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#Done generating timing graph information.
#WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[10] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[11] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[12] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[13] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[14] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[15] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[1] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[2] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[3] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[4] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[5] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[6] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[7] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[8] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN dat[9] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN done in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN freq[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN freq[1] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-976) The step 0.410000 for preferred direction tracks is smaller than the pitch 0.615000 for LAYER METAL7. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_15418.tif.gz ...
#Read in timing information for 24 ports, 94 instances from timing file .timing_file_15418.tif.gz.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.365
# METAL2       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL3       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL4       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL5       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL6       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL7       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL8       V   Track-Pitch = 1.150    Line-2-Via Pitch = 0.950
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.460.
#Using automatically generated G-grids.
#
#Data preparation is done on Sun Jan  1 16:53:28 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Jan  1 16:53:29 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3832        2168      127806    36.24%
#  Metal 2        V        3418        1944      127806    39.76%
#  Metal 3        H        3830        2171      127806    36.33%
#  Metal 4        V        3422        1940      127806    39.74%
#  Metal 5        H        3831        2169      127806    36.28%
#  Metal 6        V        3192        2170      127806    43.64%
#  Metal 7        H        3574        2426      127806    40.17%
#  Metal 8        V        1365         780      127806    36.23%
#  --------------------------------------------------------------
#  Total                  26467      37.27%  1022448    38.55%
#
#  4 nets (0.02%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 797.00 (Mb)
#
#start global routing iteration 1...
#
#setting timing driven routing constraints ...
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 797.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 797.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 797.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      4(0.00%)      1(0.00%)      1(0.00%)      2(0.00%)   (0.01%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      4(0.00%)      1(0.00%)      1(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 12131 um.
#Total half perimeter of net bounding box = 12154 um.
#Total wire length on LAYER METAL1 = 2864 um.
#Total wire length on LAYER METAL2 = 4680 um.
#Total wire length on LAYER METAL3 = 2952 um.
#Total wire length on LAYER METAL4 = 1634 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 418
#Up-Via Summary (total 418):
#           
#-----------------------
#  Metal 1          210
#  Metal 2          166
#  Metal 3           42
#-----------------------
#                   418 
#
#Max overcon = 10 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 797.00 (Mb)
#Peak memory = 944.00 (Mb)
#Worst slack with path group effect 2.360497
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing...
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#    completing 30% with 12 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 797.00 (Mb)
#    completing 40% with 68 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 797.00 (Mb)
#    completing 50% with 68 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 797.00 (Mb)
#    completing 60% with 68 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 797.00 (Mb)
#    completing 70% with 68 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 797.00 (Mb)
#    completing 80% with 69 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 797.00 (Mb)
#    completing 90% with 68 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 797.00 (Mb)
#    completing 100% with 68 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 797.00 (Mb)
#    number of violations = 68
#    number of violations = 68
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 797.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 68
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 68
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 12104 um.
#Total half perimeter of net bounding box = 12154 um.
#Total wire length on LAYER METAL1 = 2974 um.
#Total wire length on LAYER METAL2 = 4750 um.
#Total wire length on LAYER METAL3 = 2766 um.
#Total wire length on LAYER METAL4 = 1614 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 548
#Up-Via Summary (total 548):
#           
#-----------------------
#  Metal 1          268
#  Metal 2          208
#  Metal 3           72
#-----------------------
#                   548 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#
#start routing for process antenna violation fix ...
#Worst slack with path group effect 2.360497
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 805.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 12104 um.
#Total half perimeter of net bounding box = 12154 um.
#Total wire length on LAYER METAL1 = 2974 um.
#Total wire length on LAYER METAL2 = 4736 um.
#Total wire length on LAYER METAL3 = 2752 um.
#Total wire length on LAYER METAL4 = 1628 um.
#Total wire length on LAYER METAL5 = 13 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 556
#Up-Via Summary (total 556):
#           
#-----------------------
#  Metal 1          268
#  Metal 2          210
#  Metal 3           76
#  Metal 4            2
#-----------------------
#                   556 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 8.00 (Mb)
#Total memory = 805.00 (Mb)
#Peak memory = 944.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 8.00 (Mb)
#Total memory = 805.00 (Mb)
#Peak memory = 944.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 64
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jan  1 16:53:37 2017
#
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'CHIP' of instances=784 and nets=22977 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile ./CHIP_3um2Vy_15418.rcdb.d  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 805.5M)
Creating parasitic data file './CHIP_3um2Vy_15418.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.3158% (CPU Time= 0:00:00.0  MEM= 805.6M)
Extracted 20.4211% (CPU Time= 0:00:00.0  MEM= 805.6M)
Extracted 30.3158% (CPU Time= 0:00:00.0  MEM= 805.6M)
Extracted 40.4211% (CPU Time= 0:00:00.0  MEM= 805.6M)
Extracted 50.3158% (CPU Time= 0:00:00.0  MEM= 805.6M)
Extracted 60.4211% (CPU Time= 0:00:00.0  MEM= 805.6M)
Extracted 70.3158% (CPU Time= 0:00:00.0  MEM= 805.6M)
Extracted 80.4211% (CPU Time= 0:00:00.0  MEM= 805.6M)
Extracted 90.3158% (CPU Time= 0:00:00.0  MEM= 805.6M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 805.6M)
Nr. Extracted Resistors     : 1096
Nr. Extracted Ground Cap.   : 1159
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './CHIP_3um2Vy_15418.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 805.512M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.611  | 15.940  |  2.611  | 17.385  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   35    |   17    |   33    |    1    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.035%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.07 sec
Total Real time: 1.0 sec
Total Memory Usage: 805.550781 Mbytes
<CMD> saveDesign routed.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory routed.enc.dat exists, rename it to routed.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "routed.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'routed.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file routed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=805.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=805.6M) ***
Writing DEF file 'routed.enc.dat/CHIP.def.gz', current time is Sun Jan  1 16:54:44 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'routed.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 16:54:45 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> getFillerMode -quiet
<CMD> findCoreFillerCells
<CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 29868 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 493 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 29 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 490 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 31 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 27 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 493 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 31431 filler insts added - prefix FILLER (CPU: 0:00:00.6).
For 31431 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:03.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 0 new insts, *** Applied 0 GNC rules.
*INFO: End DRC Checks. (real: 0:00:03.0 ).
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -viaOverlap false -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 805.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
  VERIFY GEOMETRY ...... SubArea : 1 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 10 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 11 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 12 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 13 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 14 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 15 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 16 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 17 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 18 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 19 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 20 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 21 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 22 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 23 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 24 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 24 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 25 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 25 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 26 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 26 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 27 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 27 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 28 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 29 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 30 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 31 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 31 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 32 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 32 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 33 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 33 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 34 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 35 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 35 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 36 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 36 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 37 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 37 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 38 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 38 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 39 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 39 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 40 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 40 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 41 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 41 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 42 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 42 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 43 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 44 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 44 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 45 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 45 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 46 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 46 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 47 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 47 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 48 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 48 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 49 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 50 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 51 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 51 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 52 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 52 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 53 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 53 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 54 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 54 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 55 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 56 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 57 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 58 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 59 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 59 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 60 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 60 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 61 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 61 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 62 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 62 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 63 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 63 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 64 of 64
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 64 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 10.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:10.2  MEM: 0.0M)

<CMD> verifyProcessAntenna -reportfile CHIP.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: CHIP.antenna.rpt
LEF Macro File: CHIP.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
20000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyConnectivity -type special -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Jan  1 16:56:37 2017

Design Name: CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (2466.9100, 2460.4600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
**** 16:56:37 **** Processed 5000 nets (Total 22977)
**** 16:56:37 **** Processed 10000 nets (Total 22977)
**** 16:56:37 **** Processed 15000 nets (Total 22977)
**** 16:56:37 **** Processed 20000 nets (Total 22977)
Time Elapsed: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Jan  1 16:56:38 2017
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.4  MEM: 0.031M)

<CMD> saveDesign corefiller.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory corefiller.enc.dat exists, rename it to corefiller.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "corefiller.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'corefiller.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file corefiller.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=805.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=805.8M) ***
Writing DEF file 'corefiller.enc.dat/CHIP.def.gz', current time is Sun Jan  1 16:57:02 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'corefiller.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 16:57:02 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> saveNetlist CHIP.v
Writing Netlist "CHIP.v" ...
<CMD> write_sdf CHIP_out.sdf
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 805.8M, InitMEM = 805.8M)
Start delay calculation (mem=805.801M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=805.801M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 805.8M, InitMEM = 805.8M)
Start delay calculation (mem=805.801M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=805.801M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 805.8M, InitMEM = 805.8M)
Start delay calculation (mem=805.801M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=805.801M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 805.8M, InitMEM = 805.8M)
Start delay calculation (mem=805.801M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=805.801M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 805.8M) ***
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.7
<CMD> defOut -floorplan -netlist -routing CHIP.def
Writing DEF file 'CHIP.def', current time is Sun Jan  1 16:58:13 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'CHIP.def' is written, current time is Sun Jan  1 16:58:13 2017 ...
<CMD> set dbgLefDefOutVersion NULL
<CMD> addMetalFill -layer { METAL1 METAL2 METAL3 METAL4 METAL5 METAL6 METAL7 METAL8 }
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 22971
Clock Nets: 4
************************
Density calculation ...... Slot :   1 of   9
Density calculation ...... Slot :   2 of   9
Density calculation ...... Slot :   3 of   9
Density calculation ...... Slot :   4 of   9
Density calculation ...... Slot :   5 of   9
Density calculation ...... Slot :   6 of   9
Density calculation ...... Slot :   7 of   9
Density calculation ...... Slot :   8 of   9
Density calculation ...... Slot :   9 of   9
Density calculation ...... Slot :   1 of   9
Density calculation ...... Slot :   2 of   9
Density calculation ...... Slot :   3 of   9
Density calculation ...... Slot :   4 of   9
Density calculation ...... Slot :   5 of   9
Density calculation ...... Slot :   6 of   9
Density calculation ...... Slot :   7 of   9
Density calculation ...... Slot :   8 of   9
Density calculation ...... Slot :   9 of   9
End of Density Calculation : cpu time : 0:00:01.6, real time : 0:00:02.0, peak mem : 895.47 megs
process data during iteration   1 in region   0 of 16.
process data during iteration   1 in region   1 of 16.
process data during iteration   1 in region   2 of 16.
process data during iteration   1 in region   3 of 16.
process data during iteration   1 in region   4 of 16.
process data during iteration   1 in region   5 of 16.
process data during iteration   1 in region   6 of 16.
process data during iteration   1 in region   7 of 16.
process data during iteration   1 in region   8 of 16.
process data during iteration   1 in region   9 of 16.
process data during iteration   1 in region  10 of 16.
process data during iteration   1 in region  11 of 16.
process data during iteration   1 in region  12 of 16.
process data during iteration   1 in region  13 of 16.
process data during iteration   1 in region  14 of 16.
process data during iteration   1 in region  15 of 16.
End metal filling: cpu:  0:00:15.5,  real:  0:00:16.0,  peak mem:  805.80  megs.
<CMD> loadECO bondPads.eco
Reading ECO delta file "bondPads.eco" ...
***************** Load ECO Summary *****************
Number of New Nets: 				0
Number of New Instances: 			31
Number of Changed Connections: 			0
Number of Changed Instances: 			0
Number of Deleted Nets: 			0
Number of Deleted Instances: 			0

*** Completed loadECO (cpu=0:00:00.0 real=0:00:00.0 mem=805.8M) ***
<CMD> placeInstance InnerBPad1 -88.8 433.61 R270
<CMD> placeInstance InnerBPad2 -88.8 656.22 R270
<CMD> placeInstance InnerBPad3 -88.8 1101.43 R270
<CMD> placeInstance InnerBPad4 -88.8 1324.035 R270
<CMD> placeInstance InnerBPad5 -88.8 1546.64 R270
<CMD> placeInstance InnerBPad6 -88.8 1769.245 R270
<CMD> placeInstance InnerBPad7 -88.8 1991.85 R270
<CMD> placeInstance InnerBPad8 2466.91 433.61 R90
<CMD> placeInstance InnerBPad9 2466.91 656.22 R90
<CMD> placeInstance InnerBPad10 2466.91 878.825 R90
<CMD> placeInstance InnerBPad11 2466.91 1101.43 R90
<CMD> placeInstance InnerBPad12 2466.91 1324.035 R90
<CMD> placeInstance InnerBPad13 2466.91 1546.64 R90
<CMD> placeInstance InnerBPad14 2466.91 1769.245 R90
<CMD> placeInstance InnerBPad15 2466.91 1991.85 R90
<CMD> placeInstance InnerBPad16 434.325 2460.46 R180
<CMD> placeInstance InnerBPad17 657.65 2460.46 R180
<CMD> placeInstance InnerBPad18 880.975 2460.46 R180
<CMD> placeInstance InnerBPad19 1104.295 2460.46 R180
<CMD> placeInstance InnerBPad20 1327.615 2460.46 R180
<CMD> placeInstance InnerBPad21 1550.935 2460.46 R180
<CMD> placeInstance InnerBPad22 1774.26 2460.46 R180
<CMD> placeInstance InnerBPad23 1997.585 2460.46 R180
<CMD> placeInstance InnerBPad24 434.325 -88.8 R0
<CMD> placeInstance InnerBPad25 657.65 -88.8 R0
<CMD> placeInstance InnerBPad26 880.975 -88.8 R0
<CMD> placeInstance InnerBPad27 1104.295 -88.8 R0
<CMD> placeInstance InnerBPad28 1327.615 -88.8 R0
<CMD> placeInstance InnerBPad29 1550.935 -88.8 R0
<CMD> placeInstance InnerBPad30 1774.26 -88.8 R0
<CMD> placeInstance InnerBPad31 1997.585 -88.8 R0
<CMD> saveDesign finish.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory finish.enc.dat exists, rename it to finish.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "finish.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'finish.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file finish.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=805.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=805.9M) ***
Writing DEF file 'finish.enc.dat/CHIP.def.gz', current time is Sun Jan  1 17:05:53 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'finish.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 17:05:53 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> setNanoRouteMode -quiet -routeAntennaCellName {}
<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {TIEHI TIELO} -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false

*** Memory Usage v#1 (Current mem = 813.930M, initial mem = 46.102M) ***
--- Ending "Encounter" (totcpu=0:17:33, real=0:56:33, mem=813.9M) ---
