#
# Logical Preferences generated for Lattice by Synplify maplat, Build 908R.
#

# Period Constraints 
#FREQUENCY PORT "USBClock_CI" 216.8 MHz;
#FREQUENCY NET "logicClockPLL/LogicClock_C" 11.2 MHz;


# Output Constraints 

# Input Constraints 

# Point-to-point Delay Constraints 



# Block Path Constraints 

BLOCK ASYNCPATHS;

# End of generated Logical Preferences.
