#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17bd830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17bd9c0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x17cfd90 .functor NOT 1, L_0x17fc8d0, C4<0>, C4<0>, C4<0>;
L_0x17fc180 .functor XOR 5, L_0x17fc5e0, L_0x17fc680, C4<00000>, C4<00000>;
L_0x17fc7c0 .functor XOR 5, L_0x17fc180, L_0x17fc720, C4<00000>, C4<00000>;
v0x17f8850_0 .net *"_ivl_10", 4 0, L_0x17fc720;  1 drivers
v0x17f8950_0 .net *"_ivl_12", 4 0, L_0x17fc7c0;  1 drivers
v0x17f8a30_0 .net *"_ivl_2", 4 0, L_0x17fc540;  1 drivers
v0x17f8af0_0 .net *"_ivl_4", 4 0, L_0x17fc5e0;  1 drivers
v0x17f8bd0_0 .net *"_ivl_6", 4 0, L_0x17fc680;  1 drivers
v0x17f8d00_0 .net *"_ivl_8", 4 0, L_0x17fc180;  1 drivers
v0x17f8de0_0 .var "clk", 0 0;
v0x17f8e80_0 .net "in", 0 0, v0x17f61c0_0;  1 drivers
v0x17f8f20_0 .net "next_state_dut", 3 0, L_0x17fbdf0;  1 drivers
v0x17f8fc0_0 .net "next_state_ref", 3 0, L_0x17fa4c0;  1 drivers
v0x17f9060_0 .net "out_dut", 0 0, L_0x17fc3d0;  1 drivers
v0x17f9130_0 .net "out_ref", 0 0, L_0x17fa900;  1 drivers
v0x17f9200_0 .net "state", 3 0, v0x17f6360_0;  1 drivers
v0x17f92a0_0 .var/2u "stats1", 223 0;
v0x17f9340_0 .var/2u "strobe", 0 0;
v0x17f9400_0 .net "tb_match", 0 0, L_0x17fc8d0;  1 drivers
v0x17f94d0_0 .net "tb_mismatch", 0 0, L_0x17cfd90;  1 drivers
L_0x17fc540 .concat [ 1 4 0 0], L_0x17fa900, L_0x17fa4c0;
L_0x17fc5e0 .concat [ 1 4 0 0], L_0x17fa900, L_0x17fa4c0;
L_0x17fc680 .concat [ 1 4 0 0], L_0x17fc3d0, L_0x17fbdf0;
L_0x17fc720 .concat [ 1 4 0 0], L_0x17fa900, L_0x17fa4c0;
L_0x17fc8d0 .cmp/eeq 5, L_0x17fc540, L_0x17fc7c0;
S_0x17bdb50 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x17bd9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x17a9d50 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x17a9d90 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x17a9dd0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x17a9e10 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0x17a7f80 .functor OR 1, L_0x17f96d0, L_0x17f9770, C4<0>, C4<0>;
L_0x17be500 .functor NOT 1, v0x17f61c0_0, C4<0>, C4<0>, C4<0>;
L_0x17d1ec0 .functor AND 1, L_0x17a7f80, L_0x17be500, C4<1>, C4<1>;
L_0x17f9b30 .functor OR 1, L_0x17f99c0, L_0x17f9a60, C4<0>, C4<0>;
L_0x17f9e50 .functor OR 1, L_0x17f9b30, L_0x17f9ca0, C4<0>, C4<0>;
L_0x17f9f60 .functor AND 1, L_0x17f9e50, v0x17f61c0_0, C4<1>, C4<1>;
L_0x17fa1e0 .functor OR 1, L_0x17fa060, L_0x17fa140, C4<0>, C4<0>;
L_0x17fa2f0 .functor NOT 1, v0x17f61c0_0, C4<0>, C4<0>, C4<0>;
L_0x17fa3b0 .functor AND 1, L_0x17fa1e0, L_0x17fa2f0, C4<1>, C4<1>;
L_0x17fa790 .functor AND 1, L_0x17fa6f0, v0x17f61c0_0, C4<1>, C4<1>;
v0x17cff00_0 .net *"_ivl_10", 0 0, L_0x17d1ec0;  1 drivers
v0x17cffa0_0 .net *"_ivl_15", 0 0, L_0x17f99c0;  1 drivers
v0x17a8090_0 .net *"_ivl_17", 0 0, L_0x17f9a60;  1 drivers
v0x17a8160_0 .net *"_ivl_18", 0 0, L_0x17f9b30;  1 drivers
v0x17f4c40_0 .net *"_ivl_21", 0 0, L_0x17f9ca0;  1 drivers
v0x17f4d70_0 .net *"_ivl_22", 0 0, L_0x17f9e50;  1 drivers
v0x17f4e50_0 .net *"_ivl_24", 0 0, L_0x17f9f60;  1 drivers
v0x17f4f30_0 .net *"_ivl_29", 0 0, L_0x17fa060;  1 drivers
v0x17f5010_0 .net *"_ivl_3", 0 0, L_0x17f96d0;  1 drivers
v0x17f5180_0 .net *"_ivl_31", 0 0, L_0x17fa140;  1 drivers
v0x17f5260_0 .net *"_ivl_32", 0 0, L_0x17fa1e0;  1 drivers
v0x17f5340_0 .net *"_ivl_34", 0 0, L_0x17fa2f0;  1 drivers
v0x17f5420_0 .net *"_ivl_36", 0 0, L_0x17fa3b0;  1 drivers
v0x17f5500_0 .net *"_ivl_42", 0 0, L_0x17fa6f0;  1 drivers
v0x17f55e0_0 .net *"_ivl_43", 0 0, L_0x17fa790;  1 drivers
v0x17f56c0_0 .net *"_ivl_5", 0 0, L_0x17f9770;  1 drivers
v0x17f57a0_0 .net *"_ivl_6", 0 0, L_0x17a7f80;  1 drivers
v0x17f5990_0 .net *"_ivl_8", 0 0, L_0x17be500;  1 drivers
v0x17f5a70_0 .net "in", 0 0, v0x17f61c0_0;  alias, 1 drivers
v0x17f5b30_0 .net "next_state", 3 0, L_0x17fa4c0;  alias, 1 drivers
v0x17f5c10_0 .net "out", 0 0, L_0x17fa900;  alias, 1 drivers
v0x17f5cd0_0 .net "state", 3 0, v0x17f6360_0;  alias, 1 drivers
L_0x17f96d0 .part v0x17f6360_0, 0, 1;
L_0x17f9770 .part v0x17f6360_0, 2, 1;
L_0x17f99c0 .part v0x17f6360_0, 0, 1;
L_0x17f9a60 .part v0x17f6360_0, 1, 1;
L_0x17f9ca0 .part v0x17f6360_0, 3, 1;
L_0x17fa060 .part v0x17f6360_0, 1, 1;
L_0x17fa140 .part v0x17f6360_0, 3, 1;
L_0x17fa4c0 .concat8 [ 1 1 1 1], L_0x17d1ec0, L_0x17f9f60, L_0x17fa3b0, L_0x17fa790;
L_0x17fa6f0 .part v0x17f6360_0, 2, 1;
L_0x17fa900 .part v0x17f6360_0, 3, 1;
S_0x17f5e30 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0x17bd9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0x17f6000_0 .net "clk", 0 0, v0x17f8de0_0;  1 drivers
v0x17f60e0_0 .var/2s "errored1", 31 0;
v0x17f61c0_0 .var "in", 0 0;
v0x17f62c0_0 .var/2s "onehot_error", 31 0;
v0x17f6360_0 .var "state", 3 0;
v0x17f6470_0 .net "tb_match", 0 0, L_0x17fc8d0;  alias, 1 drivers
E_0x17b6f20/0 .event negedge, v0x17f6000_0;
E_0x17b6f20/1 .event posedge, v0x17f6000_0;
E_0x17b6f20 .event/or E_0x17b6f20/0, E_0x17b6f20/1;
S_0x17f65c0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x17bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0x7fbb0b4e4018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x17faa00 .functor XNOR 1, v0x17f61c0_0, L_0x7fbb0b4e4018, C4<0>, C4<0>;
L_0x17facc0 .functor OR 1, L_0x17fab80, L_0x17fac20, C4<0>, C4<0>;
L_0x7fbb0b4e40a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x17faf60 .functor XNOR 1, v0x17f61c0_0, L_0x7fbb0b4e40a8, C4<0>, C4<0>;
L_0x17fb3a0 .functor OR 1, L_0x17fb020, L_0x17fb0f0, C4<0>, C4<0>;
L_0x17fb5c0 .functor OR 1, L_0x17fb3a0, L_0x17fb4e0, C4<0>, C4<0>;
L_0x7fbb0b4e4138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x17fb8b0 .functor XNOR 1, v0x17f61c0_0, L_0x7fbb0b4e4138, C4<0>, C4<0>;
L_0x17fbb40 .functor OR 1, L_0x17fb9b0, L_0x17fbaa0, C4<0>, C4<0>;
L_0x7fbb0b4e41c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x17fbfd0 .functor XNOR 1, v0x17f61c0_0, L_0x7fbb0b4e41c8, C4<0>, C4<0>;
v0x17f6860_0 .net *"_ivl_10", 0 0, L_0x17facc0;  1 drivers
L_0x7fbb0b4e4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17f6940_0 .net/2u *"_ivl_12", 0 0, L_0x7fbb0b4e4060;  1 drivers
v0x17f6a20_0 .net *"_ivl_14", 0 0, L_0x17fadd0;  1 drivers
v0x17f6b10_0 .net/2u *"_ivl_18", 0 0, L_0x7fbb0b4e40a8;  1 drivers
v0x17f6bf0_0 .net/2u *"_ivl_2", 0 0, L_0x7fbb0b4e4018;  1 drivers
v0x17f6d20_0 .net *"_ivl_20", 0 0, L_0x17faf60;  1 drivers
L_0x7fbb0b4e40f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17f6de0_0 .net/2u *"_ivl_22", 0 0, L_0x7fbb0b4e40f0;  1 drivers
v0x17f6ec0_0 .net *"_ivl_25", 0 0, L_0x17fb020;  1 drivers
v0x17f6fa0_0 .net *"_ivl_27", 0 0, L_0x17fb0f0;  1 drivers
v0x17f7110_0 .net *"_ivl_28", 0 0, L_0x17fb3a0;  1 drivers
v0x17f71f0_0 .net *"_ivl_31", 0 0, L_0x17fb4e0;  1 drivers
v0x17f72d0_0 .net *"_ivl_32", 0 0, L_0x17fb5c0;  1 drivers
v0x17f73b0_0 .net *"_ivl_34", 0 0, L_0x17fb6d0;  1 drivers
v0x17f7490_0 .net/2u *"_ivl_38", 0 0, L_0x7fbb0b4e4138;  1 drivers
v0x17f7570_0 .net *"_ivl_4", 0 0, L_0x17faa00;  1 drivers
v0x17f7630_0 .net *"_ivl_40", 0 0, L_0x17fb8b0;  1 drivers
v0x17f76f0_0 .net *"_ivl_43", 0 0, L_0x17fb9b0;  1 drivers
v0x17f78e0_0 .net *"_ivl_45", 0 0, L_0x17fbaa0;  1 drivers
v0x17f79c0_0 .net *"_ivl_46", 0 0, L_0x17fbb40;  1 drivers
L_0x7fbb0b4e4180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17f7aa0_0 .net/2u *"_ivl_48", 0 0, L_0x7fbb0b4e4180;  1 drivers
v0x17f7b80_0 .net *"_ivl_50", 0 0, L_0x17fbc50;  1 drivers
v0x17f7c60_0 .net/2u *"_ivl_55", 0 0, L_0x7fbb0b4e41c8;  1 drivers
v0x17f7d40_0 .net *"_ivl_57", 0 0, L_0x17fbfd0;  1 drivers
L_0x7fbb0b4e4210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17f7e00_0 .net/2u *"_ivl_59", 0 0, L_0x7fbb0b4e4210;  1 drivers
v0x17f7ee0_0 .net *"_ivl_62", 0 0, L_0x17fc0e0;  1 drivers
v0x17f7fc0_0 .net *"_ivl_63", 0 0, L_0x17fc1f0;  1 drivers
v0x17f80a0_0 .net *"_ivl_7", 0 0, L_0x17fab80;  1 drivers
v0x17f8180_0 .net *"_ivl_9", 0 0, L_0x17fac20;  1 drivers
v0x17f8260_0 .net "in", 0 0, v0x17f61c0_0;  alias, 1 drivers
v0x17f8300_0 .net "next_state", 3 0, L_0x17fbdf0;  alias, 1 drivers
v0x17f83e0_0 .net "out", 0 0, L_0x17fc3d0;  alias, 1 drivers
v0x17f84a0_0 .net "state", 3 0, v0x17f6360_0;  alias, 1 drivers
L_0x17fab80 .part v0x17f6360_0, 0, 1;
L_0x17fac20 .part v0x17f6360_0, 2, 1;
L_0x17fadd0 .functor MUXZ 1, L_0x7fbb0b4e4060, L_0x17facc0, L_0x17faa00, C4<>;
L_0x17fb020 .part v0x17f6360_0, 0, 1;
L_0x17fb0f0 .part v0x17f6360_0, 1, 1;
L_0x17fb4e0 .part v0x17f6360_0, 3, 1;
L_0x17fb6d0 .functor MUXZ 1, L_0x17fb5c0, L_0x7fbb0b4e40f0, L_0x17faf60, C4<>;
L_0x17fb9b0 .part v0x17f6360_0, 1, 1;
L_0x17fbaa0 .part v0x17f6360_0, 3, 1;
L_0x17fbc50 .functor MUXZ 1, L_0x7fbb0b4e4180, L_0x17fbb40, L_0x17fb8b0, C4<>;
L_0x17fbdf0 .concat8 [ 1 1 1 1], L_0x17fadd0, L_0x17fb6d0, L_0x17fbc50, L_0x17fc1f0;
L_0x17fc0e0 .part v0x17f6360_0, 2, 1;
L_0x17fc1f0 .functor MUXZ 1, L_0x17fc0e0, L_0x7fbb0b4e4210, L_0x17fbfd0, C4<>;
L_0x17fc3d0 .part v0x17f6360_0, 3, 1;
S_0x17f8630 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x17bd9c0;
 .timescale -12 -12;
E_0x17b71e0 .event anyedge, v0x17f9340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17f9340_0;
    %nor/r;
    %assign/vec4 v0x17f9340_0, 0;
    %wait E_0x17b71e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17f5e30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17f60e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17f62c0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x17f5e30;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b6f20;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x17f6360_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17f61c0_0, 0;
    %load/vec4 v0x17f6470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f62c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17f62c0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17f60e0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b6f20;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x17f6360_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17f61c0_0, 0;
    %load/vec4 v0x17f6470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f60e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17f60e0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x17f62c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x17f60e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0x17f62c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x17f60e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x17bd9c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f8de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f9340_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17bd9c0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f8de0_0;
    %inv;
    %store/vec4 v0x17f8de0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x17bd9c0;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17f6000_0, v0x17f94d0_0, v0x17f8e80_0, v0x17f9200_0, v0x17f8fc0_0, v0x17f8f20_0, v0x17f9130_0, v0x17f9060_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17bd9c0;
T_6 ;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x17bd9c0;
T_7 ;
    %wait E_0x17b6f20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f92a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f92a0_0, 4, 32;
    %load/vec4 v0x17f9400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f92a0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f92a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f92a0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x17f8fc0_0;
    %load/vec4 v0x17f8fc0_0;
    %load/vec4 v0x17f8f20_0;
    %xor;
    %load/vec4 v0x17f8fc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f92a0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f92a0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x17f9130_0;
    %load/vec4 v0x17f9130_0;
    %load/vec4 v0x17f9060_0;
    %xor;
    %load/vec4 v0x17f9130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f92a0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x17f92a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f92a0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/fsm3onehot/iter0/response2/top_module.sv";
