-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:20:35 MST 2015
-- Date        : Thu Jun 30 20:59:15 2016
-- Host        : csh-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               F:/vivadoproject/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0_funcsim.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal \n_0_douta[0]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[1]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[2]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_douta[3]_INST_0_i_1\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_douta[0]_INST_0_i_1\,
      I1 => sel_pipe_d1(4),
      I2 => DOUTA(0),
      I3 => sel_pipe_d1(3),
      I4 => I1(0),
      O => \^douta\(0)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACFCAC0CAC0CAC"
    )
    port map (
      I0 => DOADO(0),
      I1 => I2(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => I3(0),
      O => \n_0_douta[0]_INST_0_i_1\
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_douta[1]_INST_0_i_1\,
      I1 => sel_pipe_d1(4),
      I2 => I4(0),
      I3 => sel_pipe_d1(3),
      I4 => I5(0),
      O => \^douta\(1)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACFCAC0CAC0CAC"
    )
    port map (
      I0 => DOADO(1),
      I1 => I6(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => I3(1),
      O => \n_0_douta[1]_INST_0_i_1\
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_douta[2]_INST_0_i_1\,
      I1 => sel_pipe_d1(4),
      I2 => I7(0),
      I3 => sel_pipe_d1(3),
      I4 => I8(0),
      O => \^douta\(2)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACFCAC0CAC0CAC"
    )
    port map (
      I0 => I9(0),
      I1 => I10(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => I3(2),
      O => \n_0_douta[2]_INST_0_i_1\
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => \n_0_douta[3]_INST_0_i_1\,
      I1 => sel_pipe_d1(4),
      I2 => I11(0),
      I3 => sel_pipe_d1(3),
      I4 => I12(0),
      O => \^douta\(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACFCAC0CAC0CAC"
    )
    port map (
      I0 => I9(1),
      I1 => I13(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => I3(3),
      O => \n_0_douta[3]_INST_0_i_1\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8F0014B6800020000000000B80000002601CFC79E001386EF7F5FE51618F00F0",
      INIT_01 => X"7F3E7FA3E7AEF8C0801B0001011C000000F1838E2100218018C000000C000021",
      INIT_02 => X"000000604C00004C30000004000000000500000000006371C4000382E59FA3F9",
      INIT_03 => X"004C8FB1867D31FF079DDFF0300C2005800000700000223C1D80C20000000200",
      INIT_04 => X"6000001C0800000080300001690008006000000000140000000006490231C04C",
      INIT_05 => X"203ECF03F001D1BAA308F703FC3CC564C180788017000000C004E0A9C03C070C",
      INIT_06 => X"1618E108380C2000F00000000000000005D80000000600000000B80000000119",
      INIT_07 => X"24000004E6C8FC7C0F8416B17B4003E807E0F63E123201260018000000000382",
      INIT_08 => X"008000003EC0FF8E03F1F8810600100000030000F81FC0008000180000000170",
      INIT_09 => X"6000000381806000009E00E1F213F01B39C3E447807F83BB78A9CB8020407000",
      INIT_0A => X"900003D000020C03C00ACFFF300DCFE0FE38000000001C0403FA000000200000",
      INIT_0B => X"00018000030000000A8001800001F07007E807C072EA38D08F00FF0E6AD38B63",
      INIT_0C => X"39B2A9058E70000AE00300100FC03533FC03F378C3F88001C00000E07003EC00",
      INIT_0D => X"1802000000600200000C00000075032003CE47C1F3FFA00F803FAB7802B787DE",
      INIT_0E => X"FC083F17F8F0363936F8FB9821210C004000063C0E33DFC3E38048000A800007",
      INIT_0F => X"00690C005404180000038000780100040001C206000603AA7145F3017800D5FB",
      INIT_10 => X"07C80F6EAFFEF9E00FE3C0710706F19E00060000000000FCAB99E7FE3B8C7398",
      INIT_11 => X"80FC7DC26251C18000700E000000080019980000000004931800000FA9FBC68C",
      INIT_12 => X"FD510B83D00F683EB67FD5E7807F0F80600A3F8C3006000000000005FDD3FFBF",
      INIT_13 => X"7FFCC7FE0E08F1EE79888803120204F050100000078378C00000000153000D30",
      INIT_14 => X"2640004C83C146169FC039B02D75FE33FE01FC7E004C53EC18000C0000018000",
      INIT_15 => X"00000E00C3E7BADFF9BFF4063823CFEE3FE053C90101000F0007C44F00000000",
      INIT_16 => X"3800000000A42001950FCA67D1FF82440C10DFE18FF80FF1F00198BE0C300000",
      INIT_17 => X"B11EC00000000090030FCE3520261CE2E07EE5AF26ECC051570084003C1CA5C8",
      INIT_18 => X"0049F68290C006000000940001AFFE7221BBF3FC18306F7DA20CF43FC7CC038A",
      INIT_19 => X"FF0200044F8003024000000040007F7FD4FFFFFFFFBD1D8E9DF02F6041838F10",
      INIT_1A => X"0F83E60008000F87F3200008000000700189E1837F9F5F87346040927C081F88",
      INIT_1B => X"3FE0C0FE20F83BC00AF000000100000000800BEFFC440003377CFDFB3F3CD359",
      INIT_1C => X"F3F5C46783C4BC49C038F03E032C8000000000002D060B78166E57FF1C59E039",
      INIT_1D => X"CC06390FE4B61F83FC8FC1DF001C8103C000000000065C3F9F1ECFFFFFCCE38B",
      INIT_1E => X"DC42EB028FCDBC1B40E50C81C9F811F13840DDA200C488426B7E60F33F1C1B82",
      INIT_1F => X"0048606A0DD81BC7F0FE73FC0BE02F877C00FF06B201608000E002FBCE4C637D",
      INIT_20 => X"0C0086030000019E6900B1203C50E03301C38C001EF203400880FEF7FF386403",
      INIT_21 => X"B2AB8050DC0006C0E01A200B8FC7C18F900F807F15F0066FF33C200800120000",
      INIT_22 => X"000F0040000000B41800000EB7FE030CC0FBB980780F01E0C8FE1945A0100219",
      INIT_23 => X"1870211894AD0E00826C00120600339F875FFFE9FC41BE43F817C23E5D99FFF0",
      INIT_24 => X"E07FE3FFF00600000000001FE0200000391D39329E0374CB11E070072723F971",
      INIT_25 => X"3BF80736DC7D968CE0000012113C7650780C0295F98C3FEFB1F107F00FE0DF37",
      INIT_26 => X"C27B8130FE0D09C8FFC02200000106007540B87C7D39000000081E4157030180",
      INIT_27 => X"D2FE03BE83FCC387F231756003800000C0F0EC7F81603034A3C360FF3B5FE00F",
      INIT_28 => X"FDC66F801F01FE070241FFDC1CFE03360004001C063701E1961F26000000F03C",
      INIT_29 => X"000007C00F912407D30C7303F7F8CFC1401601920383E38C860B8179FECC0D87",
      INIT_2A => X"2E6F90C65FF1DFFE003C67F81E011761FFF00134740000007838000786001CD8",
      INIT_2B => X"1E08686F064E99E000171010010C4040231BE421D99008DC14873F463FFD2800",
      INIT_2C => X"EFE820C000F0FB6723C89BFEE000F01F00781B47FE59234EB75040000386C000",
      INIT_2D => X"01C20100F23821E1BF7F7F8FC0005900000000002CD000010808E83FF63FCFC0",
      INIT_2E => X"01D9800807BA02D07047C16F500069E7FFCC0BC02703C09C1FFFFB3B2DE3C040",
      INIT_2F => X"EE13040000000C061FC1E0C40A04E0F81E0001E60000000004A300008000228C",
      INIT_30 => X"0218000A400706752009B0000FC0D021010701778FFFF82F01FC0F803EF007FF",
      INIT_31 => X"005B68300549C801C000001010348386000C6A80627141E50010800814138800",
      INIT_32 => X"FFF04E200010B02128401C083B000CC0001E03A217923C05BFFFFF0CFC1E783E",
      INIT_33 => X"03FC0D80F8005220A01471F0070000000460830E080070388500FF03C9A03FFF",
      INIT_34 => X"067E01A66434402E187E807C675EFF702066410AB0D46C1F81BCD56408FFFFFC",
      INIT_35 => X"0033E3FFFC03F01C01E0014906BDAA75400900041810AE00D8F9A3BD807309C0",
      INIT_36 => X"8403D3838015500200000180BBFFFE01F3FF8801C19CCC0D01C18310621D7734",
      INIT_37 => X"00353C9E30E06FC73FFC0FC0F007800AAA3CC683B4BF0004302041F81D185146",
      INIT_38 => X"E038000002A80E96000072EA98000001F2241658035A91828702593BE9AE0F4C",
      INIT_39 => X"6E3128981000193F414100FFDEFFC05F07A13E003A18931806C80C0000000011",
      INIT_3A => X"040000602081E000000E2003400000EABFF004000FC80D7B601FED21C05D0878",
      INIT_3B => X"08B074235F304CA6F0F00046EAF8F863C30EFE197E0FC1B8060F3FFF1064CF40",
      INIT_3C => X"FC3E75EA03800007003603A01CE67AE80F0600017585F0159C3024075320323E",
      INIT_3D => X"FEB000EBB9E049D0868851FC89CBE0030E0E71008003FBC783E03F87E500DCCB",
      INIT_3E => X"0F8F0079EC697FC0B00200000202AC1FE095FAC8A01818180755FFE00FFFDC64",
      INIT_3F => X"F03FFFFF2008C000D526E87F065D80AD3B6F27C0186E736A00001FE3301F807F",
      INIT_40 => X"3CBFBF00FC1E3C05BFFFFB5D02404800000801A017060818FDC460E0E0040FFF",
      INIT_41 => X"6700370AC7E02104404F8601019853A01C0874037009BC0F02C071FBC44081FE",
      INIT_42 => X"FF89020063CF04FF83F0F8002314E0FF861101100000001180EC180022498003",
      INIT_43 => X"418BA3001FFC00798001000000C860284827E94F82F0297C1DDC22687C1F8353",
      INIT_44 => X"C0E0330645FB9988000CD203FE0FC3F4000E850402EC4434400000002403D040",
      INIT_45 => X"812802E08382085C002070E08400000000034877423002205A01818B1830FAD9",
      INIT_46 => X"FF6627FA6783C09C0B1F77E2060067DC1FC0FF8F9000A587A01BF01013200000",
      INIT_47 => X"304800000603800F821809BC380380C00E50000000000DB978117013C117FE67",
      INIT_48 => X"0EF8DFF88E968DDFE897030730327F0CC0080176701E03FA2E00025E64D15682",
      INIT_49 => X"7D18325E0424600000181E441E18003B91F00F0307F7ED81C0A069AC9F808CC0",
      INIT_4A => X"00E04063820F67A5761F3723A7B6E88019C062CDFC000E0D9FC0FB0770B80001",
      INIT_4B => X"1FC0F30002F000375C100A00000000C060784000A59E00078C1F80FFFF03FFFF",
      INIT_4C => X"000607C400868607830112B6003E001EA4029979301F0AC64FB000399CFE03F6",
      INIT_4D => X"6DEFB87FC83F83D0000E6A55C5F021380000021300E060870687E0001BE02F04",
      INIT_4E => X"200B80AC00FFD80F4FFE0004784E8406790008407880826640000E4067F80000",
      INIT_4F => X"0667FE0000777C21FF00FE2F40002E9300BEB071C0000002A0070183AC1C9C00",
      INIT_50 => X"0DED5240030001062007FF400440387883E00600096000040330000DA8C00068",
      INIT_51 => X"30799401072D51F80071A7F0007C0FF03D0101D24E331D880000400004C03600",
      INIT_52 => X"00A0C18C00073EF64039E01819401CFD000C0706C03CF156805202E6301C8322",
      INIT_53 => X"FFFFF859D8820EF40DD63A40C003C4BFF000F06780F40C018F5D58F302CF0000",
      INIT_54 => X"7602000000300794B8203010DA09D780F06000000400280013C6B7377F8685DF",
      INIT_55 => X"860F79B058BF8C87A1CB98863A07F4ED83000011FFC00F9B1783D00005F33DB5",
      INIT_56 => X"0008C49275B81F0000000174643DC08D232EF90BAB70A20007AE816FC023DFA3",
      INIT_57 => X"7C009FDB79168FD30F94BE4968A7F7ED80FFC1B21E5C4003C7FC003C68BF0E00",
      INIT_58 => X"38C7F1300000377104CC0F470000002DDF007FC449501FC003F4F80C00069E04",
      INIT_59 => X"08003C3FE0C062AE66C1060039A007F8038373E731C000DB6471F0001F7FF900",
      INIT_5A => X"00833FFC03EC7FC3E40000BD404626B53F3000000030C0F3F062603804078BE0",
      INIT_5B => X"02700000080400700003800A4008040000C1000F7C803FC78005C007FFC4C7F0",
      INIT_5C => X"147F920CC00208FFF009A63F0FF002003E06D9BE1FE76418000000000F919880",
      INIT_5D => X"000007400003840000E010000000180010F000010802380000E000CF1E0E3786",
      INIT_5E => X"0041F9DC181121C800307E37FFC005A3FC3FC00808B1049D3FC0D98070000000",
      INIT_5F => X"C0000000000000080800080000006000003000C0003F19F00000218000000000",
      INIT_60 => X"00000380610E070C00704800F000F0151FFE82196EF01E00002DA18B07F000D0",
      INIT_61 => X"9C0FDC01E4000000000000C036608000009800000000800000005CB8E10007E8",
      INIT_62 => X"FAE000104000000F010F78043801E1C46300000010FFF81FA407F0F000007501",
      INIT_63 => X"80000077BBC16C000B0000000000000202038840000204004000000000000060",
      INIT_64 => X"801008003F7680018C00000018007F0000F2188C11C000000003FF807E7F9FC1",
      INIT_65 => X"01FE83DF8E00000F8FDA96F2C02E00000000100000000E2000C0E00003800001",
      INIT_66 => X"017C00022000000000013D0018600001800403081F200FE00006200001FE0CFE",
      INIT_67 => X"00C618B8F00738C2F87E000001B17847E8026980000000C62001003820030000",
      INIT_68 => X"00000000001E000020F00000800002CC00D20000001C000E007F001E0C18000E",
      INIT_69 => X"0038000003011BF3EFC18DF183E1FC060001FF06857071000000008000800004",
      INIT_6A => X"000000000000000000003000004007C000000014C00C30000000000093E0F000",
      INIT_6B => X"060B81000C00C00F800C007FCFBF1E0FF17F87FE80000020094FFF3800000000",
      INIT_6C => X"E000000000000000000000000380100000030042400000010E00490000000000",
      INIT_6D => X"0000002000000000003942007E000000F39CFE003F86461FEC30000000011A1D",
      INIT_6E => X"0000459D9C80000000000000000000000000300000000802BEC0000017600258",
      INIT_6F => X"00BA00718000000000000086F10085200118000007CE7BF803FC1CCC7F860000",
      INIT_70 => X"81FB5480000001207FE000000000000000000000000000C0021C0000348D0000",
      INIT_71 => X"008F4C000004B00768000000000380000FC60031C200602200BFF9FFE01FE2CB",
      INIT_72 => X"FF903F897783F0C40000000244204000000000001000001000000206000C6000",
      INIT_73 => X"00001000000240C0000013003040003000031E03C00E0800004801810C046FDF",
      INIT_74 => X"0007003EF77FC07E03EF07D4C000C000012E004000000000000000000000000E",
      INIT_75 => X"0020000000084000000009000040007000B44240E00014584C03101C76002006",
      INIT_76 => X"3FFF81008F009C028EDFF8E3FC08DC3F0A000040000414C840C0003000080000",
      INIT_77 => X"A0000000000000000000080400800057C000C000000CA010000008480F001104",
      INIT_78 => X"B0600000BC5FFE44003E0020080FFFF01FE06360FC1820100000400000030002",
      INIT_79 => X"000000000B40000000000018001C0000001800091F0020000000830000000000",
      INIT_7A => X"000000000143801000003FFC3000E078006C3FC0C2EF81CE83F5D00000001800",
      INIT_7B => X"00000040010003800038C0000000000000007010170EE020737C010000000590",
      INIT_7C => X"0000002180D000000004BE0000000003C0000000E011BFFEFC493E07781FC340",
      INIT_7D => X"0FE03F7B000000000000000C0020198000000000000000D8485C3B80008EF000",
      INIT_7E => X"0081BBA000000003D80D700000000970000000000600000000C042FFE7D9E0FF",
      INIT_7F => X"FF21F803F13F80FFF601800E000000000000000E000000000060200B31F178E0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"304FC00180630203F0000000168001E0070F00130000003C3F99C0000201C00C",
      INIT_01 => X"06000600773D78907700FE07FDF8060000000000000000000FE000000001FF80",
      INIT_02 => X"000003E00000780000218118B11FC800004C0007000046006800000038FE0600",
      INIT_03 => X"06730000F0384038DBFCEDDC639C23FC3FFDB000000000000040019018088000",
      INIT_04 => X"A0526A0000000008000001C00001E006611F31000001C10040000D6C3FA32000",
      INIT_05 => X"101F46010000C38000E01FE380C1F17FF48EF83F90303DC00000000000000007",
      INIT_06 => X"00000000130333F80000000004000000014158003D8100838000820000000007",
      INIT_07 => X"000013E00E20ECE40403FFFE1DF01FFFFFE704C7BF093FC07C1FB75700000000",
      INIT_08 => X"FC20000001000030006207FC000000000013000300CFFFFA00E20FFFBA07F20C",
      INIT_09 => X"0300000000000000000CC80FF0000000000000000000000038F93C0FFE07C99E",
      INIT_0A => X"FFFFFFF3FFB800000000000000007F01F000000000000000000001E000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFBCFE7CEF59FF1FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2FEFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"00000400000100000000000100000000000000000000000000000047FFFFFFFF",
      INIT_15 => X"D5E1CA051FFFFE99880000000001001165F2E3EBEF649C89E66F246200200400",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFDFFCBF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF67F9DFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFBDFBDFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76FF28027FFFFFFF",
      INIT_20 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFF5C1",
      INIT_22 => X"FFFFFFD00087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFEBFE0053FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFEFE80033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFD000BFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC008FFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFF77C7FFFFF",
      INIT_2D => X"D5DFFFFFFFFFFFFF7F9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFF",
      INIT_2F => X"FFFFFFFBFFF6FFFFFFFFFFFE3BFA39FFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFF157D447FFFFE3FFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0DFC0FFFFFF0FFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF3E0F66FFFFFE",
      INIT_36 => X"BEBCF87FDBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFF8AB",
      INIT_38 => X"FFFFFFFDFCEF7789FF73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_3A => X"BFFFFFFFFFFFFFFFAEDF91BCFD3C9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_3C => X"FFFFFFFF7EFFFFFFFFFFFFFFFEEA3F94FFFFE685FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBD8FEFDFFFFC387FFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF5F3FF77FFFF6FBFFFFF",
      INIT_41 => X"FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFEFFFF5FFFF",
      INIT_43 => X"FFFF9FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF",
      INIT_47 => X"F7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_54 => X"FFFFFBFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFE77FE3FFBFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFF6FE58FECFF17FFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFE23FCAFF55FD0F",
      INIT_5B => X"E37EB7FADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEBA7F",
      INIT_5D => X"FFFFF99AF16CD95F893FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFCDBE457357F22FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBF",
      INIT_61 => X"FFFFFF7EFFFFFFFFFFFFFFFF96DFE57DC3FDF7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFE223E847B43FF77FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFEA5E1F3EC5F97EFFFFFFF",
      INIT_66 => X"5FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFBD739AF755D",
      INIT_68 => X"BE319F7EF0A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFCF",
      INIT_6A => X"FFFFFFFFFFFAF7FCFBFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFF",
      INIT_6C => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_6E => X"FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2BBBC27FFFFFF",
      INIT_70 => X"4D5FFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC26F",
      INIT_72 => X"FFFFFFE03D96FFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFECFF443FFFEAFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFD5791CBFFFA5FFFFFFFFFDFBFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA3F0A1FFFDD7FFFFFFFFF7EFFFFFF",
      INIT_79 => X"FDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBB96CFFFDF9FFFFFFFF",
      INIT_7B => X"D7FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0F5987FFFB",
      INIT_7D => X"3F4CCFFFFF9FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_7F => X"FFFFFFFFF9FE4F7FFFBCFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFE7F852FFFE75FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFD3E1FFF8E7FFFFFFFFF7EFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F9FDFFFE1BFFFFFFFFFDFBFFF",
      INIT_06 => X"FFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFD37FFFFF",
      INIT_08 => X"FFEFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFF7FFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFF7F",
      INIT_11 => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EF",
      INIT_13 => X"FFFFFFFFBFFFFFFFE3FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFF7EFFFFFFFF9FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF8FF",
      INIT_16 => X"FFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_17 => X"FFDFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFF",
      INIT_18 => X"FFFFFFFF800FFFFF8FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF8FFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFDFFFFFFFFF00CBFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF9FFFFF",
      INIT_1B => X"FFFEFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFE7FFFFFFFF",
      INIT_1C => X"8FFFFFFFFFFFFFFFF7FFFFFFFE4EE46FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFF",
      INIT_1E => X"FBFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFF17FFF5FFFF7FFFFFFFFFFFFFFDFFF",
      INIT_1F => X"FFFFFF7FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFD",
      INIT_20 => X"FFFFFFFFF7EFFFFFFFF9FFFFFFFFFFFFFFFEFFFFFFFFC7FFFEFFFFDFFFFFFFFF",
      INIT_21 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFDFBFFFFFFFF7FFFFFFFFFFFFFFF9FFFFFFFFFFFFFCFFFF",
      INIT_23 => X"FFFFFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF8FFFF",
      INIT_24 => X"FFFFE3FFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_25 => X"7FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFEFFFF7FFFCFFFFF7FFFDFFFFBFFFFFF3FFF3FFC3FFFFFFFFFFFEFFF",
      INIT_28 => X"FF9FFF9FFFFEFFFFFFBFFFFE7FFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFCFFFFBF",
      INIT_29 => X"FFF7FFFC5FFFFFCCFFFDFFFDFFFF4FFFC6FFFFBFFFA3FFFFFB7FFFFFFFEFFFFF",
      INIT_2A => X"FFFF1FFFFFF85FFEFFFFF3FFFFFD5FFFFCFFFCFFFFFFFFFFFFFFFFFFDFBFFFFF",
      INIT_2B => X"FF7EFFFFFFFFDFFFFBDFC37F33FFE7FFF1FFF88FFF4BFFFCFFFD6FFF7FF6FFFF",
      INIT_2C => X"E67F3DFFDFFFFE7FFFBFF47FF3FFFFC1FDA7F29FFFE3FFEBFFFFFFFFFFFFFFFF",
      INIT_2D => X"EBFFFFFFFFFDFBFFFFFFFFFFFF9EFF09FFC7FFBFFFF7BFF8BFFCEFFFF7FFFEBF",
      INIT_2E => X"FFCFFFE8FEB1FEFFFFFFFFD9FF44FFF5FFE7FFFF4FF01FFE7FFF8FFF33FFEBFF",
      INIT_2F => X"FEEFFFC7FFD7FFFFFFFFF7EFFFFFFFFEFFFFB1FCFFF21FFF7FFFB7FF81FFF1FF",
      INIT_30 => X"FF6BFFF47FFF3FFF93FFE7F17FFDFFFFEDFF47FEFFFF9FFFFC9FFA7FB7FFFFBF",
      INIT_31 => X"FD4FFFFAFFFBBFFADFFD1FFFFFFFFFDFBFFFFFFFFFFFFFC7FFFFF67FFDFFF99F",
      INIT_32 => X"FFDFFFF53FF9FFFFB3FFFEFFFFF7FFFFC9FFFFFFFF37FFFFF9FFFC7FFFF7FFFF",
      INIT_33 => X"FFFFDFFFFFF3BFFFEBFFC3FFEFBFF77FFFFFFFFF7EFFFFFFFFDFFFF33FFFFE39",
      INIT_34 => X"EF7FFFFC57FFFFFFD4FFF3FFFECFFFF3FFF7FFFFFF33FFDFFFF84FFFFFF9FFF3",
      INIT_35 => X"FFFFF3FFC7FFFF5FFFFFDEFFFFAFFE37FFC7FFAFFFFFFFFFFDFBFFFFFFFF7FFF",
      INIT_36 => X"FFFFF9FFFF13FFFFF7BFFF7FFE3FFFE8FFFF7FFFDFFFE67FFFFE07FFFFFFF33F",
      INIT_37 => X"FFFFFFEFFFFFFDCFFFFFFFFEFFFFFF99FFFFBFFDFFFFBFFE1FFFFFFFFFF7EFFF",
      INIT_38 => X"FFFFDFBFFFFFFFF3FFFE3FFFFFF9FFF9FFFDFFFF47FFCDFFFEFFFFF3FFFFF89F",
      INIT_39 => X"FFFFFFFAFFF3FFFFFFFFFFF9DFFE7FFFF7FFFFFDB7FFFAFFEB1FFA7FFEFFFFFF",
      INIT_3A => X"BFE77FFFFFFFFF7EFFFFFFFF8FFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFDFFFF",
      INIT_3B => X"FFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFBFFE5FFE3",
      INIT_3C => X"EFFFF7FF9CFF1DFFFFFFFFFDFBFFFFFFFEFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF",
      INIT_3D => X"7FFFFFFFFFFFFFCFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFEFFFF7FFFA7FF0FFFFFFFFFF7EFFFFFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFDFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFAFFFFFFFF9FFF3FFFFFFFFFDFBFFFFFFFFBFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFBF",
      INIT_43 => X"FFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFC3FFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFB",
      INIT_45 => X"FFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFF7FFFFFFFF7FFFBFFFFCFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FDFFFFFFFFE7FFFFFFFFDFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_4D => X"7BFFFFEF7FFFFFB1FFFFFFFFE7FFE2C6FC7FFFFFFFFFF7EFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFEC4DFFFFFFC07FFFFFFE777FFFFFFF99FFFF402FFFFFFFFF5FFFFE",
      INIT_4F => X"DAD8FFFFF9F7FFFFA0DFFFFC55FFFFFFF6CBFFE047FDFFFFFFFFFFDFBFFFFFFF",
      INIT_50 => X"7EFFFFFFFFFFFFFFFFFFF343FFFFFE589FFFFFFC13FFFFFFF26FFFFD281FFFFF",
      INIT_51 => X"FDF9FFFFFFD436FFFF045FFFFE9AFFFFF1CBFFFFFFCCCFFFF3F9F7FFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFF0FFFFFFFCFFFFFFFFE0FFFFFFF199FFF",
      INIT_53 => X"FFF2A4FFFFF3FF7FFFFFF337FFFE911FFFFC267FFFF857FFFFFF3E3FFFC7F707",
      INIT_54 => X"FFFE0FC25DFFFFFFFFF5EFFFFFFFFFFFFFFFFFFFD5BFFFFFF73FFFFFFF110FFF",
      INIT_55 => X"FFF8BF3FFFFFFD8AFFFFD357FFFFFFCE8FFFF2D87FFFF20BFFFFF3EFFFFFFE50",
      INIT_56 => X"FFFFFFF857FFC43FF8FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFC6E9FFFFFF1247FF",
      INIT_57 => X"FFFCB0EFFFFFFE59FFFFFFD17BFFFF447FFFFFFF3DFFFFCE69FFFF065FFFFFC1",
      INIT_58 => X"48FFFFFBA7FFFFFFEFCFFE307FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09FFF",
      INIT_59 => X"FFFFAAFFFFFFFF87FFFFFFF87FFFFFFFD81FFFFDB7FFFFFFFCF7FFFFA1DFFFF8",
      INIT_5A => X"FC649FFFFD0CFFF3C25FFFFFFF987FF0ECFF5FFFFFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFE8D7FFFFFFE5FFFFFFF6097FFFFF9767FFBF009FFFFFFF1DFFF",
      INIT_5C => X"FFFFCF3FFFF39C7FFFC49BFFC7385FFFFFFEE1FFC73DFD1FFFFFFFFFF5AFFFFF",
      INIT_5D => X"FFFEBFFFFFFFFFFFFFFFFC6284FFFFFFBB7FFFFFFCD27FFFFFF25BFFFBDB65FF",
      INIT_5E => X"FF6F2DDFFFFFFFBE7FFFEE0BFFFE8E47FE3F067FFFFFFBF3FFFCFBEE7FFFFFFF",
      INIT_5F => X"3DFFFFFFFFFFFEFFFFFFFFFFFFFFFFF18313FFFFFDFCFFFFFFFFCE7FFFFFFF67",
      INIT_60 => X"FFFFFF859FFFBDFF7FFFFFF209FFFFB84BFFFE14BFFDFD1FFFFFFFE79FFFF9FE",
      INIT_61 => X"A73FFFC7F1F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFCECF6FFFFFFBFBFFFFFFFE3F",
      INIT_62 => X"FFFFFFF8BFFFFFFDA67FF4F3FCFFFFFE57A7FFFC67FFFFFCBEFFF9FE4FFFFFFF",
      INIT_63 => X"FF0FFFFFFCB5FFFF5FEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF3F9B7FFFFFE6EB",
      INIT_64 => X"FFFFFF5DEFFFFFFFF9FFFFFFFF9FFFFFF7FFFFFFFFFFFFFFFFEFFFFFF7F7FFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFEFBFFFFFE7FFFFFFF9FFFFFFF3F7FFFEFFFFF7FFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFCFFFFFFFEFFFFFFFFFFFFFFFBFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFF9FFFFBFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_02 => X"DFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFC",
      INIT_03 => X"FFFFFFFFE7FFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF3FFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFEBFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFC",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFAFFFFFFFFFFFFFFF1F",
      INIT_08 => X"FFFFFFFCFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_09 => X"DFFFF7FFC1FFC5FFFFBFFFF7FD7FFFFF7FFFFEFFFF1FBCFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FBFFFD7FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFF3FFFEFFF13FF3FFFFEBFFF473C7FBFFC3FFFFBFFF93E07FFFF8FFF",
      INIT_0C => X"BFFFFE3FFFFFFFE1FFFFF27FFFC7FFF1FFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFCBFFFCFFE7FFFFFFFFE4FF9FE7FFCFFFF9FFFDF7D",
      INIT_0E => X"FFBFFFC7F3FFB7F83FFFEFFFDBFE3FC3FFFF1FFF87FF8FFDBFFFFFFFFDFBFFFF",
      INIT_0F => X"FFF7EFFFFFFFFFFFFFFFFFFFFFFFF7FFE7FFFBFFFCFFFFE7FFF1FFE3F3FFF9FF",
      INIT_10 => X"07C7FE6FFFF8FFFE4FF7FC3FF6FFFE7FFF7FF5BFE3FFFC7FFE0FF81FE03FFFFF",
      INIT_11 => X"7F89FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFEFFFC7FFC3FF95FFFFFFFFD3FF",
      INIT_12 => X"FFBFFF0FFCDFBFF55FFFFBFFFEBFDFFBFFCFFFFFFFFE1F1BFD8FFFF1FF9B1FF3",
      INIT_13 => X"C7FF3C7FCFFFB7FFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFA7FF23FF",
      INIT_14 => X"FFFFF99FFFFEFFFEFFF17FFFC77FFFCFFFEEFE7FFFFE3FFFF7FFEC7EBFF0BFFF",
      INIT_15 => X"FFFFA9FFFF1FFEF3BFBFFD7FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF",
      INIT_16 => X"FFFFFFEF7FFF3FE5FFFFF3FFEB3F9FFFFF93FFFFBFFFBBFE7FFFF9FFFFCFFF8D",
      INIT_17 => X"FFFFFFFE2FFFFF33FFFC7FFFE7FE7FF8BFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFDFFF9BFFE8FFCFFFFFAFFFC1FFFFFFFE57FFFEFFFEDFF3FFFFF7",
      INIT_19 => X"FFD7FFFF8FFFFDFFFD9FFFFFCFFFF1FFFD7FFAFF91FFFFFFFFDFBFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFF7FFF0FFFEFFFFFFFFEBFFF57FDFFFFFF7FFFE3FFFE",
      INIT_1B => X"FFFF8FFFB0D03FFFFFBFFFFBFFE9FFFFF63FFFC7FFEE7FF7FFFFFFFFFFFF7EFF",
      INIT_1C => X"FFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF",
      INIT_1D => X"FDC0FFFFFFFFFFBFFD76277FFFFFFFFFFFFFCFFFFFFBFFFF9FFFA7FFEFFD5FFF",
      INIT_1E => X"FF3FF0FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFF",
      INIT_1F => X"FFFFFFFFFFE001FFFFFFFFFAFFF285ECFFFFFFFFFF7FFFFFFFFFFFFFFCFFFF9F",
      INIT_20 => X"FFFBFFFFFFFFFFEFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFEBFFFFFF647FFFFFFFFE3FFF2BDDFFFFFFFFFFDFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFBFFF",
      INIT_23 => X"FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFF7FF",
      INIT_24 => X"FFFFFFEFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFF",
      INIT_27 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFF",
      INIT_28 => X"F7DFFFFFFFFFFC1BFFFFCBFFFFFD9FFFFF8EFFFFFFFDFFFF9FFA31FFFFFFFFDF",
      INIT_29 => X"FFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFE7EF7FFFD7FFFFFFFFE5FFFFFFF",
      INIT_2A => X"F97FFFFFFF8D9FFFFFFFFFEE67FFFF9FFFFFF881FFFF33FFFFFFF04FFE20C1E3",
      INIT_2B => X"9FF8A3C05FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFF3D134FFFB05FFFFFF",
      INIT_2C => X"C4C7FFFFFFF67FFFFFFDE6FFFFFFFFFF859FFFFF7FFFFFF4D7FFFAEFFFFFFFE8",
      INIT_2D => X"1FFFFFFFE3FFFEFFF9BFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFCCECA27F",
      INIT_2E => X"FF35FF9FFFF87FFFFFFF31FFFFFFFCAFFFFFFFFFFE43FFFFFFFFFFFFC53FFFBC",
      INIT_2F => X"FFF0FFFE55FFFFFFFFD5FF7BF0ECFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFCB47E7FFE60FFFFFFFDE7FFFFFFED77FFFFFFFFF910FFFFA7FFFF",
      INIT_31 => X"FFF19FFFFFF235FFFF09FFFFFFD53BFEEF9C0BFFFFFFFF7EFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFF470F1FFF825FFFFFFE4D7FFFFFF312FFFFFFFFFDEA3",
      INIT_33 => X"FFFFFFA35FFFFFFFFFFFF707FFF927FFFFFFFCFFE92AE54FFFFFFFFDFBFFFFFF",
      INIT_34 => X"F7EFFFFFFFFFFFFFFFFFFFFFFFFFFFCA5737FFFF1FFFFFFF189FFFFFFCA4FFFF",
      INIT_35 => X"FFF31BFFFFFFFFFF597FFFFDFFFFFFCC3FFF8C1FFFFFFFDBFFFD7F8A3FFFFFFF",
      INIT_36 => X"C8FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFF2B5F9FFFAD3FFFFFFD63FFFF",
      INIT_37 => X"FEBA6FFFFFFFCA7FFFFFFFFFFCBDFFFFFFFFFFF9D2FFEE52FFFFFFFFEFFFFBF7",
      INIT_38 => X"F99FFFCFE203FFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFCEC727FFCFCFFFF",
      INIT_39 => X"FFFBC3FFFFF4FB3FFFFFFF23BFFFFFFFFFF257FFFFDFFFFFE13BFF3501FFFFFF",
      INIT_3A => X"4727FFFFFFEF7FFFBFF80FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFF0A5F9",
      INIT_3B => X"FFFFC647E7FFC767FFFFF3EFFFFFFFFFC47FFFFFFFFF8A9FFFFF7FFFFFD0FFFC",
      INIT_3C => X"FFFFBBDFF104E7FFFFFC3E7FFD9FC03FFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFF0B1F9FFF971FFFFF9F87FFFFFFEE46FFFFFFFFFF347FFF90DF",
      INIT_3E => X"5FFFFE277FFFFF8FFFFD071FFFFFF5F9FFF1FF3CFFFFFFFFFFBFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFD56FE7FFF47FFFFFF3C1FFFFFFFC027FFFFFFFFFC",
      INIT_40 => X"FFFFFFFFFABFFFFFFFFFFFFF3FFFFC3FFFFFFFFFF3FFFFFEE7FFFFFFFF5EFFFF",
      INIT_41 => X"FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9FF9FFFF9CFFFFFFFFFFFFFFFF57FF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFD7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFDFFFEFFFFFFFFFFFFBFFFFFFFFFFDFFFFFFCFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFCFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFEE9BFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_55 => X"FFFFF3FFFFFE1FFFFFFFFFFFFFAFFF9FFFFFFFFFFFFFFFFFFFFF4BF91FFFFFFF",
      INIT_56 => X"AE9FFFF7FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFCFFFFFFCFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFEFFFFFFFC327",
      INIT_58 => X"FFFFFF07FFF83FFFDFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"BFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBF",
      INIT_5A => X"FFFFFFFEFFFFFFFCFFFFF9FFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7",
      INIT_5B => X"FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFD7FFFFF7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF7FFFFFEBFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFF7FFFFFFFEFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF3F",
      INIT_5F => X"FFFFFFF9FFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFCFFFFFF8FF2B",
      INIT_60 => X"FFFFFAFE9FFFFF5FFFFBFFFEFFFB7FFCFFDF3FFFBFFD7FFFFFFFFFFFFFF3FFFF",
      INIT_61 => X"7FFFA7FFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF1F",
      INIT_62 => X"FFFFFFFEFFFFFF8BF0FFB3F81FFFFFFFF1FFE1FFE3FFFEFFFC2FF0FFFFFBFFFF",
      INIT_63 => X"FBFFE7FFFFFFFEDFFF4FFF9FFFCFFFF3FFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFF9FFFFFFDFDBFF0FC3FFFFFFFFFBFFD3FFEBFFF3FFF13EF9",
      INIT_65 => X"EFFFF7F9AFA7FE9FFFE7FFFF1FF37FFCBFFE7FFFA7FBFEEFFFFFFFFF7EFFFFFF",
      INIT_66 => X"FDFBFFFFFFFFFFFFFFFFFFFFFFE7FFFFF97F8FF85FDFFFFFFFFF2FFFBFFE1FFF",
      INIT_67 => X"FD3FF87FFF7FFFD3FABE3FFA3FFFDFFFF27FC3FFDD7FFDFFF8AFCDF37FFFFFFF",
      INIT_68 => X"D4FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF9FFFFFF9FFBFFFFF9FFFFFFFFCFF",
      INIT_69 => X"FFFFFFF3FFCCFFCEFFFCFFFE2FDFFFFFEAFFFF7FFFC9FF8FFF97FFE7FEFE7F0B",
      INIT_6A => X"DFFD9CFDDFBFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFE7FFFFC97FE7FFFFEFF",
      INIT_6B => X"F5FFFFFAFFFFFFFFFFFF37FF7BFFFFFFF5FF3FFFFF89FFFDFFFFE7FE7FFE3FFF",
      INIT_6C => X"F17FF5FFFF7FFB73FFFE3FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFBFFFFF61F",
      INIT_6D => X"DFFFFFFF7FEFFFFFFBFFFFFFFF7FFFDFF9DFFFFFFFE77CEFFFFC4FFFF7FFFB3F",
      INIT_6E => X"FFDFFFF6FFE77FC77FF9FFEFCFFFFAFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFF5FFFFFFBFF9F3FFF8FFFFFFFFDFFF15FFEFFFFBFFF91FFBFFFF1FF",
      INIT_70 => X"F1FFFFFAFFFF7FFFC3FF43FF19FFE3FFA2FFFFF7FFFFFFFFF7EFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFE7FFFFFFFF7FFF5FFDDFFFEFFFF2F",
      INIT_72 => X"FFFBFFFCFFC7FFFFE7FFFFFFFFEFFF1FFF77FFDFFFEBFFFF87FFFFFFFFDFBFFF",
      INIT_73 => X"FFFF7EFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFCFFFFFFF9FFFEB",
      INIT_74 => X"FFFFFFFFEFFFEFFFFFFD97FFFE9FFFF7FFFFFFFDFFFFBFFE3FFF97FFFF7FFFFF",
      INIT_75 => X"FFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFE7FFFFFE18AFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFDFFFFFFFFFFFFFFFFBFFFFFD00FFFFFFFFFDFFFFFFFFFFFFFFFF8FFFAFF",
      INIT_77 => X"FFF3FFEFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF7FFFFFE560BFFFFF",
      INIT_78 => X"FFF7FFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFC7DFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFE7FFFFF",
      INIT_7A => X"FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CFFFFFFFFFFFFFFFFFF7EF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFDF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFEFF",
      INIT_06 => X"F7DBFFFFFFFD8FFFFFFFFFFD49FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFB7FFEFFFFFDC77FFFFFF3FFFF7FBFFFFFFFFF9FFFFFFD83FFFFFF",
      INIT_08 => X"F227FFFFFFBC8FFFDFFFFE3FFFFFFFFFF7B7FFFFFFFFDFBFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFF477FF3FFFFF429FFFFFD82FFF3F827FFFFFFFC1FFFFF",
      INIT_0A => X"FFFA3FFFFFFFFFFFFFFE5A3FF6FFFFB1FFFFFFFFFFB95FFFFFFFFF7EFFFFFFFF",
      INIT_0B => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFC99FE47FFFFD5E7FFFFD9CFFCCFFE2FFFFF",
      INIT_0C => X"4FF99FFFFFFFBDFFFFFE8F7FFFFFFCE8FF850FFFDFFFFFFFFFFFA77FFFFFFFFD",
      INIT_0D => X"FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFB908FFFFFAFDFFFFF8EBFF2",
      INIT_0E => X"FFFEE4FFFECFD67FFFFFFEFBFFFFFBFDFFFFFFE823FEA77FF967FFFFFFFFFC6B",
      INIT_0F => X"FFFFFFF857FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C5BFFFFFFA37F",
      INIT_10 => X"FFFFFD3DFFFFF8B2FFF1F081FFFFFFC0D7FFFFE17FFFFFFF934FFFAFFFEEFFFF",
      INIT_11 => X"FFFFB8FFFFFFFFFF4477FFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67378",
      INIT_12 => X"FFFF9BC4DBFFFFFD3FFFFFED0FFE6FC4EFFFFFFF38CFFFFF877FFFFFFFA7FFF7",
      INIT_13 => X"FFFB19FF8CDFFF03FFFFFFFFFFFCFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFDF744FFFFFD75FFFFF987FF29BE6FFFFFFFE71FFFFFE6FFFFF",
      INIT_15 => X"FFF026FFFFFFEFA5FEC5FFFDDFFFFFFFFF38C1FFFFFFFFF7EFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFDDECDDFFFFCF1D7FFFFE9C7FF8FE09FFFFFF9E07FF",
      INIT_17 => X"FFFEFFFFFFFFE88FFFFFFFB4BFFFBFFEEC5FFFFFFFF8E017FFFFFFFFDFBFFFFF",
      INIT_18 => X"FF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFE3B15A1FFFE150BFFFFFA74FFF1F8F3FF",
      INIT_19 => X"FFC7C5C3FFFFFBF7FFFFFFEFBFFFFFFF72BFFEFFFBF1FFFFFFFFF1E1FFFFFFFF",
      INIT_1A => X"EBFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF63C2C7FFF2FFE7FFFFE5E5",
      INIT_1B => X"9FFFFFDEAFFF8B72EFFFFFEFDFFFFFFFDCFFFFFFFA69FF90BFF6C7FFFFFFFFC7",
      INIT_1C => X"FFFFFFFF3D8FFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD371CFFFE767",
      INIT_1D => X"E37FFF8F5F7FFFFFFFFFC3ABE39FFFFF9F1FFFFFFE7D7FFFFFE1A1FEB9FFCB7F",
      INIT_1E => X"FFFFFF3E7FFFFFFFFFF627FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7",
      INIT_1F => X"FFFFFFBF8FBEFFFFFEFDFFFFFFEBFFFFFFBFFFFFFFFE7FFFFFFAF1FFFFFFEEF7",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFF",
      INIT_25 => X"FFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FEF17FFFFFFFFF7EFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFF",
      INIT_28 => X"BFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFD022FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFE",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFBFFFFFFFFFFFFCFFF0FFFFFFFFF7EFFFFFFFFE7FFFFFFFFFFFFF8FFFFF",
      INIT_2C => X"FFFF7FFFFFFFFFFFFFEBFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFCFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFF8FFFFFFFFFFFFDBFFE3FFFFFFFFDFBFFFFFFFF9FFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF7FF",
      INIT_2F => X"FEEFFFCFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFDFFFFFFFFFFFFF7EFFFFFFFFF7",
      INIT_30 => X"FFFFFFFF1FFFFFFFFFFFFFF7FFFFFFFFFFFFFE3FFFFFFFFFFFFFFFCFFFFFFFFF",
      INIT_31 => X"DFFFFFFFFFE12FFF3FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFDFFFFFFFFFFFFFDFB",
      INIT_32 => X"FFFFFFF7EFFFFFFFFE7FFFFFFFFFFFFFCFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFEFFFFFFFFFFD78FFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFDFFFFFF",
      INIT_34 => X"FFFBFFFFFFFFFFFFDFBFFFFFFFF9FFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFAFFFFFFFFFFFFFFFF3FFFFFFFFFEDA3FF3FFFFFFFFFFFFFFFFFAFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFD3FFFFFFFFFFFF7EFFFFFFFFEFFFFFFFFFFFFFF8FFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFF18CFFFFFFFFFFFFFFFFFFFFEB",
      INIT_38 => X"FFFFFFFF8FFFFFFFFFFFFF1FFFFFFFFFFFFDFBFFFFFFFFDFFFFFFFFFFFFFE3FF",
      INIT_39 => X"FFFFFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFBFFFFFFFFFFE3FFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFC7FFFFFFFFFFFF7EFFFFFFFFE7FFBFFFF",
      INIT_3B => X"F9FFFFFFFFFFFFFE7FFFFFFFFFFFFFE3FFFFFFFFFFFFFFFCFFFFFFFFFFF8FFFE",
      INIT_3C => X"FFFFFDFFFBFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFF",
      INIT_3D => X"7EFFFFFFFFE7FFBFFFFFFDFFFDFFF7FFFFFDDFFFDFFFBFFFF7FFFFDFF1FFFFFF",
      INIT_3E => X"FF67FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFDFBFFFFFFFF9FFFFFFFFFE17FF3FFFFFFFFF0BFFEFFFCBFFF47FFFF",
      INIT_40 => X"7FFE1FFFB3FD1FFFFFFFFFFEFFFFFFFD7FFFFFFFFEBFFF9FFF2FFF7FD5FFFFF8",
      INIT_41 => X"FFD7FFFFE3FFFFFFFFF7EFFFFFFFFD7FF5FFD7FFBBFFCFFF7FFFFFD0FFFAFFCA",
      INIT_42 => X"EFFFE3FF77FFF63FFFEFFC7FFFFFFFFFFBFFFFFFF23FFF13FFFBFFFE7FFA9FE8",
      INIT_43 => X"F9FFF87F39FADFF0FF87FFFFFFFFDFBFFFFFFFFDFFDFFEE3FEF7FE3FFEFFB2FE",
      INIT_44 => X"FFFBFE03FE8FFF9FFC7FFFBCFFF8CFFBFFF1FFC07FE5FFFBFFE1FFFC1FFFC4FF",
      INIT_45 => X"FD3FFEFBFFEBFFEBCDC7F1FFE3F8BFFFFFFFFF7EFFFFFFFFCFFFC7FE4FF39FF9",
      INIT_46 => X"FD3FE3FFF3FFDFFDBFEE7FFFFFF0FFFFCFFFE77FCFFF87FF2DFF83FFEFFF9FFF",
      INIT_47 => X"FF3FFFFFFFD8FFF8FFFF9FFF1F9E9FF3FF57FF7FFFFFFFFDFBFFFFFFFF1FFF6F",
      INIT_48 => X"FFFFFFF11FFFFFFFFFCFFF7FFFFFDFFFF9FFDFFFF97FFFA7FF9FFFBFFE27FE7F",
      INIT_49 => X"FFFFFFFBFFFEFFFC7FFF99FFF1FFFE7FFDFEC67FCFFC3FE7FFFFFFFFF7EFFFFF",
      INIT_4A => X"FFDFBFFFFFFFFFFF82FFFFFFEFFF3FFDFFFFFE33FFE3FF37FFF33FFDE3FCFFFC",
      INIT_4B => X"FF3FF3FFFFFFFFFFEFFFFFFFF9FFFCE7FFC3FFFBFFC77F17FF7FD7FFDFFFFFFF",
      INIT_4C => X"FF3FFFFFFFFF7EFFFFFFFFF7FF2FFFFFFD9FF9FFFFFFFFFA0FFFFFFCCFFFEBFF",
      INIT_4D => X"F0BFFE87FFC8FFFFFFFFFBFFFFBFFFCFFFF7FFF73FFFC7FFEBFFBDFEE7FFFFE7",
      INIT_4E => X"FF7FF3FF1FE27FFFFFFFFDFBFFFFFFFF3FFEFFFFFFC2FFF3FFBFFFFFFAFFFE3F",
      INIT_4F => X"FFF1FFFEFFF5FFFE1FFFD3FF1FFFFFFFFFFEFFFFFFFF8FFFC9FFFD0FFF9FFF23",
      INIT_50 => X"7FFE7FFC7FE5FFC7FC7F98FFFFFFFFF7EFFFFFFFFEFFFDFFFFFF29FFCFFEFFFF",
      INIT_51 => X"FE3FFFFFFFFFFFFFF7FFFFFFFCFFFF3FFE7FFFFFFFFFF9FFFCFFFF3FFF87FFE6",
      INIT_52 => X"FFFFFFFF8EFFF9FFFAFF6BFFFFFFFBCFFFFFFFFFDFBFFFFFFFFDFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFF9FFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF9FFFFFFFFFFEFFFF3FFFF",
      INIT_54 => X"FFFFCFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFCFFF",
      INIT_55 => X"FFFFFF9FFFFFFFFFFFFFF3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFCFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF8FFFFFF0E9F0FFFFFFFFFFFFFFFDFBFF",
      INIT_57 => X"FFFFF7EFFFFFFFFCFFFFFFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF3F",
      INIT_58 => X"FFFFFFFE7FFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFE7FFFFFC00007FFFFFFFFFF",
      INIT_59 => X"F7FFFBFFFFFFFFDFBFFFFFFFF1FFFFFFFFFFFFFE3FFFFFFFFFFFFFFBFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF3FFF07FFFFFFFFFFFF9FFFFFF6E25CF",
      INIT_5B => X"FFFFFFFFFFA7B9BFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFDFFFCBFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFDFFFFFFFFFFFFFF7FFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFF7FFFFFFCDFFFFFFFFFFBFFFFFAFFFFFFFFFFFDFFFFFFFFFFFF7E",
      INIT_64 => X"FFFFFFFDFBFFFFFFFFFFFF9FFFFFFE77FFF3FFFFFFFF75FFFCFFFFFFFFFC01FF",
      INIT_65 => X"E7FFF302FFFFFFFFFFFF91D7FFFDF3FFF3FF7FFFCFFFFFE47FFFFFFFFFE030FF",
      INIT_66 => X"FFFF9AD1FFFFFFFFF7EFFFFFFFFFFFFEFFFFFF717FFF8FFFFFFFFDC7FF91FFFF",
      INIT_67 => X"1FFE0FFFE04AFFE71BFFFFFFFFFFFF043FFFE04BFFEC49FF3FBFFFFFFBFFFBFF",
      INIT_68 => X"FE63FFC00BFFFFF8FFFFFFFFFFDFBFFFFFFFFFFFF3FFFFFEC9FFEF3FFFFFFFE7",
      INIT_69 => X"BFFFFFFD0CFFE4A8FF8B3FFF30EFFFFFFFFFFFF476FFFFF422FFF367FCB4FFFF",
      INIT_6A => X"9FF899FFFFFBEFFFFFCFFFFFF7FFFFFFFFFF7EFFFFFFFFFFFEB4FFFFF9F7FF9C",
      INIT_6B => X"FFE6A7FFC9FFFFFFF781FFE4B7FFD07FFEE33FFFFFFFFFFFCE53FFFFF43FFDE9",
      INIT_6C => X"FAD17FF126FFF37BFFFF488FFFFFFFFFFE8FFFFFFFFFFDFBFFFFFFFFFFF82BFF",
      INIT_6D => X"FFFFF7FFFFFC9E1FFFB3FFFFFF9F01FFB3DFFF29FFF8C0FFFFFFFFFFFF3D1FFF",
      INIT_6E => X"FFFC453FFFF84FFFA099FFFD07FFF860BFFFFFFFFFE41FFFFFFFFFF7EFFFFFFF",
      INIT_6F => X"DFBFFFFFFFFFFFC7FFFFEA447FFCC7FFFFFF611FFE4E7FF9F3FFCD7BFFFFFFFF",
      INIT_70 => X"CFFFFFFFFFFFF793FFFFC937FFCB6FFFF5FFFFF7EFFFFFFFFFFF1F7FFFFFFFFF",
      INIT_71 => X"FFFFFFFFFF7EFFFFFFFFFFFF8FFFFFFC93FF115FFFFFF93C7FF909FFF745FF28",
      INIT_72 => X"FFDF13FC97BFFFFFFFFFFFE947FFFF043FFE609FFE5BFFFFF51FFFFFFFFFF8F6",
      INIT_73 => X"FFFFFFE7DD7FFFFFFFFDFBFFFFFFFFFFFF1FFFFFD31FFE4E1FFFFFF57BFFE5B7",
      INIT_74 => X"D1AFFE8F8FFF50DFFB9EFFFFFFFFFFBF047FFFFC121FF9967FF76FFFA7E1FFFF",
      INIT_75 => X"FF1FBFFFE401FFFFFF7FFFFFFFFFF7EFFFFFFFFFFFFF3FFFFF490FFF3D7FFFF1",
      INIT_76 => X"FEF7FFFFC62187F1B33FF9B3FFE78BFFFFFFFFFEDD753FFFF321FFE739FF9DCF",
      INIT_77 => X"8C7FFE773FF8FE6FFFCFB2FFFFFDFFFFFFFFFFDFBFFFFFFFFFFFFCFFFFFD4EFF",
      INIT_78 => X"BFFFF68BFF3B9FFFFF3CF29FF902FFF7CFFF82CFFFFFFFFFFBF3C67FFFE677FF",
      INIT_79 => X"FFFF99E7FE397FFB8EFFF1FCFFFFFFEFFFFFE7FFFFFFFFFF7EFFFFFFFFFFE3D8",
      INIT_7A => X"FFFFFFE308FFFFF82FFE637FFFFEF07FFF8EBBFFCB7FFE7C3FFFFFFFFFF1EE4F",
      INIT_7B => X"FFFFFFBB3FFFFEFBBFFDFDFFFF1EFFF7FBFFFFFFFFFFFFDFFFFFFFFFFDFBFFFF",
      INIT_7C => X"FFF7EFFFFFFFFFFFC27FFFFE737FF1CEFFFFFFD3FFFEFBE7FFAFFFFDFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => I2(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    I9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"BEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFBBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_29 => X"EFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBE",
      INIT_2B => X"FFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFC7FFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFF",
      INIT_33 => X"FFFFFFFFEFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFBBEEFFFFFF",
      INIT_36 => X"FFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFF1FFFFFFFF8BFFFFFFFFFFFF01FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFDBFFFFFFEA7FFFFFFF80FFFFFFFE05FF",
      INIT_39 => X"FFFFFFFFFFFFF2FFFFFFFFC3FFFFFFC3FFFFFFFFFFFFFFFFFFFFF80BFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFC1FFFFFFFE3FFFFFD7FFFFFF5FFFFFFFFFFFFF02FFFFFFF6FFFF",
      INIT_3B => X"FFFFF0C3FFFFFFC20BFFFFF1FFFFFFFC01FFFFFFFFFFFC243FFFFFF8FFFFFFF2",
      INIT_3C => X"FFFFFFFF1C3FFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFC7FFFFFF000FF",
      INIT_3D => X"FFFFC10BFFFFFF5FFFFFFF42FFFFFFFC03FFFFFFF00BFFFFFC3FFFFFFFFFFFFF",
      INIT_3E => X"8BC3FFFFFF8FFFFFFF0BFFFFFFFFFFF003FFFFFFD3FFFFFC1FFFFFF0BFFFFFFF",
      INIT_3F => X"FFFFFFC7FFFFFF056FFFFFFE3E2FFFFFF8BC3FFFFF1FFFFFFFC30BFFFA6AFFFF",
      INIT_40 => X"FFFFC3FFFFFFFFFFFFFFFFFFFFF3D3FFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFF",
      INIT_41 => X"FFC0FFFFFF42FFFFFFFBFFFC7C3FFFFFF1FFFFFFD00FFFFFFF0D2FFFFFFD283F",
      INIT_42 => X"FFFFF4BC3FFF000BFFFC3EFFFFFFFCFFFFFFF00FFFD76BFFFD2D1FFFFFFE3FFF",
      INIT_43 => X"FFBBEEFFFFFFFFFFFFFFFFFFFC7FFFFFF87FFFFFFFFD20FFFFFFF483FFFFF1FF",
      INIT_44 => X"FFFFF2F6FFFFFFC3F7FFFFFC3FFFFFFFC0FFFFFC00BFFF0BFFFFFFFFFFFFFFFF",
      INIT_45 => X"1FFFC3F6FFFFFFF7FFFFFC03FFFFF00FFFF0003FFFF852FFFFFF5FFFFFFC7CFF",
      INIT_46 => X"0FFFFFFC003FFFFF1FFFFFFF0FC7FFFEB6FFFFC1FFFFFFFF4FFFFFFE29FFF400",
      INIT_47 => X"F03FFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFD7FFFFFFD3FFFFFFFF00",
      INIT_48 => X"2FFFFFF5FFFFFFC3FFFFFFFF42FFFFFFFF0BFFFFFFC3FFFFFFFC0FFFFF800FFF",
      INIT_49 => X"FFF4FFFFFFE1FFFFFEFFFFFF0FFFFFFFFE3FFFFFC22FFFFF0C7FFF4557FFFD10",
      INIT_4A => X"7FFFFFFE1FFFFFFFC2E0FFFFFF87C3FFFFF1FFFFFFF4FC7FFFFFFFFFFE03FFFF",
      INIT_4B => X"FFFFFFC2FFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFC",
      INIT_4C => X"FFF0E1FFFFFFFFFFC3C2FFFFFF6FFFFFFE0BFFFFFFF01FFFFFFFE43FFFFFFC3F",
      INIT_4D => X"C7FFFFFFFFFFF81FFFFFFF8FFFFFFF1FFFFFFFFFFFF03FFFFFFFD3FFFFFC38FF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFC7FFFFFFF4FFFFFFFC7F0FFFFFF0FC3FFFFF1FFFFFFF4F",
      INIT_4F => X"FFFFFFFC3FFFFFFFC3FFFFFFFFFFFFFFFFFFFFC3E2FFFFFFFFFFFFFFFFFBBEEF",
      INIT_50 => X"FFFFFFFE3FFFFF0003FFFD000FFFFFFFFFF4FC3FFFFFF5FFFFFFC0BFFFFFFD1F",
      INIT_51 => X"47C3FFFFF1FFFFFFF4FC7FFFFFFFFFFFF0BFFFFFF4FFFFFFE1FFFFFFFFFFFFC0",
      INIT_52 => X"FFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFC7FFFFFFF0BFFFFFFC2D1FFFFFF",
      INIT_53 => X"5FFFFFF0FFBFFFFFC7F0FFFFFFC3F3FFFFFC3FFFFFFFFFFFFFFFFFFFFC1C2FFF",
      INIT_54 => X"FFFE1FFFFFFFFFFFFF83FFFFFFE7FFFFF424FFFFE025FFFFFFFFFFC3C3FFFFFF",
      INIT_55 => X"F8BFFFFFFF003FFFFFFC00FFFFFF1FFFFFFFC34BFFFFFFFFFFC503FFFFFF4FFF",
      INIT_56 => X"FFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFC7FFFFFF",
      INIT_57 => X"FFFFFFFFFC007FFFFFF6FFFFFF8FC3FFFFFE0D1FFFFFFC2C3FFFFFC3FFFFFFFF",
      INIT_58 => X"FFFFFD56FFFFFFF8FFFFFFF1FFFFFFFFFFFE051FFFFFFE3FFFFFC3FFFFFF0FFF",
      INIT_59 => X"FFFFFFFFFFFC7FFFFFFFCBFFFFFFFC1FFFFFFFF02FFFFFF1FFFFFFFE01FFFFFF",
      INIT_5A => X"F00BFFFFFC3FFFFFFFFFFFFFFFFFFFFF91FFFFFFFFFFFFFFFFFFBBEEFFFFFFFF",
      INIT_5B => X"E7FFFFFC3FFFFFF4FFFFFFFFFFFFF41FFFFFFF5FFFFFFC20BFFFFFF403FFFFFF",
      INIT_5C => X"FF1FFFFFFFFEBFFFFFFFFFFFFFFFFFFFFF8FFFFFFFBFFFFFFFFFFFD001FFFFFF",
      INIT_5D => X"FFFFFFFBBEEFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"F01FFFFFFFE6FFFFFFFFE7FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFF",
      INIT_66 => X"FD6555955FFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF",
      INIT_68 => X"BBEEFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFE3FFFFFF000000003FFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFF955595AAFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFDFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFBBEEFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => I9(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_01 => X"FFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFF",
      INIT_0C => X"C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFF",
      INIT_19 => X"FFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFC7FFFFE7F3FFFFFFFFFFE01FFFFFFFFFFFFFFFFFFCFFFE07FBFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFE03FF81FFFFC0FC079FFFFFFFF807FFFFFFFFFFFFF3FFFE0FFF81F87",
      INIT_1F => X"003FE07C07FFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFF1FF",
      INIT_20 => X"FFFFFE07000003FFFF80FFF07FFFC03E01E0FFFFFFFE01FFFFFFFFFFFFF83FFF",
      INIT_21 => X"FFFF807FF8000781E00FFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFF81800000FFFFE07FFC1FFFF00780F00FFFFFFF807FFFFFFFF",
      INIT_23 => X"1FFFFFF000000C01FFC0001E06007FFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFF02000003FE6F00D7F07FFFF00E03807FFFFFFE0",
      INIT_25 => X"3FFFFFFF807FFFFFC00000000FFFFE00781807FFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_26 => X"FFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFC0D03FFFFF0000003C1FFFFE0181C0",
      INIT_27 => X"FFFC060701FFFFFFFE01FFFFFF000000007FFFFF81F0783FFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFC0003C0C007FC000000F07F",
      INIT_29 => X"00000181AFFFF80FFE0FDFFFFFF807FFFFFC00000307FFFFFE040001FFFFFFFF",
      INIT_2A => X"3E7FFFFFFFFFFFFFFFFFFFFFE03FF87FFFFFFFFFFFFFFFFFFFF0000706001FF0",
      INIT_2B => X"1C08007FE0D03E20001FE0000000003FFFFFE01FFFFFFFF80FFE3E7FFFF81000",
      INIT_2C => X"FFFFE04000F0FFFFFFFFFFFFFFFFFFFFFF80FFE00003FFFFFFFFFFFFFFFFC000",
      INIT_2D => X"FFFFFF00003021E1FFFF3FCF80007F8000000000FF80000000007FFFE07FFFE1",
      INIT_2E => X"FF80FFFE03FC0001000380FFFFFFFFFFFFFFFFFFFFFC03FF80000001FFFFFFFF",
      INIT_2F => X"07FFFFFFFFFFFFFC0FC0C18307FFF07C1E0001FE0000000003FE0000000001FF",
      INIT_30 => X"00000007FFFE03FFC007F00007C1FC03FFFFFFFFFFFFFFFFFFFFF00FFE000000",
      INIT_31 => X"3FFC0000001FFFFFFFFFFFFFF03F8302001FFF00E0398087F8000000000FF800",
      INIT_32 => X"FFF03FE0000000001FFFF80FFF001FC0001F07C01FFFFFFFFFFFFFFFFFFFFFC0",
      INIT_33 => X"FFFFFFFF00FFF00000003FFFFFFFFFFFFFE0400408007FF003C07F03FFE07FFF",
      INIT_34 => X"0FFF819ADAD0C0FFCD0F807FFFFFFFE03FFC00FF00006C1F00FFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFE03FFE0000000FFFFFFFFFFFFFF8300387003FF803F80E0",
      INIT_36 => X"FC01FF01001FFE0600000103FFFFFE01FFFFFFFF80FFF81FFF8181007F0FFFFF",
      INIT_37 => X"00FE7FFFFFFFFFFFFFFFFFFFFFF80FFF80000001FFFFFFFFFFFFFFFC0E000000",
      INIT_38 => X"F038000003F00DF800007FFFF8000007FFFFFFF803FFFFFFFE03FFF1FFFE0604",
      INIT_39 => X"FFFFF81810007FFFFFFFFFFFFFFFFFFFFFFEC03FFF00000007FFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFC0E000000FF003C00000FFFFF000001FFFFFFFC00FFFFFFFF80FFF",
      INIT_3B => X"FFFFE03FFF3FFFE0606000C7FFFFFFFFFFFFFFFFFFFFFE40FFFC0000001FFFFF",
      INIT_3C => X"00003FFFFFFFFFFFFFFF038000007FE40F000001FFFFE00E00FFFFFFFE003FFF",
      INIT_3D => X"FFF8007FFFFFFF80FFF07FFF8181F0001FFFFFFFFFFFFFFFFFFFFFF803FFF000",
      INIT_3E => X"F00FFFC3FF0000FFFFFFFFFFFFFFFC0FC1FBC7FFF038180007FFFFE01FFFFFFF",
      INIT_3F => X"C01FFFFFFFFFC000FFFFFFFE03FF01FFFE0607C0103FFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFE03FFF8FFFFFC3FFFFFFFFFFFFFFE03F00001FFFC06060400FFFFF",
      INIT_41 => X"F3001FC0000000003FFFFE0001FFFFFFF80FFE03FFF81C0F0040FFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFF00FFFE1FFFFF87FFFFFFFFFFFFFF80FC00007FFF8101",
      INIT_43 => X"C1FFFE000FFC003F00000000007FFFF00803FFFFFFE03FFC0FFFE0703C1F81FF",
      INIT_44 => X"C0E07E07FFFFFFFFFFFFFFFFFFFFFC03FFFC7FFFFE1FFFFFFFFFFFFFFE01F000",
      INIT_45 => X"FFF007C00387FFFC007FF041FC0000000003FFFF807007FFFFFF80FFF01FFF81",
      INIT_46 => X"FFE07FFE070181F81FFFFFFFFFFFFFFFFFFFFFF00FFFF0FFFFFC7FFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFF800F000C1FFFF001FFC10FF00000000007FFF801E00FFFFFFE03",
      INIT_48 => X"0FFFFFF81FFF80FFF81E0607F03FFFFFFFFFFFFFFFFFFFFFD03FFFC3FFFFF0FF",
      INIT_49 => X"8FFFFFC3FFFFFFFFFFFFFC001C00007FFFE00FFF06FFE0A4407B5E3FFF000FC0",
      INIT_4A => X"FFF0007F8007FF0000000701FFE0780C1FC0FFFFFFFFFFFFFFFFFFFFFF40FFFF",
      INIT_4B => X"FFFF03FFFE1FFFFF8FFFFFFFFFFFFFE020702001FFFE000FFC1FFFFFFF81FFFF",
      INIT_4C => X"FFFC07FFFFFC0003FF0007FC0000001C03FF81F0103F01FFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFC0FFFF87FFFFE1FFFFFFFFFFFFE01C0C18303FFC00007F07FFF",
      INIT_4E => X"0003C1FFFFFFF000FFFFF0003FFF0003F0000000780FFE07E0000E03FFFFFFFF",
      INIT_4F => X"3FFFFFFFFFFFFFFFFFFFFFD03FFFF1FFFFF87FFFFFFFFFFFE0078103FC0FF000",
      INIT_50 => X"01FFFFC003800307FFFFFFC003FFFFF001FFFF001FC0000001E03FF81F800038",
      INIT_51 => X"E07F0C01E1FFFFFFFFFFFFFFFFFFFFFFC0FFFFC3FFFFF0FFFFFFFFFFFF803E00",
      INIT_52 => X"FFFF81FC0007FFFF803F800C1FFFFFFF001FFFFFE01FFFFF00FFFFFFFFFFC3FF",
      INIT_53 => X"FFFFFF3FFF81FE78079FFFFFFFFFFFFFFFFFFFFFFF03FFFF0FE07FC3FFFFFFFF",
      INIT_54 => X"8FFFFFFFFFFFFF0FF8003FFFFF03FFC0703FFFFFFE007FFFFFC1FFFFFE07FFFF",
      INIT_55 => X"FFFF3FFFFFFFFFFFFFFF07FFF03FFFFFFFFFFFFFFFFFFFFFFFFC0FFFFE3C003F",
      INIT_56 => X"FFF840007E1FFFFFFFFFFFFE7FF180FFFFFE3FFFC7C1FFFFFFFC01FFFFFF3FFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F",
      INIT_58 => X"FFFFFFC0FFFFF00001F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFC03FFFFC00003F1F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFF00FFFFF00000FC70007FFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFE00007F00000FFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFF80001FE00003F",
      INIT_61 => X"0FF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFF000",
      INIT_63 => X"0FFFFFC000FFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_65 => X"FFFFFFFFF03FFFFFC00FFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF80FFFFFFFFFFFFC001FFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFE03FFFFFFFFFFFFC03",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F800FFFFF",
      INIT_70 => X"7E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_72 => X"FFFFFFFFF87C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFF0F801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F000FFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C003FFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FF",
      INIT_7D => X"FFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFF80E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03C3FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F0FFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003E3FFFFFFFF",
      INIT_08 => X"87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60F",
      INIT_0A => X"FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFF7F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFDFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8FC03FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C003FFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFF",
      INIT_20 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
      INIT_22 => X"FFFF7FC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFF",
      INIT_2D => X"F81FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFF9FE3FFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06FE44FFFFFC8FFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDFD63FFFFFB7FFFFFFFF",
      INIT_34 => X"5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF661F137FFFFE",
      INIT_36 => X"7C99E3FFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98",
      INIT_38 => X"FFFFFFF017F8FF060E04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFD05F03FFF838F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFF627F907FFFF66FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8FE79FFFFD8CFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F3F9E7FFFF3F3FFFFF",
      INIT_41 => X"FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE3FFFF",
      INIT_43 => X"FFFFCFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFE7FF9FFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FF59FC9FF0FFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97F847F0DFE23",
      INIT_5B => X"80FF67FD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FC",
      INIT_5D => X"FFFFF980F171E23FCF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFF653E33F099F24FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFC04FD43CC27E03FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF257E18F32DFB27FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9BFC43CCA7F79FFFFFFF",
      INIT_66 => X"017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9679C0F9A9E",
      INIT_68 => X"9E0CBE3E7BC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7",
      INIT_6A => X"FFFFFFFFFFFE72FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF",
      INIT_70 => X"593FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80E",
      INIT_72 => X"FFFFFFB3F934FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFE49E45FFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFF96F914FFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43E051FFF8E7FFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60F804FFFE79FFFFFFFF",
      INIT_7B => X"E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFE51FFFF3",
      INIT_7D => X"3F943FFFCF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFCFE403FFF3E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFF3F9D8FFFE79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE3E7FFF9E7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FCFFFFFF01FFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFE0FFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFCFF",
      INIT_16 => X"FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_17 => X"FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF9FFFFFFFFFFF",
      INIT_18 => X"FFFFFFFF803FFFFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFEFF",
      INIT_1A => X"FFFFFFF9FFFFFFFFF0000FFFFF3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFBFFFFF",
      INIT_1B => X"FFFEFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_1C => X"DFFFFFFFFFFFFFFFE7FFFFFFFF07FC1FFFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFF7FFFFFFFFFFFFFFF9FFFFFFFF1FFFE1FFFF3FFFFFFFFFFFFFFE7FF",
      INIT_1F => X"FFFFFF9FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE7FFFFFFFCFFFFE7FFFCFFFFFFFFF",
      INIT_21 => X"3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFF",
      INIT_24 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE7FFFFFFFF",
      INIT_25 => X"9FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFBFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFF87FFEFFFF7FFFC3FFFCFFFFCFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFEFFF",
      INIT_28 => X"FF1FFFBFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC7",
      INIT_29 => X"FFF7FFFE0FFFFFC0FFF9FFFCFFFF07FFC0FFFF3FFF07FFFFF83FFE7FFFE7FFFF",
      INIT_2A => X"FFFF9FFFFFF83FFEFFFFF9FFFFFE0FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFDFFFF33FE0FF33FFEFFFF1FFFF9FFF33FFFCFFFE4FFFFFE47FF9",
      INIT_2C => X"C0FF9BFFE7FFFC3FF07FCC7FFBFFFFE3FFFFF83FFFF7FFE1FFFFFFFFFFFFFFFF",
      INIT_2D => X"E7FFFFFFFFFFFFFFFFFFFF7FFFCCFF01FF07FF9FFFC7FFF87FFE0FFFF3FFFF3F",
      INIT_2E => X"FFCFFFE07F01FE3FFF9FFFF27F81FF3BFFEFFFFF87F81FFEFFFFDFFF83FFE7FF",
      INIT_2F => X"FCCFFF07FF0FFFFFFFFFFFFFFFFFFFFDFFFF7BFFFFF81FFFFFFF6FFFC0FFF83F",
      INIT_30 => X"FE37FFCCFFFF3FFF03FFFFF8FFFE7FFFEDFFFFFE7FFF9FFFFEFFE0FFC1FFFF7F",
      INIT_31 => X"FE07FFFDFFF3FFFC8FF99FFFFFFFFFFFFFFFFFFFF7FFFDCFFFFFCC7FFBFFFD9F",
      INIT_32 => X"FFE7FFE07FF9FFFF33FFFCFFFCFFFFFFCFFFF9FFFF13FFFFF8FFFEFFFFF9FFFF",
      INIT_33 => X"FFFFEFFFFFF3FFFFF7FFE3FFF77FE6FFFFFFFFFFFFFFFFFFFFDFFFF33FFFFF79",
      INIT_34 => X"CCFFFFFCCFFF9FFF81FFE73FFCCFFFF3FFF39FFFFF39FFE7FFFC0FFFFFF1FFFB",
      INIT_35 => X"FFFFF3FFEFFFFFBFFFFFCFFFFFDFFF1FFFC7FFCFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_36 => X"FFFFFDFFFF87FFFFF83FFE7FFF3FFFC9FFF23FFFCFFFCCFFFFFE67FF9FFFF1FF",
      INIT_37 => X"FE7FFFEFFFFFFC07FFBFFFFEFFFFFF99FFFE7FFCFFFF1FFF1FFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFF7FFFF1FFFFFF1FFF9FFFDFFFF07FFE1FFFF3FFF83FFFFF83F",
      INIT_39 => X"1FFFFFF1FFF9FFFFBFFFFFF03FFEFFFFFBFFFFFE07FFFDFFF33FF9FFF9FFFFFF",
      INIT_3A => X"3FE67FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFCFFFF",
      INIT_3B => X"FFFFF3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFBFFFFFFFFFFFC7FFFE7FFE0FFE7",
      INIT_3C => X"9FFF87FF88FF99FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFE7FFFFFFF07FF0FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFEFFFF",
      INIT_3F => X"FFFFF9FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFBFFFFFFF",
      INIT_40 => X"FEFFFFFFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF",
      INIT_43 => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFE7FFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFEFFFFFFFFFBFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF",
      INIT_4D => X"79FFFFFF33FFFFF1FFFFFFFFE7FFE139FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFF3A4FFFFFF8C8FFFFFFF327FFFFFFC39FFFFBFE7FFFFFFFFBFFFFE",
      INIT_4F => X"F1FCFFFFF9E7FFFF3C9FFFFC03FFFFFFFB97FFFCFBF9FFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFF83FFFFFFF3BFFFFFFE93FFFFFFF267FFFE003FFFFF",
      INIT_51 => X"FCFCFFFFFFE007FFFF20CFFFFF787FFFF1C3FFFFFFC01FFFF9FDE7FFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFCFFFFFFFD84FFFFFFE011FFF",
      INIT_53 => X"FFFF203FFFF604FFFFFFF3B7FFFC01BFFFF9C27FFFF247FFFFFF3F7FFFC7E000",
      INIT_54 => X"FFFC0FFE3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FC3FFFFFFF3FFFFFFF230FFF",
      INIT_55 => X"FFFC7F1FFFFFF480FFFFD943FFFFFFCE1FFFF2507FFFE401FFFFE1DFFFFFFCF9",
      INIT_56 => X"FFFFFFF3E7FFE61FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE450FFFFFF8007FF",
      INIT_57 => X"FFFFE1FFFFFFFC007FFFFFC001FFFF6D1FFFFFFF38FFFFC961FFFFD28FFFFFC3",
      INIT_58 => X"007FFFF710FFFFFFCFDFFF3A7FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD3FF",
      INIT_59 => X"FFFF8A4FFFFFFF87FFFFFFF8FFFFFFFFC93FFFFDB4FFFFFFFCF7FFFF05DFFFF8",
      INIT_5A => X"FC003FFFFDA5FFFF803FFFFFFF3E7FF9ECFF0FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFCA13FFFFFFE1FFFFFFFB9FFFFFFFD267FFFF6DBFFFFFFF3CFFF",
      INIT_5C => X"FFFFCF1FFFF18C7FFFF491FFCF1C3FFFFFFC01FFE7B8F93FFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFCF2C0FFFFFFF87FFFFFFC001FFFFFF019FFC7D867FF",
      INIT_5E => X"FF0F7D9FFFFFFF3E7FFFCF0FFFFF0247FF3E247FFFFFF3F7FFFEFBCE7FFFFFFF",
      INIT_5F => X"3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39B03FFFFFEE4FFFFFFFFDFFFFFFFF267",
      INIT_60 => X"FFFFFE019FFE3CFE7FFFFFC003FFFF3D87FFFC3DBFFCFE1FFFFFFFCF9FFFF3FE",
      INIT_61 => X"007FFFCFE1F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF6E4FFFFFF399FFFFFFFF7F",
      INIT_62 => X"FFFFFFFC7FFFFFFFE67FFDF1F9FFFFFF0007FFFC33BFFFFC7CFFF9FC1FFFFFFF",
      INIT_63 => X"FF0FFFFFFCFDFFFFBFDFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFF9F8F3FFFFFC0F3",
      INIT_64 => X"FFFFFFFFF3FFFFFFF3FFFFFFFFD9FFFFCFFFFFFFFFFFFFFFF9CFFFFFFBFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_03 => X"FFFFFFFFE7FFFFFFFFFFFFC7FFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF1FFFF3FFFFFFFFFFFFFFE7FFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFDFFFFF7FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFCFFFFFFFFFFFFFFF9F",
      INIT_08 => X"FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFE",
      INIT_09 => X"CFFFE3FFE1FFC3FFFFDFFFFFFFFFFFFFFFFFF9FFFF3FC1FFFFFFFFFF3FFFFFFF",
      INIT_0A => X"FCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFBFFF0FFFB3FF27FFFF7FFF87FC7FFFFD7FFFE7FFF87E07FFFFDFFF",
      INIT_0C => X"FFFFFF3FFFF3FFF0FFFFF0FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFCFFFD9FFCCFFF9FFFFDFFFECFF1FCFFFEFFFF9FFFECFC",
      INIT_0E => X"FE7FFFD3F9FFD7FC7FFFDFFFD3FFFFC1FFFF9FFFC7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFBFFF87FFFF7FFFB3FC3F1FFC3FF",
      INIT_10 => X"2FC7FE0FFFFDFFFE0FE7FC1FF5FFFF3FFFEFC07FE7FFFE7FFE4FFC1FF0FFFFFF",
      INIT_11 => X"FFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFC7FFE7FFC9FFFFDFFFE3FF",
      INIT_12 => X"FF7FFF8FFC9FFFF9FFFFE7FFF93FDFFFFFDFFFFDFFFC3F01FE1FFFF9FFF9BFF0",
      INIT_13 => X"E7FFF0FFEFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFCFFF67FF",
      INIT_14 => X"FF9FFD9FFFFDFFFCFFE07FFFEFFFFF9FFFCEFF3FFFFF7FFFF3FFF0FFFFF07FFF",
      INIT_15 => X"FFFFCFFFFF9FFF83FF9FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFBFF",
      INIT_16 => X"FFF3FFE67FFB3FF27FFFF7FFF33FCFFFFF9BFFFE7FFF33FCFFFFFDFFFFCFFF9F",
      INIT_17 => X"FFFF7FFE7FFFFE7FFFFE7FFE6FFF3FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFCFFFC3FFE0FFE3FFFFDFFFECFF3FFFFE0FFFF9FFFE0FFBFFFFF7",
      INIT_19 => X"7FEFFFFFDFFFFCFFFDBFFFFC9FFFF9FFF99FFCFF9BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF7FFF87FEFFFFFC7FFFF7FFFC",
      INIT_1B => X"FFFF9FFFFFFFFFFFFF7FFFF7FFF0FFFFF07FFFE7FFE4FFF3FE67FFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFDFFFF3FFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFE7FFE00007FFFFFFFFFCFFFE7FFFFE3FFFF9FFFC7FFCFFCBFFF",
      INIT_1E => X"FF3FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF7FFFF",
      INIT_1F => X"FFFFDFFFFFF003FFFFFFFFFDFFF80201FFFFFFFFFF3FFFFFFFFFFFFFFE7FFFFF",
      INIT_20 => X"FFF9FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFF7FFFFFC10FFFFFFFFFE7FFFFFFFFFFFFFFFFFCFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF",
      INIT_23 => X"FFFFFCFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFF3FF",
      INIT_24 => X"FFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"E6EFFFFFFFFFF9D9FFFFE7FFFFFEFFFFFFDE7FFFFFFEFFFFDFF9FFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE6EFFFFEFFFFFFFFFE5FFFFFFF",
      INIT_2A => X"FB7FFFFFFFD33FFFFFFFFFE12FFFFF9FFFFFFB03FFFF79FFFFFFF007FE01E007",
      INIT_2B => X"FFFF1FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF813800FF103FFFFFF",
      INIT_2C => X"E65FFFFFFFECFFFFFFFC01FFFFFFFFFF80BFFFFE7FFFFFE61FFFFD27FFFFFFFC",
      INIT_2D => X"9FFFFFFFF3FFFEFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE05FF3FF",
      INIT_2E => X"FFA5FFDFFFC97FFFFFFF3BFFFFFFFE7FFFFFFFFFFE93FFFFF9FFFFFFCB7FFFD4",
      INIT_2F => X"FC8DFFFF107FFFFFFDCFFFFBF371FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFE84FF7FFCA5FFFFFFF8E7FFFFFFE05FFFFFFFFFFA49FFFE67FFFF",
      INIT_31 => X"FFF81FFFFFF303FFFD00FFFFFFE003FC0079C7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFB93E1FFF313FFFFFFC00FFFFFFFB91FFFFFFFFFE767",
      INIT_33 => X"FFFFFF9DBFFFFE7FFFFFE60FFFF507FFFFFFF8FFF001E31FFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE64F17FFE64FFFFFFF399FFFFFFE45FFFF",
      INIT_35 => X"FFF993FFFFFFFFFE06FFFFF9FFFFFFCB7FFFD49FFFFFFFE3FFFEFF017FFFFFFF",
      INIT_36 => X"41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF813CDFFFC97FFFFFFF77FFFF",
      INIT_37 => X"FF7C8FFFFFFFE04FFFFFFFFFF81BFFFFE7FFFFFD8DFFDF127FFFFFFF27FFFBF8",
      INIT_38 => X"FC9FFFEFED07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE24FF7FF985FFFF",
      INIT_39 => X"FFF393FFFFF8F3FFFFFFFF993FFFFFFFFFE00FFFFF9FFFFFF393FE1841FFFFFF",
      INIT_3A => X"6F07FFFFFFE73FFFBF269FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FD",
      INIT_3B => X"FFFFEE0FF7FFE66FFFFFE7CFFFFFFFFE64FFFFFFFFFF9D3FFFFE7FFFFFE64FF8",
      INIT_3C => X"FFFFC99FE39CCFFFFFFE3E7FFE3F8B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFF993FDFFFC9BFFFFF9F9FFFFFFFFF89FFFFFFFFFE76FFFF39FF",
      INIT_3E => X"DBFFFC007FFFFF867FFE07FFFFFFF9FCFFF8FF3DFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFE26FF7FFF8F7FFFFF3E3FFFFFFFC07FFFFFFFFFFC",
      INIT_40 => X"FFFFFFFFF77FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFDFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFCFFFFFFFFFFFFFF3FFE3FFFFFFFFFFFCFFFFFFFFF802FFFFFF3FFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_55 => X"FFFFFBFFFFFF3FFFFFFFFFFFFFCFFF8FFFFFFFFFFFF3FFFFFFFE00003FFFFCFF",
      INIT_56 => X"F03FFFF3FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFEFFFFFFCFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFCFFFFFFFE07F",
      INIT_58 => X"FFFFFF1FFFFC7FFFCFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF3F",
      INIT_5A => X"FFFFFFFCFFFFFFFDFFFFFCFFFF3FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF",
      INIT_5C => X"CFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFDFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFF3FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF7F",
      INIT_5F => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFCFFFF",
      INIT_60 => X"FFFFF1FC0FFFFE0FFFFCFFFCFFFFFFF8FFFF3FFFCFFC7FFFFFFFFFCFFFFFFFFF",
      INIT_61 => X"3FFFC7FFCFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF",
      INIT_62 => X"FFFFFFFEFFFFFFC7F9FFC3F83FFFF3FFF1FFE1FFE1FFFCFFFE1FE0FFFFF1FFFF",
      INIT_63 => X"FFFFC3FFFCFFFE0FFE1FFF0FFFDFFFF7FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFBFFFFFF3FE7FE07E7FFFFCFFFC3FF87FFF7FFF3FFF87FC3",
      INIT_65 => X"CFFFFCFFCFCFFE4FFFF3FFFBBFFB3FFD3FFF7FFF0FFFFE1FFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFCFFCFFFBFCFFFFF3FFF3FFFCFFF1FFF",
      INIT_67 => X"FC3FF07FFF3FFF83FC3F3FFD9FFFCFFFF8FFEFFFE6FFFDFFFC9FE3F33FFFFFFF",
      INIT_68 => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF3FF3FFFFFBFFFFCFFFCFF",
      INIT_69 => X"FFF3FFF3FFE4FFCDFFFCFFFE4FE6FCFFF07FFF3FFF83FF8FFFCFFFF7FFE67F07",
      INIT_6A => X"DFFFD9FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFCFFEFFFFFE7F",
      INIT_6B => X"FBFFFFF9FFFFCFFFCFFF3FFF3FFFF3FFF3FF9FFFFF93FFFCFFFE6FFE3FFF3FFF",
      INIT_6C => X"FBFFF9FFFF7FFF67FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF3F",
      INIT_6D => X"CFFFFFFCFFE7FFFFE7FFFF3FFF3FFCFFFCDFFFCFFFCEFEFFFFFEE7FFF3FFFBBF",
      INIT_6E => X"FFCFFFE4FFECFFE6FFFDFFF99FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFF3FFFFFFFFF9FFFFFDFFFFCFFFCFFFB3FF07FFF3FFF93F93FFFFB9F",
      INIT_70 => X"F0FFFFE4FFFF3FFF87FF93FF9BFFF7FFF77FFFF9FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF3FFFF3FFFFFFE1FFE3FFFCFFFE1F",
      INIT_72 => X"FFF3FFFFFFFFFFFFC3FFFCFFFF1FFF1FFF0FFFDFFFC1FFFF83FFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFE7FFF7FFF8FFFFE1FFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFF8000FFFFFFFFFFF3FFF",
      INIT_76 => X"FFFFFCFFFFFFFFFFFFFFFF3FFFFFE00FFFFFFFFFCFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_77 => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFE0003FFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFCFFFFFFC03FFFFFFFFF3FFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFF",
      INIT_7A => X"FFF3FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFCFFFF",
      INIT_7B => X"FFFFF3FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFCFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF3FFF",
      INIT_7F => X"FFFFFCFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    I13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFCF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"F7B7FFF3FFF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFF99FFEFFFFFE7F7FFFFFF3FFFE7F3FFFFFFFFF2FFFFFFE03FFFFFF",
      INIT_08 => X"F9CFFFFFFFDC1FFF8FFFE67FFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFA67FFBFFFFF9F9FFFFFF81FFF9FC03FFFFFFFCBFFFFF",
      INIT_0A => X"FFF67FFFFFEFBFFFFFFF537FFE7FFF9BFFFFFFFFFFCA9FFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FE7FFFFE7E7FFFFE08FFFCFFECFFFFF",
      INIT_0C => X"13F3BFFFFFFF9CFFFFFE00FFFFFFFD4DFF99BFFE43FFFFFFFFFF087FFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67801FFFFF801FFFFF937FF1",
      INIT_0E => X"FFFE407FFC7FEEFFFFFFFC73FFFFF9FBFFFFFFF507FFE7FFF93FFFFFFFFFFC01",
      INIT_0F => X"FFFFFFE137FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99E4D3FFFFE7E7F",
      INIT_10 => X"FFFFFB0DFFFFF923FFFBF91BFFFFFFE007FFFFE00FFFFFFFD79FFF9FFFE6FFFF",
      INIT_11 => X"7FFF91FFFFFFFFFF826FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67936",
      INIT_12 => X"FFFF81E403FFFFEC17FFFFE48FFFEFE467FFFFFF9CCFFFFFC07FFFFFFF4EFFFE",
      INIT_13 => X"FFFD00FFC03FFE03FFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFE67923FFFFFB6DFFFFF903FF807F37FFFFFFFFBFFFFFFD9FFFF",
      INIT_15 => X"FFF800FFFFFFF46FFFE7FFF807FFFFFFFFF861FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFE99E4DFFFFFEDB7FFFFE4C7FFE7F29FFFFFFBE07FF",
      INIT_17 => X"FFFC79FFFFFFFD9FFFFFFFD19FFF9FFF66DFFFFFFFF86223FFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000923FFFE3B65FFFFF935FFFBF9B3FF",
      INIT_19 => X"FFEFE6E7FFFFF3E7FFFFFFF77FFFFFFF727FFE7FFD9BFFFFFFFFE1C89FFFFFFF",
      INIT_1A => X"007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BE02FFFFA67B7FFFFE4DB",
      INIT_1B => X"9FFFFFB37FF11F99CFFFFFCFC3FFFFFFDCFFFFFFFCCCFF98DFF26FFFFFFFFF8F",
      INIT_1C => X"FFFFFFFF7C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E7909FFFE38F",
      INIT_1D => X"4F3FFFDE3E7FFFFFFDFFC007E7FFFFFF9F0FFFFFFF38FFFFFFF11BFE003FC19F",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C6",
      INIT_1F => X"FFFFFFFFDFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFDFBFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"3FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE7FFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFDFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFF3FFFFFFFFFFFF81FE1FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF9FFFFF",
      INIT_2C => X"FFFE7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFCFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFCFFFFFFFFFFFFC7FFE3FFFFFFFFFFFFFFFFFFF9FFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF3FF",
      INIT_2F => X"FF07FFCFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7",
      INIT_30 => X"FFFFFFFF9FFFFFFFFFFFFFE7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFCFFFFFFFFF",
      INIT_31 => X"3FFFFFFFFFF007FF3FFFFFFFFFFFFFFFFFCFFFFFFFFFFFF9FFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFCFFFFFFFFFF8F0FFCFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE7FFFFFFFFFFFFFF7FFFFFF",
      INIT_35 => X"FFDFFFFFFFFFFFFFFFF3FFFFFFFFFE671FF3FFFFFFFFFFFFFFFFFCFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF9FFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFF3FFFFFFFFFFFFFFFCFFFFFFFFFFB8E7FCFFFFFFFFFFFFFFFFFF3",
      INIT_38 => X"FFFFFFFFCFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE7FF",
      INIT_39 => X"FFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF3FFFFFFFFFFE3FFF3FFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF",
      INIT_3B => X"F9FFFFFFFFFFFFFE7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFC",
      INIT_3C => X"FFFFFFFFF3FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFE7FFFFFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF3FFFFFF",
      INIT_3E => X"FFCFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFF9FFE7FFFFFE0FFE7FF9FFFFFF07FFF7FF87FFF8FFFE1",
      INIT_40 => X"FFFC8FFF83FF3FFFFFFFFFFFFFFF3FFE07FFF3FFFF7FFFCFFFFFFEFFFBFFFFFC",
      INIT_41 => X"FF03FCFFC1FFFFFFFFFFFFFFFFFFFE7FF9FFFFFF91FF9FFE3FFFFFC9FFFDFFCC",
      INIT_42 => X"F3FFF7FF3BFFF33FFCCFFCFFFFFFFFFFF9FFFCFFF01FFF87FFF87FFF3FF81FE0",
      INIT_43 => X"FCFFF67F91FC1FF1FF23FFFFFFFFFFFFFFFFFFF9FFE3FE03FCE7FE7FF87F80FF",
      INIT_44 => X"FFEFFE03FE0FFFCFFE7FFFCFFFF3FFF3FFF1FFE97FE3FFF3FFE5FFFCCFFFC9FF",
      INIT_45 => X"FBBFFE73FFF3FFF9FEE7F9FFC3F9CFFFFFFFFFFFFFFFFFFFE7FFA7F80FF1FFF9",
      INIT_46 => X"FFFFE3FFE7FFBFFFFFF33FFF7FF8FFFF1FFFE3FFCFFFC7FF00FF87FFCFFFCFFF",
      INIT_47 => X"FF3FFF3FFFE0FFF9FFFFCFFF07FC1FE7FF3FF3FFFFFFFFFFFFFFFFFFFF9FFE4F",
      INIT_48 => X"FFFE7FF93FFFFFC7FF9FFE7FFFFF9FFFFDFFCFFFFCFFFF1FFF3FFF1FFFFFFE7F",
      INIT_49 => X"FFFFFFF9FFFCFFFE7FFF33FFF3FFFF3FF89FE07FCFFCFFC7FFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFF9FFC07FFFFF8FFE7FF9FFFFFE7BFFF7FF3BFFF7FFFCFFFCFFFF",
      INIT_4B => X"F31FF3FFFFFFFFFFE7FFF3FFF9FFFCEFFFE7FFFCFFE7FF39FF3FF3FF8FFFFFFF",
      INIT_4C => X"FF1FFFFFFFFFFFFFFFFFFFE7FF83FFFFFF3FF9FFE7FFFFFCCFFFDFFCCFFF9CFF",
      INIT_4D => X"F83FFF03FFE0FFCFFFFFFFFFFF9FFFCFFFE7FFF33FFFCFFFF3FF9CFCE7FE7FCF",
      INIT_4E => X"F9BFF9FF3FF23FFFFFFFFFFFFFFFFFFF9FFE7FFFFFC07FE7FF9FFFFFF07FFF7F",
      INIT_4F => X"FFF3FFFDFFFBFFFE3FFF87FF3FFFFFFFFFFE7FFF3FFFCFFFC0FFFF9FFFCFFE63",
      INIT_50 => X"3FFF3FFC1FE0FFE7FCFF80FFFFFFFFFFFFFFFFFFFE7FFFFFFFFF97FF9FFFFFFF",
      INIT_51 => X"FE7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFCFFFFFFFFFFF9FFFCFFFF3FFF87FFE0",
      INIT_52 => X"FFFFFFFFC1FFFCFFF8FFC7FFFFFFFFDFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF3FFFF",
      INIT_54 => X"FFFFCFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF",
      INIT_55 => X"FFFFFF9FFFFFFFFFFFFFE7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFCFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFF3FFFDFFFFFFFFFFFFFDFFFFFF90211FFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFE7FFFFFFFFFFFFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF3F",
      INIT_58 => X"FFFFFFFCFFFFFFFFFFFFFFFCFFFE3FFFFFFFFFFFFF3FFFFFC00003FFFFFFFFFF",
      INIT_59 => X"E00007FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE7FFFFFFFFFFFFFF7FFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF3FFF8FFFFFFFFFFFFFCFFFFFF80001F",
      INIT_5B => X"FFFFFFFFFF9FFFDFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF9FFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFCFFFF7FFFFFFFFFFFFF3FF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFDFFFFFFBF",
      INIT_65 => X"E7FFF000FFFFFFFFFFFF980FFFF8F27FF1FFFFFFCFFFFFF4FFFFFFFFFFE040FF",
      INIT_66 => X"FFFFCC7FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFEFB3FFFCFFFFFFFF8CFFFC3FFFF",
      INIT_67 => X"BFFE4FFFF38FFFC3F3FFFFFFFFFFFE4D3FFFF049FFE043FFFF3FFFFF99FFFFFF",
      INIT_68 => X"FE67FFE007FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF06CFFEF3FFFFFFFF3",
      INIT_69 => X"07FFFFF80EFFF13DFFCF19FF800FFFFFFFFFFFF834FFFFF803FFF927FC007FFF",
      INIT_6A => X"9FF9F9FFFFF3CFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE4AFFFFFC37FF00",
      INIT_6B => X"FFF037FFC9FFFFFFE783FF8007FFFE7FFE773FFFFFFFFFFFC053FFFFE49FFFE4",
      INIT_6C => X"F9907FF3927FF673FFFF8F9FFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFF001FF",
      INIT_6D => X"FFFFE3FFFFF81B1FFF33FFFFFF9E03FFB39FFF00FFF28CFFFFFFFFFFFFB90FFF",
      INIT_6E => X"FFFE053FFFE049FFC049FFF9EFFFFC013FFFFFFFFFF21FFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFE7FFFFF90CFFFCE7FFFFFE65BFFCC27FFCF1FFE013FFFFFFFF",
      INIT_70 => X"CFFFFFFFFFFFF810FFFFE927FFC927FF84FFFFE3CEFFFFFFFFFF193FFFFFFFFF",
      INIT_71 => X"7FFFFFFFFFFFFFFFFFFFFFFFCFFFFFE587FF801FFFFFF99EFFF909FFF003FFB1",
      INIT_72 => X"FFCF67FE873FFFFFFFFFFFFBD3FFFFA09FFF241FFC93FFFFF01FFFFFFFFFFCE6",
      INIT_73 => X"FFFFFFE39CFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF960FFE463FFFFFE6FBFFE137",
      INIT_74 => X"910FFFC4DFFF3CFFF0DCFFFFFFFFFFCF034FFFFEC03FFCC27FE667FFC7CE7FFF",
      INIT_75 => X"FF1F3FFFF3FFFFFFFE79FFFFFFFFFFFFFFFFFFFFFFFF3FFFFE4B1FFF387FFFF3",
      INIT_76 => X"FCE7FFFF8F700FFB133FFCE3FFE003FFFFFFFFFE18003FFFFB41FFF33BFF19CF",
      INIT_77 => X"CE7FFCE79FFCFE7FFF8001FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFE7FFFF92E7F",
      INIT_78 => X"7FFFE61BFFF39FFFFF3CE73FE060FFF3CFFF1FCFFFFFFFFFF873047FFFCC27FF",
      INIT_79 => X"FFFF39CFFF3CFFFF867FF9F83FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_7A => X"FFFFFFC019FFFF9827FCCC7FFFFCF0FFFF843BFFC73FFC003FFFFFFFFFE3E09F",
      INIT_7B => X"FFFFFF877FFFFEF79FFCFBFFFF3FFFFFF1FFFFFFFFFFFF9FFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFF81FFFFFE79FFFFF1FFFFFFE7FFFE7DE7FF1CFFFBFEFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => I13(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \^o1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFE1FFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFEFFFFFFFFFFFFFFFFFFFFFFFFF16FAFFFFFFFFFFEFFBFEFFFFFFBFFFFFFF",
      INIT_21 => X"E7FABFFFFFFFFFFE3FFFFFFFFFFFFFD2FFFFFFFFEBFFFFFBFFFFF8FF9FFFFFFF",
      INIT_22 => X"FBFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFE5ABFFFFFFFFFFF",
      INIT_23 => X"FFAFFBFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFBFFFFFEFF5FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFE",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFF3FFFFFFFFFFFFFE7FFFFFFFFFFFFF",
      INIT_26 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFF2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFF",
      INIT_29 => X"EFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF",
      INIT_2B => X"FFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFB3FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFF6BFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFF",
      INIT_33 => X"FFFFFFFFBFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFE7FFFFFFFFDFFFFFFE1FFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFC6FFFFFFFFFFFFFFFFFFBFFEFFFFFF",
      INIT_36 => X"FFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFE2FFFFFFFF73FFFFFFFFFFFC5CFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFF0FFFFFFF968FFFFFFF9BFFFFFFFE53FF",
      INIT_39 => X"FFFEFFFFFFFFCCFFFFFFFFFAFFFFFFE3FFFFFFFFFFFFFFFFFFFFF55BFFFFFFFF",
      INIT_3A => X"FFFFBFFFFFFFF4BFFFFFFDFFFFFFE3FFFFFFCFFFFFFFFFFFFFD4FFFFFFF9FFFF",
      INIT_3B => X"FFFFC107FFFFFF40D7FFFFE2FFFFFFFF41FFFFFFFFFFF450BFFFFFFFBFFFFFDB",
      INIT_3C => X"FFFFFFFD001FFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFF6BFFFFFC602FF",
      INIT_3D => X"FFFFE083FFFFFE3FFFFFFF07FFFFFFF00AFFFFFFE807FFFFFE3FFFFFFFFFE7FF",
      INIT_3E => X"8FD3FFFFFFE3FFFFFD03FFFFFFFFFFF40FFFFFFFFAFFFFFD3FFFFFF83FFFFFFF",
      INIT_3F => X"FFFFFFBBFFFFFC0EAFFFFFFC5E0FFFFFF5F57FFFFE2FFFFFFF998BFFFFCFFFFF",
      INIT_40 => X"FFFFD3FFFFFFFF6BBBFFD64FFFE6E9FFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFF",
      INIT_41 => X"FFE1FFFFFF83FFFFA9EAFFFD76BFFFFFEFFFFFFFCA47FFFFFE180FFFFFFF6C2F",
      INIT_42 => X"FFFFFC7CBFFF5A8FFFF0FB7FFFFFF33FFFFFD13FFE559AFFFC7E1FFFFFFDAFFF",
      INIT_43 => X"FFBFFEFFFFFFFFFFFFFFFFFFF7BFFFFFF0FFFFFFFFFCA5FFFFFFFEB3FFFFE2FF",
      INIT_44 => X"FFFFD3FFFFFFFFEAD3FFFFFE3FFFFFFFD2FFFFF000FFFE626FFFFFFFFFFFFFFF",
      INIT_45 => X"5FFFE2F3FFFFFFC3FFFFFEBFFFFFFDDBFFF8001FFFF6D1FFFFFF7FFFFFF0F93F",
      INIT_46 => X"1FFFFFFE583FFFFE0FFFFFFFC7E3FFFF4CFFFFA1FFFFFFFFFBFFFFFDB4FFF8FA",
      INIT_47 => X"FC5EFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFCFFFFFFFF4FFFFFFFE49",
      INIT_48 => X"3FFFFFF7FFFFFF992FFFFFFFDAFFFFFFFC03FFFFFFE3FFFFFFFC1FFFFF9657FF",
      INIT_49 => X"FFFBBFFFFFEDFFFFC603FFFF6FBFFFFFFDBFFFFFD51FFFFFEF3FFF6C93FFFE0C",
      INIT_4A => X"BFFFFFFD1FFFFFFFF1E1FFFFFF4392FFFFE2FFFFFFF0777FFFFFFFFFFF4FFFFF",
      INIT_4B => X"FFFFFFF6FFFFFFFFFFFC2EDFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFDF3FFFFFFFFFF8B53FFFFFF4FFFFFFC03FFFFFFF83FFFFFFFE5FFFFFFFE3F",
      INIT_4D => X"F7FFFBFFFFFFF96FFFFFFF77FFFFFDFFFFFFFFFFFFFCAFFFFFFFFBFFFFFD363F",
      INIT_4E => X"FFFFFFFFFFFFFFFFFF6BFFFFFFF17FFFFFF93F1FFFFFFC7F3FFFFE0FFFFFFF43",
      INIT_4F => X"FFFFFFF8BFFFFFFFF3FFFFFFFFFFFFFFFFFFFFC3EFFFFFFFFFFFFFFFFFFBFFEF",
      INIT_50 => X"BFFFFFFFFFFFFF478FFFFD070FFFFFFFFFF6FF0FFFFFE3FFFFFF66BFFFFFFC3F",
      INIT_51 => X"8F47FFFFE1FFFFFFFD743FFFFFFFFFFEACBFFFFFFA7FFFFFEAFFFFFFFFFFFFE3",
      INIT_52 => X"FFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFBFFFFFFFFCBFFFFFFF1E0FFFFFF",
      INIT_53 => X"7FFFFFFAFDFFFFFFD3F7FFFFFF87CAFFFFFD2FFFFFFFFFFFFFFFFFFFFF6E3FFF",
      INIT_54 => X"FFFFBFFFFFFFFFFFFF5BFFFFFFE3FFFFF1073FFFC4D8FFFFFFFFFF9FAAFFFFFF",
      INIT_55 => X"FCFFFFFFFE08AFFFFFFA783FFFFE2FFFFFFF9653FFFFFFFFFF1203FFFFFFEBFF",
      INIT_56 => X"FFFFFFFFFFFFE58FFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFF3FFFFFF",
      INIT_57 => X"FFFFFFFFFE697FFFFFF8FFFFFF2B8FFFFFFF3E1FFFFFFF2D2FFFFFF7FFFFFFFF",
      INIT_58 => X"FFFFF9863FFFFFF27FFFFFC7FFFFFFFFFFFE951FFFFFFDFFFFFFD3FFFFFF87FF",
      INIT_59 => X"FFFFFFFFFFFEBFFFFFFFE7FFFFFFFB1BFFFFFFDDEFFFFFE1FFFFFFFC01FFFFFF",
      INIT_5A => X"E98BFFFFFE3FFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFBFFEFFFFFFFF",
      INIT_5B => X"E3FFFFFDBFFFFFF6BFFFFFFFFFFFE01FFFFFFF2FFFFFF834BFFFFFF4CBFFFFFF",
      INIT_5C => X"FE2FFFFFFFFAEFFFFFFFFFFFFFFFFFFFFFA7FFFFFF1FFFFFFFFFFFF041FFFFFF",
      INIT_5D => X"FFFFFFFBFFEFFFFFFFFFFFFFFFFFFF3FFFFFFFFCFFFFFFFFF7FFFFFFFFFFFFFF",
      INIT_5E => X"C17FFFFFFFE2FFFFFFFFC5FFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFF5FFFFFFFFE3FFFFFFFFFFFFFBFFFFFFFFFFFFFEBFFFFFFF7FFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFF",
      INIT_66 => X"F1D76A3B83FFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFEFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_68 => X"BFFEFFFFFFFFFFFFFFFFFFF4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2FFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFDFFFFFFE400000007FFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFF53FFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"F63FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF69EB35983FFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFF7F",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => DOADO(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => addra(17),
      I1 => addra(16),
      I2 => addra(14),
      I3 => addra(15),
      O => \^o1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    I3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal ram_ena : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFBE6BFFFFFFFFFFFFFFFFFFFF62EFFFFFFFFFE5DFD6F",
      INIT_01 => X"FFFFFFFFFFFFF29FFFFFFFFFFFFD1BFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFCE86FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4CFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3DFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFD7FFF94FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFAFBFFBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFEAFF30EFBED14FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFF702FFFFFFFFFF50CF30FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"E00DFFFFFFFFFFFFFFFFFFFFFFF20111100FFFFFFFFFFFFFFFFFFFFFFD0250AF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFE00EFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFD3CFF906FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30B02FFFFFFF",
      INIT_0B => X"FFF10EFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90033443334BFFFFFFFFFFFFFF00",
      INIT_0D => X"411550910FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBFFBFAFFFFFFFF",
      INIT_0E => X"FFE26A0BF70EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF202",
      INIT_0F => X"F905DDD10FFFFFFFFFFFFFFFFFFFFFF30C90DFFFFFFFFFFFFFF20EFF60EFFEFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFF129701BA21FFFF18FFD02FFF57FFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFF903F03FFFFFFFFFFFFFFFFFFFFFFE4FFFFFF10F",
      INIT_12 => X"21DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF502443014441BF",
      INIT_13 => X"FFFFFFFFFFD4476566657EFFFFFFFFFFFFFF60AFF21EFFFFFFFFFFF401433333",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFAFBFFBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90237EFF1036FFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFF407CF70BEEEDEFFFFFFFFE3232333333412FFD34102420320AFFFFFFFFFFF",
      INIT_17 => X"AB00FFF6002322343201FFFFFFFFFFFFFFFFFFFD0154500FFFFFFFFFFFFFFFFF",
      INIT_18 => X"BEF02EEEECFFFFFFFFFFFFFFFFF20043444202FFFFFFFFFFFFFFFFFFFF01AB89",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF91AE03E5BFFFFFFFFFFFFFFFFFFFFFFFFFFC03",
      INIT_1A => X"FFFFFF6067A02FF31FFFFFFFFFFFFA07FFFFC5FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFF400168519F74FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBF",
      INIT_1D => X"F42CCCDB9CFFFFDEFB0EFB0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFC07FFF20FFFFFFFFFFFFFFFFFFFF7666610356324FFFFFFFFFF",
      INIT_1F => X"FF10EFEDFF40EFFFFFFFFFFFFFFFFFFF02FFFFFF00FFFFB0AF21F82D209FFFFF",
      INIT_20 => X"40288720AFFFFFFFFFFFFFFFFFFFFFFFFFFB655630156522FFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFA09FFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFE8DFFFFFFFFEFEFFFFFFFFF2015220521089EFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBFFBFAFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF701F1504FFF",
      INIT_25 => X"FFFFFFFFFFFFFFFF57FF10FFC1DFFFFFFFFFFFF434555624FFFF1085059408A5",
      INIT_26 => X"FFFFFF0043443400FFFFFEEF10A01FC2DFFFFFFFFFFFFFFFFFFE0398C00FFFFF",
      INIT_27 => X"FFFFFFFFFFB3FF705FF35FFFFFFFFFFFFFFFFFFFF2BF10FFF11EFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC04CEE40AFFFFFFFFFFFFFFFFF",
      INIT_29 => X"322444328FFFFFFFFFF32D0410B1022AFFFFFFFFFA09FFD00FFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFAFBFFBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40143",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFF10353401F100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"EFFFFFFFFFFFF45FDEEDFEFFFF5454AAB995543FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"A2B26FFFFFFFFFFFFFFFFFF92915ACB40CEDFFFFFFFFFFFFFFFFFF107F00E801",
      INIT_2E => X"FFFFFFFFFFFFFFFFFD10FABF3DFFFFFFFFFFFFFFFFFF4299AA9A00FFFFFFFF30",
      INIT_2F => X"FFFFFFFFFFFFC0266520AFFFFFFFFFFFFFFFFFFFFFFFFFFF600F205E00BFFFFF",
      INIT_30 => X"E51FFFFFFFFFFFFC0AFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC998970061576DFFFFFFFFFFFE902E0",
      INIT_32 => X"8702F32DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBFFBFAFFFFFFFFFF",
      INIT_33 => X"FF106767506FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8510",
      INIT_34 => X"3420251226FFFFFFFFFFFFFFFFFFF70000F10FFFFFFFFFFFFFF227666724FFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFF54DEDE9910FFFFFFFF40EF00BFFFFFFFFFFFFFFFFFF302",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFC20007909FFFFFFFFFFFFFFFFFFFFFF1620B00FFE",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC04DCE40AFFFFF",
      INIT_38 => X"FFFFFFFFFFE1911702FFFFFFFFFFFFFFF601FCE41FFFFFFFFFFFFA061BFDFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFAFBFFBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41FF01F90FFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFF606019FFFFFFFFFFFFFFFD7FFFFFBAFFFFFF20EEEEB03FFFFFFFFFFFFFFF",
      INIT_3C => X"20FFFF30EFA09F04FFFFFFFFFFFFFFFFFFFDCBEE60B20CEFFFFFFFFFFFFFFFFF",
      INIT_3D => X"5006EFFFFFFFFFFFFFFFFFFFFFF00F20E307FFFFFFFFFFFFFFFFFFFF00888A11",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFD0154510AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_3F => X"FFFFFFF000FFF41FFFFFFFFFFFFE09B106FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803F01F10DFFFFFFF",
      INIT_41 => X"F710AFF50720A900AC017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBFFB",
      INIT_42 => X"04333305FFFFFF408989504FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFA00DFFF103410FA08FFFFFFFFFFFFFFFFFFFFFD0490511CFFFFFFFFFFFFF0",
      INIT_44 => X"00EF10FF00FFFFFFFFFFFFFFFFFFFF00FFFF2150FFFF3244300424208FFFFFFF",
      INIT_45 => X"3B8B308EDFFFFFFFFFFFFFFFFFFFFFFFFFFF10F02208FFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FF03FF9002CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD104FFE3BA0",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFF901FF01FF00FFFFFFFFFFFFF908095100EFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBFFBFAFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0330FFDA924A12F5A00FFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFE700FA0EF2005FFFFFFFFFFF10FFFFF04FFFFFF304445304FFF",
      INIT_4B => X"FFFF00FFFF30D05FFFFFFC400EFFFFFFFFFFFFFFF700BFFFFFFF80CB00FFFFFF",
      INIT_4C => X"FFFFFFFEC008F05F9003DFFFFFFFFFFFFFFFF404FF10FFD01FFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF30808F80150125210344FFFFFFFFFFFFFFFFF",
      INIT_4E => X"1FFD01FFFFFFFFFFFF01F00FE2002FFFFFFFFFFF04FFFF80006FFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFAFBFFBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF0",
      INIT_50 => X"FFFFFFFFFFFFF0111FFFC00CE007FF11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFF20EEDEC03FFFFFF30EFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"CFFFFFFFFFFFFFFD01FFFEFFFF6000407FFFFFFFFFFFFFFFFFB100DF70EFFA00",
      INIT_53 => X"FFFFFFFFFFF30FFF10EEFA03FFFFFFFFFFFFFFFFFF109A9A10F20FFFF8101500",
      INIT_54 => X"F3030BFFFF7225F009FFFFFFFFFFFFFFFFFFFFFFFFFFF3005FF03FFF208FFFFF",
      INIT_55 => X"D10EFFFFFFFFFF0195DFFF306FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD06FFF00FCFB04FFFFFFFFFE10CFD02FF",
      INIT_57 => X"104F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBFFBFAFFFFFFFFFFFF",
      INIT_58 => X"306767403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF911CFFC00DFFF",
      INIT_59 => X"001CF408FFFFFFFFFFFFFFFFE53FFF9002DFEEFFFFFFFFFFF108656404FFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFF00667700FF03FFA006FF9002AFFFFFFFFFFFFF708FD10110",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFF92AFFF0029FFCFFFFFFFFFFFFFFFFFECFFF2004FF82EF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF216FFFE002AFF62017FFFFFF",
      INIT_5D => X"FFFFFFDFFFF0012FFE8FFFFFFFFE003FFFA01CFFFFFFFFFFFFFF0002AFFFFEFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFAFBFFBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1BFFFFF7378BFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFF109FFFFFFFFFFFFFFF31DEEDE06FFFFFF73EEFFB28FFFFFFFFFFFFFFFFF",
      INIT_61 => X"B3FF81CFFFFF8333AFFFFFFFFFFFFBCFF621257CFFFF62EFFFFFFFFFFFFFFFFF",
      INIT_62 => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFB02EFFFFFFFFFFFFFFFFFFFFFF96FFFFA7EF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFD05FFFFFFB425FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6",
      INIT_64 => X"FE74EFFFFF51DFFFFFFFFFFFFFD24FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF702DFFFEFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBFFBFA",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBFFBFAFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFAFBFFBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"0000000000000000000000000000000000000000000000FBFAFFFFFFFFFFFFFF",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => I3(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => addra(16),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => addra(17),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"70FFE3317FFFDFFFFFFFFFF37FFFFFFD9FE303861FFEC78E081C00717E7000FF",
      INIT_01 => X"FFC18003F820073F7FE4FFFEFEE3FFFFFF007C71DEFFDE7FE73FFFFFF3FFFFDE",
      INIT_02 => X"FFFFFF9FB3FFFF800FFFFFFBFFFFFFFFE4FFFFFFFFFF9C8E3BFFFC7D04602001",
      INIT_03 => X"FF83003007FE0E0007E2C00FCFF3DFFA7FFFFF8FFFFFC1C3E27F3DFFFFFFFDFF",
      INIT_04 => X"9FFFFFE3F7FFFFFF7FCFFFFE68FFF7FF9FFFFFFFFFD3FFFFFFFFF9B6FDCE3FB3",
      INIT_05 => X"DFC130FC0FFE0D84E00FF8FC003F39183E7F877FE8FFFFFF3FFB1F263FC3F8F3",
      INIT_06 => X"09E71EF7C7F3DFFF0FFFFFFFFFFFFFFFF9C7FFFFFFF9FFFFFFFF37FFFFFFFEE6",
      INIT_07 => X"DFFFFFFB19370383F07BE88083C01FF7F800F9C1E1CDFED9FFE7FFFFFFFFFC7C",
      INIT_08 => X"FF7FFFFFC0BF0071FC0E077EF9FFEFFFFFFCFFFF07E03FFF7FFFE7FFFFFFFE6F",
      INIT_09 => X"9FFFFFFDBE7F9FFFFF61FF1E0DEC0FE30603E07FFF8003C40726347FDFBF8FFF",
      INIT_0A => X"6FFFFC2FFFFDF3FC3FF23000CFF2301F01C7FFFFFFFFE3FBFC05FFFFFFDFFFFF",
      INIT_0B => X"FFFE7FFFFCFFFFFFF27FFE7FFFFE0F8FF817F83F821400C0FFFF000F910DB09C",
      INIT_0C => X"3E4C90C2718FFFF51FFCFFEFF03FC4CC03FC0C873C077FFE3FFFFF1F8FFC13FF",
      INIT_0D => X"E7FDFFFFFF9FFDFFFFF3FFFFFF84FCFFFC31B83E0C005FF07FDC53000377F820",
      INIT_0E => X"000FFFE800FFC6C609070467DEDEF3FFBFFFF9DBF1CC203C1C7FB7FFF27FFFF8",
      INIT_0F => X"FF88F3FFABFBE7FFFFFC7FFF87FEFFFBFFFE01F9FFF9FC558EBA0CFE87FF1218",
      INIT_10 => X"F837F0612000FFFFF003FF80FB780E61FFF9FFFFFFFFFF0324661801C4738C67",
      INIT_11 => X"7F03823D9FAE007FFD8FF1FFFFFFF7FFE667FFFFFFFFFB14E7FFFFF046041973",
      INIT_12 => X"02A6F4DC2FF097C0880007FFFF800FFF83E9C073CFF9FFFFFFFFFFFA02CC0040",
      INIT_13 => X"8001B801F1F70E118677F7E0EDFDFB0FAFEFFFFFF87C873FFFFFFFFE4CFFF7CF",
      INIT_14 => X"D83FFFB37C38B9E8603FC64FD1040033FFFE007FFF838C13E7FFF3FFFFFE7FFF",
      INIT_15 => X"FFFFF1FF3C18422006400BF9C7DC3011C01FACB6FEFEFFF0FFF83BB0FFFFFFFF",
      INIT_16 => X"C7FFFFFFFF587FFE3AF035982E007DBBF3E018018FFFF001FFFE0741F3CFFFFF",
      INIT_17 => X"0EE13FFFFFFFFF6FFCF031C4DFD9E31D1F811A50D9103FAEE8FF7BFFC3E3DB37",
      INIT_18 => X"FFB609FF6F3FF9FFFFFF67FFFE70019DDE440C03E7CF8C62200CFFC007FFFC9D",
      INIT_19 => X"0003FFF8307FFCFDBFFFFFFFBFFF8080130000000042E271430FCC9FBEDC70EF",
      INIT_1A => X"FF7FF9FFF7FFF07FFCDFFFF7FFFFFF8FFE77FE7CFF63A078CB9FBF1000001FFF",
      INIT_1B => X"200000FFFF003C3FF20FFFFFFEFFFFFFFF7FF4100383FFFCC88303FCC0FE2C46",
      INIT_1C => X"FC0BBE007FC773F7FFC70FC1FFFB7FFFFFFFFFFFFEF9FEFFECB3BF00E3A61FC6",
      INIT_1D => X"33F9C6F018880003FFF001E0FFEC7EFC3FFFFFFFFFF9A3C060FF5FFFFFF31C77",
      INIT_1E => X"142F54FD7070580A4F581B807EF7EE0EC780E25DFF7B77BDB6399F617FF80DCF",
      INIT_1F => X"8067B07E0E07E4380F0200000BFFD00783FF3CF941FE9F7FFF1FFD0431B3C0B4",
      INIT_20 => X"F3FF7C06000001419780C2F0602FC01E01C173FFE10F03BFF77FFFFFFFF03BFF",
      INIT_21 => X"596780EF30000FC0C01C1FF470383000000FFF80160FF8000003DFF7FFEDFFFF",
      INIT_22 => X"FFF0FFBFFFFFFF580C00000D0FFC03FFC0C407007C0600DF3701FC065FEFFCA4",
      INIT_23 => X"178FDEF800000401FDC0003F0600E36078A000080001BFBC00183DC10180000F",
      INIT_24 => X"1F801C000FF9FFFFFFFFFFFFF030000016D9881B1202883680C0780ED8DC06F0",
      INIT_25 => X"7607F8C9C0420173E00000200CC3E560FC0C07040673C010360007FFF000E0C8",
      INIT_26 => X"FF8401CF01EAF637003FC1FFFFFEF9FFAFC0A05FFDC70000003809FE0F030080",
      INIT_27 => X"20FC064F03FF3C780E0189E3FF80000000E713FF83E03878403C9F00C440000F",
      INIT_28 => X"023800001FFE0007FC3FFFFFE301FC31FFFBFFE3FE8081C18816DC000000F07E",
      INIT_29 => X"00000240E40F1C0FEB0C2CFFFFF807FEBFEE00000103FC737F0E0011E103F278",
      INIT_2A => X"6DF00F39A00E2000003FF8001FF0F937FFFFFEC473FFFFFF87F0000F02000B30",
      INIT_2B => X"0C181030E16DC3500038E0000000003FDC002018748FF3D80CBE5EF9FFFC3000",
      INIT_2C => X"9017E0C000E94818DC3064000000FFE0007FC4C001F49FB1304FBFFFFC79E000",
      INIT_2D => X"FE3DFF03B03060C0C0FE3FDFC000E78000000000D3C00000000037FFE03FFDD0",
      INIT_2E => X"FF81FFFF034C0003800781C32FFF881800000BFFD803FF63C00000DDD19C3FBF",
      INIT_2F => X"07E0FBFFFFFFF3FC0FE0C08207BBE83A3F00039E00000000035E0000000001F3",
      INIT_30 => X"00000007BFFE078A900E30000F80EC0050F8FE707000002FFE000FFFC30FF800",
      INIT_31 => X"FF9097CFFA9E07FE3FFFFFEFF0138102000B9700C03C810EF80F7FFFB80C7800",
      INIT_32 => X"FFF031E0000000000FBFF81FC6002380003E07E03421C3F980000000FFE0003F",
      INIT_33 => X"03FFF000FFFF51DF5FEB7ECFF8FFFFFFFBC0800C18003DF807807F07F6603FFF",
      INIT_34 => X"07818069576EC0D1B2F14071346100E07F9E03260020CC0980ED129BF0000000",
      INIT_35 => X"FFC01C000003FFE001FFFD46F94255593FF6FFFBE7EFAF0077FFFDD3401F80F8",
      INIT_36 => X"F801EF01803A8E000000010345FFFE00FFFE77FF81E13C2F7EC183003E0E006B",
      INIT_37 => X"01FCE1600F1F8038C0000FFF0007FFF195C3397B4440FFFBCFDFBFFC19FDFEB9",
      INIT_38 => X"E0780000076019F200003D139C0000072DDBE9B8039A0E7D7E07A6F3F15F0F06",
      INIT_39 => X"EFE0D83838007B06BD3EFF002100005FF8013FFFC6676CE7E70803FFFFFFFFEF",
      INIT_3A => X"FBFFFF9FDFC1C000001DE003E00000551FF800001FF7F284C00C7C5E3FB81F87",
      INIT_3B => X"F04FE07CAF1F8360F05000C60900079C3CF1001F7FF001BFF9F8C000EF8B0F3F",
      INIT_3C => X"00016E09FC7FFFF8FFCB03D05CA7A5E80F018003887FE012F67FDBF8AF003C31",
      INIT_3D => X"015800740603B781F9546E038381E000198000FF7FFC0407FFFFC007FEFF7B94",
      INIT_3E => X"0FF0FFE7CE8E81FF2FF1FFFFFDFD581FC08EBF37B01C0C100283FFC007FFFF9B",
      INIT_3F => X"E01FFFF8DFFFE000EED9678607A301D2C60F03C010700089FFFFE01C3FFFFF80",
      INIT_40 => X"C0FFBFFF001FC3FB47FFFC43FC3F87FFFFF7FE703F86000F03E0C070400C3FFF",
      INIT_41 => X"E90038DFEFC07FFB9FB07E0001E1AD9FF81F8C038FF83C0E0440C00403BF7E01",
      INIT_42 => X"0006FDFF9C0F04FFFC00FFFFDE3B1FFFCFE0FE0FFFFFFFEFC07E18003DB70103",
      INIT_43 => X"20C45F000DFC00678000000000F79FF80C0766B77D6074880E23E0F0380B8390",
      INIT_44 => X"E0703E0F42040677FFF0F003FFF003FFFFF87AFBFE1B83C83FFFFFFFDC03B821",
      INIT_45 => X"7FF003C18783F7BC003FF002FE0000000001378F8038071F99FFC1F4F01F0583",
      INIT_46 => X"FFC038060F81C08C1C00801DF9FF87C01FFF000FFFFF78F85FAC6F0FE0FFFFFF",
      INIT_47 => X"0F87FFFFF9FFC01F060C0E43F801FFC19DB0000000000E46F801E00EBE0FFF07",
      INIT_48 => X"17003FFC0FFDC0E0183E0306607C00033FF7FE70001FFC002FFFFDE3DB2EF8FC",
      INIT_49 => X"0EE7CDE3F8181FFFFFE7FE083C0000246FE00FFF06E9675B800FA1FB7FC00FE0",
      INIT_4A => X"FFFC007DC01F81FFE07AC703D860FC080FC05A3403FFF1F18000FFF880BFFFFF",
      INIT_4B => X"E000FCFFFF3FFFC907E009FFFFFFFFF030304000DBFC8017FC1E7FFFFF01FFFF",
      INIT_4C => X"FFFE07FBFF7D00037F800E8C0000003C07FD83B0003B80B5804FFFC61C0003FF",
      INIT_4D => X"91E0007FFFC003FFFFF8F58A1E3FC107FFFFFFFF00C04181877BF00007F070FB",
      INIT_4E => X"4007C1D3FF003805F001F0001FB6800190000000F00F760FE00014038007FFFF",
      INIT_4F => X"51E001FFFF870001FFFF002FFFFFE0EAFF4C3F803FFFFFFD700700825E1B7000",
      INIT_50 => X"0FF4AD8007C00103DFF800E003BFC79003DBFF800EC0000003E03FF81FC10070",
      INIT_51 => X"E0E71C01E3824E07FF8E2000007FF0003FFEFEE3B1FCF0F7FFFFBFFFFF807F00",
      INIT_52 => X"FFFF83FE000FFF09007FC01C0EBFE303000BF8F8401F8EBE01EF5DE7F81785DD",
      INIT_53 => X"FFFFE7BE2781F5F806B8443F3FFC38800000FF8000FFF3FF1F8CFFC7FD3EFFFF",
      INIT_54 => X"0FFDFFFFFFCFFE0F7C601FFF2603EBE0F07FFFFFFE0077FFE281C8C98E0F7BBF",
      INIT_55 => X"79FEF6432740337DDE36973FFB1988107CFFFFE000000FFC0803FFFFFE1A0077",
      INIT_56 => X"FFF8A36C6E1FFFFFFFFFFFEDBBFBE0F3DCDC7EF7D3EFDDFFF85B01903FC7FE5C",
      INIT_57 => X"83FF07E486E97FAC286B41B69F580FF27F7FB042E1A3BFFC0000003FF0400FFF",
      INIT_58 => X"3F00003FFFFFF00EF9FCFFA7FFFFFFD37FFFFFE7B6AFFFFFFFFFFFF3FFF97E6F",
      INIT_59 => X"F7FFC3FFFF3F9C9F993EF9FFC19FF807FC7C8C1FCE3FFF04058E0FFFE0000000",
      INIT_5A => X"FF7CC00003F00003FFFFFFC2BFB7E0F69BCFFFFFFFFF3FFFFF9D9FFFFBFFFFFF",
      INIT_5B => X"FD8FFFFFF7FBFF8FFFFC7FF23FF7FBFFFF00FFF0837FC0387FFA3FF80003380F",
      INIT_5C => X"E8000DF33FFDF7000009C1C00FFFFDFF81F90E83000EDBE7FFFFFFFFFFEE677F",
      INIT_5D => X"FFFFF8BFFFFC7BFFFF1FEFFFFFFFE7FFE00FFFFEF7FC07FFFF1FFF30E1F1C879",
      INIT_5E => X"FFBE0623E7E0DE37FFCF81C80000061C003FFFF7F44EFA67183F1F7F8FFFFFFF",
      INIT_5F => X"7FFFFFFFFFFFFFF7F7FFF7FFFFFF9FFFFFCFFF3FFFCF000FFFFFC07FFFFFFFFF",
      INIT_60 => X"FFFFFC7F9EF1F8F3FF8F87FF0FFF0FEAE0000210F1001FFFFFD05E73FE0FFF1F",
      INIT_61 => X"0BFC23FE7FFFFFFFFFFFFF3FC99F7FFFFF67FFFFFFFF7FFFFFFF9CB81EFFF8E7",
      INIT_62 => X"FE1FFFE03FFFFFF0FEF087FBC7FE1E3B9CFFFFFFEF00001FC3F800FFFFFFA2FE",
      INIT_63 => X"FFFFFFE0407FF3FFF1FFFFFFFFFFFFFDFDFC77BFFFFDFBFFBFFFFFFFFFFFFF80",
      INIT_64 => X"7FEFF7FFC07E7FFE03FFFFFFE7FF80FFFF0DE773EE3FFFFFFFFC00007F806001",
      INIT_65 => X"01FF00200FFFFFF5D027FB8D3FDDFFFFFFFFEFFFFFFFF1DFFF3F1FFFFC7FFFFE",
      INIT_66 => X"FE83FFFDDFFFFFFFFFFE3CFFE01FFFFE7FFBFCF7E0DFF01FFFF9DFFFFE01F300",
      INIT_67 => X"FF39E74700073F01007FFFFFFFEBFFBB97FC7F7FFFFFFF39DFFFFFC7DFFCFFFF",
      INIT_68 => X"FFFFFFFFFFE1FFFFDF0FFFFF7FFFFCC3FF11FFFFFFE3FFF1FF80FFE1F3E7FFF1",
      INIT_69 => X"FFC7FFFFFCFEE40C10000DFE0001FFFDFFFFFFF97E0F83FFFFFFFF7FFF7FFFFB",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFCFFFFFBFF83FFFFFFFE43FF00FFFFFFFFFFF6C1F0FFF",
      INIT_6B => X"F9F47EFFF3FF3FF07FF3FF803040000FFE7007FF7FFFFFFFF6FA007FFFFFFFFF",
      INIT_6C => X"DFFFFFFFFFFFFFFFFFFFFFFFFC7FEFFFFFFCFF823FFFFFFE01FF88FFFFFFFFFF",
      INIT_6D => X"FFFFFFDFFFFFFFFFFFC6BDFF81FFFFFF0C6300003FF8401FFFEFFFFFFFFFFAE3",
      INIT_6E => X"FFFFBB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFF7FCBE3FFFFFE71FFC47",
      INIT_6F => X"FF39FF807FFFFFFFFFFFFF790EFF7ADFFEE7FFFFF831840003FFE0C07FFFFFFF",
      INIT_70 => X"81FC1B7FFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFDE3FFFFC48CFFFF",
      INIT_71 => X"FF0083FFFFF88FF867FFFFFFFFFC7FFFF039FFCE3DFF9FDDFF400600001FFF33",
      INIT_72 => X"00003FFE8783FEFBFFFFFFFDFBFFBFFFFFFFFFFFEFFFFFEFFFFFFDF9FFF39FFF",
      INIT_73 => X"FFFFEFFFFFFC3F3FFFFFE0FFC03FFFCFFFFCE1FC3FF1F7FFFFB7FE7EF3FB9020",
      INIT_74 => X"FFF8FFC10880007FFC0F07EBBFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFFFFFF1",
      INIT_75 => X"FFDFFFFFFFF7BFFFFFFFF0FFFFBFFF8FFF33BDBF1FFFE3A7B3FCEFE389FFDFF9",
      INIT_76 => X"C0007EFF70FF63FD71200003FFF71C3FF7FFFFBFFFFBEFBFFF3FFFCFFFF7FFFF",
      INIT_77 => X"9FFFFFFFFFFFFFFFFFFFF7FBFF7FFF903FFF3FFFFFF09FEFFFFFF787F0FFEEFB",
      INIT_78 => X"0F9FFFFF43A001BBFFC1FFDFF7F000001FFF9C60FFDFFFEFFFFFBFFFFFFCFFFC",
      INIT_79 => X"FFFFFFFFF33FFFFFFFFFFFE7FFE3FFFFFFE7FFF600FFDFFFFFFF00FFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFE3C7FEFFFFFC003CFFF1F87FF93C00000EFFE3083FA7FFFFFFFE7FF",
      INIT_7B => X"FFFFFFBFFEFFFC7FFFC03FFFFFFFFFFFFFFF8FEFE8F11FFF8D03FEFFFFFFF98F",
      INIT_7C => X"FFFFFFC07F2FFFFFFFF841FFFFFFFFFC3FFFFFFF1FEE4000FC013FF8801FFCFF",
      INIT_7D => X"F0003F83FFFFFFFFFFFFFFF3FFDFE07FFFFFFFFFFFFFFF27B7A3C47FFF760FFF",
      INIT_7E => X"FF7E585FFFFFFFFCC7F28FFFFFFFF00FFFFFFFFFF9FFFFFFFF3FBD0007F800FF",
      INIT_7F => X"0021F803FFC000FC0FFE7FF1FFFFFFFFFFFFFFF0FFFFFFFFFF9FDFF4CE0E871F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFB03FFE7F9CFD800FFFFFFFE67FFE1FF8F0FFE0FFFFFFC3C0663FFFFDFE3FF3",
      INIT_01 => X"F9FFF9FF88C100F077FF0007F71FF9FFFFFFFFFFFFFFFFFFF01FFFFFFFFE007F",
      INIT_02 => X"FFFFFC1FFFFF87FFFFDE7EE7310037FFFF83FFF8FFFF81FF87FFFFFFC701F9FF",
      INIT_03 => X"F98CFFFF0FC7BFC724030C21E39FDC003FFE7FFFFFFFFFFFFFBFFE7FE7F07FFF",
      INIT_04 => X"7F8F89FFFFFFFFF7FFFFFE3FFFFE1FF99E1F30FFFFFE3EFFBFFFFE63C01CDFFF",
      INIT_05 => X"0F0039FEFFFF3C7FFF1FE01C7F3E0E70078EFFC0007FF8FFFFFFFFFFFFFFFFF8",
      INIT_06 => X"FFFFFFFFE0FD0C07FFFFFFFFFBFFFFFFFEBEA7FFC27E00807FFF7DFFFFFFFFF8",
      INIT_07 => X"FFFFEC1FF01C1003FBFC0001E20FE0000018FB39800F3FFF801FCCE1FFFFFFFF",
      INIT_08 => X"CFFFFFFFFEFFFFCFFF81F803FFFFFFFFFFECFFFCFF300005FF1DF00039F80DF3",
      INIT_09 => X"FC0FFFFFFFFFFFFFFFF037F00FFFFFFFFFFFFFFFFFFFFFFFC0013C0FFFF809F1",
      INIT_0A => X"FFFFFFFFFE0FFFFFFFFFFFFFFFFF80FE0FFFFFFFFFFFFFFFFFFFFE1FFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFBCFE7CEF59FEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE670FFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"00000400000100000000000100000000000000000000000000000047FFFFFFFF",
      INIT_15 => X"DDA34A052FFFFE99880000000001001165F2E3EBEF649C89E66F246200200400",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFF6F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFDBC7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F879BDFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF3A047FFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8B7FCBFFFFFFF",
      INIT_20 => X"FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFA3F",
      INIT_22 => X"FFFFEFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFF9FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF2FFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8837FFFFF",
      INIT_2D => X"FBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFEB9F81BFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE247E66FFFFFEC7FFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1BFB9FFFFFFF3FFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F5F0BFFFFFC",
      INIT_36 => X"3C5DFDFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98C",
      INIT_38 => X"FFFFFFF5AFFCE7041E2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFC85F003FFA7C0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFEF27FE77FFFEF93FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFFDFFFFEDC7FFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBF9F3FFFF0FFFFFFF",
      INIT_41 => X"FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF19FFF",
      INIT_43 => X"3FFFCFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF77FE7FF9FFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FE7BFFAFFE7FFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFDEBF9BFC67",
      INIT_5B => X"D47E27F24FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE61FE",
      INIT_5D => X"FFFFFD55F2C9E6C7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFE123F10F989FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFC15FAA7C4D7D0BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A3F31F203FB6FFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5EFEFEE0FF9BFFFFFFF",
      INIT_66 => X"3DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3AF9F77BC1C",
      INIT_68 => X"FF10DE7EFD37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF",
      INIT_6A => X"FFFFFFFFFFFDFF7BFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55FBC6FFFFFFF",
      INIT_70 => X"A75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57E",
      INIT_72 => X"FFFFFFC7785AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFCDBEAA7FFFED7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF8FE23FFFFA3FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3ED33FFFCEFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED57D2EFFFEFBFFFFFFFF",
      INIT_7B => X"E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3CE583FFFF",
      INIT_7D => X"7F97DFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFDFFAF3FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFF7F9B57FFCF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F9FFF9EFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFCFEFFFF2BFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF7FFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF",
      INIT_16 => X"FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFF",
      INIT_17 => X"FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFE5F5FFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFBFFFFFFFFEC105FFFFE7FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF1FFFFF",
      INIT_1B => X"FFFE7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_1C => X"BFFFFFFFFFFFFFFFEFFFFFFFFE98530FFFF9FFFFFFFFFFFFFFFBFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFEFFFFFFFFFFFFFFFFBFFFFFFFF0FFFF3FFFE7FFFFFFFFFFFFFFE7FF",
      INIT_1F => X"FFFFFF9FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFDFFFFD7FFF9FFFFFFFFF",
      INIT_21 => X"7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFE",
      INIT_23 => X"FFFFFFFFF9FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFF",
      INIT_24 => X"FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_25 => X"BFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF1FFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFF8FFFF7FFFBFFFD5FFF87FFF9FFFF3FFFFFF5FFF9FFFFFFFFFFFFFFFC7FF",
      INIT_28 => X"FE1FFF3FFFFEFFFFFFDFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC7",
      INIT_29 => X"FFEBFFFCCFFFFFEDFFFBFFFCFFFF07FFF0FFFE3FFF83FFFFFD7FFE7FFFCFFFFF",
      INIT_2A => X"FFFF8FFFFFF13FFC7FFFF3FFFFFE0FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFAFFFF33FC7FFFDFFF7FFF3FFFF3FFFBDFFF9FFFFDFFFFFC4FFF9",
      INIT_2C => X"C8FF97FFE7FFFE7FE17FCE7FF9FFFFE7FE47FD3FFFE7FFF1FFFFFFFFFFFFFFFF",
      INIT_2D => X"EFFFFFFFFFFFFFFFFFFFFEBFFFCC7FB1FEEFFFFFFFDFFFF73FFDC7FFE7FFFE3F",
      INIT_2E => X"FF8FFFF0FF0BFE7FFF9FFFF2FFC1FF39FFC7FFFF8FF81FFEFFFF9FFF17FFFFFF",
      INIT_2F => X"FDCFFF87FE8FFFFFFFFFFFFFFFFFFFFEFFFF33FFFFF91FFE7FFF4FFFE9FFFC1F",
      INIT_30 => X"FF7BFFC8FFFE7FFF8BFE9FFCFFFE7FFFC1FE8FFC7FFF3FFFFF9FFA7FDBFFFE7F",
      INIT_31 => X"FE07FFF9FFFFFFFD9FFD3FFFFFFFFFFFFFFFFFFFFBFFFCCFFFFFEE7FFDFFFC3F",
      INIT_32 => X"FFEFFFE27FF9FFFF79FFF8FFFCFFFFFFE7FFF9FFFFBBFFFFF9FFFCFFFFFBFFFF",
      INIT_33 => X"FFFFE7FFFFF9FFFFE7FFC7FFF2FFF7FFFFFFFFFFFFFFFFFFFFAFFFE73FFFFFF3",
      INIT_34 => X"CEFFFFFCC7FFFFFF83FFE77FFDCFFFE7FFF3FFFFFF3DFFE7FFFC07FFFFF3FFF9",
      INIT_35 => X"FFFFE7FFCFFFFFBFFFFFDEFFFF9FFFDFFFEFFFCFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_36 => X"FFFFFAFFFF33FFFFF07FFEFFFE7FFF94FFF87FFF9FFFE67FFFFEEFFF9FFFFBFF",
      INIT_37 => X"FE7FFFC7FFFFFC67FF9FFFFC7FFFFFB1FFFF7FF8FFFF9FFFBFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFEBFFFE3FFFFFE3FFFFFFFFFFFFA7FFF3FFFF7FFF87FFFFF83F",
      INIT_39 => X"BFFFFFFFFFF9FFFF1FFFFFF81FFE7FFFF1FFFFFF4FFFFDFFF33FFCFFF8FFFFFF",
      INIT_3A => X"7FC67FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE7FFFDFFFF9FFFF",
      INIT_3B => X"FFFFE3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF1FFFFFFFFFFFBBFFFF7FFE4FFE7",
      INIT_3C => X"DFFFC7FF88FFD1FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFF7FFF3FFFABFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_3F => X"FFFFFBFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF1FFFFFFF",
      INIT_40 => X"FE7FFFFFFFFFFFFFFFFDFFFFFFFEBFFD7FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9FFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFF3FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_43 => X"FFFFFFFF3FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFF1FFF9FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFF7FFFFFFFFDFDFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFCF",
      INIT_4D => X"F3FFFFDE3BFFFFFBFFFFFFFFCFFFC647FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFF249FFFFFFD367FFFFFE32FFFFFFFC93FFFF7FF7FFFFFEFF1FFFFE",
      INIT_4F => X"F894FFFFFBE7FFFF82CFFFFE83FFFFFFF29FFFB877F9FFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFF607FFFFFEF15FFFFFFC8BFFFFFFF2EFFFFC6B1FFFFF",
      INIT_51 => X"FDF9BFFFFFE857FFFF464FFFFCF1FFFFF887FFFFFFC20FFFF1FFE7FFFFFFFFFF",
      INIT_52 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFEFFFFFFFE90BFFFFFE093FFF",
      INIT_53 => X"FFFC303FFFF26CFFFFFFFBB3FFFC10BFFFFC227FFFE02FFFFFFF3F3FFFC7E499",
      INIT_54 => X"FFFE0FB425FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6E7FFFFFEFBFFFFFFE3C2FFF",
      INIT_55 => X"FFF83FBFFFFFF4C8FFFFC053FFFFFFEE9FFFFFD27FFFE2ABFFFFE1EFFFFFFC50",
      INIT_56 => X"FFFFFFF013FFE2BFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8ACFFFFFF8C03FF",
      INIT_57 => X"FFFE921FFFFFF8027FFFFFE223FFFF0CBFFFFFFFB8FFFFF965FFFF163FFFFFC5",
      INIT_58 => X"007FFFE381FFFFFFCF8FFF137FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2D3FF",
      INIT_59 => X"FFFF804FFFFFFF87FFFFFFF9FFFFFFFFE89FFFFC36FFFFFFFEE7FFFF44DFFFF8",
      INIT_5A => X"FE573FFFF894FFFFC43FFFFFFF103FF8C67F4FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFF3C233FFFFFFE1FFFFFFF116FFFFFFEB6FFFFF01BFFFFFFFBDFFF",
      INIT_5C => X"FFFFEF0FFFFB1A7FFFE6D1FFCFBC3FFFFFFC18FFEF1CF9BFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFEBFFFFFFFFFFFFFFFF87681FFFFFFF93FFFFFFE047FFFFFE89BFFE3C363FF",
      INIT_5E => X"FF6F3F8FFFFFFFBEFFFFDF47FFFF4F2FFE1F277FFFFFF3E3FFFC77EC7FFFFFFF",
      INIT_5F => X"3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DBA7FFFFFCF4FFFFFFFF9FFFFFFFFA6F",
      INIT_60 => X"FFFFFE499FFE3DFE7FFFFF8C7BFFFF7DCFFFFA283FFCFC3DFFFFFFC14FFFF9FE",
      INIT_61 => X"3E3FFFC7F1F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFCE6CDFFFFFFBD1FFFFFFFE7F",
      INIT_62 => X"FFFFFFF87FFFFFF8D6FFFFF0F9FFFFFFC46FFFFE739FFFFC3E7FF9FF3FFFFFFF",
      INIT_63 => X"FC7FFFFFFFFEFFFFBFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF893FFFFFC0F1",
      INIT_64 => X"FFFFFF83F7FFFFFFF3FFFFFFFFFDFFFFC7FFFFFFFFFFFFFFF3FFFFFFF1F3FFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7D",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFEF7FFFFFEFFFFFFFFE7FFFFFFFF7FFFEFFFFEFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDF3FFFFFFFFDFFFFFFFCFFFFFFFFF6FFFFFBFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFF3FFFF3FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFF7FFFFFFFFFFFF87FFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF9",
      INIT_07 => X"7FFBFFFFEBFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFBF",
      INIT_08 => X"FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFD",
      INIT_09 => X"EFFFC7FFD2FFE3FFFF8FFFF7FFFFFFFF6FFFFDFFFF9F91FFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFF7FFF4FFF23FE57FFFE3FFF8FFCFFFFF93FFFF7FFFC7F0BFFFF8FFF",
      INIT_0C => X"7FFFFE5FFFF7FFF0FFFFFD7FFFEFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFEFFF89FFEDFFFCFFFFAFFFE4FF3FE7FFA7FFFCFFFC1FE",
      INIT_0E => X"FF7FFFA9F7FF2BF8FFFFCFFFEDFFFFE1FFFFBFFFE7FEC7FE7FFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF2FFF1FFF93FFFE3FFF3BFE7E9FFC1FF",
      INIT_10 => X"6FE7FE4FFFFBFFFF07F7FF1FF3FFFF7FFFA7F57FEFFFFEFFFFE7FC2FF17FFFFF",
      INIT_11 => X"7F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE3FFC0FFFFAFFFF1FF",
      INIT_12 => X"FE3FFF8FFDBFFFF3FFFFF7FFFB9F8FFA7FDFFFFCFFFC1FBCFFFFFFFBFFFFBFEB",
      INIT_13 => X"EFFFF37FF7FEB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FFF8FFF77FF",
      INIT_14 => X"FF3FF9CFFFF8FFFCFFF2BFFFEE7FFFFFFFCC7F7FFFFE3FFFF7FFE07E5FFA7FFF",
      INIT_15 => X"FFFF9FFFFFBFFF91FF9FFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF1FF",
      INIT_16 => X"FFF3FFDEFFF27FF4FFFFEBFFFDBFC3FFFF53FFFF7FFFB9FEFFFFF8FFFFDFFF99",
      INIT_17 => X"FFFF3FFE77FFFEF7FFFEFFFE6FFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFEFFFD1FFC0FFC1FFFF8FFFE4FFBFFFFF1FFFFDFFFF1FF3FFFFF3",
      INIT_19 => X"BFDFFFFF8FFFFDFFFA9FFFF9DFFFFBFFFB3FFCFFFDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFF7FFF9FFF87FFFFFFFE3FFFCFFFFFFFFE3FFFEFFFF8",
      INIT_1B => X"FFFFDFFFFF7FFFFFFEFFFFF3FFF9FFFFF8FFFFEFFFF67FF7FE27FFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF9FFFFBFFFFFFFFF",
      INIT_1D => X"FF62FFFFFFFFFF7FFC92253FFFFFFFFFDFFFFFFFFFC5FFFF3FFFB3FFC7F89FFF",
      INIT_1E => X"FF9FF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFE3FFFF",
      INIT_1F => X"FFFFAFFFFFF001FFFFFFFFF9FFF62811FFFFFFFFFFFFFFFFFFFFFFFFFE7FFF9F",
      INIT_20 => X"FFF1FFFFFFFEFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFE3FFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF3FF",
      INIT_24 => X"FFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"F377FFFFFFFFFFB9FFFFEFFFFFFC5FFFFFEFFFFFFFFDFFFFBFFFE7FFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5D7FFFFCCFFFFFFFFFAFFFFFFF",
      INIT_2A => X"F87FFFFFFF89BFFFFFFFFFC047FFFF7FFFFFF24DFFFE39FFFFFFF3EFFF14FE93",
      INIT_2B => X"4FFD93FF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3630A2FFB59FFFFFF",
      INIT_2C => X"EB8FFFFFFFC6FFFFFFF90CFFFFFFFFFF017FFFFE7FFFFFE00FFFFE27FFFFFFC9",
      INIT_2D => X"BFFFFFFFFFFFFEFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2DEE73F",
      INIT_2E => X"FFDFFF8FFFEAFFFFFFFFF9FFFFFFFA7FFFFFFFFFFC47FFFFFBFFFFFFDC7FFFCA",
      INIT_2F => X"FFD1FFFF0E7FFFFFFABFFFFBF889FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFF5E3F3FFCCBFFFFFFF8E3FFFFFFE4FFFFFFFFFFF113FFFFE7FFFF",
      INIT_31 => X"FFFC3FFFFFEA07FFFC80FFFFFFF53FFC2848D7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFF0FBE0FFFB23FFFFFFA1C7FFFFFF1B3FFFFFFFFFF72B",
      INIT_33 => X"FFFFFFD31FFFFEFFFFFFE0D7FFF0AFFFFFFFFD7FF431DBDFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9EF33FFF747FFFFFE7DFFFFFFFC2CFFFF",
      INIT_35 => X"FFF23FFFFFFFFFFF307FFFF9FFFFFFCD7FFFB3FFFFFFFFE3FFFC7E267FFFFFFF",
      INIT_36 => X"89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39BE8FFFE27FFFFFFFE3FFFF",
      INIT_37 => X"FEFDCFFFFFFFCEFFFFFFFFFFFD81FFFFEFFFFFFCA5FFEE0B7FFFFFFFD7FFFBF9",
      INIT_38 => X"FCCFFFCFC187FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC6F63FFDE8FFFF",
      INIT_39 => X"FFE13FFFFFF1F7FFFFFFFF21FFFFFFFFFFF147FFFF9FFFFFE13BFE392FFFFFFF",
      INIT_3A => X"54E3FFFFFFE7BFFFBF945FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20BF8",
      INIT_3B => X"FFFFC65FE3FFEBC7FFFFF7FFFFFFFFFC887FFFFFFFFFC81FFFFE7FFFFFC6CFFD",
      INIT_3C => X"FFFF8BBFE1268FFFFFFE1CFFFC1ED13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFF39BF8FFFCD1FFFFFCFAFFFFFFFF800FFFFFFFFFF607FFF8A2F",
      INIT_3E => X"19FFFE277FFFFF8FFFDE03FFFFFFF1FD7FFCFE38FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFF65FE3FFF863FFFFF3F3FFFFFFF80B7FFFFFFFFF8",
      INIT_40 => X"FFFFFFFFEBFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF7FCF3FFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFDFFFFFFF8FFFFFFFF9FFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFC7FFFFFFFFFFFFF3FFF3FFFFFFFFFFFEFFFFFFFFF9FD7FFFFF3FFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF",
      INIT_55 => X"FFFFF5FFFFFE1FFFFFFFFFFFFFDFFFCFFFFFFFFFFFFBFFFFFFFC87F07FFFFCFF",
      INIT_56 => X"CE3FFFFBFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFF7FFFFFD7FFFFFFFFFFFFF7FFEFFFFFFFFFFFFEFFFFFFFE34F",
      INIT_58 => X"FFFFFE0FFFFABFFFEFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFBF",
      INIT_5A => X"FFFFFFFEFFFFFFFBFFFFFDFFFFBFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF",
      INIT_5C => X"CFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF8FFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFF3FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE7F",
      INIT_5F => X"FFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFC7FC3",
      INIT_60 => X"FFFFF8FC1FFFFF47FFFCFFFCFFFBFFFA7FFFBFFFF7F8BFFFFFFFFFCFFFFFFFFF",
      INIT_61 => X"BFFFCFFFC7FFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_62 => X"FFFFFFFDFFFFFFC3FA7FDDF03FFFF3FFF1FFC2FFD1FFFEFFFD3FE1FFFFFFFFFF",
      INIT_63 => X"F7FFC7FFFEFFFF5FFF1FFF9FFF9FFFE3FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFF7FFFFFF7FFFFC0FE3FFFFCFFFD3FF53FFE7FFFBFFFE3FFD",
      INIT_65 => X"EFFFF9FFEF87FE97FFFBFFFB1FFB7FFD3FFF3FFF0FFFFC1FFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFDFFD1FBFFFFF3FFF0FFF9FFFFFFF",
      INIT_67 => X"F83FF83FFF3FFF97F91F1FFA3FFFEFFFF3FFFFFFF7FFF9FFFC9FFBFA7FFFFFFF",
      INIT_68 => X"ECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF7FF1FFFFF1FFFFCFFFDFF",
      INIT_69 => X"FFF3FFF7FFE1FFDAFFFEFFFCFFF0FC7FE0FFFFBFFF93FFDFFFCFFFE3FFF73F0F",
      INIT_6A => X"CFFFDCFEBF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFC7FFFFEFF",
      INIT_6B => X"F3FFFFF9FFFFCFFFCFFFFFFF7FFFFBFFFBFF9FFFFF89FFFEFFFE4FFD7FFF3FFF",
      INIT_6C => X"F1FFF9FFFE7FFE33FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_6D => X"E7FFFFFDFFF7FFFFF7FFFF3FFF3FFDDFFA8FFFEFFFDEFE6FFFFD4FFFFBFFFD9F",
      INIT_6E => X"FFEFFFE6FFC7FFEF7FFCFFFDCFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFBFFFFFFFFFFFFFFFCFFFFCFFFCFFF9BFF27FFFBFFF23F99FFFFB3F",
      INIT_70 => X"E8FFFFE37FFFBFFFC3FF23FFE1FFF7FFE23FFFF9FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFF3FFF3FFE1FFC3FFFEFFFE1F",
      INIT_72 => X"FFFBFFFF7FEFFFFFC7FFFEFFFF7FFE3FFF0FFF8FFFF3FFFF17FFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFDF",
      INIT_74 => X"FFFFFFFFFFFFEFFFFFFD91FFFF7FFFFBFFFFFFFEFFFCFFFF7FFF9FFFFE0FFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFEFFFFFFFFFFF3FFF",
      INIT_76 => X"FFFFFEFFFFFFFFFFFFFFFFBFFFFFC00FFFFFFFFFEFFFFFFFFFFFFFFFFDFFFF7F",
      INIT_77 => X"FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFE0003FFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFCFFFFFFB93FFFFFFFFF3FFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFBFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFEFFFF",
      INIT_7B => X"FFFFFBFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFBFFF",
      INIT_7F => X"FFFFFEFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    I6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"EB4FFFFFFFFBBFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFF9DFFD7FFFFE857FFFFFF7FFFF3F1FFFFFFFFFAFFFFFFE7FFFFFFF",
      INIT_08 => X"F9CFFFFFFFCCCFFF8FFFF67FFFFFFFFFF327FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFF277FF3FFFFF307FFFFFB67FFF9FC1DFFFFFFFF1FFFFF",
      INIT_0A => X"FFF23FFFFFEFBFFFFFFFA63FEF7FFF9BFFFFFFFFFFC09FFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0064B7FFFFFBFFFFFFC1D3FEEFFCEFFFFF",
      INIT_0C => X"ADF93FFFFFFF9DFFFFFFA27FFFFFFA18FF2E5FFE0DFFFFFFFFFF687FFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF001FFFFF877FFFFFFB7FF9",
      INIT_0E => X"FFFFCDFFDA7FC6FFFFFFFEFBFFFFF8F9FFFFFFFFB3FEC27FFB1FFFFFFFFFFC65",
      INIT_0F => X"FFFFFFE807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1FC8FFFFFF5FFF",
      INIT_10 => X"FFFFFCFBFFFFFFF6FFFBF911FFFFFFD3E7FFFFE6C7FFFFFFEA1FFFDFFFE4FFFF",
      INIT_11 => X"7FFF9BFFFFFFFFFF58DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7D25",
      INIT_12 => X"FFFF99FC9BFFFFF10FFFFFFD0FFFEFF60FFFFFFF8E4FFFFFF47FFFFFFEF5FFFE",
      INIT_13 => X"FFFE09FFD05FFE03FFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFF07D31FFFFFDE3FFFFFF13FF8ABF97FFFFFFF91BFFFFE89FFFF",
      INIT_15 => X"FFF001FFFFFFFB43FF267FF8C7FFFFFFFFB079FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFCDFF4CFFFFEF08FFFFFFC47FFCBF1CFFFFFF3D0BFF",
      INIT_17 => X"FFFA7DFFFFFFFDDFFFFFFFEA3FFFDFFFE47FFFFFFFF8E083FFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2ADC3FFFE3D23FFFFFF6CFFF9FC05FF",
      INIT_19 => X"FFEFE44FFFFFF1E7FFFFFFE63FFFFFFEEEFFFF7FF991FFFFFFFFF5D05FFFFFFF",
      INIT_1A => X"6A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99E407FFF37FCFFFFFF599",
      INIT_1B => X"FFFFFFDE3FE301BBDFFFFFEF8FFFFFFFCC7FFFFFFDE1FF0D3FF547FFFFFFFF87",
      INIT_1C => X"FFFFFFFFBF31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4391DFFFE3C7",
      INIT_1D => X"D69FFFEE3FFFFFFFF9FFBD4BF33FFFFFBF9FFFFFFF7D7FFFFFF399FCEEBFC33F",
      INIT_1E => X"FFFFFFBF7FFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3CB",
      INIT_1F => X"FFFFFFFF8FFE7FFFFBFBFFFFFFF7FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFCE6F",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"F9467FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFA1A1FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF3FFFFFFFFFFFFFE",
      INIT_2A => X"FFFFFFFFF8FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFEFFF",
      INIT_2B => X"FFFFFFBFFFFFFFFFFFFC35ABFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFDFFFFF",
      INIT_2C => X"FFFF3FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFC3FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFF",
      INIT_2F => X"FF0BFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFF",
      INIT_31 => X"BFFFFFFFFFFA4FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF8FFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFE7FFFFFFFFF8FCFFCFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFE3FFFFFF",
      INIT_35 => X"FF8FFFFFFFFFFFFFFFF1FFFFFFFFFE7F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFE7FFFFFFFFFFFFFFFE7FFFFFFFFFD1F7FCFFFFFFFFFFFFFFFFFF3",
      INIT_38 => X"FFFFFFFFEFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF7FF",
      INIT_39 => X"FFFFFFDFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF9FFFFFFFFFFC7FFF3FFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFFBFFFD",
      INIT_3C => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFBFFFFFFCFFFCFFE7FFFFFC3FFFCFFF9FFFF7FFFCFFF9FFFFFF",
      INIT_3E => X"BFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF1FFF3FF9FFFFFF07FFF3FFC3FFFD7FFE2",
      INIT_40 => X"7FFC1FFF21FF9FFFFFFFFFFEFFFF3FFD5FFFFDFFFEFFFFEFFF9FFC7FF5FF3FFB",
      INIT_41 => X"FE27FC7FE1FFFFFFFFFFFFFFFFFFFEFFF8FFEBFF39FFDFFE1FFFFFE0FFFCFFE0",
      INIT_42 => X"C7FFF3FFBBFFE67FFDEFFE7FFFFFFFFFF9FFFCFFF03FFF87FFF07FFFBFFD1FE2",
      INIT_43 => X"FEFFE27F3BFCEFF0FE77FFFFFFFFFFFFFFFFFFFDFFC1FF7FFCEFFF3FF87FC4FF",
      INIT_44 => X"FFE5FF07FEDFFFDFFC7FFFD4FFF9BFF9FFFBFFDEFFE1FFF7FFC6FFFCCFFFD9FF",
      INIT_45 => X"FFBFFE73FFF3FFE5FF3FF9FFCBFECFFFFFFFFFFFFFFFFFFFFFFF07FCEFFBFFFC",
      INIT_46 => X"FFFFF3FFF3FFDFFD5FF17FFF7FF1FFFF8FFFE1FFE7FFC7FF01FF8FFFDFFF9FFF",
      INIT_47 => X"FFFFFF3FFFE6FFFCFFFFEFFF87F89FE3FF2FE7FFFFFFFFFFFFFFFFFFFFFFFE4F",
      INIT_48 => X"FFFFFFF29FFFFF87FFCFFE7FFFFFCFFFFCFFC7FFFC7FFFFFFF9FFF3FFF87FEFF",
      INIT_49 => X"FFFFFFF9FFFDFFFC7FFF53FFF1FFFFBFFD1FE4FFDFFCFFEFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFC07FFFFF9FFF7FF9FFFFFE77FFF3FF77FFEFBFFDEFFEFFFE",
      INIT_4B => X"F73FFBFFFFFFFFFFEFFFF3FFFFFFFCEFFFC3FFFCFFFFFFB9FF9FF1FF8FFFFFFF",
      INIT_4C => X"FF9FFFFFFFFFFFFFFFFFFFF7FF1DFFFFFFBFFCFFE7FFFFFC9FFFDFFEEFFF8DFF",
      INIT_4D => X"FC7FFF33FFC87FEFFFFFFFFFFFBFFFFFFFE3FFF79FFFA7FFFFFFFFFC7FFCFFEF",
      INIT_4E => X"F31FF9FFBFF73FFFFFFFFFFFFFFFFFFFFFFE7FFFFFE07FF3FFFFFFFFF03FFF3F",
      INIT_4F => X"FFEFFFFDFFF7FFFF5FFFA7FF9FFFFFFFFFFE7FFF3FFF8FFFCDFFFFDFFFEFFF33",
      INIT_50 => X"3FFFBFFC1FF2FFE7FCFF80FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFE9FFDFFF7FFF",
      INIT_51 => X"FF3FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFBFFFCFFFE2",
      INIT_52 => X"FFFF5FFF8BFFFEFFFC7FD7FF9FFBFCBBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFCFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFCFFFFFFB5DC2FFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFCFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF3F",
      INIT_58 => X"FFFFFFFEFFFFFFFFFFFFFFFCFFFE1FFFFFFFFFFFFFBFFFFF800007FFFFFFFFFF",
      INIT_59 => X"E00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFEFFFFFF754FCF",
      INIT_5B => X"FFFFFFFFFFE0066FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF9FFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFEFFFE3FFFFFFFFFFFFFBFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF7FFFFFFFF3FFFFAFFFFF9FFFE7E7F",
      INIT_65 => X"E3FFF1FCFFFFFFFFFFFF9AAFFFFD7A7FF0F6FFFFDFFFFFE6FFFFFFFFFFE000FF",
      INIT_66 => X"FFFFBA59FFFFFFFFFFFFFFFFFFFFFFFE7FFFFDF1BFFFCFFFFFFFFCCFFF8BFFFF",
      INIT_67 => X"1FFF2FFFE74F7FC0A3FFFFFFFFFFFF289FFFFE0DFFFE91FFBF3FFFFFD1FFF9FF",
      INIT_68 => X"FEE3FFE7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF940FFDFBFFFFFFFF3",
      INIT_69 => X"37FFFFF906FFE323FF95A5FF150FFFFFFFFFFFF336FFFFF907FFF80FFE36FFFF",
      INIT_6A => X"BFF1FDFFFFF3C7FFFFDFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFCDDFFFFF817FF3E",
      INIT_6B => X"FF701FFFFDFFFFFFE790FFE007FFCE7FFCF7BFFFFFFFFFFFE04BFFFFF6DFFFF5",
      INIT_6C => X"FE1AFFE496FFF677FFFF029FFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF92FFF",
      INIT_6D => X"FFFFF3FFFFFD80BFFF37FFFFFFDF2FFFB79FFF05FFF856FFFFFFFFFFFF3B0FFF",
      INIT_6E => X"FFFCA53FFFF269FFF05BFFF97FFFF8D21FFFFFFFFFF31FFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFEFFFFFF864FFEEEFFFFFFE671FFED37FFDF3FFC64BFFFFFFFF",
      INIT_70 => X"EFFFFFFFFFFFF1B4FFFFEDAFFFCD6FFFC4FFFFFBCEFFFFFFFFFF993FFFFFFFFF",
      INIT_71 => X"7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFED03FF930FFFFFFD9E7FF24DFFF293FF24",
      INIT_72 => X"FFC33FFC17BFFFFFFFFFFFEECBFFFF3447FF653FFC91FFFFF81FFFFFFFFFFC64",
      INIT_73 => X"FFFFFFE798FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFB29FFD8A1FFFFFE57BFFE177",
      INIT_74 => X"DB0FFFC4DFFF11FFF80EFFFFFFFFFF87E96FFFFC9EDFFDD0FFE267FFCFC77FFF",
      INIT_75 => X"FE1F1FFFFFFEFFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFED92FFFB93FFFF1",
      INIT_76 => X"FCE7FFFF8E619FFF197FFCD7FFC103FFFFFFFFFE99241FFFF269FFF77FFF99CF",
      INIT_77 => X"DCFFFCE73FFCFCFFFFCFFDFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFBAEFF",
      INIT_78 => X"7FFFECB1FF339FFFFE78E71FF460FFF7DFFFB42FFFFFFFFFFA6F82FFFFEC73FF",
      INIT_79 => X"FFFFB9C7FF79FFF3DF7FF9F93FFFFFF7FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFE0",
      INIT_7A => X"FFFFFF800CFFFF9C6FFC027FFFFCF3FFFFCEB9FFCB7FFE823FFFFFFFFFE1E41F",
      INIT_7B => X"FFFFFF93FFFFFDE3FFFEF3FFFF5FFFE7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFF7CFFFFFEF5BFFC49FFFFFBC3FFFEBAE7FFBDFFF3FCFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => I6(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    O1 : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFCFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFF1FFE3FF8E800000FF",
      INIT_01 => X"00000003FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFBFFDFFE",
      INIT_03 => X"FFFFFFCFF800000007FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFE7F1FF00000003FFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFCFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFF7FFC3FE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F",
      INIT_09 => X"FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFCFFFC1F80000003FFFFDFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFDFFFF3F0000000FFFFE7FFF",
      INIT_0C => X"3FFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFE3FCFFFC080000",
      INIT_0E => X"FFF0000000FFF9FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_0F => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE7",
      INIT_10 => X"FFFFFF9FDFFF00000003FFFFFCFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFF7FFFF80000000FFFFFF7FFFFFFFFFFFFFFFFFFFFFF3FFFFF",
      INIT_13 => X"FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFBFFCC0000007FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FE70000001FFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF39FDFF3000007FFFF7F",
      INIT_19 => X"0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFE000",
      INIT_1B => X"DFFFFF0000003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF",
      INIT_1C => X"FFFE3BFFFFFFFCFFFFFFFFFFF03FFFFFFFFFFFFFDFFFFDFFFF4FF3FFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFF7FFFFC000001FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF",
      INIT_1E => X"6BD0FFFFE03FF80DBFFE1FC0FDFFFFFFFF807FFFFFFFFFFFFF1FFFE07FF80FC7",
      INIT_1F => X"001FF03C0FFFFFFFFFFDFFFFF4000007FFFFC3FFFFFFFFFFFFFFFFFFFFFFE9EB",
      INIT_20 => X"FFFFFE06000003FFFF81FFE03FFF803F03C1FFFFFFFE01FFFFFFFFFFFFF07FFF",
      INIT_21 => X"EFDBC07FF80007C1C01FFFFFFFFFFFFFFFF0000017FFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFF81C000007FFFC07FFC1FFFF80F80E01FFFFFFF80FFFFFFFFF",
      INIT_23 => X"3FFFFFF000000C00FFE0001F03007CFFFFFFFFF7FFFE4000001FFFFFFE7FFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFF07000003FF900128F07FFFF01E03007FFFFFFE0",
      INIT_25 => X"3FFFFFFF80FFFFFFC00000200FFFF9807C1803FBFFFFFFFFCFFFF8000000FFFF",
      INIT_26 => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E03FFEFF8000003C1FBFFE030180",
      INIT_27 => X"FFFE07EE01FFFFFFFF03FE1FFF000000807FFFFFC1E0783FFFFFFFFFFFBFFFF0",
      INIT_28 => X"FFFFFFFFE0000007FFFFFFFFFFFFFFCFFFFFFFFFFC0003C1BFEFFE000000F07F",
      INIT_29 => X"000002C057F8980FFF1ABFFFFFFC0FFFFFFC00000303FFFFFE040003FFFFFFFF",
      INIT_2A => X"3E7FFFFFFFFFFFFFFFC000001FFFFF9FFFFFFFFB8FFFFFFFFFF0000702001FF8",
      INIT_2B => X"1C18007FDF2FC1C0001FE0000000003FFFFFF03F0A7FF8201B4F3CFFFFF81000",
      INIT_2C => X"FFFFF00000F0F7FFFFFFFFFFFFFF0000007FFFE0000C7FFFCFBFFFFFFFFFC000",
      INIT_2D => X"FFFFFF80007061E1FFFE7FEFC0007F8000000000FF80000000007FFFE03FFFE1",
      INIT_2E => X"FF81FFFC03F80001000301BCFFFFF7FFFFFFF4000003FFFF80000003FE7FFFFF",
      INIT_2F => X"07FFFFFFFFFFFFFE0FE0C08787FFF0301E0001FE0000000003FF0000000001FF",
      INIT_30 => X"00000007FFFE07FFE007E0000781F803FFFFFF8FFFFFFFD000000FFFFF000000",
      INIT_31 => X"FFEC0000000FFFFFFFFFFFFFF83F0306001FFF80403E407FF8000000400FFC00",
      INIT_32 => X"FFF03FF0000000001FFFF81FFE001F80001E07C00BFFFFFE7FFFFFFF0000003F",
      INIT_33 => X"FC000000FFFFB80000003F3FFFFFFFFFFFC0C00418007FF803807F03FFE07FFF",
      INIT_34 => X"0FFF81E5252F40FFF2F0000080FFFFE07FFE01DF0000581F81D3EFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFC000001FFFEE0000000FEFFFFFFFFFFFFD004786001FF803F00E4",
      INIT_36 => X"F803FE01001FFE0600000003FFFFFE01FFFFFFFF81FFFC3EFFC3C1807F07FF9F",
      INIT_37 => X"01FE7EFFFFFFFFFFFFFFF0000007FFFFC0000003FBFFFFFFFFFFFFFC12020001",
      INIT_38 => X"F070000003F008F600003FFC7C000006DFFFFFF007E5FFFFFE07FFF1FEFF0604",
      INIT_39 => X"FFFFFC1C1000BFF9FEFFFFFFFFFFFFA000013FFFFE0000000FF7FFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFC1C000000FE007C00000FFFFF800001FFFFFFFC00F83FFFFF81FFF",
      INIT_3B => X"FFFFE07FFFBFFFF060600067F7FFFFFFFFFFFFE0800001BFFFFC0000001FF0FF",
      INIT_3C => X"00007FF7FFFFFFFFFFFF0700235A3FC00F010001FFFFF009FF7FFFFFFF001FCF",
      INIT_3D => X"FFF8007FFFFFFF81FFE8FFFFC1C1E0020FFFFFFFFFFFFFF800000007FFFFF060",
      INIT_3E => X"0FFFFFE3F0F000FFDFFFFFFFFFFFF80FC0C43FFFF03C1C0003FFFFC02FFFFFFF",
      INIT_3F => X"E01FFFFFFFFFC001F9FF9FFE07FF81FFFF070780003FFFF7FFFFFFFFC0000000",
      INIT_40 => X"FF004000001FFFFF8FFFFE21FFFFFFFFFFFFFFF03F06000FFFC06070400FFFFF",
      INIT_41 => X"F9001FE0108000001FFFFF0203FFFE7FF81FFE07FFFC181E0460FFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFF0FB000000FFFFFF3FFFFF87FFFFFFFFFFFFFF807C18003FFF8183",
      INIT_43 => X"00FFFE000FFC007F0000000000FFFFF00C079FF8FFE07FF80FFFF070381903EF",
      INIT_44 => X"C0F07E07BFFFFFFFFFFF0FFC000003FFFFF87FFFFF1FFFFFFFFFFFFFFC01F060",
      INIT_45 => X"FFF007C18703FFF8003FF041FE0000000001FFFF00300FFFE7FF81FFF03FFFC1",
      INIT_46 => X"FFC07FFF0781C1F80FFFFFFFFFFFF83FE000000FFFFFF1FFFFF83FFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFF800F06020FFFF803FFC19FF8000000000FFFF403E0077FFFFE07",
      INIT_48 => X"07FFFFF80FFF80FFFC1E0303F03FFFFFFFFFFF8FFFE000002FFFFFE3FFFFF1FF",
      INIT_49 => X"87FFFFE3FFFFFFFFFFFFFC083C18003FFFE007FF037FDF5BA044A1DFFF801FC0",
      INIT_4A => X"FFF800FF800FFF8000000E01FFF07C0C1FC07DFBFFFFFFFE7FFF000000BFFFFF",
      INIT_4B => X"0000FFFFFE1FFFFF87FFF7FFFFFFFFE030304000FFFF0007FC0FFFFFFF01FFFF",
      INIT_4C => X"FFFE07FFFFFE0007FF80037E0000001C07FFC1F0007F01FBFFFFFFFFE3FFFC00",
      INIT_4D => X"FE1FFF80000003FFFFFC7FFFFE1FFEFFFFFFFFFF00C0C00007FFE0000FF03FFF",
      INIT_4E => X"0001C0FFFFFFF802FFFFF8003FFF0007F8000000700FFF07C0000C07FFFFFFFF",
      INIT_4F => X"0F9FFFFFFFF8FFFE0000002FFFFFF0FDFFFC7FFFFFFFFFFFF00F81061E1FE000",
      INIT_50 => X"01FA7FC001C00103FFFFFFE003FFFFE003FFFE000FE0000001E07FFC1F800038",
      INIT_51 => X"F07F0C01E3FFBFFFFFFFDFFFFF8000003FFFFFC7FFFFF1FFFFFFFFFFFFC03F00",
      INIT_52 => X"FFFF01FC0007FFFF801FC00C0FFFFFFF800FFFFFE03FFFFE00FFA01807EF83FF",
      INIT_53 => X"FFFFFF1FFFC1FE7807DFBFFFFFFFFF7FFFFF000000FFFFFF8FD3BFE3FFFFFFFF",
      INIT_54 => X"87FFFFFFFFFFFF0FF8003FFFFF07FF80F07FFFFFFC007FFFFD83FFFFFF07FFFF",
      INIT_55 => X"FFFE3FFCFFFFFFFFFFFE6FFFFFDFFFFFFFFFFFFFFFFFF0000003FFFFFE38007F",
      INIT_56 => X"FFFC0000FE3FFFFFFFFFFFFE7FF3C1FFFFFC7FFFE3C0FFFFFFFC03FFFFFF1FFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC000000FFF",
      INIT_58 => X"C000003FFFFFE00000F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F",
      INIT_59 => X"FFFFFFFFFFFFFF7FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFC000003FFFFFFC00003E1E803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFF600000FFFFFFF00001FC38007FFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFFC00007F88000FFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE000001FFFFFF80003FC00003F",
      INIT_61 => X"1FF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE347FFFFFF1F",
      INIT_62 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFE000",
      INIT_63 => X"FFFFFFE0007FF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001",
      INIT_65 => X"FE0000000FFFFFFFA017FFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFF8C000007FFFFFFFC4FFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFF2000001FFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007007FFFFFFFFFFFFFC003FFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000401FFFFFFFFFFFFFFF05",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41FFFFFFF8FFFFBF",
      INIT_6F => X"FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000C07F1FFFFF",
      INIT_70 => X"81FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB73FFFF",
      INIT_71 => X"FFFFFFFFFFFF7FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003",
      INIT_72 => X"FFFFC0000783F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFF80000F07C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFC00001C3F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000060FC1FFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10000083F03FFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFE7F",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FEC000001FC0FF",
      INIT_7D => X"00003F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF",
      INIT_7E => X"FFFFE7FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF00",
      INIT_7F => X"FFDE07FC000000FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFEFF0F88000007F91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFF3FE1C6000003FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0CFFFFFFFFFFFFFFFFF9FFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF8710000007FF8FFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF0C000001FFFE1FFFFFFFF",
      INIT_08 => X"87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC3F0000009FF",
      INIT_0A => X"FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"00000000000000000000000001043018310A7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"0000080000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79FF00000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFBFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDBFFFFFFF",
      INIT_15 => X"F4DFB5FAD000016677FFFFFFFFFEFFEE9A0D1C14109B63761990DB9DFFDFFBFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFF56F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFD5BC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF56F8FA47FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7BF18003FFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EFC40007FFFFFFF",
      INIT_20 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7BF000",
      INIT_22 => X"FFF52FE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFD6BF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFF5AFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BF80001FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFF8001FFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFE001FFFFFF",
      INIT_2D => X"E42FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFF",
      INIT_2F => X"FFFFFD6BFFFFFFFFFFFFFFFC79FC7BFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFF0CFE6C7FFFFC0FFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFF8DBF893FFFFF3BFFFFFFFF",
      INIT_34 => X"4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFE23FAF3FFFFE",
      INIT_36 => X"7C58F7FFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFD7C",
      INIT_38 => X"FFFFFFECBFE167860F20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFF",
      INIT_3A => X"BFFFFFFFFFFFFFFFF2BF643E1C3983FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6",
      INIT_3C => X"FFFFFFFF5AFFFFFFFFFFFFFFFF447F9AFFFFF417FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFDF8FFF8FFFFC007FFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFF1F7F9E3FFFF0F9FFFFF",
      INIT_41 => X"FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFC7FFE39FFF",
      INIT_43 => X"BFFFCFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFF",
      INIT_47 => X"F5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFF",
      INIT_54 => X"FFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFF9FFFEFFF7FF1FFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFEDFEBDFCDFF8FFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFB7FE17FB5FC17",
      INIT_5B => X"E67F93FEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFE07FF",
      INIT_5D => X"FFFFF8BDFA89E5DFCF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFF6B7FD87361F2CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BF",
      INIT_61 => X"FFFFFF5AFFFFFFFFFFFFFFFFD83FB1BEFC7EFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFF2CFE56F931FD8FFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFC05FE33E417D8DFFFFFFF",
      INIT_66 => X"CA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFF087996FA59E",
      INIT_68 => X"FE049E7F7C67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFEF",
      INIT_6A => X"FFFFFFFFFFFC3BF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFF",
      INIT_6C => X"AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5",
      INIT_6E => X"FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3D7E7FFFFFF",
      INIT_70 => X"20BFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FE",
      INIT_72 => X"FFFFFF337B85FFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFE7DE833FFFE0FFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDA7ABE7FFF01FFFFFFFFFD6BFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BE69BFFF9E7FFFFFFFFF5AFFFFFF",
      INIT_79 => X"FD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE827BF7FFFE79FFFFFFFF",
      INIT_7B => X"EFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00EAFBFFFB",
      INIT_7D => X"FFAE0FFFCF9FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFE94FFFFBE7FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => addra(17),
      I1 => addra(16),
      O => \^o1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    O1 : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFA4A7FFEFBFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE7FBFFF8E7FFFFFFFFF5AFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F9FDFFFF11FFFFFFFFFD6BFFF",
      INIT_06 => X"FFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFE4FFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFF",
      INIT_11 => X"FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AF",
      INIT_13 => X"FFFFFFD6BFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFCFF",
      INIT_16 => X"FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFDFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFF60FFFFFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFCFFFFFFFFFFFFFFFF7F",
      INIT_1A => X"FFFFFFFFFFFFFFFFF0001FFFFF3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF1FFFFF",
      INIT_1B => X"FFFC7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFF3FFFFFFFF",
      INIT_1C => X"CFFFFFFFFFFFFFFFFFFFFFFFFF0BFA1FFFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFF",
      INIT_1E => X"6BFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF8FFFD1FFFF3FFFFFFFFFFFFFFE7FF",
      INIT_1F => X"FFFFFF9FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFD",
      INIT_20 => X"FFFFFFFFF5AFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE7FFFCFFFFFFFFF",
      INIT_21 => X"3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFD6BFFFFFFFF3FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF9FFFF",
      INIT_24 => X"FFFFE7FFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF1FFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFF3FFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFC7FFF7FFFFFFFFBFFF87FFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFC7FF",
      INIT_28 => X"FF3FFF9FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFEFFFF8F",
      INIT_29 => X"FFF3FFFE1FFFFFE4FFFFFFFCFFFE0FFFE1FFFF7FFF83FFFFFC3FFE7FFFC7FFFF",
      INIT_2A => X"FFFF1FFFFFF03FFC7FFFFBFFFFFE1FFFFDFFFFFFFFFFFFFFFFFFFFFFD6BFFFFF",
      INIT_2B => X"FF5AFFFFFFFFCFFFF33FFC7FB9FFF7FFF1FFFFDFFF33FFFCFFFF8FFFFFEEFFF9",
      INIT_2C => X"FF7F39FFE7FFFE3FEFFFCEFFF1FFFFE3FE0FF83FFFE7FFF3FFFFFFFFFFFFFFFF",
      INIT_2D => X"F7FFFFFFFFFD6BFFFFFFFF3FFFDEFF03FF27FFFFFFC3FFFE7FFFE7FFF3FFFD9F",
      INIT_2E => X"FFDFFFF0FF01FF1FFF9FFFFA7F81FF3FFFE7FFFFA7F83FFC7FFF9FFF03FFF7FF",
      INIT_2F => X"FCCFFF8FFF0FFFFFFFFFF5AFFFFFFFFCFFFF31FFFFF93FFE7FFF4FFFC1FFF01F",
      INIT_30 => X"FE67FFCC7FFF3FFFB1FC2FF8FFFE7FFFC0FF37FC7FFF3FFFFEFFE57FC1FFFE7F",
      INIT_31 => X"FE67FFF9FFF13FFD1FF81FFFFFFFFFD6BFFFFFFFF3FFFCE7FFFFCCFFFDFFFC9F",
      INIT_32 => X"FFFFFFE03FF9FFFF79FFFDFFFCFFFFFFE7FFF9FFFF93FFFFFCFFFE7FFFFBFFFF",
      INIT_33 => X"FFFFE7FFFFF99FFFE7FFE3FFE7FFE77FFFFFFFFF5AFFFFFFFFCFFFF79FFFFF39",
      INIT_34 => X"CCFFFFFE67FFFFFF8DFFE77FFCE7FFF3FFF3BFFFFFBBFFE7FFF80FFFFFF9FFF1",
      INIT_35 => X"FFFFE3FFE7FFFF9FFFFFEF7FFF9FFF2FFFCFFFC7FFFFFFFFFD6BFFFFFFFF3FFF",
      INIT_36 => X"FFFFFCFFFF83FFFFF03FFFFFFF7FFFC8FFF13FFFCFFFCC7FFFFC47FF9FFFF8FF",
      INIT_37 => X"FE7FFFC7FFFFFE4FFF1FFFFE7FFFFF39FFFF7FFDEFFF0FFF3FFFFFFFFFF5AFFF",
      INIT_38 => X"FFFFD6BFFFFFFFF3FFFE1FFFFFE1FFFFFFFCFFFF8FFFE1FFFF3FFF83FFFFFC3F",
      INIT_39 => X"3FFFFFF9FFF9FFFFFFFFFFF01FFC7FFFFBFFFFFE0FFFF9FFF7BFF8FFF1FFFFFF",
      INIT_3A => X"7FCFFFFFFFFFFF5AFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFCFFFF",
      INIT_3B => X"FFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF9FFFFEFFFFFFC3FFFF7FFCCFFE7",
      INIT_3C => X"DFFF8FFFDDFF81FFFFFFFFFD6BFFFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFF7FFFFFFF07FF07FFFFFFFFF5AFFFFFFFFCFFFFFFFFFFFFFFFF7FFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF9FFFFFFF",
      INIT_40 => X"FC7FFFFFFFFFFFFFFFFDFFFFFFFF3FFF3FFFFFFFFFD6BFFFFFFFF7FFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFDF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6B",
      INIT_45 => X"FFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFBFFFFFFFF9FFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFCEFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFFDFFFFFFFCF",
      INIT_4D => X"79FFFFFF33FFFFF9FFFFFFFFCFFFE6C6FE7FFFFFFFFFF5AFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFF072FFFFFF8377FFFFFF327FFFFFFC39FFFF9FE7FFFFFFFF9FFFFE",
      INIT_4F => X"FB24FFFFF9E7FFFF00CFFFFC63FFFFFFF50FFF8487F9FFFFFFFFFFD6BFFFFFFF",
      INIT_50 => X"5AFFFFFFFFFFFFFFFFFFC013FFFFFF025FFFFFFC41FFFFFF866FFFFC149FFFFF",
      INIT_51 => X"FDFEBFFFFFDCC3FFFF845FFFFEF9DFFFF8C7FFFFFFCF1FFFF3FFE7FFFFFFFFFF",
      INIT_52 => X"7FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFF5FFFFFFFEFFFFFFFF943FFFFFE49BFFF",
      INIT_53 => X"FFFB007FFFF0D4FFFFFFF3A3FFFC81BFFFF8A37FFFF363FFFFFF3E7FFFE7F39E",
      INIT_54 => X"FFFD9FC047FFFFFFFFF5AFFFFFFFFFFFFFFFFFF9FD7FFFFFFFBFFFFFFE14CFFF",
      INIT_55 => X"FFFEFF9FFFFFFEC87FFFC217FFFFFFCE9FFFF2407FFFF483FFFFF3FFFFFFFCAD",
      INIT_56 => X"FFFFFFF007FFE43FF9FFFFFFFFFFD6BFFFFFFFFFFFFFFFFFE2B9FFFFFF1CFBFF",
      INIT_57 => X"FFFE63CFFFFFF87E7FFFFF9229FFFF2D7FFFFFFF3C7FFFC927FFFF925FFFFFC1",
      INIT_58 => X"007FFFF709FFFFFFCF9FFE323FE7FFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFBC7FF",
      INIT_59 => X"FFFFC15FFFFFFFCFFFFFFFFCFFFFFFFFCD1FFFFC94FFFFFFFCF7FFFF248FFFFC",
      INIT_5A => X"FC401FFFF9A4FFFF8F3FFFFFFF2F7FF8CC7F0FFFFFFFFFFD6BFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFE217FFFFFFF1FFFFFFF18FFFFFFFD26FFFFF253FFFFFFF3CFFF",
      INIT_5C => X"FFFFCF9FFFF19CFFFFF4D3FF879C7FFFFFFC01FFE739F93FFFFFFFFFF5AFFFFF",
      INIT_5D => X"FFD7FFFFFFFFFFFFFFFFFC66C1FFFFFFFD3FFFFFFC639FFFFFE49BFFE3C863FF",
      INIT_5E => X"FF0F3D8FFFFFFF3CFFFFCE3FFFFE106FFE1F26FFFFFFF3E7FFBCF3C67FFFFFFF",
      INIT_5F => X"78FFFFFFFFFFFFFFFFFFFFFFFFFFFFE19B17FFFFFEE4FFFFFFFF9FFFFFFFF36F",
      INIT_60 => X"FFFFFE49BFFE3DFE7FFFFFCCF1FFFF3C07FFFF633FFCFE3FFFFFFFCEDFFFFBFC",
      INIT_61 => X"007FFFEFE3F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFCEEECFFFFFFB99FFFFFFFE7F",
      INIT_62 => X"FFFFFFF87FFFFFF9267FF9F0F9FFFFFF3BCFFFFC773FFFFC3CFFF3FE3FFFFFFF",
      INIT_63 => X"FE9FFFFFFEF9FFFF3FEFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF9F8D3FFFFFC0F1",
      INIT_64 => X"FFFFFFFFE3FFFFFFF3FFFFFFFF9BFFFFEFE7FFFFFFFFFFFFFBDFFFFFF1FBFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFF9FFFF3FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF5AFFFFFFF",
      INIT_02 => X"D6BFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_03 => X"FFFFFFFFF7FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF3FFFF7FFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFD",
      INIT_07 => X"FFF8FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBF",
      INIT_08 => X"FFFFFFFEFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFC",
      INIT_09 => X"EFFFC7FFE1FFE1FFFFFFFFFBFFBFFFFE9FFFFDFFFF1F83FFFFFFFFFF7FFFFFFF",
      INIT_0A => X"FDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFF3FFE07FF17FF6FFFFFFFFFC7FEFFFFFA3FFFF7FFF83F07FFFFFFFF",
      INIT_0C => X"FFFFFF3FFFFFFFE1FFFFF8FFFFEFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFEFFF9BFFFFFFCDFFFFFFFFC1FF9FE7FFDFFFFDFFFE4FC",
      INIT_0E => X"FF7FFFEBFBFF2FFC7FFFEFFFEBFFFFC3FFFFBFFF83FF07FE7FFFFFFFFD6BFFFF",
      INIT_0F => X"FFF5AFFFFFFFFFFFFFFFFFFFFFFFFBFFE5FFF1FFF07FFFFFFFF9FFDFF1FFE3FF",
      INIT_10 => X"87EFFF07FFF9FFFF0FEFFCCFE3FFFFFFFF87EAFFF7FFFEFFFE6FF81FF8FFFFFF",
      INIT_11 => X"7F83FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFF7FFD1FFFFFFFFE7FF",
      INIT_12 => X"FFFFFFDFFEFFFFFBBFFFF7FFF33FCFFFFF8FFFFEFFFE1F81FE1FFFFBFFFF1FF2",
      INIT_13 => X"EFFFFA7FCFFF7FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFBFFE1FFFCFFE37FF",
      INIT_14 => X"FF9FFCDFFFFFFFFE7FF07FFFCEFFFFDFFFECFF7FFFFF3FFFFFFFE67FFFF07FFF",
      INIT_15 => X"FFFF99FFFFBFFFD9FFDFFC3FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFCFFF9FF",
      INIT_16 => X"FFFBFFEEFFFC7FF67FFFFFFFF3FF81FFFFB1FFFF7FFF9BFFFFFFFCFFFFFFFFDF",
      INIT_17 => X"FFFFBFFF67FFFF7FFFFEFFFEC7FE7FF67FFFFFFFF5AFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFEFFF81FFC1FFC3FFFFFFFFC1FF3FFFFF0FFFFDFFFE5FF1FFFFE3",
      INIT_19 => X"7FCFFFFFCFFFFFFFF81FFFFDCFFFFBFFFBBFFDFFD9FFFFFFFFD6BFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFF3FFF9FFFFFFF9FFFFFFFFF87FDFFFFFEFFFFE7FFFC",
      INIT_1B => X"FFFFDFFFFFFFFFFFFF3FFFFBFFF07FFFF27FFFEFFFE6FFFBFF7FFFFFFFFF5AFF",
      INIT_1C => X"FFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF",
      INIT_1D => X"FC15FFFFFFFFFF7FFCFDDAFFFFFFFFFFFFFFC3FFFFE3FFFFBFFFC3FFE7F93FFF",
      INIT_1E => X"FF9FF0FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFE003FFFFFFFFF9FFF1FDFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF9F",
      INIT_20 => X"FFFBFFFFFFFFFFEFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFBFFF",
      INIT_23 => X"FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFEFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFF",
      INIT_27 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"F64FFFFFFFFFFE2FFFFFF7FFFFFFDFFFFFCFFFFFFFFDFFFFBFFFFDFFFFFFFFD6",
      INIT_29 => X"FFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFD1CF7FFFFDFFFFFFFFEFFFFFFFF",
      INIT_2A => X"F83FFFFFFF9B3FFFFFFFFFEC47FFFF9FFFFFF137FFFF3BFFFFFFFB33FE6EE787",
      INIT_2B => X"1FFEA7FF1FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFF2DB9DDFFA37FFFFFF",
      INIT_2C => X"F60FFFFFFFECFFFFFFFC0CFFFFFFFFFFB53FFFFFFFFFFFF6CFFFFCFFFFFFFFF0",
      INIT_2D => X"FFFFFFFFF7FFFC7FFC7FFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFC96F043F",
      INIT_2E => X"FF29FFCFFFDF7FFFFFFF31FFFFFFF74FFFFFFFFFFE57FFFFFDFFFFFFE87FFF83",
      INIT_2F => X"FFA1FFFE0AFFFFFFF9CFFF31F099FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFC367E3FFF9DFFFFFFFDF7FFFFFFC8CFFFFFFFFFF91AFFFE7FFFFF",
      INIT_31 => X"FFF83FFFFFF035FFF9807FFFFFE201FCC7E527FFFFFFFF5AFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFF959F0FFF005FFFFFFC20FFFFFFF9A1FFFFFFFFFE80F",
      INIT_33 => X"FFFFFFC9BFFFFF7FFFFFF6DFFFE69FFFFFFFFCFFFF9FE45FFFFFFFFD6BFFFFFF",
      INIT_34 => X"F5AFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEF83FFE29FFFFFFE3DBFFFFFFEAEFFFF",
      INIT_35 => X"FFFBB7FFFFFFFFFF66FFFFFFFFFFFFE07FFFDBBFFFFFFFE1FFFEFF037FFFFFFF",
      INIT_36 => X"05FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFF9BBCCFFFCF3FFFFFFFA3FFFF",
      INIT_37 => X"FE7C5FFFFFFFE6DFFFFFFFFFFDDBFFFFF7FFFFF8C4FFEF0FFFFFFFFFAFFFF1FB",
      INIT_38 => X"FDDFFFE7C107FFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFE4EFF3FFCCCFFFF",
      INIT_39 => X"FFF3B7FFFFF9F3FFFFFFFFBB7FFFFFFFFFF62FFFFFFFFFFFF3B7FF3C2BFFFFFF",
      INIT_3A => X"ECA3FFFFFFC73FFF1FB65FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFF993FC",
      INIT_3B => X"FFFFE6CFF3FFE6CFFFFFE7CFFFFFFFFEE87FFFFFFFFFDC3FFFFFFFFFFFE6EFFA",
      INIT_3C => X"FFFFC3BFF139C7FFFFFF3E7FFE7FDC7FFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFBB3FCFFFC39FFFFFDF27FFFFFFF1CDFFFFFFFFFF34FFFF3DDF",
      INIT_3E => X"CFFFFFD83FFFFFCF7FCC03BFFFFFF8FCFFF9FE19FFFFFFFFD6BFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFE2DFF3FFFC67FFFFFFE1FFFFFFF807FFFFFFFFFF8",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFE7FDFFFFFFFFFF5AFFFF",
      INIT_41 => X"FFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFF99FFCFFFF7FFFFFFFFCFFFFFFFFBFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FF8FFFFFFFFFFFFFF7FFF3FFFFFFFFFFFDFFFFFFFFF7057FFFFF7FFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_55 => X"FFFFF3FFFFFE3FFFFFFFFFFFFFDFFFCFFFFFFFFFFFF7FFFFFFFF8000FFFFFDFF",
      INIT_56 => X"F07FFFF7FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFCFFFFFF8FFFFFFFFFFFFFF7FFF7FFFFFFFFFFFDFFFFFFFF0BF",
      INIT_58 => X"FFFFFF2FFFF87FFFDFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFD6BFFFFFFFF",
      INIT_59 => X"AFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7F",
      INIT_5A => X"FFFFFFFDFFFFFFFCFFFFF9FFFF7FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF5",
      INIT_5B => X"FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_5C => X"DFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF8FFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF7FFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFE3F",
      INIT_5F => X"FFFFFFF8FFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFCFFFFFFEFF87",
      INIT_60 => X"FFFFF9FE0FFFFFBFFFFDFFFFFFFCFFF77FFF7FFFB7FBFFFFFFFFFFDFFFFBFFFF",
      INIT_61 => X"7FFFC3FFE7FFE7FFE3FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFF3F",
      INIT_62 => X"FFFFFFFCFFFFFFE7F33FBFF81FFFF7FFFBFFE1FFCBFFFDFFFE1FF1FFFFFBFFFF",
      INIT_63 => X"FFFF87FFFDFFFE5FFF0FFF9FFF8FFFE3FFFF87FFFFFFFFD6BFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFF3FFFFFFBFE7FE0FF0FFFFDFFFE7FFA7FFEFFFF7FFFF3FB3",
      INIT_65 => X"DFFFFDFFA7CFFF6FFFF7FFFD3FF13FF89FFE3FFF87FFFC0FFFFFFFFF5AFFFFFF",
      INIT_66 => X"FD6BFFFFFFFFFFFFFFFFFFFFFFCFFFFFFEFF9FF87FDFFFFF7FFFFFFFDFFE0FFF",
      INIT_67 => X"F87FF83FFFFFFFC7FC1E1FFFBFFFDFFFF27FC4FFEE7FF8FFF9FFC1FF7FFFFFFF",
      INIT_68 => X"DFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFBFFBFFFFF3FFFFDFFFEFF",
      INIT_69 => X"FFF7FFFBFFC9FF9FFFFDFFFCDFE47EFFF0FFFF7FFFC1FFCFFF9FFFE3FFF77F87",
      INIT_6A => X"8FFFBDFFFF3FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFCFFFFFFEFFCFFFFFFFF",
      INIT_6B => X"F9FFFFFDFFFFDFFFEFFF3FFE7FFFF7FFFBFF3FFFFFD1FFFDFFFEC7FE3FFF9FFF",
      INIT_6C => X"F3FFF8FFFE3FFEF7FFFF7FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF3F",
      INIT_6D => X"EFFFFFFEFFFFFFFFF7FFFF7FFFBFFCEFFDCFFFDFFFEDFC67FFFEEFFFF7FFFB1F",
      INIT_6E => X"FFDFFFEE7FCCFFEF7FF8FFFDDFFFFCFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFBFFFFFFFFFFFFFFF8FFFFDFFFEFFF13FF83FFF7FFF37FC9FFFFDBF",
      INIT_70 => X"F1FFFFF4FFFF7FFFD3FF87FF91FFE3FFE27FFFFCFFFFFFFFF5AFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFF7FFFFFFF0FFF1FFFDFFFF0F",
      INIT_72 => X"FFF7FFFCFFE7FFFF87FFFDFFFFBFFE1FFE0FFF8FFFCBFFFF07FFFFFFFFD6BFFF",
      INIT_73 => X"FFFF5AFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFDFFFFFFFEFFFFF",
      INIT_74 => X"FFFFFFFFFFFFDFFFFFF863FFFFFFFFF7FFFFFFFFFFFC7FFE3FFF0FFFFC0FFFFF",
      INIT_75 => X"FFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFEFFFFFF90007FFFFFFFFFF7FFF",
      INIT_76 => X"FFFFFDFFFFFFFFFFFFFFFF7FFFFFE007FFFFFFFFDFFFFFFFFFFFFFFFF8FFFFFF",
      INIT_77 => X"FFE3FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFBFFFFFC0001FFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_7A => X"FFFBFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_7B => X"FFFFF7FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFF",
      INIT_7F => X"FFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF5AF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => addra(17),
      I1 => addra(16),
      O => \^o1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    I10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \^o1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFDF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"E77BFFF3FFFD9FFFFFFFFFFDBDFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFBFFCFFFFFFFAFFFFFFFFFFFF3F9FFFFFFFFF77FFFFFC01FFFFFF",
      INIT_08 => X"F227FFFFFF9E0FFFDFFFE4FFFFFFFFFFE08FFFFFFFFFD6BFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFF9EFFF1FFFFF801FFFFFBC3FFF1FE03FFFFFFFD9FFFFF",
      INIT_0A => X"FFE77FFFFFC71FFFFFFF6B3FFE7FFFD1FFFFFFFFFFD47FFFFFFFFF5AFFFFFFFF",
      INIT_0B => X"6BFFFFFFFFFFFFFFFFFFFFFFFFFFFE00262FFFFFEFF7FFFFE5D7FFE7FF67FFFF",
      INIT_0C => X"AFFB1FFFFFFFD9FFFFFF1CFFFFFFFD2CFF805FFF01FFFFFFFFFF12FFFFFFFFFD",
      INIT_0D => X"FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77801FFFFFC09FFFFFB67FF2",
      INIT_0E => X"FFFEE1BFE68FEC7FFFFFFE79FFFFFFF3FFFFFFF483FF30FFFC6FFFFFFFFFFE0B",
      INIT_0F => X"FFFFFFC22BFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFF83EEC7FFFFEFF7F",
      INIT_10 => X"FFFFF961FFFFFB75FFF1FAA1FFFFFFE123FFFFF00FFFFFFFD32FFFDFFFF47FFF",
      INIT_11 => X"7FFFD9FFFFFFFFFFB41FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FBB2",
      INIT_12 => X"FFFFC3EE0FFFFFE0A7FFFFEF1FFFC7EACFFFFFFF1E7FFFFFE23FFFFFFF5CFFFF",
      INIT_13 => X"FFFD927F89BFFF47FFFFFFFFFFC8FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFE0FB96FFFFF871FFFFFB81FF913EAFFFFFFFFB9FFFFFFDDFFFF",
      INIT_15 => X"FFF0007FFFFFF407FF72FFFC2FFFFFFFFF7093FFFFFFFFF5AFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFDBDEE8FFFFDE407FFFFEE0FFE4CF80FFFFFF7E67FF",
      INIT_17 => X"FFFCF9FFFFFFF8DFFFFFFFD4BFFFDFFFB67FFFFFFFFCF401FFFFFFFFD6BFFFFF",
      INIT_18 => X"FF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFF045B27FFFF1809FFFFF860FFF1FCB3FF",
      INIT_19 => X"FFC7EEE7FFFFFBF7FFFFFFF33FFFFFFF477FFF7FFCD9FFFFFFFFEBDABFFFFFFF",
      INIT_1A => X"22FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFF11F44FFFF8EDC7FFFFE993",
      INIT_1B => X"DFFFFFFE7FF2A1B09FFFFFE79FFFFFFF8E7FFFFFFD41FF212FE667FFFFFFFFC7",
      INIT_1C => X"FFFFFFFFBCABFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE3B99FFFF19F",
      INIT_1D => X"EF3FFFFF1F7FFFFFF8FFCEF7E3BFFFFFFF1FFFFFFE78FFFFFFF391FC777F81BF",
      INIT_1E => X"FFFFFFCEFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E7",
      INIT_1F => X"FFFFFF9FFFFEFFFFFFFFFFFFFFF7FFFFFF9FFFFFFFFEFFFFFFFFF7FFFFFFCEE7",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFF",
      INIT_25 => X"FFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FE38FFFFFFFFFF5AFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_28 => X"7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFC040FFFFFFFFFD6BFFFFFFFF9FFFFFFFFFFFFFE7FFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFCFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFF7FFFFFFFFFFFFC6FD0FFFFFFFFF5AFFFFFFFFE7FFFFFFFFFFFFF9FFFFF",
      INIT_2C => X"FFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFCFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFCFFFFFFFFFFFFE3FFF7FFFFFFFFD6BFFFFFFFF9FFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF3FF",
      INIT_2F => X"FE9FFFCFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF3FFFFFFFFFFFFF5AFFFFFFFFE7",
      INIT_30 => X"FFFFFFFF9FFFFFFFFFFFFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFCFFFFFFFFF",
      INIT_31 => X"3FFFFFFFFFF00FFF3FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCFFFFFFFFFFFFFD6B",
      INIT_32 => X"FFFFFFF5AFFFFFFFFE7FFFFFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFCFFFFFFFFFFDF9FFCFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFD6BFFFFFFFF9FFFFFFFFFFFFFF7FFFFFFFFFFFFFF3FFFFFF",
      INIT_35 => X"FFCFFFFFFFFFFFFFFFFBFFFFFFFFFCE7BFF3FFFFFFFFFFFFFFFFFDFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFE7FFFFFFFFFFFF5AFFFFFFFFE7FFFFFFFFFFFFFDFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFCFFFFFFFFFF30EFFCFFFFFFFFFFFFFFFFFF7",
      INIT_38 => X"FFFFFFFFDFFFFFFFFFFFFF0FFFFFFFFFFFFD6BFFFFFFFF9FFFFFFFFFFFFFE7FF",
      INIT_39 => X"FFFFFF8FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF3FFFFFFFFFFE3FFF3FFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFE7FFFFFFFFFFFF5AFFFFFFFFE7FFFFFFF",
      INIT_3B => X"F9FFFFFFFFFFFFFF7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFCFFFFFFFFFFFDFFFC",
      INIT_3C => X"FFFFFFFFF3FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFF",
      INIT_3D => X"5AFFFFFFFFE7FFFFFFFFFE7FF9FFEFFFFFFE3FFFCFFF3FFFFFFFFFFFF3FFFFFF",
      INIT_3E => X"FFCFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFD6BFFFFFFFF9FFE7FFFFFF0FFE7FF9FFFFFF07FFF3FF83FFF87FFF1",
      INIT_40 => X"FFFC1FFF93FF3FFFFFFFFFFEFFFF3FFFAFFFE3FFFFFFFFDFFFDFFDFFEDFFFFF9",
      INIT_41 => X"FF03FEFFC3FFFFFFFFF5AFFFFFFFFE7FF8FFFFFF03FF9FFE3FFFFFFCFFFCFFE4",
      INIT_42 => X"F7FFF3FF77FFF33FFEC7FCFFFFFFFFFFF9FFFCFFF81FFF07FFF0FFFF7FFC3FF1",
      INIT_43 => X"FDFFF87F83FCEFF8FF07FFFFFFFFD6BFFFFFFFFBFFE3FF03FCEFFE7FF87FC9FF",
      INIT_44 => X"FFFDFE03FC1FFFDFFE3FFFCFFFF9FFF3FFF3FFD6FFE3FFF3FFE2FFFCCFFF88FF",
      INIT_45 => X"F41FFF77FFF7FFFDFDE7FBFFE1FDDFFFFFFFFF5AFFFFFFFFE7FF87FD1FF9FFF9",
      INIT_46 => X"FFFFE7FFE7FFFFFFFFF27FFF3FF8FFFF8FFFC3FFCFFFC7FE01FFB7FFCFFF8FFF",
      INIT_47 => X"FF3FFF9FFFE07FFCFFFFDFFF87FC7FF7FFBFE3FFFFFFFFFD6BFFFFFFFF9FFEDF",
      INIT_48 => X"FFFE7FF0BFFFFFCFFF9FFFFFFFFF9FFFFCFFCFFFFCFFFF3FFF3FFF1FFDFFFEFF",
      INIT_49 => X"FFFFFFF9FFFCFFFEFFFF33FFF3FFFF7FFC1FE07FCFFEFFCFFFFFFFFFF5AFFFFF",
      INIT_4A => X"FFD6BFFFFFFFF9FFC0FFFFFFDFFE7FFFFFFFFF77FFF3FF3BFFE7FFFCE7FC7FFF",
      INIT_4B => X"F3BFF1FFFFFFFFFFE7FFF3FFF9FFFDCFFFE7FFFDFFE7FF19FF3FFBFF9FFFFFFF",
      INIT_4C => X"FF3FFFFFFFFF5AFFFFFFFFEFFF1FFFFFF81FF9FFFFFFFFFDCFFFCFFC47FFDCFF",
      INIT_4D => X"F87FFF07FFC4FFC7FFFFFFFFFF9FFFCFFFF3FFF33FFFC7FFF7FF9FFCE7FE7FCF",
      INIT_4E => X"F13FF9FF3FFC7FFFFFFFFD6BFFFFFFFF9FFEFFFFFFE07FE7FF9FFFFFF87FFF3F",
      INIT_4F => X"FFEFFFFCFFF5FFFE1FFFCFFF3FFFFFFFFFFE7FFF3FFFDFFFECFFFF8FFFDFFE37",
      INIT_50 => X"3FFF7FFC1FE0FFE7FEFFC1FFFFFFFFF5AFFFFFFFFE7FFFFFFFFFEBFF9FFEFFFF",
      INIT_51 => X"FE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFC7FFFFFFFFFF9FFFCFFFF7FFF87FFF0",
      INIT_52 => X"FFFFBFFFFEFFFDFFF9FFAFFF9FFFFF27FFFFFFFFD6BFFFFFFFFBFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF3FFFF",
      INIT_54 => X"FFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFE7FF",
      INIT_55 => X"FFFFFF9FFFFFFFFFFFFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFC7FFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFEFFFFFF6FDEFFFFFFFFFFFFFFFFD6BFF",
      INIT_57 => X"FFFFF5AFFFFFFFFEFFFFFFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF9F",
      INIT_58 => X"FFFFFFFC7FFFFFFFFFFFFFFCFFFE3FFFFFFFFFFFFF7FFFFFC00003FFFFFFFFFF",
      INIT_59 => X"E00003FFFFFFFFD6BFFFFFFFF9FFFFFFFFFFFFFE7FFFFFFFFFFFFFF7FFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFF8FFFFFFFFFFFFFDFFFFFF7BFBFF",
      INIT_5B => X"FFFFFFFFFF80003FFFFFFFFF5AFFFFFFFFE7FFFFFFFFFFFFFCFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFCFFFE3FFFFFFFFFFFFF7FF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFF7FFFFFFFE9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF5A",
      INIT_64 => X"FFFFFFFD6BFFFFFFFFFFFFBFFFFFFFEFFFF3FFFFFFFF7FFFFFFFFFFFFFFEFFFF",
      INIT_65 => X"F3FFF800FFFFFFFFFFFF9A77FFFCF27FF8DFFFFF8FFFFFE67FFFFFFFFFF3BF7F",
      INIT_66 => X"FFFFF623FFFFFFFFF5AFFFFFFFFFFFFCFFFFFCF93FFFCFFFFFFFFDE7FFD3FFFF",
      INIT_67 => X"3FFE4FFFE0C07FE3F3FFFFFFFFFFFE491FFFE049FFC049FFBF3FFFFF91FFFDFF",
      INIT_68 => X"FEF3FFE003FFFFF9FFFFFFFFFFD6BFFFFFFFFFFFF3FFFFF061FFEF3FFFFFFFF3",
      INIT_69 => X"47FFFFF8CC7FE001FFF003FF088FFFFFFFFFFFFC94FFFFF921FFF96FFC48FFFF",
      INIT_6A => X"BFF9F9FFFFF3CFFFFFFFFFFFE3FFFFFFFFFF5AFFFFFFFFFFFC057FFFF98FFF00",
      INIT_6B => X"FFE023FFC9FFFFFFE7A9FFDCE7FFFE7FFCE33FFFFFFFFFFFC0D3FFFFE49FFFE5",
      INIT_6C => X"FD927FF016FFF673FFFF851FFFFFFFFFFF8FFFFFFFFFFD6BFFFFFFFFFFF0D3FF",
      INIT_6D => X"FFFFF3FFFFFCDA1FFF33FFFFFF9C41FF73DFFE38FFF95CFFFFFFFFFFFFB94FFF",
      INIT_6E => X"FFFCEDBFFFF241FF825BFFF1EFFFF8323FFFFFFFFFE21FFFFFFFFFF5AFFFFFFF",
      INIT_6F => X"D6BFFFFFFFFFFFC7FFFFF84CFFFCC7FFFFFF70BFFC4C7FFCF1FFC823FFFFFFFF",
      INIT_70 => X"CFFFFFFFFFFFFB94FFFFC907FFD96FFFA0FFFFF7EF7FFFFFFFFF983FFFFFFFFF",
      INIT_71 => X"7FFFFFFFFF5AFFFFFFFFFFFF8FFFFFE517FF008FFFFFFD9CFFF941FFF3C3FF11",
      INIT_72 => X"FFCC27FC933FFFFFFFFFFFF8D3FFFF349FFF34BFFC93FFFFF39FFFFFFFFFF8E6",
      INIT_73 => X"FFFFFFF79CFFFFFFFFFD6BFFFFFFFFFFFF1FFFFF961FFF891FFFFFF0F1FFF123",
      INIT_74 => X"C387FFC4CFFF29FFF8CCFFFFFFFFFF8F004FFFFC801FFC96FFE667FFCFCFFFFF",
      INIT_75 => X"FF3FBFFFF3FFFFFFDE79FFFFFFFFF5AFFFFFFFFFFFFE3FFFFE5B9FFF3D3FFFE3",
      INIT_76 => X"FCF7FFFFC7310FF9337FFC17FFC273FFFFFFFFFE1DE03FFFF32BFFF339FF399F",
      INIT_77 => X"CEFFFCE73FFCFE7FFFC003FFFFF9FFFFFFFFFFD6BFFFFFFFFFFFFC7FFFF924FF",
      INIT_78 => X"7FFFE639FFF3DFFFFF3DF71FE004FFF3DFFFBFCFFFFFFFFFF861807FFFEC67FF",
      INIT_79 => X"FFFFB9CFFF38FFFF8F7FF3F87FFFFFFFFFFFE7FFFFFFFFFF5AFFFFFFFFFFF7F8",
      INIT_7A => X"FFFFFF8009FFFF9C4FFC027FFFFE707FFF8E53FFC73FFE7F3FFFFFFFFFF3E41F",
      INIT_7B => X"FFFFFFC33FFFFCFFBFFDFFFFFE3FFFF7F1FFFFFFFFFFFF9FFFFFFFFFFD6BFFFF",
      INIT_7C => X"FFF5AFFFFFFFFFFF82FFFFFF73BFF009FFFFF9E3FFFF7DFFFF1CFFFFFCFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => I10(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(17),
      O => \^o1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
    port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
    port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
    port map (
      I1 => I1,
      I2(0) => I2(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    I9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized10\
    port map (
      I1 => I1,
      I9(1 downto 0) => I9(1 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized11\
    port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized12\
    port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    I13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized13\
    port map (
      I1 => I1,
      I13(0) => I13(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
    port map (
      DOADO(1 downto 0) => DOADO(1 downto 0),
      O1 => O1,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    I3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
    port map (
      I3(3 downto 0) => I3(3 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\
    port map (
      DOUTA(0) => DOUTA(0),
      I1 => I1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\
    port map (
      DOUTA(0) => DOUTA(0),
      I1 => I1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    I6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\
    port map (
      I1 => I1,
      I6(0) => I6(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    O1 : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized7\
    port map (
      DOUTA(0) => DOUTA(0),
      O1 => O1,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    O1 : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized8\
    port map (
      DOUTA(0) => DOUTA(0),
      O1 => O1,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    I10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized9\
    port map (
      I10(0) => I10(0),
      O1 => O1,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal \n_0_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[11].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[12].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[13].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[14].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[4].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[5].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[6].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[11].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[4].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_2_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_2_ramloop[4].ram.r\ : STD_LOGIC;
  signal \n_3_ramloop[4].ram.r\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
begin
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
    port map (
      DOADO(1) => \n_0_ramloop[3].ram.r\,
      DOADO(0) => \n_1_ramloop[3].ram.r\,
      DOUTA(0) => \n_0_ramloop[1].ram.r\,
      I1(0) => p_0_out,
      I10(0) => \n_0_ramloop[10].ram.r\,
      I11(0) => \n_0_ramloop[13].ram.r\,
      I12(0) => \n_0_ramloop[12].ram.r\,
      I13(0) => \n_0_ramloop[14].ram.r\,
      I2(0) => \n_0_ramloop[2].ram.r\,
      I3(3) => \n_0_ramloop[4].ram.r\,
      I3(2) => \n_1_ramloop[4].ram.r\,
      I3(1) => \n_2_ramloop[4].ram.r\,
      I3(0) => \n_3_ramloop[4].ram.r\,
      I4(0) => \n_0_ramloop[6].ram.r\,
      I5(0) => \n_0_ramloop[5].ram.r\,
      I6(0) => \n_0_ramloop[7].ram.r\,
      I7(0) => \n_1_ramloop[9].ram.r\,
      I8(0) => \n_1_ramloop[8].ram.r\,
      I9(1) => \n_0_ramloop[11].ram.r\,
      I9(0) => \n_1_ramloop[11].ram.r\,
      addra(4 downto 0) => addra(17 downto 13),
      clka => clka,
      \^douta\(3 downto 0) => douta(3 downto 0)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
    port map (
      DOUTA(0) => p_0_out,
      ENA => \n_0_ramloop[8].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[10].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\
    port map (
      I10(0) => \n_0_ramloop[10].ram.r\,
      O1 => \n_1_ramloop[10].ram.r\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[11].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\
    port map (
      I1 => \n_2_ramloop[3].ram.r\,
      I9(1) => \n_0_ramloop[11].ram.r\,
      I9(0) => \n_1_ramloop[11].ram.r\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[12].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\
    port map (
      DOUTA(0) => \n_0_ramloop[12].ram.r\,
      ENA => \n_0_ramloop[8].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[13].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\
    port map (
      DOUTA(0) => \n_0_ramloop[13].ram.r\,
      ENA => \n_0_ramloop[9].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[14].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\
    port map (
      I1 => \n_1_ramloop[10].ram.r\,
      I13(0) => \n_0_ramloop[14].ram.r\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
    port map (
      DOUTA(0) => \n_0_ramloop[1].ram.r\,
      ENA => \n_0_ramloop[9].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
    port map (
      I1 => \n_1_ramloop[10].ram.r\,
      I2(0) => \n_0_ramloop[2].ram.r\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
    port map (
      DOADO(1) => \n_0_ramloop[3].ram.r\,
      DOADO(0) => \n_1_ramloop[3].ram.r\,
      O1 => \n_2_ramloop[3].ram.r\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
    port map (
      I3(3) => \n_0_ramloop[4].ram.r\,
      I3(2) => \n_1_ramloop[4].ram.r\,
      I3(1) => \n_2_ramloop[4].ram.r\,
      I3(0) => \n_3_ramloop[4].ram.r\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
    port map (
      DOUTA(0) => \n_0_ramloop[5].ram.r\,
      I1 => \n_0_ramloop[8].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
    port map (
      DOUTA(0) => \n_0_ramloop[6].ram.r\,
      I1 => \n_0_ramloop[9].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[7].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
    port map (
      I1 => \n_1_ramloop[10].ram.r\,
      I6(0) => \n_0_ramloop[7].ram.r\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[8].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\
    port map (
      DOUTA(0) => \n_1_ramloop[8].ram.r\,
      O1 => \n_0_ramloop[8].ram.r\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[9].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\
    port map (
      DOUTA(0) => \n_1_ramloop[9].ram.r\,
      O1 => \n_0_ramloop[9].ram.r\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
    port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end blk_mem_gen_0_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
    port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sleep : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "artix7";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "artix7";
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "./";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "NONE";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 3;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_0.mif";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_0.mem";
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 188178;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 188178;
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 18;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 188178;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 188178;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 18;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "ALL";
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "23";
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "Estimated Power for IP     :     8.021285 mW";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ : entity is "yes";
end \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_2_synth
    port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_2,Vivado 2014.4.1";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_2,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.4.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=4,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=3,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=blk_mem_gen_0.mif,C_INIT_FILE=blk_mem_gen_0.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=4,C_READ_WIDTH_A=4,C_WRITE_DEPTH_A=188178,C_READ_DEPTH_A=188178,C_ADDRA_WIDTH=18,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=4,C_READ_WIDTH_B=4,C_WRITE_DEPTH_B=188178,C_READ_DEPTH_B=188178,C_ADDRB_WIDTH=18,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=23,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     8.021285 mW}";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "23";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.021285 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 188178;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 188178;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 188178;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 188178;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\blk_mem_gen_0_blk_mem_gen_v8_2__parameterized0\
    port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17) => '0',
      addrb(16) => '0',
      addrb(15) => '0',
      addrb(14) => '0',
      addrb(13) => '0',
      addrb(12) => '0',
      addrb(11) => '0',
      addrb(10) => '0',
      addrb(9) => '0',
      addrb(8) => '0',
      addrb(7) => '0',
      addrb(6) => '0',
      addrb(5) => '0',
      addrb(4) => '0',
      addrb(3) => '0',
      addrb(2) => '0',
      addrb(1) => '0',
      addrb(0) => '0',
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      dina(3) => '0',
      dina(2) => '0',
      dina(1) => '0',
      dina(0) => '0',
      dinb(3) => '0',
      dinb(2) => '0',
      dinb(1) => '0',
      dinb(0) => '0',
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(17 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(17 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(7) => '0',
      s_axi_arlen(6) => '0',
      s_axi_arlen(5) => '0',
      s_axi_arlen(4) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(7) => '0',
      s_axi_awlen(6) => '0',
      s_axi_awlen(5) => '0',
      s_axi_awlen(4) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(17 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(17 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
