{"hands_on_practices": [{"introduction": "The behavior of an asynchronous circuit is defined by its transitions between states, with the most crucial concept being that of a stable stateâ€”a point of equilibrium where the circuit remains until a new input arrives. Before analyzing complex behaviors like races or hazards, one must first be able to identify these points of rest. This first practice problem [@problem_id:1967907] provides a direct application of the fundamental definition of stability, where you will use the circuit's excitation equations to determine all possible stable states.", "problem": "An asynchronous sequential circuit is designed with two external inputs, $x_1$ and $x_2$, and two internal state variables, $y_1$ and $y_2$. The circuit operates under the fundamental-mode assumption, where inputs change one at a time and the circuit must reach a stable state before the next input change. The excitation equations, which determine the next state $(Y_1, Y_2)$ based on the current inputs $(x_1, x_2)$ and present state $(y_1, y_2)$, are given as:\n\n$Y_1 = x_1 y_2 + x_2' y_1$\n$Y_2 = x_1' y_1 + x_2 y_2$\n\nIn this context, a prime (e.g., $x_2'$) denotes the logical NOT operation. A total state of the circuit is defined by the combination of its inputs and its present internal state. The circuit is said to be in a stable state if, for a given fixed input combination, the next internal state $(Y_1, Y_2)$ is identical to the present internal state $(y_1, y_2)$.\n\nDetermine the total number of stable states this circuit possesses across all possible combinations of inputs and present internal states.", "solution": "Under the fundamental-mode assumption, a total state $(x_1,x_2,y_1,y_2)$ is stable if, for the fixed inputs $(x_1,x_2)$, the next-state equations satisfy $Y_1=y_1$ and $Y_2=y_2$. With\n$$\nY_1=x_1y_2+x_2'y_1,\\qquad Y_2=x_1'y_1+x_2y_2,\n$$\nthe stability conditions become\n$$\ny_1=x_1y_2+x_2'y_1,\\qquad y_2=x_1'y_1+x_2y_2.\n$$\nAnalyze each input pair:\n\n1) For $x_1=0$, $x_2=0$:\n$$\ny_1=0\\cdot y_2+1\\cdot y_1=y_1\\quad\\text{(always true)},\\qquad y_2=1\\cdot y_1+0\\cdot y_2=y_1.\n$$\nThus $y_2=y_1$, giving $(y_1,y_2)\\in\\{(0,0),(1,1)\\}$, i.e., $2$ stable total states.\n\n2) For $x_1=0$, $x_2=1$:\n$$\ny_1=0\\cdot y_2+0\\cdot y_1=0\\quad\\Rightarrow\\quad y_1=0,\\qquad y_2=1\\cdot y_1+1\\cdot y_2=y_1+y_2.\n$$\nWith $y_1=0$, the second equation reduces to $y_2=y_2$ (always true). Hence $(y_1,y_2)\\in\\{(0,0),(0,1)\\}$, i.e., $2$ stable total states.\n\n3) For $x_1=1$, $x_2=0$:\n$$\ny_1=1\\cdot y_2+1\\cdot y_1=y_2+y_1,\\qquad y_2=0\\cdot y_1+0\\cdot y_2=0\\quad\\Rightarrow\\quad y_2=0.\n$$\nSubstituting $y_2=0$ into the first equation gives $y_1=y_1$ (always true). Hence $(y_1,y_2)\\in\\{(0,0),(1,0)\\}$, i.e., $2$ stable total states.\n\n4) For $x_1=1$, $x_2=1$:\n$$\ny_1=1\\cdot y_2+0\\cdot y_1=y_2\\quad\\Rightarrow\\quad y_1=y_2,\\qquad y_2=0\\cdot y_1+1\\cdot y_2=y_2\\quad\\text{(always true)}.\n$$\nThus $(y_1,y_2)\\in\\{(0,0),(1,1)\\}$, i.e., $2$ stable total states.\n\nSumming across all four input combinations yields a total of $2+2+2+2=8$ stable total states.", "answer": "$$\\boxed{8}$$", "id": "1967907"}, {"introduction": "While stable states define where a circuit rests, the transitions between them are where potential problems arise. In the fundamental-mode model, if a transition requires multiple state variables to change, a \"race condition\" occurs because physical gate delays prevent simultaneous changes. This exercise [@problem_id:1967903] guides you through the analysis of a critical race, a scenario where these unpredictable delays can steer the circuit into an incorrect final stable state, compromising its reliability.", "problem": "An asynchronous sequential circuit, operating in fundamental mode, is designed with three state variables $(y_1, y_2, y_3)$ and a single binary input $x$. The circuit is currently in a stable state with internal state assignment $(y_1, y_2, y_3) = (0, 0, 0)$ when the input $x=0$.\n\nThe input $x$ then changes from $0$ to $1$. According to the design specification, this input change should cause the circuit to transition to a new stable state with the assignment $(y_1, y_2, y_3) = (1, 1, 1)$. This requires all three state variables to change. Due to non-uniform propagation delays in the logic, the variables may change at different times, creating a race condition.\n\nThe state transitions for the input column $x=1$ are defined by the following transition table, where the \"Present State\" is the current assignment of $(y_1, y_2, y_3)$ and the \"Next State\" is the target assignment $(Y_1, Y_2, Y_3)$ that the excitation logic computes. A state is stable if its Present State equals its Next State.\n\n| Present State $(y_1, y_2, y_3)$ | Next State $(Y_1, Y_2, Y_3)$ for $x=1$ |\n| :------------------------------: | :---------------------------------------: |\n|             (0, 0, 0)            |                  (1, 1, 1)                  |\n|             (0, 0, 1)            |                  (0, 1, 1)                  |\n|             (0, 1, 0)            |                  (0, 1, 1)                  |\n|             (0, 1, 1)            |                  (1, 1, 1)                  |\n|             (1, 0, 0)            |                  (1, 0, 1)                  |\n|             (1, 0, 1)            |                  (1, 0, 1)                  |\n|             (1, 1, 0)            |                  (1, 1, 1)                  |\n|             (1, 1, 1)            |                  (1, 1, 1)                  |\n\nA critical race occurs if at least one of the possible race paths leads to an incorrect final stable state. An incorrect stable state is any stable state other than the intended destination of $(1, 1, 1)$.\n\nAssuming any number of state variables can change in any order, which of the following choices lists all the intermediate states that, if entered first after leaving $(0, 0, 0)$, can initiate a sequence of transitions resulting in the circuit reaching an incorrect final stable state?\n\nA. (0, 1, 0) and (0, 0, 1)\n\nB. (1, 1, 0) and (0, 1, 1)\n\nC. (1, 0, 0) and (1, 0, 1)\n\nD. (1, 0, 0) and (1, 1, 0)\n\nE. The race is non-critical; all paths lead to the correct final state.", "solution": "The problem asks us to identify if a critical race exists for the transition from state $(0, 0, 0)$ to $(1, 1, 1)$ when the input $x$ changes to $1$. A critical race occurs if any possible sequence of state variable changes, dictated by differing gate delays, leads to a final stable state different from the intended target of $(1, 1, 1)$.\n\nThe initial state is $(0, 0, 0)$. The target state is $(1, 1, 1)$. This transition requires all three state variables, $y_1$, $y_2$, and $y_3$, to change from $0$ to $1$. A race condition occurs because these changes will not be simultaneous. The circuit will pass through one or more intermediate states before, hopefully, settling at $(1, 1, 1)$. The first intermediate state entered depends on which variable or variables change first. We must analyze all possible initial changes from $(0, 0, 0)$.\n\nThere are $2^3 - 2 = 6$ intermediate states between $(0, 0, 0)$ and $(1, 1, 1)$. We can analyze the paths starting from each possible first transition out of the initial state $(0, 0, 0)$.\n\n1.  **Only $y_1$ changes first:** The circuit transitions from $(0, 0, 0)$ to $(1, 0, 0)$.\n    - We look at the row for Present State $(1, 0, 0)$ in the provided table. The Next State is $(1, 0, 1)$.\n    - The circuit is now in state $(1, 0, 0)$ but trying to go to $(1, 0, 1)$. The circuit is unstable. It will next transition to state $(1, 0, 1)$.\n    - Now, we look at the row for Present State $(1, 0, 1)$. The Next State is also $(1, 0, 1)$. This means that $(1, 0, 1)$ is a stable state.\n    - The circuit has stabilized at $(1, 0, 1)$, which is not the intended final state of $(1, 1, 1)$. Therefore, this path represents a critical race. The intermediate state $(1, 0, 0)$ initiates an incorrect path.\n\n2.  **Only $y_2$ changes first:** The circuit transitions from $(0, 0, 0)$ to $(0, 1, 0)$.\n    - From the table, for Present State $(0, 1, 0)$, the Next State is $(0, 1, 1)$. The circuit transitions to $(0, 1, 1)$.\n    - For Present State $(0, 1, 1)$, the Next State is $(1, 1, 1)$. The circuit transitions to $(1, 1, 1)$.\n    - For Present State $(1, 1, 1)$, the Next State is $(1, 1, 1)$. This is the intended stable state.\n    - The path $(0, 0, 0) \\to (0, 1, 0) \\to (0, 1, 1) \\to (1, 1, 1)$ successfully reaches the target. This path is safe.\n\n3.  **Only $y_3$ changes first:** The circuit transitions from $(0, 0, 0)$ to $(0, 0, 1)$.\n    - For Present State $(0, 0, 1)$, the Next State is $(0, 1, 1)$. The circuit transitions to $(0, 1, 1)$.\n    - As seen in the previous case, from $(0, 1, 1)$, the circuit correctly proceeds to $(1, 1, 1)$.\n    - The path $(0, 0, 0) \\to (0, 0, 1) \\to (0, 1, 1) \\to (1, 1, 1)$ is also safe.\n\n4.  **$y_1$ and $y_2$ change first:** The circuit transitions from $(0, 0, 0)$ to $(1, 1, 0)$.\n    - For Present State $(1, 1, 0)$, the Next State is $(1, 1, 1)$.\n    - The circuit transitions to $(1, 1, 1)$, which is the correct stable state. This path is safe.\n\n5.  **$y_1$ and $y_3$ change first:** The circuit transitions from $(0, 0, 0)$ to $(1, 0, 1)$.\n    - We look at the row for Present State $(1, 0, 1)$. The Next State is $(1, 0, 1)$.\n    - This means that upon entering $(1, 0, 1)$, the circuit is immediately in a stable state.\n    - Since this stable state $(1, 0, 1)$ is not the intended destination $(1, 1, 1)$, this path also represents a critical race. The intermediate state $(1, 0, 1)$ initiates an incorrect path.\n\n6.  **$y_2$ and $y_3$ change first:** The circuit transitions from $(0, 0, 0)$ to $(0, 1, 1)$.\n    - For Present State $(0, 1, 1)$, the Next State is $(1, 1, 1)$.\n    - The circuit transitions to $(1, 1, 1)$, the correct stable state. This path is safe.\n\nIn summary, two scenarios lead to an incorrect final state:\n- If the first transition is to state $(1, 0, 0)$, the circuit ends up at stable state $(1, 0, 1)$.\n- If the first transition is to state $(1, 0, 1)$, the circuit ends up at stable state $(1, 0, 1)$.\n\nThus, the intermediate states that can be the first state in a sequence leading to an incorrect final state are $(1, 0, 0)$ and $(1, 0, 1)$. This corresponds to option C.", "answer": "$$\\boxed{C}$$", "id": "1967903"}, {"introduction": "Reliability in asynchronous circuits depends not only on correct state transitions but also on the clean behavior of the underlying combinational logic. \"Hazards\" are unwanted, temporary glitches on an output signal that occur during input changes, even when the final output value is correct. This practice problem [@problem_id:1967941] focuses on identifying and eliminating a static-0 hazard, illustrating how adding a logically redundant term to an expression can ensure a stable, glitch-free output, a crucial technique for robust design.", "problem": "A digital logic circuit is designed to produce an output $Z$ based on four input variables $A, B, C,$ and $D$. The initial design is implemented using logic gates that directly correspond to the following minimal Product-of-Sums (POS) expression:\n\n$$Z = (A + B)(\\overline{A} + C)$$\n\nThis circuit is susceptible to a static hazard. Specifically, for a certain single-variable input transition, the output $Z$, which should remain stable at logic 0, can momentarily glitch to logic 1. This is known as a static-0 hazard. Your task is to derive a new POS expression for $Z$ that eliminates this hazard by including one additional redundant sum term.\n\nProvide the complete hazard-free POS expression for $Z$.", "solution": "We start from the given minimal product-of-sums expression:\n$$Z=(A+B)(\\overline{A}+C).$$\nIn Boolean algebra, a static-0 hazard in a POS implementation arises when two sum terms cover adjacent zero-cells but do not share a common sum term to keep the output forced to zero during a single-variable transition. Here, the zeros are defined by either $A+B=0$ or $\\overline{A}+C=0$, that is:\n- $A+B=0$ implies $A=0$ and $B=0$, irrespective of $C$ and $D$,\n- $\\overline{A}+C=0$ implies $A=1$ and $C=0$, irrespective of $B$ and $D$.\nThese two zero-regions are adjacent at the point $A$ toggling while $B=0$ and $C=0$, creating a potential static-0 hazard on an $A$ transition.\n\nTo eliminate a static-0 hazard in POS, we add the consensus sum term. The dual consensus identity states that\n$$(X+Y)(\\overline{X}+Z)=(X+Y)(\\overline{X}+Z)(Y+Z).$$\nApplying $X=A$, $Y=B$, and $Z=C$ gives the hazard-free POS:\n$$(A+B)(\\overline{A}+C)(B+C).$$\n\nTo verify that this added term is redundant (does not change the function), expand both sides to SOP and compare:\n$$(A+B)(\\overline{A}+C)=A\\overline{A}+AC+B\\overline{A}+BC=AC+\\overline{A}B+BC.$$\nIncluding the added sum term and expanding:\n$$(AC+\\overline{A}B+BC)(B+C).$$\nDistribute term by term:\n$$AC(B+C)=ABC+AC,$$\n$$\\overline{A}B(B+C)=\\overline{A}B+\\overline{A}BC=\\overline{A}B,$$\n$$BC(B+C)=BC.$$\nCombining and using absorption ($AC+ABC=AC$) yields\n$$AC+\\overline{A}B+BC,$$\nwhich matches the expansion of the original expression. Therefore, the added sum term $(B+C)$ is redundant functionally but removes the static-0 hazard by maintaining $Z=0$ when $B=0$ and $C=0$ during an $A$ transition.\n\nHence, the hazard-free POS expression with one additional redundant sum term is\n$$(A+B)(\\overline{A}+C)(B+C).$$", "answer": "$$\\boxed{(A+B)(\\overline{A}+C)(B+C)}$$", "id": "1967941"}]}