<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="17.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <PropertyGroup>
    <PreferredToolArchitecture>x64</PreferredToolArchitecture>
  </PropertyGroup>
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|x64">
      <Configuration>Debug</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|x64">
      <Configuration>Release</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|x64">
      <Configuration>MinSizeRel</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|x64">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{3733E26F-0B2F-3D34-9BAE-F779CB2A436E}</ProjectGuid>
    <Keyword>Win32Proj</Keyword>
    <WindowsTargetPlatformVersion>10.0.20348.0</WindowsTargetPlatformVersion>
    <Platform>x64</Platform>
    <ProjectName>X86CommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
    <Import Project="$(VCTargetsPath)\BuildCustomizations\masm.props" />
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenAsmWriter1.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenEVEX2VEXTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenEVEX2VEXTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-x86-EVEX2VEX-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenEVEX2VEXTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenEVEX2VEXTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenEVEX2VEXTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-x86-EVEX2VEX-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenEVEX2VEXTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenEVEX2VEXTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenEVEX2VEXTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-x86-EVEX2VEX-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenEVEX2VEXTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenEVEX2VEXTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenEVEX2VEXTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-x86-EVEX2VEX-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenEVEX2VEXTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenEVEX2VEXTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenExegesis.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-exegesis -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-exegesis -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-exegesis -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-exegesis -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenFastISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-fast-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenGlobalISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -instr-info-expand-mi-operand-info=0 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -instr-info-expand-mi-operand-info=0 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -instr-info-expand-mi-operand-info=0 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -instr-info-expand-mi-operand-info=0 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenMnemonicTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenMnemonicTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-x86-mnemonic-tables -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenMnemonicTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenMnemonicTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenMnemonicTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-x86-mnemonic-tables -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenMnemonicTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenMnemonicTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenMnemonicTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-x86-mnemonic-tables -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenMnemonicTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenMnemonicTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenMnemonicTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-x86-mnemonic-tables -asmwriternum=1 -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenMnemonicTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenMnemonicTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenRegisterBank.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\13bb9c568aa423cf2cf30b777526aa60\X86GenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building X86GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building X86GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building X86GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building X86GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86 -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/X86.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/X86GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86CallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Instr3DNow.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrAVX512.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrArithmetic.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCMovSetCC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrControl.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrExtension.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFMA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFPStack.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrFragmentsSIMD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrKL.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrMMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSGX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSNP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSSE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrShiftRotate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrSystem.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTDX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrTSX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVMX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrVecCompiler.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86InstrXOP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86PfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86RegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedBroadwell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedHaswell.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedIceLake.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedPredicates.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSandyBridge.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeClient.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86SchedSkylakeServer.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86Schedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleAtom.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBdVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleBtVer2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleSLM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver1.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver2.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\X86ScheduleZnver3.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\309ba6d82c8e3af0384456ac1438105c\X86CommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter1.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenEVEX2VEXTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenExegesis.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenMnemonicTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\CMakeFiles\X86CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter1.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenEVEX2VEXTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenExegesis.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenMnemonicTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\CMakeFiles\X86CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter1.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenEVEX2VEXTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenExegesis.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenMnemonicTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\CMakeFiles\X86CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenAsmWriter1.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenCallingConv.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenEVEX2VEXTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenExegesis.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenFastISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenMnemonicTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\X86GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\CMakeFiles\X86CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</VerifyInputsAndOutputsExist>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\X86\CMakeLists.txt">
      <UseUtf8Encoding>Always</UseUtf8Encoding>
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/X86/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/X86/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\X86\CMakeFiles\X86CommonTableGen">
    </None>
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\ZERO_CHECK.vcxproj">
      <Project>{E892C37D-02CF-31E9-ADFA-230AE8523DFD}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{0DE3E28B-B7F5-3E6E-A178-94F7464E3D41}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{08972487-1C3D-3BA9-8214-740CD1C7990A}</Project>
      <Name>llvm-tblgen</Name>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
    <Import Project="$(VCTargetsPath)\BuildCustomizations\masm.targets" />
  </ImportGroup>
</Project>