library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity RAM2_8Tb is
end RAM2_8Tb;

architecture Stimulus of Ram2_8Tb is

signal s_action : std_logic_vector(2 downto 0); -- 000 push ; 001 delete ; 010 swap ; 011 clear ; 100 result
signal s_writeData : std_logic_vector(7 downto 0);
signal s_resultado_in : std_logic_vector(7 downto 0);
signal s_readAdress : std_logic_vector(0 downto 0);
signal s_number1_out : std_logic_vector(7 downto 0);
signal s_number2_out : std_logic_vector(7 downto 0);
signal s_readData : std_logic_vector(7 downto 0);

begin
	uut : entity work.RAM2_8(Behavioral)
			port map(action => s_action,
						writeData => s_writeData,
						resultado_in => s_resultado_in,
						readAdress => s_readAdress,
						number1_out => s_number1_out,
						number2_out => s_number2_out,
						readData => s_readData);
						
stim proc: process
begin
	s_writeData <= "00000001";
	s_writeData <= "00000011";
	s_readAdress <= "0";
	wait for 100 ns;
	s_readAdress <= "1";
	wait for 100 ns;
end process;
end Stimulus;
	