<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1606510099">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BITSTR-SYSDEF" Name="processor_board_implementation.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="processor_board_implementation.ltx"/>
  <File Type="BG-BGN" Name="processor_board_implementation.bgn"/>
  <File Type="RBD_FILE" Name="processor_board_implementation.rbd"/>
  <File Type="BG-DRC" Name="processor_board_implementation.drc"/>
  <File Type="NPI_FILE" Name="processor_board_implementation.npi"/>
  <File Type="RNPI_FILE" Name="processor_board_implementation.rnpi"/>
  <File Type="CFI_FILE" Name="processor_board_implementation.cfi"/>
  <File Type="PDI-FILE" Name="processor_board_implementation.pdi"/>
  <File Type="BITSTR-MMI" Name="processor_board_implementation.mmi"/>
  <File Type="BITSTR-BMM" Name="processor_board_implementation_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="processor_board_implementation.nky"/>
  <File Type="BITSTR-RBT" Name="processor_board_implementation.rbt"/>
  <File Type="BITSTR-MSK" Name="processor_board_implementation.msk"/>
  <File Type="BG-BIN" Name="processor_board_implementation.bin"/>
  <File Type="RCFI_FILE" Name="processor_board_implementation.rcfi"/>
  <File Type="BG-BIT" Name="processor_board_implementation.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="processor_board_implementation_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="processor_board_implementation_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="processor_board_implementation_bus_skew_postroute_physopted.rpt"/>
  <File Type="RDI-RDI" Name="processor_board_implementation.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="processor_board_implementation_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="processor_board_implementation_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="processor_board_implementation_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="processor_board_implementation_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="processor_board_implementation_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW" Name="processor_board_implementation_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="processor_board_implementation_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="processor_board_implementation_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="processor_board_implementation_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="processor_board_implementation_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="processor_board_implementation_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="processor_board_implementation_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="processor_board_implementation_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="processor_board_implementation_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="processor_board_implementation_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="processor_board_implementation_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="processor_board_implementation_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="processor_board_implementation_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="processor_board_implementation_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="processor_board_implementation_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="processor_board_implementation_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="processor_board_implementation_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="processor_board_implementation_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="processor_board_implementation_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="processor_board_implementation_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="processor_board_implementation_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="processor_board_implementation_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="processor_board_implementation_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="processor_board_implementation_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="processor_board_implementation_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="processor_board_implementation_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="processor_board_implementation_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="processor_board_implementation_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="processor_board_implementation_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="processor_board_implementation_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="processor_board_implementation_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="processor_board_implementation_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="processor_board_implementation_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="processor_board_implementation_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="processor_board_implementation_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="processor_board_implementation_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="processor_board_implementation_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="processor_board_implementation_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="processor_board_implementation.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="processor_board_implementation_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="processor_board_implementation_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="processor_board_implementation_opt.dcp"/>
  <File Type="INIT-TIMING" Name="processor_board_implementation_timing_summary_init.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="processor_board_implementation_bus_skew_routed.rpx"/>
  <File Type="REPORTS-TCL" Name="processor_board_implementation_reports.tcl"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="processor_board_implementation_bus_skew_routed.pb"/>
  <File Type="PA-TCL" Name="processor_board_implementation.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/full_adder.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/add_sub_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/adder_subtractor_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/and_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/not_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/or_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/xor_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sll_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/srl_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sra_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mux8to1_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/zero_check_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALU_16.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mux2to1_3.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/registerfile_16by8.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mux2to1_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/cod_lab4/mem_16.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/mem_16.vhd"/>
        <Attr Name="ImportTime" Val="1604604791"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/cod_lab4/sign_extentor.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/sign_extentor.vhd"/>
        <Attr Name="ImportTime" Val="1604604791"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mux16to1_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/llb_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/seq_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sgt_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sllb_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/srlb_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/slt_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALU16_16.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mux3to1_3.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/dual_sign_extend.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/data_path.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/knappe_code/instruction_mem_16.vhd">
      <FileInfo>
        <Attr Name="Library" Val="knappe_lib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/cod_lab4-main/cod_lab4.srcs/sources_1/imports/knappe_code/instruction_mem_16.vhd"/>
        <Attr Name="ImportTime" Val="1605826103"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/knappe_code/PC_adder.vhd">
      <FileInfo>
        <Attr Name="Library" Val="knappe_lib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/knappe_code/PC_adder.vhd"/>
        <Attr Name="ImportTime" Val="1604633783"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/knappe_code/PC_mux.vhd">
      <FileInfo>
        <Attr Name="Library" Val="knappe_lib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/knappe_code/PC_mux.vhd"/>
        <Attr Name="ImportTime" Val="1604633765"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/knappe_code/PC.vhd">
      <FileInfo>
        <Attr Name="Library" Val="knappe_lib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/knappe_code/PC.vhd"/>
        <Attr Name="ImportTime" Val="1604633908"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/knappe_code/PC_topleve.vhd">
      <FileInfo>
        <Attr Name="Library" Val="knappe_lib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/knappe_code/PC_topleve.vhd"/>
        <Attr Name="ImportTime" Val="1604633738"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/data_path_wpc.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mux2to1_4.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/control_unit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/processor_toplevel.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/basys3_7segment_hex_driver.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Basys3_16bitSingleCycleProcessor_Toplevel.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/clock_divider.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mux2to1_std_logic.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="processor_board_implementation"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Documents/digilent_resources/digilent-xdc-master/Basys-3-Master.xdc"/>
        <Attr Name="ImportTime" Val="1593211829"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
