// Seed: 3465274898
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1
);
  type_3(
      1, id_0
  );
  always @(1 or negedge 1);
  assign id_2[1] = id_2;
endmodule
