#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  1 22:38:02 2021
# Process ID: 2400
# Current directory: C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7552 C:\Users\lipe-\Desktop\amor\mips(add-sub-jmp-beq-store-load)\miTo.xpr
# Log file: C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/vivado.log
# Journal file: C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/vitor/Documents/UERGS/2021.1/Organização de Computadores/Trabalho/mips(add-sub-jmp-beq-store)' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1193.445 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/mito_pkg.vhd" into library mito
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/miTo.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'miTo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sim_1/new/testebench.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'testebench'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.445 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1193.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testebench_behav -key {Behavioral:sim_1:Functional:testebench} -tclbatch {testebench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source testebench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1193.445 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testebench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 1193.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1193.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1193.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1193.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1193.445 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testebench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testebench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.sim/sim_1/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L secureip --snapshot testebench_behav mito.testebench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling package ieee.numeric_std
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity mito.testebench
Built simulation snapshot testebench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.434 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun  2 02:42:21 2021] Launched synth_1...
Run output will be captured here: C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/miTo.runs/synth_1

save_wave_config {C:/Users/lipe-/Desktop/tb-final.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/lipe-/Desktop/tb-final.wcfg
set_property xsim.view {C:/Users/lipe-/Desktop/amor/mips(add-sub-jmp-beq-store-load)/testebench_behav.wcfg C:/Users/lipe-/Desktop/tb-final.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  2 02:47:27 2021...
