#ifndef RAW_IRQ_REGS_H
#define RAW_IRQ_REGS_H

#define IRQ_BASIC_PENDING	(PBASE+0x0000B200)
#define IRQ_PENDING_0       (PBASE+0x0000B200)
#define IRQ_PENDING_1		(PBASE+0x0000B204)
#define IRQ_PENDING_2		(PBASE+0x0000B208)
#define FIQ_CONTROL		    (PBASE+0x0000B20C)
#define ENABLE_IRQS_0		(PBASE+0x0000B210)
#define ENABLE_IRQS_1		(PBASE+0x0000B214)
#define ENABLE_IRQS_2		(PBASE+0x0000B218)

#define SYSTEM_TIMER_IRQ_0	(1 << 0)
#define SYSTEM_TIMER_IRQ_1	(1 << 1)
#define SYSTEM_TIMER_IRQ_2	(1 << 2)
#define SYSTEM_TIMER_IRQ_3	(1 << 3)

#define GENERIC_TIMER_IRQ  30
#define SYSTEM_TIMER0_IRQ  96
#define SYSTEM_TIMER1_IRQ  97

#endif //RAW_IRQ_REGS_H
