Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb  2 11:49:55 2025
| Host         : DESKTOP-H5RMGH4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UARTLoopBack_control_sets_placed.rpt
| Design       : UARTLoopBack
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              62 |           21 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |              25 |            7 |
| Yes          | No                    | Yes                    |              44 |           10 |
| Yes          | Yes                   | No                     |              87 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                              Enable Signal                                             |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | inst_uart/inst_Tx/TX_i_1_n_0                                                                           |                                        |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG |                                                                                                        |                                        |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG | inst_uart/inst_Tx/E[0]                                                                                 | generated_reset_reg_n_0                |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | inst_uart/inst_Rx/rx_data_o[7]_i_2_n_0                                                                 | inst_uart/inst_Rx/rx_data_o[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | inst_uart/inst_Tx/tx_data_i                                                                            | generated_reset_reg_n_0                |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | inst_uart/inst_Tx/FSM_onehot_fsm_state_reg[2][0]                                                       |                                        |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                        | inst_uart/inst_Tx/srst                 |                3 |             10 |         3.33 |
|  CLK_IBUF_BUFG | inst_uart/inst_Tx/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | inst_uart/inst_Tx/srst                 |                2 |             12 |         6.00 |
|  CLK_IBUF_BUFG | inst_uart/inst_Tx/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | inst_uart/inst_Tx/srst                 |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG | inst_uart/inst_Rx/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | inst_uart/inst_Tx/srst                 |                2 |             12 |         6.00 |
|  CLK_IBUF_BUFG | inst_uart/inst_Rx/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | inst_uart/inst_Tx/srst                 |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG | reset_delay_counter[0]_i_1_n_0                                                                         |                                        |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                        | inst_uart/inst_Rx/rx_clk_bk0           |                6 |             22 |         3.67 |
|  CLK_IBUF_BUFG | inst_uart/inst_Rx/rx_state[31]_i_2_n_0                                                                 | inst_uart/inst_Rx/rx_state[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG | inst_uart/inst_Tx/tx_state                                                                             | generated_reset_reg_n_0                |                7 |             32 |         4.57 |
|  CLK_IBUF_BUFG |                                                                                                        | generated_reset_reg_n_0                |               15 |             40 |         2.67 |
+----------------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+


