[
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588533",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588533",
        "articleTitle": "Analog design with Verilog-A",
        "volume": null,
        "issue": null,
        "startPage": "64",
        "endPage": "68",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37330737400,
                "preferredName": "I. Miller",
                "firstName": "I.",
                "lastName": "Miller"
            },
            {
                "id": 37088206395,
                "preferredName": "D. FitzPatrick",
                "firstName": "D.",
                "lastName": "FitzPatrick"
            },
            {
                "id": 37088204995,
                "preferredName": "R. Aisola",
                "firstName": "R.",
                "lastName": "Aisola"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588528",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588528",
        "articleTitle": "Pre- and postsynthesis simulation mismatches",
        "volume": null,
        "issue": null,
        "startPage": "24",
        "endPage": "31",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37087171966,
                "preferredName": "H. Howe",
                "firstName": "H.",
                "lastName": "Howe"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588526",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588526",
        "articleTitle": "Implementation of a PCI bus virtual driver using PLI, named pipes, and signals",
        "volume": null,
        "issue": null,
        "startPage": "10",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37087170482,
                "preferredName": "D. Hahn",
                "firstName": "D.",
                "lastName": "Hahn"
            },
            {
                "id": 37087171942,
                "preferredName": "J. Russack",
                "firstName": "J.",
                "lastName": "Russack"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588540",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588540",
        "articleTitle": "HDL and integrating system-level simulation technologies",
        "volume": null,
        "issue": null,
        "startPage": "91",
        "endPage": "97",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37087001085,
                "preferredName": "C. Ussery",
                "firstName": "C.",
                "lastName": "Ussery"
            },
            {
                "id": 37087297771,
                "preferredName": "K. McKinley",
                "firstName": "K.",
                "lastName": "McKinley"
            },
            {
                "id": 37087563220,
                "preferredName": "K. Lang",
                "firstName": "K.",
                "lastName": "Lang"
            },
            {
                "id": 37282545000,
                "preferredName": "E. Komp",
                "firstName": "E.",
                "lastName": "Komp"
            },
            {
                "id": 37377549900,
                "preferredName": "W. Larue",
                "firstName": "W.",
                "lastName": "Larue"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588525",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588525",
        "articleTitle": "Functional verification with completely self-checking tests",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37087172135,
                "preferredName": "E. Zhang",
                "firstName": "E.",
                "lastName": "Zhang"
            },
            {
                "id": 37282152300,
                "preferredName": "E. Yogev",
                "firstName": "E.",
                "lastName": "Yogev"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588527",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588527",
        "articleTitle": "A general purpose simulation environment for HDL based verification",
        "volume": null,
        "issue": null,
        "startPage": "14",
        "endPage": "21",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37087171791,
                "preferredName": "S. Rajadnya",
                "firstName": "S.",
                "lastName": "Rajadnya"
            },
            {
                "id": 37087172291,
                "preferredName": "A. Palnitkar",
                "firstName": "A.",
                "lastName": "Palnitkar"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588529",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588529",
        "articleTitle": "Synthesis support for design partitioning",
        "volume": null,
        "issue": null,
        "startPage": "32",
        "endPage": "37",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37087173432,
                "preferredName": "J. Willoughby",
                "firstName": "J.",
                "lastName": "Willoughby"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588537",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588537",
        "articleTitle": "Mixed 2-4 state simulation with VCS",
        "volume": null,
        "issue": null,
        "startPage": "77",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37088297202,
                "preferredName": "H.K. Chaudhry",
                "firstName": "H.K.",
                "lastName": "Chaudhry"
            },
            {
                "id": 37088302145,
                "preferredName": "P. Eichenberger",
                "firstName": "P.",
                "lastName": "Eichenberger"
            },
            {
                "id": 37087952944,
                "preferredName": "D.R. Chowdhury",
                "firstName": "D.R.",
                "lastName": "Chowdhury"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588535",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588535",
        "articleTitle": "A portable mechanism for vectorizing compiled event-driven simulation",
        "volume": null,
        "issue": null,
        "startPage": "70",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37087297401,
                "preferredName": "S. Mittra",
                "firstName": "S.",
                "lastName": "Mittra"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588531",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588531",
        "articleTitle": "High-level architectural simulation of the Torus Routing Chip",
        "volume": null,
        "issue": null,
        "startPage": "48",
        "endPage": "55",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37418671900,
                "preferredName": "L. Natvig",
                "firstName": "L.",
                "lastName": "Natvig"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588530",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588530",
        "articleTitle": "A synthesis preprocessor that converts implicit style Verilog into one-hot designs",
        "volume": null,
        "issue": null,
        "startPage": "38",
        "endPage": "45",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37270660600,
                "preferredName": "M.G. Arnold",
                "firstName": "M.G.",
                "lastName": "Arnold"
            },
            {
                "id": 37620668900,
                "preferredName": "J.D. Shuler",
                "firstName": "J.D.",
                "lastName": "Shuler"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588538",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588538",
        "articleTitle": "OMI-a standard model interface for IP delivery",
        "volume": null,
        "issue": null,
        "startPage": "83",
        "endPage": "90",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37313817000,
                "preferredName": "D. Dunlop",
                "firstName": "D.",
                "lastName": "Dunlop"
            },
            {
                "id": 37087297771,
                "preferredName": "K. McKinley",
                "firstName": "K.",
                "lastName": "McKinley"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588532",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588532",
        "articleTitle": "A next generation diagnostic ATPG system using the Verilog HDL",
        "volume": null,
        "issue": null,
        "startPage": "56",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": [
            {
                "id": 37362679000,
                "preferredName": "M.L. Lynch",
                "firstName": "M.L.",
                "lastName": "Lynch"
            },
            {
                "id": 37612389900,
                "preferredName": "S.M. Singer",
                "firstName": "S.M.",
                "lastName": "Singer"
            }
        ]
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588524",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588524",
        "articleTitle": "1997 IEEE International Verilog HDL Conference",
        "volume": null,
        "issue": null,
        "startPage": "iii",
        "endPage": "v",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": []
    },
    {
        "publicationNumber": "4480",
        "doi": "10.1109/IVC.1997.588542",
        "publicationYear": "1997",
        "publicationDate": "31 March-2 April 1997",
        "articleNumber": "588542",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "99",
        "endPage": "99",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of Meeting on Verilog HDL (IVC/VIUF'97)",
        "authors": []
    }
]