<html>
<head>
<meta charset="UTF-8">
<title>4v</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=ACL2____4V">Click for 4v in the Full Manual</a></h3>

<p>An <a href="ACL2____HONS.html">hons</a>-based, s-expression representation of <a href="ACL2____4V-MONOTONICITY.html">monotonic</a>, four-valued functions.</p><p>This library defines the logic of the <a href="ACL2____ESIM.html">esim</a> symbolic 
simulator.  By "four-valued", we mean that each wire can take one of the four 
values recognized by <a href="ACL2____4VP.html">4vp</a>:</p> 
 
<ul> 
 <li>
<b>X</b> represents "unknown" values</li> 
 <li>
<b>Z</b> represents an "undriven" or "floating" value</li> 
 <li>
<b>T</b> represents logical truth</li> 
 <li>
<b>F</b> represents logical falsity</li> 
</ul> 
 
<p>The non-Boolean values X and Z are <a href="ACL2____WHY-4V-LOGIC.html">often 
useful</a> when modeling hardware, and are intended to correspond to 
Verilog's notions of X and Z.</p> 
 
<p>Our logic has a fixed set of primitive <a href="ACL2____4V-OPERATIONS.html">4v-operations</a> that model, for 
instance, how an AND gate behaves when given a pair of four-valued inputs.  On 
top of these primitives, we use a simplified <a href="ACL2____4V-SEXPRS.html">s-expression syntax</a> to represent expressions in the logic. 
The semantics of these s-expressions are defined by <a href="ACL2____4V-SEXPR-EVAL.html">4v-sexpr-eval</a>, a 
simple evaluator that can look up variables and apply the primitive 
operations.</p> 
 
<p>A feature of our logic is that all the primitives are intrinsically <a href="ACL2____4V-MONOTONICITY.html">monotonic</a>, which loosely means that they 
properly treat X inputs as unknowns.  The monotonicity of the primitives 
carries over to the s-expressions.</p>
</body>
</html>
