Simulator report for arinc_429_tx
Thu Jan 30 14:40:54 2014
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 300.0 us     ;
; Simulation Netlist Size     ; 736 nodes    ;
; Simulation Coverage         ;      43.67 % ;
; Total Number of Transitions ; 60581        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C25F324C8 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off        ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
; Simulator PVT Timing Model Type                                                            ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      43.67 % ;
; Total nodes checked                                 ; 736          ;
; Total output ports checked                          ; 703          ;
; Total output ports with complete 1/0-value coverage ; 307          ;
; Total output ports with no 1/0-value coverage       ; 336          ;
; Total output ports with no 1-value coverage         ; 337          ;
; Total output ports with no 0-value coverage         ; 395          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                            ; Output Port Name                                                                                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[11]                ; portbdataout11   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[15]                ; portbdataout15   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[17]                ; portbdataout17   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[19]                ; portbdataout19   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[21]                ; portbdataout21   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[23]                ; portbdataout23   ;
; |arinc_429_tx|packet_byte_count_reg[2]                                                                                                               ; |arinc_429_tx|packet_byte_count_reg[2]                                                                                                                    ; q                ;
; |arinc_429_tx|packet_byte_count_reg[0]                                                                                                               ; |arinc_429_tx|packet_byte_count_reg[0]                                                                                                                    ; q                ;
; |arinc_429_tx|packet_byte_count_reg[1]                                                                                                               ; |arinc_429_tx|packet_byte_count_reg[1]                                                                                                                    ; q                ;
; |arinc_429_tx|packet_byte_count_reg[3]                                                                                                               ; |arinc_429_tx|packet_byte_count_reg[3]                                                                                                                    ; q                ;
; |arinc_429_tx|packet_byte_count_reg[4]                                                                                                               ; |arinc_429_tx|packet_byte_count_reg[4]                                                                                                                    ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0             ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita0~COUT        ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1             ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita1~COUT        ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2             ; combout          ;
; |arinc_429_tx|clk_div_count[1]                                                                                                                       ; |arinc_429_tx|clk_div_count[1]                                                                                                                            ; q                ;
; |arinc_429_tx|clk_div_count[2]                                                                                                                       ; |arinc_429_tx|clk_div_count[2]                                                                                                                            ; q                ;
; |arinc_429_tx|clk_div_count[0]                                                                                                                       ; |arinc_429_tx|clk_div_count[0]                                                                                                                            ; q                ;
; |arinc_429_tx|clk_div_count[3]                                                                                                                       ; |arinc_429_tx|clk_div_count[3]                                                                                                                            ; q                ;
; |arinc_429_tx|packet_byte_count_reg[0]~675                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[0]~675                                                                                                                ; combout          ;
; |arinc_429_tx|packet_byte_count_reg[0]~675                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[0]~992                                                                                                                ; cout             ;
; |arinc_429_tx|packet_byte_count_reg[1]~676                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[1]~676                                                                                                                ; combout          ;
; |arinc_429_tx|packet_byte_count_reg[1]~676                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[1]~993                                                                                                                ; cout             ;
; |arinc_429_tx|packet_byte_count_reg[2]~677                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[2]~677                                                                                                                ; combout          ;
; |arinc_429_tx|packet_byte_count_reg[2]~677                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[2]~994                                                                                                                ; cout             ;
; |arinc_429_tx|packet_byte_count_reg[3]~678                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[3]~678                                                                                                                ; combout          ;
; |arinc_429_tx|packet_byte_count_reg[3]~678                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[3]~996                                                                                                                ; cout             ;
; |arinc_429_tx|packet_byte_count_reg[4]~679                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[4]~679                                                                                                                ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita0~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita1~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita2~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita3~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita4~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita5~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita6~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita7 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_comb_bita7      ; combout          ;
; |arinc_429_tx|clk_div_count[0]~124                                                                                                                   ; |arinc_429_tx|clk_div_count[0]~124                                                                                                                        ; combout          ;
; |arinc_429_tx|clk_div_count[0]~124                                                                                                                   ; |arinc_429_tx|clk_div_count[0]~235                                                                                                                        ; cout             ;
; |arinc_429_tx|clk_div_count[1]~125                                                                                                                   ; |arinc_429_tx|clk_div_count[1]~125                                                                                                                        ; combout          ;
; |arinc_429_tx|clk_div_count[1]~125                                                                                                                   ; |arinc_429_tx|clk_div_count[1]~236                                                                                                                        ; cout             ;
; |arinc_429_tx|clk_div_count[2]~126                                                                                                                   ; |arinc_429_tx|clk_div_count[2]~126                                                                                                                        ; combout          ;
; |arinc_429_tx|clk_div_count[2]~126                                                                                                                   ; |arinc_429_tx|clk_div_count[2]~238                                                                                                                        ; cout             ;
; |arinc_429_tx|clk_div_count[3]~127                                                                                                                   ; |arinc_429_tx|clk_div_count[3]~127                                                                                                                        ; combout          ;
; |arinc_429_tx|clk_div_count[3]~127                                                                                                                   ; |arinc_429_tx|clk_div_count[3]~239                                                                                                                        ; cout             ;
; |arinc_429_tx|clk_div_count[4]~128                                                                                                                   ; |arinc_429_tx|clk_div_count[4]~128                                                                                                                        ; combout          ;
; |arinc_429_tx|valid_indata~0                                                                                                                         ; |arinc_429_tx|valid_indata~0                                                                                                                              ; combout          ;
; |arinc_429_tx|fifo_data[11]                                                                                                                          ; |arinc_429_tx|fifo_data[11]                                                                                                                               ; q                ;
; |arinc_429_tx|fifo_data[15]                                                                                                                          ; |arinc_429_tx|fifo_data[15]                                                                                                                               ; q                ;
; |arinc_429_tx|fifo_data[17]                                                                                                                          ; |arinc_429_tx|fifo_data[17]                                                                                                                               ; q                ;
; |arinc_429_tx|fifo_data[19]                                                                                                                          ; |arinc_429_tx|fifo_data[19]                                                                                                                               ; q                ;
; |arinc_429_tx|fifo_data[21]                                                                                                                          ; |arinc_429_tx|fifo_data[21]                                                                                                                               ; q                ;
; |arinc_429_tx|fifo_data[23]                                                                                                                          ; |arinc_429_tx|fifo_data[23]                                                                                                                               ; q                ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~270                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~270                                                                 ; combout          ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~271                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~271                                                                 ; combout          ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~272                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~272                                                                 ; combout          ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~274                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~274                                                                 ; combout          ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]                                                                ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]                                                                     ; combout          ;
; |arinc_429_tx|s_txd_0_reg                                                                                                                            ; |arinc_429_tx|s_txd_0_reg                                                                                                                                 ; q                ;
; |arinc_429_tx|s_txd_1_reg                                                                                                                            ; |arinc_429_tx|s_txd_1_reg                                                                                                                                 ; q                ;
; |arinc_429_tx|wr_req_fifo                                                                                                                            ; |arinc_429_tx|wr_req_fifo                                                                                                                                 ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|valid_wreq                                ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|valid_wreq                                     ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|wrreq_delaya[0]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|wrreq_delaya[0]                                ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|empty_dff                                 ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|empty_dff                                      ; q                ;
; |arinc_429_tx|wr_fifo_rdreq_reg                                                                                                                      ; |arinc_429_tx|wr_fifo_rdreq_reg                                                                                                                           ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|valid_rreq                                ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|valid_rreq                                     ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_is_1_dff                            ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_is_1_dff                                 ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_is_2_dff                            ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_is_2_dff                                 ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|wrreq_delaya[1]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|wrreq_delaya[1]                                ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|pulse_ram_output~152                      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|pulse_ram_output~152                           ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|pulse_ram_output~153                      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|pulse_ram_output~153                           ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[0]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[0]                                ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|rd_ptr_lsb                                ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|rd_ptr_lsb                                     ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[0]~1381                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[0]~1381                       ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[1]~1382                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[1]~1382                       ; combout          ;
; |arinc_429_tx|process2~0                                                                                                                             ; |arinc_429_tx|process2~0                                                                                                                                  ; combout          ;
; |arinc_429_tx|st_tx_reg.idle                                                                                                                         ; |arinc_429_tx|st_tx_reg.idle                                                                                                                              ; q                ;
; |arinc_429_tx|st_tx_reg.st_alarm_trans                                                                                                               ; |arinc_429_tx|st_tx_reg.st_alarm_trans                                                                                                                    ; q                ;
; |arinc_429_tx|st_tx_reg.st_packet_trans                                                                                                              ; |arinc_429_tx|st_tx_reg.st_packet_trans                                                                                                                   ; q                ;
; |arinc_429_tx|clk_half_period                                                                                                                        ; |arinc_429_tx|clk_half_period                                                                                                                             ; q                ;
; |arinc_429_tx|clk_full_period                                                                                                                        ; |arinc_429_tx|clk_full_period                                                                                                                             ; q                ;
; |arinc_429_tx|process5~251                                                                                                                           ; |arinc_429_tx|process5~251                                                                                                                                ; combout          ;
; |arinc_429_tx|process5~4                                                                                                                             ; |arinc_429_tx|process5~4                                                                                                                                  ; combout          ;
; |arinc_429_tx|Selector5~392                                                                                                                          ; |arinc_429_tx|Selector5~392                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[31]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[31]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector4~301                                                                                                                          ; |arinc_429_tx|Selector4~301                                                                                                                               ; combout          ;
; |arinc_429_tx|process5~8                                                                                                                             ; |arinc_429_tx|process5~8                                                                                                                                  ; combout          ;
; |arinc_429_tx|Selector4~302                                                                                                                          ; |arinc_429_tx|Selector4~302                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector4~303                                                                                                                          ; |arinc_429_tx|Selector4~303                                                                                                                               ; combout          ;
; |arinc_429_tx|st_tx_reg.st_pause_trans                                                                                                               ; |arinc_429_tx|st_tx_reg.st_pause_trans                                                                                                                    ; q                ;
; |arinc_429_tx|Selector4~304                                                                                                                          ; |arinc_429_tx|Selector4~304                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector4~305                                                                                                                          ; |arinc_429_tx|Selector4~305                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector1~110                                                                                                                          ; |arinc_429_tx|Selector1~110                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector5~393                                                                                                                          ; |arinc_429_tx|Selector5~393                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector5~394                                                                                                                          ; |arinc_429_tx|Selector5~394                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector5~395                                                                                                                          ; |arinc_429_tx|Selector5~395                                                                                                                               ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[1] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[1]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[0] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[0]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~654                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~654                                          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_is_0_dff                            ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_is_0_dff                                 ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~77                                      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~77                                           ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~58                        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~58                             ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~658                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~658                                          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~659                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~659                                          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~1                         ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~1                              ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~661                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~661                                          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_1~57                        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_1~57                             ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_1~1                         ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_1~1                              ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~0                                       ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~0                                            ; combout          ;
; |arinc_429_tx|Selector3~110                                                                                                                          ; |arinc_429_tx|Selector3~110                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector43~367                                                                                                                         ; |arinc_429_tx|Selector43~367                                                                                                                              ; combout          ;
; |arinc_429_tx|Selector43~368                                                                                                                         ; |arinc_429_tx|Selector43~368                                                                                                                              ; combout          ;
; |arinc_429_tx|packet_byte_count_reg[4]~991                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[4]~991                                                                                                                ; combout          ;
; |arinc_429_tx|Selector43~369                                                                                                                         ; |arinc_429_tx|Selector43~369                                                                                                                              ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~58                                      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~58                                           ; combout          ;
; |arinc_429_tx|Selector0~116                                                                                                                          ; |arinc_429_tx|Selector0~116                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector0~117                                                                                                                          ; |arinc_429_tx|Selector0~117                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector0~118                                                                                                                          ; |arinc_429_tx|Selector0~118                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector0~119                                                                                                                          ; |arinc_429_tx|Selector0~119                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector3~111                                                                                                                          ; |arinc_429_tx|Selector3~111                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector3~112                                                                                                                          ; |arinc_429_tx|Selector3~112                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector3~113                                                                                                                          ; |arinc_429_tx|Selector3~113                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector3~114                                                                                                                          ; |arinc_429_tx|Selector3~114                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector1~111                                                                                                                          ; |arinc_429_tx|Selector1~111                                                                                                                               ; combout          ;
; |arinc_429_tx|trans_active_reg                                                                                                                       ; |arinc_429_tx|trans_active_reg                                                                                                                            ; q                ;
; |arinc_429_tx|Equal8~107                                                                                                                             ; |arinc_429_tx|Equal8~107                                                                                                                                  ; combout          ;
; |arinc_429_tx|Equal8~110                                                                                                                             ; |arinc_429_tx|Equal8~110                                                                                                                                  ; combout          ;
; |arinc_429_tx|Equal8~111                                                                                                                             ; |arinc_429_tx|Equal8~111                                                                                                                                  ; combout          ;
; |arinc_429_tx|clk_half_period~66                                                                                                                     ; |arinc_429_tx|clk_half_period~66                                                                                                                          ; combout          ;
; |arinc_429_tx|packet_byte_count_reg[4]~995                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[4]~995                                                                                                                ; combout          ;
; |arinc_429_tx|clk_full_period~98                                                                                                                     ; |arinc_429_tx|clk_full_period~98                                                                                                                          ; combout          ;
; |arinc_429_tx|cur_packet_reg[30]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[30]                                                                                                                          ; q                ;
; |arinc_429_tx|cur_packet_reg[15]~1326                                                                                                                ; |arinc_429_tx|cur_packet_reg[15]~1326                                                                                                                     ; combout          ;
; |arinc_429_tx|Selector12~159                                                                                                                         ; |arinc_429_tx|Selector12~159                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[15]~1327                                                                                                                ; |arinc_429_tx|cur_packet_reg[15]~1327                                                                                                                     ; combout          ;
; |arinc_429_tx|cur_packet_reg[15]~1328                                                                                                                ; |arinc_429_tx|cur_packet_reg[15]~1328                                                                                                                     ; combout          ;
; |arinc_429_tx|cur_packet_reg[15]~1329                                                                                                                ; |arinc_429_tx|cur_packet_reg[15]~1329                                                                                                                     ; combout          ;
; |arinc_429_tx|Selector2~94                                                                                                                           ; |arinc_429_tx|Selector2~94                                                                                                                                ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~74                                      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~74                                           ; combout          ;
; |arinc_429_tx|Selector6~227                                                                                                                          ; |arinc_429_tx|Selector6~227                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector6~228                                                                                                                          ; |arinc_429_tx|Selector6~228                                                                                                                               ; combout          ;
; |arinc_429_tx|clk_div_count[0]~237                                                                                                                   ; |arinc_429_tx|clk_div_count[0]~237                                                                                                                        ; combout          ;
; |arinc_429_tx|cur_packet_reg[29]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[29]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector13~156                                                                                                                         ; |arinc_429_tx|Selector13~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[28]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[28]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector14~156                                                                                                                         ; |arinc_429_tx|Selector14~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[27]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[27]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector15~95                                                                                                                          ; |arinc_429_tx|Selector15~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[26]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[26]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector16~156                                                                                                                         ; |arinc_429_tx|Selector16~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[25]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[25]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector17~95                                                                                                                          ; |arinc_429_tx|Selector17~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[24]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[24]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector18~156                                                                                                                         ; |arinc_429_tx|Selector18~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[23]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[23]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector19~156                                                                                                                         ; |arinc_429_tx|Selector19~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[22]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[22]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector20~95                                                                                                                          ; |arinc_429_tx|Selector20~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[21]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[21]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector21~156                                                                                                                         ; |arinc_429_tx|Selector21~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[20]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[20]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector22~95                                                                                                                          ; |arinc_429_tx|Selector22~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[19]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[19]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector23~95                                                                                                                          ; |arinc_429_tx|Selector23~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[18]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[18]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector24~156                                                                                                                         ; |arinc_429_tx|Selector24~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[17]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[17]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector25~95                                                                                                                          ; |arinc_429_tx|Selector25~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[16]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[16]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector26~156                                                                                                                         ; |arinc_429_tx|Selector26~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[15]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[15]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector27~95                                                                                                                          ; |arinc_429_tx|Selector27~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[14]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[14]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector28~95                                                                                                                          ; |arinc_429_tx|Selector28~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[13]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[13]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector29~95                                                                                                                          ; |arinc_429_tx|Selector29~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[12]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[12]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector30~156                                                                                                                         ; |arinc_429_tx|Selector30~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[11]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[11]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector31~156                                                                                                                         ; |arinc_429_tx|Selector31~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[10]                                                                                                                     ; |arinc_429_tx|cur_packet_reg[10]                                                                                                                          ; q                ;
; |arinc_429_tx|Selector32~95                                                                                                                          ; |arinc_429_tx|Selector32~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[9]                                                                                                                      ; |arinc_429_tx|cur_packet_reg[9]                                                                                                                           ; q                ;
; |arinc_429_tx|Selector33~156                                                                                                                         ; |arinc_429_tx|Selector33~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[8]                                                                                                                      ; |arinc_429_tx|cur_packet_reg[8]                                                                                                                           ; q                ;
; |arinc_429_tx|Selector34~95                                                                                                                          ; |arinc_429_tx|Selector34~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[7]                                                                                                                      ; |arinc_429_tx|cur_packet_reg[7]                                                                                                                           ; q                ;
; |arinc_429_tx|Selector35~95                                                                                                                          ; |arinc_429_tx|Selector35~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[6]                                                                                                                      ; |arinc_429_tx|cur_packet_reg[6]                                                                                                                           ; q                ;
; |arinc_429_tx|Selector36~156                                                                                                                         ; |arinc_429_tx|Selector36~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[5]                                                                                                                      ; |arinc_429_tx|cur_packet_reg[5]                                                                                                                           ; q                ;
; |arinc_429_tx|Selector37~156                                                                                                                         ; |arinc_429_tx|Selector37~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[4]                                                                                                                      ; |arinc_429_tx|cur_packet_reg[4]                                                                                                                           ; q                ;
; |arinc_429_tx|Selector38~95                                                                                                                          ; |arinc_429_tx|Selector38~95                                                                                                                               ; combout          ;
; |arinc_429_tx|cur_packet_reg[3]                                                                                                                      ; |arinc_429_tx|cur_packet_reg[3]                                                                                                                           ; q                ;
; |arinc_429_tx|Selector39~156                                                                                                                         ; |arinc_429_tx|Selector39~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[2]                                                                                                                      ; |arinc_429_tx|cur_packet_reg[2]                                                                                                                           ; q                ;
; |arinc_429_tx|Selector40~156                                                                                                                         ; |arinc_429_tx|Selector40~156                                                                                                                              ; combout          ;
; |arinc_429_tx|cur_packet_reg[1]                                                                                                                      ; |arinc_429_tx|cur_packet_reg[1]                                                                                                                           ; q                ;
; |arinc_429_tx|Selector41~158                                                                                                                         ; |arinc_429_tx|Selector41~158                                                                                                                              ; combout          ;
; |arinc_429_tx|Selector42~560                                                                                                                         ; |arinc_429_tx|Selector42~560                                                                                                                              ; combout          ;
; |arinc_429_tx|Selector42~561                                                                                                                         ; |arinc_429_tx|Selector42~561                                                                                                                              ; combout          ;
; |arinc_429_tx|Selector42~562                                                                                                                         ; |arinc_429_tx|Selector42~562                                                                                                                              ; combout          ;
; |arinc_429_tx|Selector42~563                                                                                                                         ; |arinc_429_tx|Selector42~563                                                                                                                              ; combout          ;
; |arinc_429_tx|Selector42~564                                                                                                                         ; |arinc_429_tx|Selector42~564                                                                                                                              ; combout          ;
; |arinc_429_tx|Selector5~396                                                                                                                          ; |arinc_429_tx|Selector5~396                                                                                                                               ; combout          ;
; |arinc_429_tx|Selector42~565                                                                                                                         ; |arinc_429_tx|Selector42~565                                                                                                                              ; combout          ;
; |arinc_429_tx|Selector42~566                                                                                                                         ; |arinc_429_tx|Selector42~566                                                                                                                              ; combout          ;
; |arinc_429_tx|packet_byte_count_reg[4]~998                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[4]~998                                                                                                                ; combout          ;
; |arinc_429_tx|packet_byte_count_reg[4]~999                                                                                                           ; |arinc_429_tx|packet_byte_count_reg[4]~999                                                                                                                ; combout          ;
; |arinc_429_tx|packet_byte_count_reg[4]~1000                                                                                                          ; |arinc_429_tx|packet_byte_count_reg[4]~1000                                                                                                               ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|rd_ptr_lsb~5                              ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|rd_ptr_lsb~5                                   ; combout          ;
; |arinc_429_tx|valid_indata_output~output                                                                                                             ; |arinc_429_tx|valid_indata_output~output                                                                                                                  ; o                ;
; |arinc_429_tx|valid_indata_output                                                                                                                    ; |arinc_429_tx|valid_indata_output                                                                                                                         ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[11]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[11]~output                                                                                                                 ; o                ;
; |arinc_429_tx|wr_fifo_q_output[11]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[11]                                                                                                                        ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[15]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[15]~output                                                                                                                 ; o                ;
; |arinc_429_tx|wr_fifo_q_output[15]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[15]                                                                                                                        ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[17]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[17]~output                                                                                                                 ; o                ;
; |arinc_429_tx|wr_fifo_q_output[17]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[17]                                                                                                                        ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[19]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[19]~output                                                                                                                 ; o                ;
; |arinc_429_tx|wr_fifo_q_output[19]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[19]                                                                                                                        ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[21]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[21]~output                                                                                                                 ; o                ;
; |arinc_429_tx|wr_fifo_q_output[21]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[21]                                                                                                                        ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[23]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[23]~output                                                                                                                 ; o                ;
; |arinc_429_tx|wr_fifo_q_output[23]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[23]                                                                                                                        ; padout           ;
; |arinc_429_tx|fifo_data_output[11]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[11]~output                                                                                                                 ; o                ;
; |arinc_429_tx|fifo_data_output[11]                                                                                                                   ; |arinc_429_tx|fifo_data_output[11]                                                                                                                        ; padout           ;
; |arinc_429_tx|fifo_data_output[15]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[15]~output                                                                                                                 ; o                ;
; |arinc_429_tx|fifo_data_output[15]                                                                                                                   ; |arinc_429_tx|fifo_data_output[15]                                                                                                                        ; padout           ;
; |arinc_429_tx|fifo_data_output[17]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[17]~output                                                                                                                 ; o                ;
; |arinc_429_tx|fifo_data_output[17]                                                                                                                   ; |arinc_429_tx|fifo_data_output[17]                                                                                                                        ; padout           ;
; |arinc_429_tx|fifo_data_output[19]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[19]~output                                                                                                                 ; o                ;
; |arinc_429_tx|fifo_data_output[19]                                                                                                                   ; |arinc_429_tx|fifo_data_output[19]                                                                                                                        ; padout           ;
; |arinc_429_tx|fifo_data_output[21]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[21]~output                                                                                                                 ; o                ;
; |arinc_429_tx|fifo_data_output[21]                                                                                                                   ; |arinc_429_tx|fifo_data_output[21]                                                                                                                        ; padout           ;
; |arinc_429_tx|fifo_data_output[23]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[23]~output                                                                                                                 ; o                ;
; |arinc_429_tx|fifo_data_output[23]                                                                                                                   ; |arinc_429_tx|fifo_data_output[23]                                                                                                                        ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[11]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[11]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_data_output[11]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[11]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[15]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[15]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_data_output[15]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[15]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[17]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[17]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_data_output[17]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[17]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[19]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[19]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_data_output[19]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[19]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[21]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[21]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_data_output[21]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[21]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[23]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[23]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_data_output[23]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[23]                                                                                                                     ; padout           ;
; |arinc_429_tx|parity_32_output~output                                                                                                                ; |arinc_429_tx|parity_32_output~output                                                                                                                     ; o                ;
; |arinc_429_tx|parity_32_output                                                                                                                       ; |arinc_429_tx|parity_32_output                                                                                                                            ; padout           ;
; |arinc_429_tx|txd_0~output                                                                                                                           ; |arinc_429_tx|txd_0~output                                                                                                                                ; o                ;
; |arinc_429_tx|txd_0                                                                                                                                  ; |arinc_429_tx|txd_0                                                                                                                                       ; padout           ;
; |arinc_429_tx|txd_1~output                                                                                                                           ; |arinc_429_tx|txd_1~output                                                                                                                                ; o                ;
; |arinc_429_tx|txd_1                                                                                                                                  ; |arinc_429_tx|txd_1                                                                                                                                       ; padout           ;
; |arinc_429_tx|clk~input                                                                                                                              ; |arinc_429_tx|clk~input                                                                                                                                   ; o                ;
; |arinc_429_tx|clk                                                                                                                                    ; |arinc_429_tx|clk                                                                                                                                         ; padout           ;
; |arinc_429_tx|wren_0~input                                                                                                                           ; |arinc_429_tx|wren_0~input                                                                                                                                ; o                ;
; |arinc_429_tx|wren_0                                                                                                                                 ; |arinc_429_tx|wren_0                                                                                                                                      ; padout           ;
; |arinc_429_tx|tx_nop_sel_input~input                                                                                                                 ; |arinc_429_tx|tx_nop_sel_input~input                                                                                                                      ; o                ;
; |arinc_429_tx|tx_nop_sel_input                                                                                                                       ; |arinc_429_tx|tx_nop_sel_input                                                                                                                            ; padout           ;
; |arinc_429_tx|wr_adr[20]                                                                                                                             ; |arinc_429_tx|wr_adr[20]                                                                                                                                  ; out              ;
; |arinc_429_tx|wr_data_0[0]                                                                                                                           ; |arinc_429_tx|wr_data_0[0]                                                                                                                                ; out              ;
; |arinc_429_tx|wr_data_0[2]                                                                                                                           ; |arinc_429_tx|wr_data_0[2]                                                                                                                                ; out              ;
; |arinc_429_tx|wr_data_0[4]                                                                                                                           ; |arinc_429_tx|wr_data_0[4]                                                                                                                                ; out              ;
; |arinc_429_tx|wr_data_0[6]                                                                                                                           ; |arinc_429_tx|wr_data_0[6]                                                                                                                                ; out              ;
; |arinc_429_tx|wr_data_0[8]                                                                                                                           ; |arinc_429_tx|wr_data_0[8]                                                                                                                                ; out              ;
; |arinc_429_tx|wr_data_0[9]                                                                                                                           ; |arinc_429_tx|wr_data_0[9]                                                                                                                                ; out              ;
; |arinc_429_tx|wr_data_0[10]                                                                                                                          ; |arinc_429_tx|wr_data_0[10]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[11]                                                                                                                          ; |arinc_429_tx|wr_data_0[11]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[12]                                                                                                                          ; |arinc_429_tx|wr_data_0[12]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[13]                                                                                                                          ; |arinc_429_tx|wr_data_0[13]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[14]                                                                                                                          ; |arinc_429_tx|wr_data_0[14]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[15]                                                                                                                          ; |arinc_429_tx|wr_data_0[15]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[16]                                                                                                                          ; |arinc_429_tx|wr_data_0[16]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[17]                                                                                                                          ; |arinc_429_tx|wr_data_0[17]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[19]                                                                                                                          ; |arinc_429_tx|wr_data_0[19]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[20]                                                                                                                          ; |arinc_429_tx|wr_data_0[20]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[21]                                                                                                                          ; |arinc_429_tx|wr_data_0[21]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[23]                                                                                                                          ; |arinc_429_tx|wr_data_0[23]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[25]                                                                                                                          ; |arinc_429_tx|wr_data_0[25]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[27]                                                                                                                          ; |arinc_429_tx|wr_data_0[27]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[29]                                                                                                                          ; |arinc_429_tx|wr_data_0[29]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[31]                                                                                                                          ; |arinc_429_tx|wr_data_0[31]                                                                                                                               ; out              ;
; |arinc_429_tx|clk~inputclkctrl                                                                                                                       ; |arinc_429_tx|clk~inputclkctrl                                                                                                                            ; outclk           ;
; |arinc_429_tx|fifo_data[2]~feeder                                                                                                                    ; |arinc_429_tx|fifo_data[2]~feeder                                                                                                                         ; combout          ;
; |arinc_429_tx|fifo_data[4]~feeder                                                                                                                    ; |arinc_429_tx|fifo_data[4]~feeder                                                                                                                         ; combout          ;
; |arinc_429_tx|fifo_data[6]~feeder                                                                                                                    ; |arinc_429_tx|fifo_data[6]~feeder                                                                                                                         ; combout          ;
; |arinc_429_tx|fifo_data[10]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[10]~feeder                                                                                                                        ; combout          ;
; |arinc_429_tx|fifo_data[11]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[11]~feeder                                                                                                                        ; combout          ;
; |arinc_429_tx|fifo_data[12]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[12]~feeder                                                                                                                        ; combout          ;
; |arinc_429_tx|fifo_data[14]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[14]~feeder                                                                                                                        ; combout          ;
; |arinc_429_tx|fifo_data[16]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[16]~feeder                                                                                                                        ; combout          ;
; |arinc_429_tx|fifo_data[19]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[19]~feeder                                                                                                                        ; combout          ;
; |arinc_429_tx|fifo_data[20]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[20]~feeder                                                                                                                        ; combout          ;
; |arinc_429_tx|fifo_data[21]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[21]~feeder                                                                                                                        ; combout          ;
; |arinc_429_tx|fifo_data[23]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[23]~feeder                                                                                                                        ; combout          ;
; |arinc_429_tx|fifo_data[27]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[27]~feeder                                                                                                                        ; combout          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                            ; Output Port Name                                                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[1]              ; portbdataout1    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[2]              ; portbdataout2    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[3]              ; portbdataout3    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[4]              ; portbdataout4    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[5]              ; portbdataout5    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[6]              ; portbdataout6    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[7]              ; portbdataout7    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[8]              ; portbdataout8    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[10]             ; portbdataout10   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[12]             ; portbdataout12   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[14]             ; portbdataout14   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[18]             ; portbdataout18   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[22]             ; portbdataout22   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[24]             ; portbdataout24   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[25]             ; portbdataout25   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[26]             ; portbdataout26   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[27]             ; portbdataout27   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[28]             ; portbdataout28   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[29]             ; portbdataout29   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[30]             ; portbdataout30   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2~COUT     ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3~COUT     ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4~COUT     ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5~COUT     ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6~COUT     ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita7        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita7          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita6    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita6      ; combout          ;
; |arinc_429_tx|clk_div_count[4]                                                                                                                       ; |arinc_429_tx|clk_div_count[4]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[5]                                                                                                                       ; |arinc_429_tx|clk_div_count[5]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[6]                                                                                                                       ; |arinc_429_tx|clk_div_count[6]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[7]                                                                                                                       ; |arinc_429_tx|clk_div_count[7]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[8]                                                                                                                       ; |arinc_429_tx|clk_div_count[8]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[9]                                                                                                                       ; |arinc_429_tx|clk_div_count[9]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[11]                                                                                                                      ; |arinc_429_tx|clk_div_count[11]                                                                                                                        ; q                ;
; |arinc_429_tx|clk_div_count[12]                                                                                                                      ; |arinc_429_tx|clk_div_count[12]                                                                                                                        ; q                ;
; |arinc_429_tx|clk_div_count[10]                                                                                                                      ; |arinc_429_tx|clk_div_count[10]                                                                                                                        ; q                ;
; |arinc_429_tx|clk_div_count[4]~128                                                                                                                   ; |arinc_429_tx|clk_div_count[4]~240                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[5]~129                                                                                                                   ; |arinc_429_tx|clk_div_count[5]~129                                                                                                                     ; combout          ;
; |arinc_429_tx|clk_div_count[5]~129                                                                                                                   ; |arinc_429_tx|clk_div_count[5]~241                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[6]~130                                                                                                                   ; |arinc_429_tx|clk_div_count[6]~130                                                                                                                     ; combout          ;
; |arinc_429_tx|clk_div_count[6]~130                                                                                                                   ; |arinc_429_tx|clk_div_count[6]~242                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[7]~131                                                                                                                   ; |arinc_429_tx|clk_div_count[7]~131                                                                                                                     ; combout          ;
; |arinc_429_tx|clk_div_count[7]~131                                                                                                                   ; |arinc_429_tx|clk_div_count[7]~243                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[8]~132                                                                                                                   ; |arinc_429_tx|clk_div_count[8]~132                                                                                                                     ; combout          ;
; |arinc_429_tx|clk_div_count[8]~132                                                                                                                   ; |arinc_429_tx|clk_div_count[8]~244                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[9]~133                                                                                                                   ; |arinc_429_tx|clk_div_count[9]~133                                                                                                                     ; combout          ;
; |arinc_429_tx|clk_div_count[9]~133                                                                                                                   ; |arinc_429_tx|clk_div_count[9]~245                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[10]~134                                                                                                                  ; |arinc_429_tx|clk_div_count[10]~134                                                                                                                    ; combout          ;
; |arinc_429_tx|clk_div_count[10]~134                                                                                                                  ; |arinc_429_tx|clk_div_count[10]~246                                                                                                                    ; cout             ;
; |arinc_429_tx|clk_div_count[11]~135                                                                                                                  ; |arinc_429_tx|clk_div_count[11]~135                                                                                                                    ; combout          ;
; |arinc_429_tx|clk_div_count[11]~135                                                                                                                  ; |arinc_429_tx|clk_div_count[11]~247                                                                                                                    ; cout             ;
; |arinc_429_tx|clk_div_count[12]~136                                                                                                                  ; |arinc_429_tx|clk_div_count[12]~136                                                                                                                    ; combout          ;
; |arinc_429_tx|valid_indata~35                                                                                                                        ; |arinc_429_tx|valid_indata~35                                                                                                                          ; combout          ;
; |arinc_429_tx|fifo_data[1]                                                                                                                           ; |arinc_429_tx|fifo_data[1]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[2]                                                                                                                           ; |arinc_429_tx|fifo_data[2]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[3]                                                                                                                           ; |arinc_429_tx|fifo_data[3]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[4]                                                                                                                           ; |arinc_429_tx|fifo_data[4]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[5]                                                                                                                           ; |arinc_429_tx|fifo_data[5]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[6]                                                                                                                           ; |arinc_429_tx|fifo_data[6]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[7]                                                                                                                           ; |arinc_429_tx|fifo_data[7]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[8]                                                                                                                           ; |arinc_429_tx|fifo_data[8]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[10]                                                                                                                          ; |arinc_429_tx|fifo_data[10]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[12]                                                                                                                          ; |arinc_429_tx|fifo_data[12]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[14]                                                                                                                          ; |arinc_429_tx|fifo_data[14]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[18]                                                                                                                          ; |arinc_429_tx|fifo_data[18]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[22]                                                                                                                          ; |arinc_429_tx|fifo_data[22]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[24]                                                                                                                          ; |arinc_429_tx|fifo_data[24]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[25]                                                                                                                          ; |arinc_429_tx|fifo_data[25]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[26]                                                                                                                          ; |arinc_429_tx|fifo_data[26]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[27]                                                                                                                          ; |arinc_429_tx|fifo_data[27]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[28]                                                                                                                          ; |arinc_429_tx|fifo_data[28]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[29]                                                                                                                          ; |arinc_429_tx|fifo_data[29]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[30]                                                                                                                          ; |arinc_429_tx|fifo_data[30]                                                                                                                            ; q                ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~268                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~268                                                              ; combout          ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~269                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~269                                                              ; combout          ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~275                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~275                                                              ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|full_dff                                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|full_dff                                    ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[1]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[1]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[2]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[2]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[2]~1383                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[2]~1383                    ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[2]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[2]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[3]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[3]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[3]~1384                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[3]~1384                    ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[3]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[3]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[4]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[4]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[4]~1385                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[4]~1385                    ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[4]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[4]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[5]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[5]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[5]~1386                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[5]~1386                    ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[5]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[5]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[6]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[6]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[6]~1387                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[6]~1387                    ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[6]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[6]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[7]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[7]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[7]~1388                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[7]~1388                    ; combout          ;
; |arinc_429_tx|Selector4~300                                                                                                                          ; |arinc_429_tx|Selector4~300                                                                                                                            ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[7] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[7]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[6] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[6]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[5] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[5]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[4] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[4]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~655                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~655                                       ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[3] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[3]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[2] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[2]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~656                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~656                                       ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~657                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~657                                       ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~660                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~660                                       ; combout          ;
; |arinc_429_tx|Equal8~108                                                                                                                             ; |arinc_429_tx|Equal8~108                                                                                                                               ; combout          ;
; |arinc_429_tx|Equal8~109                                                                                                                             ; |arinc_429_tx|Equal8~109                                                                                                                               ; combout          ;
; |arinc_429_tx|wren_1                                                                                                                                 ; |arinc_429_tx|wren_1                                                                                                                                   ; padout           ;
; |arinc_429_tx|rd_adr_change_dff                                                                                                                      ; |arinc_429_tx|rd_adr_change_dff                                                                                                                        ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[1]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[1]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[1]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[1]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[2]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[2]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[2]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[2]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[3]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[3]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[3]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[3]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[4]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[4]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[4]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[4]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[5]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[5]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[5]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[5]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[6]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[6]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[6]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[6]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[7]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[7]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[7]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[7]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[8]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[8]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[8]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[8]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[10]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[10]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[10]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[10]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[12]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[12]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[12]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[12]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[14]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[14]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[14]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[14]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[18]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[18]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[18]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[18]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[22]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[22]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[22]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[22]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[24]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[24]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[24]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[24]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[25]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[25]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[25]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[25]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[26]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[26]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[26]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[26]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[27]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[27]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[27]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[27]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[28]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[28]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[28]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[28]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[29]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[29]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[29]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[29]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[30]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[30]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[30]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[30]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[1]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[1]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[1]                                                                                                                    ; |arinc_429_tx|fifo_data_output[1]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[2]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[2]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[2]                                                                                                                    ; |arinc_429_tx|fifo_data_output[2]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[3]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[3]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[3]                                                                                                                    ; |arinc_429_tx|fifo_data_output[3]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[4]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[4]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[4]                                                                                                                    ; |arinc_429_tx|fifo_data_output[4]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[5]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[5]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[5]                                                                                                                    ; |arinc_429_tx|fifo_data_output[5]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[6]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[6]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[6]                                                                                                                    ; |arinc_429_tx|fifo_data_output[6]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[7]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[7]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[7]                                                                                                                    ; |arinc_429_tx|fifo_data_output[7]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[8]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[8]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[8]                                                                                                                    ; |arinc_429_tx|fifo_data_output[8]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[10]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[10]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[10]                                                                                                                   ; |arinc_429_tx|fifo_data_output[10]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[12]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[12]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[12]                                                                                                                   ; |arinc_429_tx|fifo_data_output[12]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[14]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[14]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[14]                                                                                                                   ; |arinc_429_tx|fifo_data_output[14]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[18]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[18]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[18]                                                                                                                   ; |arinc_429_tx|fifo_data_output[18]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[22]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[22]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[22]                                                                                                                   ; |arinc_429_tx|fifo_data_output[22]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[24]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[24]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[24]                                                                                                                   ; |arinc_429_tx|fifo_data_output[24]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[25]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[25]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[25]                                                                                                                   ; |arinc_429_tx|fifo_data_output[25]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[26]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[26]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[26]                                                                                                                   ; |arinc_429_tx|fifo_data_output[26]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[27]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[27]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[27]                                                                                                                   ; |arinc_429_tx|fifo_data_output[27]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[28]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[28]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[28]                                                                                                                   ; |arinc_429_tx|fifo_data_output[28]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[29]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[29]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[29]                                                                                                                   ; |arinc_429_tx|fifo_data_output[29]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[30]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[30]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[30]                                                                                                                   ; |arinc_429_tx|fifo_data_output[30]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[1]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[1]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[1]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[1]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[2]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[2]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[2]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[2]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[3]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[3]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[3]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[3]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[4]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[4]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[4]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[4]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[5]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[5]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[5]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[5]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[6]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[6]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[6]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[6]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[7]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[7]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[7]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[7]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[8]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[8]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[8]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[8]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[10]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[10]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[10]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[10]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[12]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[12]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[12]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[12]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[14]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[14]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[14]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[14]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[18]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[18]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[18]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[18]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[22]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[22]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[22]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[22]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[24]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[24]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[24]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[24]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[25]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[25]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[25]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[25]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[26]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[26]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[26]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[26]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[27]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[27]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[27]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[27]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[28]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[28]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[28]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[28]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[29]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[29]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[29]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[29]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[30]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[30]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[30]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[30]                                                                                                                  ; padout           ;
; |arinc_429_tx|tx_par_ovr_input~input                                                                                                                 ; |arinc_429_tx|tx_par_ovr_input~input                                                                                                                   ; o                ;
; |arinc_429_tx|tx_par_ovr_input                                                                                                                       ; |arinc_429_tx|tx_par_ovr_input                                                                                                                         ; padout           ;
; |arinc_429_tx|tx_data_ena_input~input                                                                                                                ; |arinc_429_tx|tx_data_ena_input~input                                                                                                                  ; o                ;
; |arinc_429_tx|tx_data_ena_input                                                                                                                      ; |arinc_429_tx|tx_data_ena_input                                                                                                                        ; padout           ;
; |arinc_429_tx|rd_data_0[0]                                                                                                                           ; |arinc_429_tx|rd_data_0[0]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[1]                                                                                                                           ; |arinc_429_tx|rd_data_0[1]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[2]                                                                                                                           ; |arinc_429_tx|rd_data_0[2]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[3]                                                                                                                           ; |arinc_429_tx|rd_data_0[3]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[4]                                                                                                                           ; |arinc_429_tx|rd_data_0[4]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[5]                                                                                                                           ; |arinc_429_tx|rd_data_0[5]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[6]                                                                                                                           ; |arinc_429_tx|rd_data_0[6]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[7]                                                                                                                           ; |arinc_429_tx|rd_data_0[7]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[8]                                                                                                                           ; |arinc_429_tx|rd_data_0[8]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[9]                                                                                                                           ; |arinc_429_tx|rd_data_0[9]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[10]                                                                                                                          ; |arinc_429_tx|rd_data_0[10]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[11]                                                                                                                          ; |arinc_429_tx|rd_data_0[11]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[12]                                                                                                                          ; |arinc_429_tx|rd_data_0[12]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[13]                                                                                                                          ; |arinc_429_tx|rd_data_0[13]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[14]                                                                                                                          ; |arinc_429_tx|rd_data_0[14]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[15]                                                                                                                          ; |arinc_429_tx|rd_data_0[15]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[16]                                                                                                                          ; |arinc_429_tx|rd_data_0[16]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[17]                                                                                                                          ; |arinc_429_tx|rd_data_0[17]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[18]                                                                                                                          ; |arinc_429_tx|rd_data_0[18]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[19]                                                                                                                          ; |arinc_429_tx|rd_data_0[19]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[20]                                                                                                                          ; |arinc_429_tx|rd_data_0[20]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[21]                                                                                                                          ; |arinc_429_tx|rd_data_0[21]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[22]                                                                                                                          ; |arinc_429_tx|rd_data_0[22]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[23]                                                                                                                          ; |arinc_429_tx|rd_data_0[23]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[24]                                                                                                                          ; |arinc_429_tx|rd_data_0[24]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[25]                                                                                                                          ; |arinc_429_tx|rd_data_0[25]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[26]                                                                                                                          ; |arinc_429_tx|rd_data_0[26]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[27]                                                                                                                          ; |arinc_429_tx|rd_data_0[27]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[28]                                                                                                                          ; |arinc_429_tx|rd_data_0[28]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[29]                                                                                                                          ; |arinc_429_tx|rd_data_0[29]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[30]                                                                                                                          ; |arinc_429_tx|rd_data_0[30]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[31]                                                                                                                          ; |arinc_429_tx|rd_data_0[31]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[0]                                                                                                                           ; |arinc_429_tx|rd_data_1[0]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[1]                                                                                                                           ; |arinc_429_tx|rd_data_1[1]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[2]                                                                                                                           ; |arinc_429_tx|rd_data_1[2]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[3]                                                                                                                           ; |arinc_429_tx|rd_data_1[3]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[4]                                                                                                                           ; |arinc_429_tx|rd_data_1[4]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[5]                                                                                                                           ; |arinc_429_tx|rd_data_1[5]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[6]                                                                                                                           ; |arinc_429_tx|rd_data_1[6]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[7]                                                                                                                           ; |arinc_429_tx|rd_data_1[7]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[8]                                                                                                                           ; |arinc_429_tx|rd_data_1[8]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[9]                                                                                                                           ; |arinc_429_tx|rd_data_1[9]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[10]                                                                                                                          ; |arinc_429_tx|rd_data_1[10]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[11]                                                                                                                          ; |arinc_429_tx|rd_data_1[11]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[12]                                                                                                                          ; |arinc_429_tx|rd_data_1[12]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[13]                                                                                                                          ; |arinc_429_tx|rd_data_1[13]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[14]                                                                                                                          ; |arinc_429_tx|rd_data_1[14]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[15]                                                                                                                          ; |arinc_429_tx|rd_data_1[15]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[16]                                                                                                                          ; |arinc_429_tx|rd_data_1[16]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[17]                                                                                                                          ; |arinc_429_tx|rd_data_1[17]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[18]                                                                                                                          ; |arinc_429_tx|rd_data_1[18]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[19]                                                                                                                          ; |arinc_429_tx|rd_data_1[19]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[20]                                                                                                                          ; |arinc_429_tx|rd_data_1[20]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[21]                                                                                                                          ; |arinc_429_tx|rd_data_1[21]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[22]                                                                                                                          ; |arinc_429_tx|rd_data_1[22]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[23]                                                                                                                          ; |arinc_429_tx|rd_data_1[23]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[24]                                                                                                                          ; |arinc_429_tx|rd_data_1[24]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[25]                                                                                                                          ; |arinc_429_tx|rd_data_1[25]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[26]                                                                                                                          ; |arinc_429_tx|rd_data_1[26]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[27]                                                                                                                          ; |arinc_429_tx|rd_data_1[27]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[28]                                                                                                                          ; |arinc_429_tx|rd_data_1[28]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[29]                                                                                                                          ; |arinc_429_tx|rd_data_1[29]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[30]                                                                                                                          ; |arinc_429_tx|rd_data_1[30]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[31]                                                                                                                          ; |arinc_429_tx|rd_data_1[31]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|wr_adr[21]                                                                                                                             ; |arinc_429_tx|wr_adr[21]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_adr[18]                                                                                                                             ; |arinc_429_tx|wr_adr[18]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_adr[16]                                                                                                                             ; |arinc_429_tx|wr_adr[16]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_adr[17]                                                                                                                             ; |arinc_429_tx|wr_adr[17]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_adr[19]                                                                                                                             ; |arinc_429_tx|wr_adr[19]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[1]                                                                                                                           ; |arinc_429_tx|wr_data_0[1]                                                                                                                             ; out              ;
; |arinc_429_tx|wr_data_0[3]                                                                                                                           ; |arinc_429_tx|wr_data_0[3]                                                                                                                             ; out              ;
; |arinc_429_tx|wr_data_0[5]                                                                                                                           ; |arinc_429_tx|wr_data_0[5]                                                                                                                             ; out              ;
; |arinc_429_tx|wr_data_0[7]                                                                                                                           ; |arinc_429_tx|wr_data_0[7]                                                                                                                             ; out              ;
; |arinc_429_tx|wr_data_0[18]                                                                                                                          ; |arinc_429_tx|wr_data_0[18]                                                                                                                            ; out              ;
; |arinc_429_tx|wr_data_0[22]                                                                                                                          ; |arinc_429_tx|wr_data_0[22]                                                                                                                            ; out              ;
; |arinc_429_tx|wr_data_0[24]                                                                                                                          ; |arinc_429_tx|wr_data_0[24]                                                                                                                            ; out              ;
; |arinc_429_tx|wr_data_0[26]                                                                                                                          ; |arinc_429_tx|wr_data_0[26]                                                                                                                            ; out              ;
; |arinc_429_tx|wr_data_0[28]                                                                                                                          ; |arinc_429_tx|wr_data_0[28]                                                                                                                            ; out              ;
; |arinc_429_tx|wr_data_0[30]                                                                                                                          ; |arinc_429_tx|wr_data_0[30]                                                                                                                            ; out              ;
; |arinc_429_tx|fifo_data[5]~feeder                                                                                                                    ; |arinc_429_tx|fifo_data[5]~feeder                                                                                                                      ; combout          ;
; |arinc_429_tx|fifo_data[7]~feeder                                                                                                                    ; |arinc_429_tx|fifo_data[7]~feeder                                                                                                                      ; combout          ;
; |arinc_429_tx|fifo_data[18]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[18]~feeder                                                                                                                     ; combout          ;
; |arinc_429_tx|fifo_data[30]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[30]~feeder                                                                                                                     ; combout          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                            ; Output Port Name                                                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[0]              ; portbdataout0    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[1]              ; portbdataout1    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[2]              ; portbdataout2    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[3]              ; portbdataout3    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[4]              ; portbdataout4    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[5]              ; portbdataout5    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[6]              ; portbdataout6    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[7]              ; portbdataout7    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[8]              ; portbdataout8    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[9]              ; portbdataout9    ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[10]             ; portbdataout10   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[12]             ; portbdataout12   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[13]             ; portbdataout13   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[14]             ; portbdataout14   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[16]             ; portbdataout16   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[18]             ; portbdataout18   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[20]             ; portbdataout20   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[22]             ; portbdataout22   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[24]             ; portbdataout24   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[25]             ; portbdataout25   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[26]             ; portbdataout26   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[27]             ; portbdataout27   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[28]             ; portbdataout28   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[29]             ; portbdataout29   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[30]             ; portbdataout30   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0      ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|q_b[31]             ; portbdataout31   ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita2~COUT     ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita3~COUT     ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita4~COUT     ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita5~COUT     ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita6~COUT     ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita7        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_comb_bita7          ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita0~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita1~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita2~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita3~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita4~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5      ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita5~COUT ; cout             ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita6    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_comb_bita6      ; combout          ;
; |arinc_429_tx|clk_div_count[4]                                                                                                                       ; |arinc_429_tx|clk_div_count[4]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[5]                                                                                                                       ; |arinc_429_tx|clk_div_count[5]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[6]                                                                                                                       ; |arinc_429_tx|clk_div_count[6]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[7]                                                                                                                       ; |arinc_429_tx|clk_div_count[7]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[8]                                                                                                                       ; |arinc_429_tx|clk_div_count[8]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[9]                                                                                                                       ; |arinc_429_tx|clk_div_count[9]                                                                                                                         ; q                ;
; |arinc_429_tx|clk_div_count[11]                                                                                                                      ; |arinc_429_tx|clk_div_count[11]                                                                                                                        ; q                ;
; |arinc_429_tx|clk_div_count[12]                                                                                                                      ; |arinc_429_tx|clk_div_count[12]                                                                                                                        ; q                ;
; |arinc_429_tx|clk_div_count[10]                                                                                                                      ; |arinc_429_tx|clk_div_count[10]                                                                                                                        ; q                ;
; |arinc_429_tx|clk_div_count[4]~128                                                                                                                   ; |arinc_429_tx|clk_div_count[4]~240                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[5]~129                                                                                                                   ; |arinc_429_tx|clk_div_count[5]~129                                                                                                                     ; combout          ;
; |arinc_429_tx|clk_div_count[5]~129                                                                                                                   ; |arinc_429_tx|clk_div_count[5]~241                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[6]~130                                                                                                                   ; |arinc_429_tx|clk_div_count[6]~130                                                                                                                     ; combout          ;
; |arinc_429_tx|clk_div_count[6]~130                                                                                                                   ; |arinc_429_tx|clk_div_count[6]~242                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[7]~131                                                                                                                   ; |arinc_429_tx|clk_div_count[7]~131                                                                                                                     ; combout          ;
; |arinc_429_tx|clk_div_count[7]~131                                                                                                                   ; |arinc_429_tx|clk_div_count[7]~243                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[8]~132                                                                                                                   ; |arinc_429_tx|clk_div_count[8]~132                                                                                                                     ; combout          ;
; |arinc_429_tx|clk_div_count[8]~132                                                                                                                   ; |arinc_429_tx|clk_div_count[8]~244                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[9]~133                                                                                                                   ; |arinc_429_tx|clk_div_count[9]~133                                                                                                                     ; combout          ;
; |arinc_429_tx|clk_div_count[9]~133                                                                                                                   ; |arinc_429_tx|clk_div_count[9]~245                                                                                                                     ; cout             ;
; |arinc_429_tx|clk_div_count[10]~134                                                                                                                  ; |arinc_429_tx|clk_div_count[10]~134                                                                                                                    ; combout          ;
; |arinc_429_tx|clk_div_count[10]~134                                                                                                                  ; |arinc_429_tx|clk_div_count[10]~246                                                                                                                    ; cout             ;
; |arinc_429_tx|clk_div_count[11]~135                                                                                                                  ; |arinc_429_tx|clk_div_count[11]~135                                                                                                                    ; combout          ;
; |arinc_429_tx|clk_div_count[11]~135                                                                                                                  ; |arinc_429_tx|clk_div_count[11]~247                                                                                                                    ; cout             ;
; |arinc_429_tx|clk_div_count[12]~136                                                                                                                  ; |arinc_429_tx|clk_div_count[12]~136                                                                                                                    ; combout          ;
; |arinc_429_tx|valid_indata~35                                                                                                                        ; |arinc_429_tx|valid_indata~35                                                                                                                          ; combout          ;
; |arinc_429_tx|fifo_data[0]                                                                                                                           ; |arinc_429_tx|fifo_data[0]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[1]                                                                                                                           ; |arinc_429_tx|fifo_data[1]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[2]                                                                                                                           ; |arinc_429_tx|fifo_data[2]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[3]                                                                                                                           ; |arinc_429_tx|fifo_data[3]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[4]                                                                                                                           ; |arinc_429_tx|fifo_data[4]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[5]                                                                                                                           ; |arinc_429_tx|fifo_data[5]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[6]                                                                                                                           ; |arinc_429_tx|fifo_data[6]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[7]                                                                                                                           ; |arinc_429_tx|fifo_data[7]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[8]                                                                                                                           ; |arinc_429_tx|fifo_data[8]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[9]                                                                                                                           ; |arinc_429_tx|fifo_data[9]                                                                                                                             ; q                ;
; |arinc_429_tx|fifo_data[10]                                                                                                                          ; |arinc_429_tx|fifo_data[10]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[12]                                                                                                                          ; |arinc_429_tx|fifo_data[12]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[13]                                                                                                                          ; |arinc_429_tx|fifo_data[13]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[14]                                                                                                                          ; |arinc_429_tx|fifo_data[14]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[16]                                                                                                                          ; |arinc_429_tx|fifo_data[16]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[18]                                                                                                                          ; |arinc_429_tx|fifo_data[18]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[20]                                                                                                                          ; |arinc_429_tx|fifo_data[20]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[22]                                                                                                                          ; |arinc_429_tx|fifo_data[22]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[24]                                                                                                                          ; |arinc_429_tx|fifo_data[24]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[25]                                                                                                                          ; |arinc_429_tx|fifo_data[25]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[26]                                                                                                                          ; |arinc_429_tx|fifo_data[26]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[27]                                                                                                                          ; |arinc_429_tx|fifo_data[27]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[28]                                                                                                                          ; |arinc_429_tx|fifo_data[28]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[29]                                                                                                                          ; |arinc_429_tx|fifo_data[29]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[30]                                                                                                                          ; |arinc_429_tx|fifo_data[30]                                                                                                                            ; q                ;
; |arinc_429_tx|fifo_data[31]                                                                                                                          ; |arinc_429_tx|fifo_data[31]                                                                                                                            ; q                ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~268                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~268                                                              ; combout          ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~269                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~269                                                              ; combout          ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~273                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~273                                                              ; combout          ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~275                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~275                                                              ; combout          ;
; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~276                                                            ; |arinc_429_tx|parity_xor:parity_xor_inst|lpm_xor:lpm_xor_component|xor_cascade[0][30]~276                                                              ; combout          ;
; |arinc_429_tx|wr_fifo_data[0]~7                                                                                                                      ; |arinc_429_tx|wr_fifo_data[0]~7                                                                                                                        ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|full_dff                                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|full_dff                                    ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]        ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]          ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[0]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[0]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[1]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[1]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[1]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[1]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[2]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[2]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[2]~1383                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[2]~1383                    ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[2]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[2]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[3]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[3]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[3]~1384                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[3]~1384                    ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[3]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[3]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[4]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[4]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[4]~1385                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[4]~1385                    ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[4]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[4]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[5]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[5]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[5]~1386                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[5]~1386                    ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[5]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[5]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[6]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[6]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[6]~1387                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[6]~1387                    ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[6]    ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb|counter_reg_bit[6]      ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[7]                           ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|low_addressa[7]                             ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[7]~1388                  ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|ram_read_address[7]~1388                    ; combout          ;
; |arinc_429_tx|Selector4~300                                                                                                                          ; |arinc_429_tx|Selector4~300                                                                                                                            ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[7] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[7]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[6] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[6]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[5] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[5]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[4] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[4]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~655                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~655                                       ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[3] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[3]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[2] ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter|counter_reg_bit[2]   ; q                ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~656                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~656                                       ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~657                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~657                                       ; combout          ;
; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~660                                     ; |arinc_429_tx|wr_fifo:wr_fifo_inst|scfifo:scfifo_component|scfifo_d381:auto_generated|a_dpfifo_k981:dpfifo|_~660                                       ; combout          ;
; |arinc_429_tx|Equal8~108                                                                                                                             ; |arinc_429_tx|Equal8~108                                                                                                                               ; combout          ;
; |arinc_429_tx|Equal8~109                                                                                                                             ; |arinc_429_tx|Equal8~109                                                                                                                               ; combout          ;
; |arinc_429_tx|wren_1                                                                                                                                 ; |arinc_429_tx|wren_1                                                                                                                                   ; padout           ;
; |arinc_429_tx|rd_adr_change_dff                                                                                                                      ; |arinc_429_tx|rd_adr_change_dff                                                                                                                        ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[0]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[0]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[0]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[0]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[1]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[1]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[1]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[1]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[2]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[2]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[2]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[2]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[3]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[3]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[3]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[3]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[4]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[4]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[4]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[4]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[5]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[5]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[5]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[5]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[6]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[6]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[6]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[6]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[7]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[7]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[7]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[7]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[8]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[8]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[8]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[8]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[9]~output                                                                                                             ; |arinc_429_tx|wr_fifo_q_output[9]~output                                                                                                               ; o                ;
; |arinc_429_tx|wr_fifo_q_output[9]                                                                                                                    ; |arinc_429_tx|wr_fifo_q_output[9]                                                                                                                      ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[10]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[10]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[10]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[10]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[12]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[12]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[12]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[12]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[13]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[13]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[13]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[13]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[14]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[14]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[14]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[14]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[16]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[16]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[16]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[16]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[18]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[18]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[18]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[18]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[20]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[20]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[20]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[20]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[22]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[22]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[22]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[22]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[24]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[24]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[24]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[24]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[25]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[25]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[25]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[25]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[26]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[26]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[26]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[26]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[27]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[27]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[27]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[27]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[28]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[28]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[28]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[28]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[29]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[29]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[29]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[29]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[30]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[30]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[30]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[30]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_q_output[31]~output                                                                                                            ; |arinc_429_tx|wr_fifo_q_output[31]~output                                                                                                              ; o                ;
; |arinc_429_tx|wr_fifo_q_output[31]                                                                                                                   ; |arinc_429_tx|wr_fifo_q_output[31]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[0]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[0]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[0]                                                                                                                    ; |arinc_429_tx|fifo_data_output[0]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[1]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[1]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[1]                                                                                                                    ; |arinc_429_tx|fifo_data_output[1]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[2]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[2]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[2]                                                                                                                    ; |arinc_429_tx|fifo_data_output[2]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[3]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[3]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[3]                                                                                                                    ; |arinc_429_tx|fifo_data_output[3]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[4]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[4]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[4]                                                                                                                    ; |arinc_429_tx|fifo_data_output[4]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[5]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[5]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[5]                                                                                                                    ; |arinc_429_tx|fifo_data_output[5]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[6]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[6]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[6]                                                                                                                    ; |arinc_429_tx|fifo_data_output[6]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[7]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[7]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[7]                                                                                                                    ; |arinc_429_tx|fifo_data_output[7]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[8]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[8]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[8]                                                                                                                    ; |arinc_429_tx|fifo_data_output[8]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[9]~output                                                                                                             ; |arinc_429_tx|fifo_data_output[9]~output                                                                                                               ; o                ;
; |arinc_429_tx|fifo_data_output[9]                                                                                                                    ; |arinc_429_tx|fifo_data_output[9]                                                                                                                      ; padout           ;
; |arinc_429_tx|fifo_data_output[10]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[10]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[10]                                                                                                                   ; |arinc_429_tx|fifo_data_output[10]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[12]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[12]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[12]                                                                                                                   ; |arinc_429_tx|fifo_data_output[12]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[13]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[13]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[13]                                                                                                                   ; |arinc_429_tx|fifo_data_output[13]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[14]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[14]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[14]                                                                                                                   ; |arinc_429_tx|fifo_data_output[14]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[16]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[16]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[16]                                                                                                                   ; |arinc_429_tx|fifo_data_output[16]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[18]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[18]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[18]                                                                                                                   ; |arinc_429_tx|fifo_data_output[18]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[20]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[20]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[20]                                                                                                                   ; |arinc_429_tx|fifo_data_output[20]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[22]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[22]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[22]                                                                                                                   ; |arinc_429_tx|fifo_data_output[22]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[24]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[24]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[24]                                                                                                                   ; |arinc_429_tx|fifo_data_output[24]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[25]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[25]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[25]                                                                                                                   ; |arinc_429_tx|fifo_data_output[25]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[26]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[26]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[26]                                                                                                                   ; |arinc_429_tx|fifo_data_output[26]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[27]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[27]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[27]                                                                                                                   ; |arinc_429_tx|fifo_data_output[27]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[28]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[28]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[28]                                                                                                                   ; |arinc_429_tx|fifo_data_output[28]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[29]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[29]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[29]                                                                                                                   ; |arinc_429_tx|fifo_data_output[29]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[30]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[30]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[30]                                                                                                                   ; |arinc_429_tx|fifo_data_output[30]                                                                                                                     ; padout           ;
; |arinc_429_tx|fifo_data_output[31]~output                                                                                                            ; |arinc_429_tx|fifo_data_output[31]~output                                                                                                              ; o                ;
; |arinc_429_tx|fifo_data_output[31]                                                                                                                   ; |arinc_429_tx|fifo_data_output[31]                                                                                                                     ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[0]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[0]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[0]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[0]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[1]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[1]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[1]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[1]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[2]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[2]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[2]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[2]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[3]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[3]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[3]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[3]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[4]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[4]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[4]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[4]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[5]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[5]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[5]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[5]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[6]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[6]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[6]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[6]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[7]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[7]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[7]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[7]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[8]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[8]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[8]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[8]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[9]~output                                                                                                          ; |arinc_429_tx|wr_fifo_data_output[9]~output                                                                                                            ; o                ;
; |arinc_429_tx|wr_fifo_data_output[9]                                                                                                                 ; |arinc_429_tx|wr_fifo_data_output[9]                                                                                                                   ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[10]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[10]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[10]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[10]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[12]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[12]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[12]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[12]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[13]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[13]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[13]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[13]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[14]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[14]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[14]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[14]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[16]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[16]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[16]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[16]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[18]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[18]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[18]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[18]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[20]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[20]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[20]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[20]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[22]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[22]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[22]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[22]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[24]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[24]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[24]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[24]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[25]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[25]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[25]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[25]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[26]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[26]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[26]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[26]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[27]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[27]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[27]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[27]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[28]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[28]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[28]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[28]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[29]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[29]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[29]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[29]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[30]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[30]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[30]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[30]                                                                                                                  ; padout           ;
; |arinc_429_tx|wr_fifo_data_output[31]~output                                                                                                         ; |arinc_429_tx|wr_fifo_data_output[31]~output                                                                                                           ; o                ;
; |arinc_429_tx|wr_fifo_data_output[31]                                                                                                                ; |arinc_429_tx|wr_fifo_data_output[31]                                                                                                                  ; padout           ;
; |arinc_429_tx|tx_par_ovr_input~input                                                                                                                 ; |arinc_429_tx|tx_par_ovr_input~input                                                                                                                   ; o                ;
; |arinc_429_tx|tx_par_ovr_input                                                                                                                       ; |arinc_429_tx|tx_par_ovr_input                                                                                                                         ; padout           ;
; |arinc_429_tx|nReset~input                                                                                                                           ; |arinc_429_tx|nReset~input                                                                                                                             ; o                ;
; |arinc_429_tx|nReset                                                                                                                                 ; |arinc_429_tx|nReset                                                                                                                                   ; padout           ;
; |arinc_429_tx|tx_data_ena_input~input                                                                                                                ; |arinc_429_tx|tx_data_ena_input~input                                                                                                                  ; o                ;
; |arinc_429_tx|tx_data_ena_input                                                                                                                      ; |arinc_429_tx|tx_data_ena_input                                                                                                                        ; padout           ;
; |arinc_429_tx|rd_data_0[0]                                                                                                                           ; |arinc_429_tx|rd_data_0[0]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[1]                                                                                                                           ; |arinc_429_tx|rd_data_0[1]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[2]                                                                                                                           ; |arinc_429_tx|rd_data_0[2]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[3]                                                                                                                           ; |arinc_429_tx|rd_data_0[3]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[4]                                                                                                                           ; |arinc_429_tx|rd_data_0[4]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[5]                                                                                                                           ; |arinc_429_tx|rd_data_0[5]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[6]                                                                                                                           ; |arinc_429_tx|rd_data_0[6]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[7]                                                                                                                           ; |arinc_429_tx|rd_data_0[7]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[8]                                                                                                                           ; |arinc_429_tx|rd_data_0[8]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[9]                                                                                                                           ; |arinc_429_tx|rd_data_0[9]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_0[10]                                                                                                                          ; |arinc_429_tx|rd_data_0[10]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[11]                                                                                                                          ; |arinc_429_tx|rd_data_0[11]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[12]                                                                                                                          ; |arinc_429_tx|rd_data_0[12]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[13]                                                                                                                          ; |arinc_429_tx|rd_data_0[13]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[14]                                                                                                                          ; |arinc_429_tx|rd_data_0[14]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[15]                                                                                                                          ; |arinc_429_tx|rd_data_0[15]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[16]                                                                                                                          ; |arinc_429_tx|rd_data_0[16]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[17]                                                                                                                          ; |arinc_429_tx|rd_data_0[17]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[18]                                                                                                                          ; |arinc_429_tx|rd_data_0[18]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[19]                                                                                                                          ; |arinc_429_tx|rd_data_0[19]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[20]                                                                                                                          ; |arinc_429_tx|rd_data_0[20]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[21]                                                                                                                          ; |arinc_429_tx|rd_data_0[21]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[22]                                                                                                                          ; |arinc_429_tx|rd_data_0[22]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[23]                                                                                                                          ; |arinc_429_tx|rd_data_0[23]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[24]                                                                                                                          ; |arinc_429_tx|rd_data_0[24]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[25]                                                                                                                          ; |arinc_429_tx|rd_data_0[25]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[26]                                                                                                                          ; |arinc_429_tx|rd_data_0[26]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[27]                                                                                                                          ; |arinc_429_tx|rd_data_0[27]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[28]                                                                                                                          ; |arinc_429_tx|rd_data_0[28]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[29]                                                                                                                          ; |arinc_429_tx|rd_data_0[29]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[30]                                                                                                                          ; |arinc_429_tx|rd_data_0[30]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_0[31]                                                                                                                          ; |arinc_429_tx|rd_data_0[31]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[0]                                                                                                                           ; |arinc_429_tx|rd_data_1[0]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[1]                                                                                                                           ; |arinc_429_tx|rd_data_1[1]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[2]                                                                                                                           ; |arinc_429_tx|rd_data_1[2]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[3]                                                                                                                           ; |arinc_429_tx|rd_data_1[3]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[4]                                                                                                                           ; |arinc_429_tx|rd_data_1[4]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[5]                                                                                                                           ; |arinc_429_tx|rd_data_1[5]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[6]                                                                                                                           ; |arinc_429_tx|rd_data_1[6]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[7]                                                                                                                           ; |arinc_429_tx|rd_data_1[7]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[8]                                                                                                                           ; |arinc_429_tx|rd_data_1[8]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[9]                                                                                                                           ; |arinc_429_tx|rd_data_1[9]                                                                                                                             ; pin_out          ;
; |arinc_429_tx|rd_data_1[10]                                                                                                                          ; |arinc_429_tx|rd_data_1[10]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[11]                                                                                                                          ; |arinc_429_tx|rd_data_1[11]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[12]                                                                                                                          ; |arinc_429_tx|rd_data_1[12]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[13]                                                                                                                          ; |arinc_429_tx|rd_data_1[13]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[14]                                                                                                                          ; |arinc_429_tx|rd_data_1[14]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[15]                                                                                                                          ; |arinc_429_tx|rd_data_1[15]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[16]                                                                                                                          ; |arinc_429_tx|rd_data_1[16]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[17]                                                                                                                          ; |arinc_429_tx|rd_data_1[17]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[18]                                                                                                                          ; |arinc_429_tx|rd_data_1[18]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[19]                                                                                                                          ; |arinc_429_tx|rd_data_1[19]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[20]                                                                                                                          ; |arinc_429_tx|rd_data_1[20]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[21]                                                                                                                          ; |arinc_429_tx|rd_data_1[21]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[22]                                                                                                                          ; |arinc_429_tx|rd_data_1[22]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[23]                                                                                                                          ; |arinc_429_tx|rd_data_1[23]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[24]                                                                                                                          ; |arinc_429_tx|rd_data_1[24]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[25]                                                                                                                          ; |arinc_429_tx|rd_data_1[25]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[26]                                                                                                                          ; |arinc_429_tx|rd_data_1[26]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[27]                                                                                                                          ; |arinc_429_tx|rd_data_1[27]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[28]                                                                                                                          ; |arinc_429_tx|rd_data_1[28]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[29]                                                                                                                          ; |arinc_429_tx|rd_data_1[29]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[30]                                                                                                                          ; |arinc_429_tx|rd_data_1[30]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|rd_data_1[31]                                                                                                                          ; |arinc_429_tx|rd_data_1[31]                                                                                                                            ; pin_out          ;
; |arinc_429_tx|wr_adr[21]                                                                                                                             ; |arinc_429_tx|wr_adr[21]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_adr[18]                                                                                                                             ; |arinc_429_tx|wr_adr[18]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_adr[16]                                                                                                                             ; |arinc_429_tx|wr_adr[16]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_adr[17]                                                                                                                             ; |arinc_429_tx|wr_adr[17]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_adr[19]                                                                                                                             ; |arinc_429_tx|wr_adr[19]                                                                                                                               ; out              ;
; |arinc_429_tx|wr_data_0[1]                                                                                                                           ; |arinc_429_tx|wr_data_0[1]                                                                                                                             ; out              ;
; |arinc_429_tx|wr_data_0[3]                                                                                                                           ; |arinc_429_tx|wr_data_0[3]                                                                                                                             ; out              ;
; |arinc_429_tx|wr_data_0[5]                                                                                                                           ; |arinc_429_tx|wr_data_0[5]                                                                                                                             ; out              ;
; |arinc_429_tx|wr_data_0[7]                                                                                                                           ; |arinc_429_tx|wr_data_0[7]                                                                                                                             ; out              ;
; |arinc_429_tx|wr_data_0[18]                                                                                                                          ; |arinc_429_tx|wr_data_0[18]                                                                                                                            ; out              ;
; |arinc_429_tx|wr_data_0[22]                                                                                                                          ; |arinc_429_tx|wr_data_0[22]                                                                                                                            ; out              ;
; |arinc_429_tx|wr_data_0[24]                                                                                                                          ; |arinc_429_tx|wr_data_0[24]                                                                                                                            ; out              ;
; |arinc_429_tx|wr_data_0[26]                                                                                                                          ; |arinc_429_tx|wr_data_0[26]                                                                                                                            ; out              ;
; |arinc_429_tx|wr_data_0[28]                                                                                                                          ; |arinc_429_tx|wr_data_0[28]                                                                                                                            ; out              ;
; |arinc_429_tx|wr_data_0[30]                                                                                                                          ; |arinc_429_tx|wr_data_0[30]                                                                                                                            ; out              ;
; |arinc_429_tx|nReset~inputclkctrl                                                                                                                    ; |arinc_429_tx|nReset~inputclkctrl                                                                                                                      ; outclk           ;
; |arinc_429_tx|fifo_data[5]~feeder                                                                                                                    ; |arinc_429_tx|fifo_data[5]~feeder                                                                                                                      ; combout          ;
; |arinc_429_tx|fifo_data[7]~feeder                                                                                                                    ; |arinc_429_tx|fifo_data[7]~feeder                                                                                                                      ; combout          ;
; |arinc_429_tx|fifo_data[18]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[18]~feeder                                                                                                                     ; combout          ;
; |arinc_429_tx|fifo_data[30]~feeder                                                                                                                   ; |arinc_429_tx|fifo_data[30]~feeder                                                                                                                     ; combout          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Thu Jan 30 14:40:52 2014
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off arinc_429_tx -c arinc_429_tx
Info: Using vector source file "D:/_WORK_/SKIT/LAST_DATA_PRJ/ARINC_429_TX/arinc_429_tx.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of arinc_429_tx.vwf called arinc_429_tx.sim_ori.vwf has been created in the db folder
Warning: Compiler packed, optimized or synthesized away node "cur_packet_reg[0]". Ignored vector source file node.
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr_change_dff"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[0]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[1]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[2]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[3]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[4]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[5]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[6]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[7]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[8]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[9]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[10]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[11]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[12]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[13]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[14]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[15]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[16]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[17]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[18]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[19]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[20]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[21]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[22]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[23]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[24]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[25]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[26]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[27]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[28]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[29]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[30]"
Warning: Can't find signal in vector source file for input pin "|arinc_429_tx|rd_adr[31]"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      43.67 %
Info: Number of transitions in simulation is 60581
Info: Vector file arinc_429_tx.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 34 warnings
    Info: Allocated 146 megabytes of memory during processing
    Info: Processing ended: Thu Jan 30 14:40:54 2014
    Info: Elapsed time: 00:00:02


