INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/egreen1/example/example.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/egreen1/example/example.ip_user_files/bd/fulladder/ip/fulladder_util_vector_logic_0_0/sim/fulladder_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/egreen1/example/example.ip_user_files/bd/fulladder/ip/fulladder_util_vector_logic_0_1/sim/fulladder_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/egreen1/example/example.ip_user_files/bd/fulladder/ip/fulladder_test_0_0/sim/fulladder_test_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_test_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/egreen1/example/example.ip_user_files/bd/fulladder/ip/fulladder_test_0_1/sim/fulladder_test_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_test_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/egreen1/example/example.ip_user_files/bd/fulladder/ip/fulladder_test_1_0/sim/fulladder_test_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_test_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/egreen1/example/example.ip_user_files/bd/fulladder/sim/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/egreen1/example/example.srcs/sources_1/bd/fulladder/hdl/fulladder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/egreen1/example/example.srcs/sim_1/new/fulladder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_tb
