---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 2097152
-l1-isize 262144
-l1-dsize 262144
-l2-ubsize 64
-l1-ibsize 64
-l1-dbsize 64
-l2-usbsize 64
-l1-isbsize 64
-l1-dsbsize 64
-l2-uassoc 4
-l1-iassoc 1
-l1-dassoc 1
-l2-urepl r
-l1-irepl r
-l1-drepl r
-l2-ufetch d
-l1-ifetch d
-l1-dfetch d
-l2-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat d
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-icache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      809368	      809368	           0	           0	           0	           0
  Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000

 Demand Misses		         275	         275	           0	           0	           0	           0
  Demand miss rate	      0.0003	      0.0003	      0.0000	      0.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       17600
 ( / Demand Fetches)	      0.0217
 Bytes To Memory	           0
 ( / Demand Writes)	      0.0000
 Total Bytes r/w Mem	       17600
 ( / Demand Fetches)	      0.0217

l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      190632	           0	      190632	      130497	       60135	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.6845	      0.3155	      0.0000

 Demand Misses		         523	           0	         523	         168	         355	           0
  Demand miss rate	      0.0027	      0.0000	      0.0027	      0.0013	      0.0059	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       33472
 ( / Demand Fetches)	      0.1756
 Bytes To Memory	       23488
 ( / Demand Writes)	      0.3906
 Total Bytes r/w Mem	       56960
 ( / Demand Fetches)	      0.2988

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		        1165	         275	         890	         523	         367	           0
  Fraction of total	      1.0000	      0.2361	      0.7639	      0.4489	      0.3150	      0.0000

 Demand Misses		         798	         275	         523	         523	           0	           0
  Demand miss rate	      0.6850	      1.0000	      0.5876	      1.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       51072
 ( / Demand Fetches)	     43.8386
 Bytes To Memory	       23488
 ( / Demand Writes)	     64.0000
 Total Bytes r/w Mem	       74560
 ( / Demand Fetches)	     64.0000

---Execution complete.
