<dec f='llvm/llvm/lib/Target/Mips/MipsTargetStreamer.h' l='132' type='void llvm::MipsTargetStreamer::emitRRX(unsigned int Opcode, unsigned int Reg0, unsigned int Reg1, llvm::MCOperand Op2, llvm::SMLoc IDLoc, const llvm::MCSubtargetInfo * STI)'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3887' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser15expandBranchImmERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3891' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser15expandBranchImmERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='5233' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser21expandLoadStoreDMacroERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='5234' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser21expandLoadStoreDMacroERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='5236' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser21expandLoadStoreDMacroERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='5237' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser21expandLoadStoreDMacroERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='5280' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser19expandStoreDM1MacroERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='5281' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser19expandStoreDM1MacroERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<def f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsTargetStreamer.cpp' l='205' ll='215' type='void llvm::MipsTargetStreamer::emitRRX(unsigned int Opcode, unsigned int Reg0, unsigned int Reg1, llvm::MCOperand Op2, llvm::SMLoc IDLoc, const llvm::MCSubtargetInfo * STI)'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsTargetStreamer.cpp' l='220' u='c' c='_ZN4llvm18MipsTargetStreamer7emitRRREjjjjNS_5SMLocEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsTargetStreamer.cpp' l='226' u='c' c='_ZN4llvm18MipsTargetStreamer7emitRRIEjjjsNS_5SMLocEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsTargetStreamer.cpp' l='333' u='c' c='_ZN4llvm18MipsTargetStreamer22emitStoreWithSymOffsetEjjjRNS_9MCOperandES2_jNS_5SMLocEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsTargetStreamer.cpp' l='393' u='c' c='_ZN4llvm18MipsTargetStreamer21emitLoadWithSymOffsetEjjjRNS_9MCOperandES2_jNS_5SMLocEPKNS_15MCSubtargetInfoE'/>
