	component kernel_system_calc_initpop_system is
		port (
			avm_memgmem0_DDR_port_0_0_rw_address       : out std_logic_vector(30 downto 0);                     -- address
			avm_memgmem0_DDR_port_0_0_rw_read          : out std_logic;                                         -- read
			avm_memgmem0_DDR_port_0_0_rw_write         : out std_logic;                                         -- write
			avm_memgmem0_DDR_port_0_0_rw_writedata     : out std_logic_vector(511 downto 0);                    -- writedata
			avm_memgmem0_DDR_port_0_0_rw_byteenable    : out std_logic_vector(63 downto 0);                     -- byteenable
			avm_memgmem0_DDR_port_0_0_rw_readdata      : in  std_logic_vector(511 downto 0) := (others => 'X'); -- readdata
			avm_memgmem0_DDR_port_0_0_rw_burstcount    : out std_logic_vector(4 downto 0);                      -- burstcount
			avm_memgmem0_DDR_port_0_0_rw_waitrequest   : in  std_logic                      := 'X';             -- waitrequest
			avm_memgmem0_DDR_port_0_0_rw_readdatavalid : in  std_logic                      := 'X';             -- readdatavalid
			avs_calc_initpop_cra_read                  : in  std_logic                      := 'X';             -- read
			avs_calc_initpop_cra_write                 : in  std_logic                      := 'X';             -- write
			avs_calc_initpop_cra_address               : in  std_logic_vector(4 downto 0)   := (others => 'X'); -- address
			avs_calc_initpop_cra_writedata             : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- writedata
			avs_calc_initpop_cra_byteenable            : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- byteenable
			avs_calc_initpop_cra_readdata              : out std_logic_vector(63 downto 0);                     -- readdata
			avs_calc_initpop_cra_readdatavalid         : out std_logic;                                         -- readdatavalid
			avs_gen_and_eval_newpops_cra_read          : in  std_logic                      := 'X';             -- read
			avs_gen_and_eval_newpops_cra_write         : in  std_logic                      := 'X';             -- write
			avs_gen_and_eval_newpops_cra_address       : in  std_logic_vector(4 downto 0)   := (others => 'X'); -- address
			avs_gen_and_eval_newpops_cra_writedata     : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- writedata
			avs_gen_and_eval_newpops_cra_byteenable    : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- byteenable
			avs_gen_and_eval_newpops_cra_readdata      : out std_logic_vector(63 downto 0);                     -- readdata
			avs_gen_and_eval_newpops_cra_readdatavalid : out std_logic;                                         -- readdatavalid
			avs_perform_ls_cra_read                    : in  std_logic                      := 'X';             -- read
			avs_perform_ls_cra_write                   : in  std_logic                      := 'X';             -- write
			avs_perform_ls_cra_address                 : in  std_logic_vector(4 downto 0)   := (others => 'X'); -- address
			avs_perform_ls_cra_writedata               : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- writedata
			avs_perform_ls_cra_byteenable              : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- byteenable
			avs_perform_ls_cra_readdata                : out std_logic_vector(63 downto 0);                     -- readdata
			avs_perform_ls_cra_readdatavalid           : out std_logic;                                         -- readdatavalid
			avs_sum_evals_cra_read                     : in  std_logic                      := 'X';             -- read
			avs_sum_evals_cra_write                    : in  std_logic                      := 'X';             -- write
			avs_sum_evals_cra_address                  : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- address
			avs_sum_evals_cra_writedata                : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- writedata
			avs_sum_evals_cra_byteenable               : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- byteenable
			avs_sum_evals_cra_readdata                 : out std_logic_vector(63 downto 0);                     -- readdata
			avs_sum_evals_cra_readdatavalid            : out std_logic;                                         -- readdatavalid
			clock                                      : in  std_logic                      := 'X';             -- clk
			clock2x                                    : in  std_logic                      := 'X';             -- clk
			resetn                                     : in  std_logic                      := 'X';             -- reset_n
			kernel_irq                                 : out std_logic                                          -- irq
		);
	end component kernel_system_calc_initpop_system;

