-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    2022.2_1/1019737 Production Release
--  HLS Date:       Mon Nov 21 20:05:27 PST 2022
-- 
--  Generated by:   HLS_student@wifi-salsa-197.priv.enst-bretagne.fr
--  Generated date: Tue Mar 14 16:34:10 2023
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    FFT_COMPORTEMENT
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;


ENTITY FFT_COMPORTEMENT IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_valid_source : IN STD_LOGIC;
    data_req_sink : IN STD_LOGIC;
    in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    in_img : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_img : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    data_valid_sink : OUT STD_LOGIC;
    data_req_source : OUT STD_LOGIC
  );
END FFT_COMPORTEMENT;

ARCHITECTURE v3 OF FFT_COMPORTEMENT IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL while_if_if_2_conc_itm_1_22 : STD_LOGIC;
  SIGNAL while_if_if_2_conc_itm_1_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL while_if_if_2_conc_itm_1_0 : STD_LOGIC;
  SIGNAL while_if_if_2_mux_3_itm_1 : STD_LOGIC;
  SIGNAL while_if_if_2_mux_4_itm_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL while_if_if_2_mux_5_itm_1 : STD_LOGIC;
  SIGNAL while_if_if_2_acc_tmp : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL while_if_if_1_acc_tmp : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL and_dcpl_5 : STD_LOGIC;
  SIGNAL or_dcpl_7 : STD_LOGIC;
  SIGNAL and_dcpl_14 : STD_LOGIC;
  SIGNAL or_dcpl_10 : STD_LOGIC;
  SIGNAL or_dcpl_12 : STD_LOGIC;
  SIGNAL or_dcpl_13 : STD_LOGIC;
  SIGNAL or_dcpl_16 : STD_LOGIC;
  SIGNAL or_dcpl_17 : STD_LOGIC;
  SIGNAL or_dcpl_18 : STD_LOGIC;
  SIGNAL or_dcpl_20 : STD_LOGIC;
  SIGNAL or_dcpl_22 : STD_LOGIC;
  SIGNAL or_dcpl_23 : STD_LOGIC;
  SIGNAL or_dcpl_25 : STD_LOGIC;
  SIGNAL or_dcpl_26 : STD_LOGIC;
  SIGNAL or_dcpl_28 : STD_LOGIC;
  SIGNAL or_dcpl_30 : STD_LOGIC;
  SIGNAL or_dcpl_32 : STD_LOGIC;
  SIGNAL or_dcpl_34 : STD_LOGIC;
  SIGNAL or_dcpl_35 : STD_LOGIC;
  SIGNAL or_dcpl_37 : STD_LOGIC;
  SIGNAL or_dcpl_39 : STD_LOGIC;
  SIGNAL or_dcpl_41 : STD_LOGIC;
  SIGNAL or_dcpl_43 : STD_LOGIC;
  SIGNAL or_dcpl_44 : STD_LOGIC;
  SIGNAL or_dcpl_46 : STD_LOGIC;
  SIGNAL or_dcpl_48 : STD_LOGIC;
  SIGNAL or_dcpl_50 : STD_LOGIC;
  SIGNAL or_dcpl_52 : STD_LOGIC;
  SIGNAL while_if_land_2_lpi_1_dfm_1 : STD_LOGIC;
  SIGNAL processing_sva : STD_LOGIC;
  SIGNAL j_sva_3 : STD_LOGIC;
  SIGNAL while_if_if_nor_cse_sva_1 : STD_LOGIC;
  SIGNAL i_sva_31_4_mx0 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL i_sva_2_0_mx0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL j_sva_31_4_mx0 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL j_sva_2_0_mx0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL but_11_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL but_11_acc_6_psp_sva_1 : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL but_11_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL but_11_acc_psp_sva_1 : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL but_9_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL but_9_acc_6_psp_sva_1 : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL but_9_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL but_9_acc_psp_sva_1 : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL while_if_if_nor_cse_sva_1_1 : STD_LOGIC;
  SIGNAL but_10_mul_2_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_10_mul_1_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_6_slc_but_6_acc_12_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL but_6_conc_9_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_conc_9_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_6_slc_but_6_acc_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL but_6_conc_8_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_conc_8_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_7_mul_2_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_7_mul_1_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_5_mul_2_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_5_mul_1_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_2_conc_78_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_conc_78_0 : STD_LOGIC;
  SIGNAL but_3_conc_9_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_3_conc_9_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_2_conc_80_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_conc_80_0 : STD_LOGIC;
  SIGNAL but_3_conc_8_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_3_conc_8_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL fft_stage1_imag_conc_3_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL fft_stage1_imag_conc_3_0 : STD_LOGIC;
  SIGNAL but_1_conc_9_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_1_conc_9_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL fft_stage1_real_conc_3_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL fft_stage1_real_conc_3_0 : STD_LOGIC;
  SIGNAL but_1_conc_8_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_1_conc_8_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL cx_in_imag_3_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_7_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_3_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_7_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_1_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_5_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_1_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_5_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_2_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_6_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_2_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_6_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_0_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_4_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_0_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_4_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL i_sva_3 : STD_LOGIC;
  SIGNAL while_if_aelse_nor_itm_1 : STD_LOGIC;
  SIGNAL while_stage_0_2 : STD_LOGIC;
  SIGNAL while_asn_itm_2 : STD_LOGIC;
  SIGNAL while_if_land_1_lpi_1_dfm_st_1 : STD_LOGIC;
  SIGNAL while_if_while_if_if_and_itm_2 : STD_LOGIC;
  SIGNAL while_stage_0_3 : STD_LOGIC;
  SIGNAL while_if_land_2_lpi_1_dfm_st_1 : STD_LOGIC;
  SIGNAL i_sva_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL but_11_acc_11_psp_1_sva_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_11_acc_8_psp_1_sva_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_11_acc_5_psp_1_sva_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_11_acc_2_psp_1_sva_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_9_acc_11_psp_1_sva_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_9_acc_8_psp_1_sva_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_9_acc_5_psp_1_sva_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_9_acc_2_psp_1_sva_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL while_if_while_if_and_1_mx0w0 : STD_LOGIC;
  SIGNAL but_10_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_10_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_10_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_10_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_7_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_7_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_7_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_7_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_5_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_5_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_5_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_5_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_6_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_3_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_6_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_3_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_6_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_6_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_4_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_1_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_4_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_1_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_4_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_4_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_2_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_2_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_2_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_2_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL nand_10_ssc : STD_LOGIC;
  SIGNAL j_sva_dfm_mx0_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL j_sva_dfm_mx0_3 : STD_LOGIC;
  SIGNAL j_sva_dfm_mx0_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL or_12_ssc : STD_LOGIC;
  SIGNAL i_sva_dfm_mx0_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL i_sva_dfm_mx0_3 : STD_LOGIC;
  SIGNAL i_sva_dfm_mx0_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL while_if_aif_1_while_if_aelse_1_nand_cse : STD_LOGIC;
  SIGNAL but_4_slc_but_4_acc_14_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL but_4_conc_11_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_conc_11_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_4_slc_but_4_acc_13_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL but_4_conc_10_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_conc_10_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_4_slc_but_4_acc_12_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL fft_stage2_imag_0_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL fft_stage2_imag_0_0_sva_1 : STD_LOGIC;
  SIGNAL but_4_slc_but_4_acc_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL fft_stage2_real_0_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL fft_stage2_real_0_0_sva_1 : STD_LOGIC;
  SIGNAL but_2_slc_but_2_acc_14_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL but_2_conc_11_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_conc_11_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_2_slc_but_2_acc_13_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL but_2_conc_10_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_conc_10_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_slc_but_acc_14_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL but_conc_11_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_conc_11_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_slc_but_acc_13_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL but_conc_10_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_conc_10_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL j_sva_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL j_sva_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL i_sva_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL i_or_cse : STD_LOGIC;
  SIGNAL j_or_cse : STD_LOGIC;
  SIGNAL xor_dcpl : STD_LOGIC;
  SIGNAL z_out : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL z_out_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL z_out_2 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL z_out_3 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL cx_in_real_3_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_4_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_2_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_5_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_1_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_6_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_0_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_7_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_3_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_4_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_2_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_5_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_1_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_6_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_0_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_7_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_out_real_0_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_0_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_1_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_1_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_2_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_2_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_3_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_3_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_4_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_4_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_5_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_5_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_6_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_6_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_7_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_7_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_0_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_0_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_1_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_1_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_2_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_2_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_3_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_3_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_4_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_4_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_5_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_5_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_6_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_6_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_7_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_7_0_sva_dfm : STD_LOGIC;
  SIGNAL but_5_conc_8_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_conc_8_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_5_conc_9_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_conc_9_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_5_conc_10_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_conc_10_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_5_conc_11_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_conc_11_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_9_mul_psp_sva_1 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL but_9_mul_1_psp_sva_1 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL but_9_mul_2_psp_sva_1 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL but_9_mul_3_psp_sva_1 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL but_11_mul_psp_sva_1 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL but_11_mul_1_psp_sva_1 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL while_if_if_2_mux_3_itm_1_1 : STD_LOGIC;
  SIGNAL while_if_if_2_mux_4_itm_1_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL while_if_if_2_mux_5_itm_1_1 : STD_LOGIC;
  SIGNAL but_5_slc_but_5_acc_psp_23_40_itm_1 : STD_LOGIC;
  SIGNAL but_5_slc_but_5_acc_12_psp_23_40_itm_1 : STD_LOGIC;
  SIGNAL but_6_slc_but_6_acc_14_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL but_10_but_6_or_itm_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_but_6_or_1_itm_1 : STD_LOGIC;
  SIGNAL but_6_slc_but_6_acc_13_psp_23_2_itm_1 : STD_LOGIC;
  SIGNAL but_10_but_6_or_2_itm_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_but_6_or_3_itm_1 : STD_LOGIC;
  SIGNAL but_5_slc_but_5_acc_13_psp_23_40_itm_1 : STD_LOGIC;
  SIGNAL but_5_slc_but_5_acc_14_psp_23_40_itm_1 : STD_LOGIC;
  SIGNAL while_if_while_if_if_and_itm_1 : STD_LOGIC;
  SIGNAL but_8_acc_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_8_acc_12_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_8_acc_13_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_8_acc_14_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_9_acc_2_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_9_acc_5_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_9_acc_8_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_9_acc_11_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_10_acc_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_10_acc_12_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_10_acc_13_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_10_acc_14_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_11_acc_2_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_11_acc_5_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_11_acc_8_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_11_acc_11_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL while_if_if_2_conc_itm_1_22_1 : STD_LOGIC;
  SIGNAL while_if_if_2_conc_itm_1_21_1_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL while_if_if_2_conc_itm_1_0_1 : STD_LOGIC;
  SIGNAL data_valid_sink_mx0c1 : STD_LOGIC;
  SIGNAL data_req_source_mx0c0 : STD_LOGIC;
  SIGNAL cx_out_imag_7_0_sva_dfm_mx0 : STD_LOGIC;
  SIGNAL cx_out_imag_7_21_1_sva_dfm_mx0 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_5_0_sva_dfm_mx0 : STD_LOGIC;
  SIGNAL cx_out_imag_5_21_1_sva_dfm_mx0 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_3_0_sva_dfm_mx0 : STD_LOGIC;
  SIGNAL cx_out_imag_3_21_1_sva_dfm_mx0 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_1_0_sva_dfm_mx0 : STD_LOGIC;
  SIGNAL cx_out_imag_1_21_1_sva_dfm_mx0 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_7_0_sva_dfm_mx0 : STD_LOGIC;
  SIGNAL cx_out_real_7_21_1_sva_dfm_mx0 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_5_0_sva_dfm_mx0 : STD_LOGIC;
  SIGNAL cx_out_real_5_21_1_sva_dfm_mx0 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_3_0_sva_dfm_mx0 : STD_LOGIC;
  SIGNAL cx_out_real_3_21_1_sva_dfm_mx0 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_1_0_sva_dfm_mx0 : STD_LOGIC;
  SIGNAL cx_out_real_1_21_1_sva_dfm_mx0 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_acc_11_psp_1_lpi_1_dfm_24_mx0 : STD_LOGIC;
  SIGNAL but_11_acc_8_psp_1_lpi_1_dfm_24_mx0 : STD_LOGIC;
  SIGNAL but_11_acc_5_psp_1_lpi_1_dfm_24_mx0 : STD_LOGIC;
  SIGNAL but_11_acc_2_psp_1_lpi_1_dfm_24_mx0 : STD_LOGIC;
  SIGNAL but_9_acc_11_psp_1_lpi_1_dfm_24_mx0 : STD_LOGIC;
  SIGNAL but_9_acc_8_psp_1_lpi_1_dfm_24_mx0 : STD_LOGIC;
  SIGNAL but_9_acc_5_psp_1_lpi_1_dfm_24_mx0 : STD_LOGIC;
  SIGNAL but_9_acc_2_psp_1_lpi_1_dfm_24_mx0 : STD_LOGIC;
  SIGNAL but_11_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_11_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_9_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_9_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_9_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_9_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_11_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_11_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_11_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_11_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_9_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_9_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_9_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_9_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_11_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_11_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_8_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_10_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_10_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_10_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_10_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_8_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_8_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_10_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_10_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_10_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_10_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_8_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_7_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_7_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_7_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_7_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_7_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_7_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_7_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_7_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_5_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_5_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_5_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_5_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_5_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_5_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_5_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_5_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_6_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_6_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_6_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_6_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_6_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_6_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_6_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_6_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_4_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_4_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_4_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_4_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_4_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_4_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_4_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_4_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_3_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_3_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_3_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_3_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_2_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_2_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_2_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_2_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_2_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_2_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_2_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_2_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_1_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_1_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_1_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_1_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_7_conc_76_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_conc_76_0 : STD_LOGIC;
  SIGNAL but_7_conc_78_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_conc_78_0 : STD_LOGIC;
  SIGNAL but_8_or_cse : STD_LOGIC;
  SIGNAL but_8_nor_18_cse : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_nor_19_cse : STD_LOGIC;
  SIGNAL but_8_nor_15_cse : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_nor_16_cse : STD_LOGIC;
  SIGNAL but_8_nor_12_cse : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_nor_13_cse : STD_LOGIC;
  SIGNAL but_8_nor_9_cse : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_nor_10_cse : STD_LOGIC;

  SIGNAL but_7_but_7_nor_7_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_7_nor_8_nl : STD_LOGIC;
  SIGNAL but_7_but_7_nor_10_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_7_nor_11_nl : STD_LOGIC;
  SIGNAL but_5_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL while_if_mux_2_nl : STD_LOGIC;
  SIGNAL but_4_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_3_or_2_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_3_or_3_nl : STD_LOGIC;
  SIGNAL but_2_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_3_or_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_3_or_1_nl : STD_LOGIC;
  SIGNAL but_5_but_1_or_2_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_but_1_or_3_nl : STD_LOGIC;
  SIGNAL but_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_but_1_or_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_but_1_or_1_nl : STD_LOGIC;
  SIGNAL but_11_but_11_nor_12_nl : STD_LOGIC;
  SIGNAL but_11_but_11_nor_10_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_but_9_nor_12_nl : STD_LOGIC;
  SIGNAL but_9_but_9_nor_10_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_but_11_nor_13_nl : STD_LOGIC;
  SIGNAL but_11_but_11_nor_4_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_but_9_nor_13_nl : STD_LOGIC;
  SIGNAL but_9_but_9_nor_4_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_but_11_nor_14_nl : STD_LOGIC;
  SIGNAL but_11_but_11_nor_7_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_but_9_nor_14_nl : STD_LOGIC;
  SIGNAL but_9_but_9_nor_7_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_but_11_nor_15_nl : STD_LOGIC;
  SIGNAL but_11_but_11_nor_1_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_but_9_nor_15_nl : STD_LOGIC;
  SIGNAL but_9_but_9_nor_1_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_and_15_nl : STD_LOGIC;
  SIGNAL but_9_and_5_nl : STD_LOGIC;
  SIGNAL but_9_and_15_nl : STD_LOGIC;
  SIGNAL but_11_and_5_nl : STD_LOGIC;
  SIGNAL but_11_and_10_nl : STD_LOGIC;
  SIGNAL but_9_and_nl : STD_LOGIC;
  SIGNAL but_9_and_10_nl : STD_LOGIC;
  SIGNAL but_11_and_nl : STD_LOGIC;
  SIGNAL but_11_acc_15_nl : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL but_11_acc_14_nl : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL but_11_acc_12_nl : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL but_9_acc_15_nl : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL but_9_acc_14_nl : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL but_9_acc_12_nl : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL but_3_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_3_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_1_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_1_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL acc_nl : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_8_mux_28_nl : STD_LOGIC;
  SIGNAL but_8_mux_29_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_mux_30_nl : STD_LOGIC;
  SIGNAL but_8_mux_31_nl : STD_LOGIC;
  SIGNAL but_8_mux_32_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_mux_33_nl : STD_LOGIC;
  SIGNAL acc_1_nl : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_8_mux_34_nl : STD_LOGIC;
  SIGNAL but_8_mux_35_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_mux_36_nl : STD_LOGIC;
  SIGNAL but_8_mux_37_nl : STD_LOGIC;
  SIGNAL but_8_mux_38_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_mux_39_nl : STD_LOGIC;
  SIGNAL acc_2_nl : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_8_mux_40_nl : STD_LOGIC;
  SIGNAL but_8_mux_41_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_mux_42_nl : STD_LOGIC;
  SIGNAL but_8_mux_43_nl : STD_LOGIC;
  SIGNAL but_8_mux_44_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_mux_45_nl : STD_LOGIC;
  SIGNAL acc_3_nl : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_8_mux_46_nl : STD_LOGIC;
  SIGNAL but_8_mux_47_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_mux_48_nl : STD_LOGIC;
  SIGNAL but_8_mux_49_nl : STD_LOGIC;
  SIGNAL but_8_mux_50_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_mux_51_nl : STD_LOGIC;
  FUNCTION CONV_SL_1_1(input_val:BOOLEAN)
  RETURN STD_LOGIC IS
  BEGIN
    IF input_val THEN RETURN '1';ELSE RETURN '0';END IF;
  END;

  FUNCTION MUX_s_1_2_2(input_0 : STD_LOGIC;
  input_1 : STD_LOGIC;
  sel : STD_LOGIC)
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_s_1_8_2(input_0 : STD_LOGIC;
  input_1 : STD_LOGIC;
  input_2 : STD_LOGIC;
  input_3 : STD_LOGIC;
  input_4 : STD_LOGIC;
  input_5 : STD_LOGIC;
  input_6 : STD_LOGIC;
  input_7 : STD_LOGIC;
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;

    BEGIN
      CASE sel IS
        WHEN "000" =>
          result := input_0;
        WHEN "001" =>
          result := input_1;
        WHEN "010" =>
          result := input_2;
        WHEN "011" =>
          result := input_3;
        WHEN "100" =>
          result := input_4;
        WHEN "101" =>
          result := input_5;
        WHEN "110" =>
          result := input_6;
        WHEN others =>
          result := input_7;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_21_2_2(input_0 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(20 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_21_8_2(input_0 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_5 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_6 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_7 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(20 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN "000" =>
          result := input_0;
        WHEN "001" =>
          result := input_1;
        WHEN "010" =>
          result := input_2;
        WHEN "011" =>
          result := input_3;
        WHEN "100" =>
          result := input_4;
        WHEN "101" =>
          result := input_5;
        WHEN "110" =>
          result := input_6;
        WHEN others =>
          result := input_7;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_23_2_2(input_0 : STD_LOGIC_VECTOR(22 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(22 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(22 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_28_2_2(input_0 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(27 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_3_2_2(input_0 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(2 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  out_real <= while_if_if_2_conc_itm_1_22 & while_if_if_2_conc_itm_1_21_1 & while_if_if_2_conc_itm_1_0;
  out_img <= while_if_if_2_mux_3_itm_1 & while_if_if_2_mux_4_itm_1 & while_if_if_2_mux_5_itm_1;
  while_if_aif_1_while_if_aelse_1_nand_cse <= NOT(j_sva_3 AND while_if_if_nor_cse_sva_1);
  but_8_nor_13_cse <= NOT((z_out(0)) OR but_8_nor_ovfl_1_sva_1);
  but_8_nor_19_cse <= NOT((z_out_1(0)) OR but_8_nor_ovfl_3_sva_1);
  but_8_nor_12_cse <= NOT(MUX_v_21_2_2((z_out(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_nor_ovfl_1_sva_1));
  but_8_nor_18_cse <= NOT(MUX_v_21_2_2((z_out_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_nor_ovfl_3_sva_1));
  but_8_nor_10_cse <= NOT((z_out_2(0)) OR but_8_nor_ovfl_sva_1);
  but_8_nor_16_cse <= NOT((z_out_3(0)) OR but_8_nor_ovfl_2_sva_1);
  but_8_nor_9_cse <= NOT(MUX_v_21_2_2((z_out_2(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_nor_ovfl_sva_1));
  but_8_nor_15_cse <= NOT(MUX_v_21_2_2((z_out_3(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_nor_ovfl_2_sva_1));
  while_if_land_2_lpi_1_dfm_1 <= j_sva_dfm_mx0_3 AND (NOT(CONV_SL_1_1(j_sva_dfm_mx0_31_4/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      OR CONV_SL_1_1(j_sva_dfm_mx0_2_0/=STD_LOGIC_VECTOR'("000")))) AND i_sva_dfm_mx0_3
      AND (NOT(CONV_SL_1_1(i_sva_dfm_mx0_31_4/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      OR CONV_SL_1_1(i_sva_dfm_mx0_2_0/=STD_LOGIC_VECTOR'("000"))));
  while_if_if_1_acc_tmp <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(i_sva_31_4 & i_sva_3
      & i_sva_2_0) + SIGNED'( "00000000000000000000000000000001"), 32));
  or_12_ssc <= and_dcpl_14 OR (NOT data_valid_source);
  i_sva_dfm_mx0_31_4 <= MUX_v_28_2_2((while_if_if_1_acc_tmp(31 DOWNTO 4)), i_sva_31_4,
      or_12_ssc);
  i_sva_dfm_mx0_3 <= MUX_s_1_2_2((while_if_if_1_acc_tmp(3)), i_sva_3, or_12_ssc);
  i_sva_dfm_mx0_2_0 <= MUX_v_3_2_2((while_if_if_1_acc_tmp(2 DOWNTO 0)), i_sva_2_0,
      or_12_ssc);
  i_or_cse <= or_12_ssc OR or_dcpl_10;
  i_sva_31_4_mx0 <= MUX_v_28_2_2((while_if_if_1_acc_tmp(31 DOWNTO 4)), i_sva_31_4,
      i_or_cse);
  i_sva_2_0_mx0 <= MUX_v_3_2_2((while_if_if_1_acc_tmp(2 DOWNTO 0)), i_sva_2_0, i_or_cse);
  while_if_if_2_acc_tmp <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(j_sva_31_4 & j_sva_3
      & j_sva_2_0) + SIGNED'( "00000000000000000000000000000001"), 32));
  nand_10_ssc <= NOT(while_if_aif_1_while_if_aelse_1_nand_cse AND data_req_sink);
  j_sva_dfm_mx0_31_4 <= MUX_v_28_2_2((while_if_if_2_acc_tmp(31 DOWNTO 4)), j_sva_31_4,
      nand_10_ssc);
  j_sva_dfm_mx0_3 <= MUX_s_1_2_2((while_if_if_2_acc_tmp(3)), j_sva_3, nand_10_ssc);
  j_sva_dfm_mx0_2_0 <= MUX_v_3_2_2((while_if_if_2_acc_tmp(2 DOWNTO 0)), j_sva_2_0,
      nand_10_ssc);
  j_or_cse <= nand_10_ssc OR or_dcpl_10;
  j_sva_31_4_mx0 <= MUX_v_28_2_2((while_if_if_2_acc_tmp(31 DOWNTO 4)), j_sva_31_4,
      j_or_cse);
  while_if_while_if_and_1_mx0w0 <= j_sva_dfm_mx0_3 AND (NOT while_if_land_2_lpi_1_dfm_1);
  j_sva_2_0_mx0 <= MUX_v_3_2_2((while_if_if_2_acc_tmp(2 DOWNTO 0)), j_sva_2_0, j_or_cse);
  while_if_if_nor_cse_sva_1_1 <= NOT(CONV_SL_1_1(j_sva_31_4_mx0/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      OR CONV_SL_1_1(j_sva_2_0_mx0/=STD_LOGIC_VECTOR'("000")));
  but_11_but_11_nor_12_nl <= NOT((NOT((but_11_acc_11_psp_1_sva_1(0)) OR but_11_nor_ovfl_3_sva_1))
      OR but_11_and_unfl_3_sva_1);
  cx_out_imag_7_0_sva_dfm_mx0 <= MUX_s_1_2_2(but_11_but_11_nor_12_nl, cx_out_imag_7_0_sva_dfm,
      or_dcpl_12);
  but_11_nor_18_nl <= NOT(MUX_v_21_2_2((but_11_acc_11_psp_1_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), but_11_nor_ovfl_3_sva_1));
  but_11_but_11_nor_10_nl <= NOT(MUX_v_21_2_2(but_11_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_and_unfl_3_sva_1));
  cx_out_imag_7_21_1_sva_dfm_mx0 <= MUX_v_21_2_2(but_11_but_11_nor_10_nl, cx_out_imag_7_21_1_sva_dfm,
      or_dcpl_12);
  but_9_but_9_nor_12_nl <= NOT((NOT((but_9_acc_11_psp_1_sva_1(0)) OR but_9_nor_ovfl_3_sva_1))
      OR but_9_and_unfl_3_sva_1);
  cx_out_imag_5_0_sva_dfm_mx0 <= MUX_s_1_2_2(but_9_but_9_nor_12_nl, cx_out_imag_5_0_sva_dfm,
      or_dcpl_12);
  but_9_nor_18_nl <= NOT(MUX_v_21_2_2((but_9_acc_11_psp_1_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_9_nor_ovfl_3_sva_1));
  but_9_but_9_nor_10_nl <= NOT(MUX_v_21_2_2(but_9_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_9_and_unfl_3_sva_1));
  cx_out_imag_5_21_1_sva_dfm_mx0 <= MUX_v_21_2_2(but_9_but_9_nor_10_nl, cx_out_imag_5_21_1_sva_dfm,
      or_dcpl_12);
  but_11_but_11_nor_13_nl <= NOT((NOT((but_11_acc_5_psp_1_sva_1(0)) OR but_11_nor_ovfl_1_sva_1))
      OR but_11_and_unfl_1_sva_1);
  cx_out_imag_3_0_sva_dfm_mx0 <= MUX_s_1_2_2(but_11_but_11_nor_13_nl, cx_out_imag_3_0_sva_dfm,
      or_dcpl_12);
  but_11_nor_12_nl <= NOT(MUX_v_21_2_2((but_11_acc_5_psp_1_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_nor_ovfl_1_sva_1));
  but_11_but_11_nor_4_nl <= NOT(MUX_v_21_2_2(but_11_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_and_unfl_1_sva_1));
  cx_out_imag_3_21_1_sva_dfm_mx0 <= MUX_v_21_2_2(but_11_but_11_nor_4_nl, cx_out_imag_3_21_1_sva_dfm,
      or_dcpl_12);
  but_9_but_9_nor_13_nl <= NOT((NOT((but_9_acc_5_psp_1_sva_1(0)) OR but_9_nor_ovfl_1_sva_1))
      OR but_9_and_unfl_1_sva_1);
  cx_out_imag_1_0_sva_dfm_mx0 <= MUX_s_1_2_2(but_9_but_9_nor_13_nl, cx_out_imag_1_0_sva_dfm,
      or_dcpl_12);
  but_9_nor_12_nl <= NOT(MUX_v_21_2_2((but_9_acc_5_psp_1_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_9_nor_ovfl_1_sva_1));
  but_9_but_9_nor_4_nl <= NOT(MUX_v_21_2_2(but_9_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_9_and_unfl_1_sva_1));
  cx_out_imag_1_21_1_sva_dfm_mx0 <= MUX_v_21_2_2(but_9_but_9_nor_4_nl, cx_out_imag_1_21_1_sva_dfm,
      or_dcpl_12);
  but_11_but_11_nor_14_nl <= NOT((NOT((but_11_acc_8_psp_1_sva_1(0)) OR but_11_nor_ovfl_2_sva_1))
      OR but_11_and_unfl_2_sva_1);
  cx_out_real_7_0_sva_dfm_mx0 <= MUX_s_1_2_2(but_11_but_11_nor_14_nl, cx_out_real_7_0_sva_dfm,
      or_dcpl_12);
  but_11_nor_15_nl <= NOT(MUX_v_21_2_2((but_11_acc_8_psp_1_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_nor_ovfl_2_sva_1));
  but_11_but_11_nor_7_nl <= NOT(MUX_v_21_2_2(but_11_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_and_unfl_2_sva_1));
  cx_out_real_7_21_1_sva_dfm_mx0 <= MUX_v_21_2_2(but_11_but_11_nor_7_nl, cx_out_real_7_21_1_sva_dfm,
      or_dcpl_12);
  but_9_but_9_nor_14_nl <= NOT((NOT((but_9_acc_8_psp_1_sva_1(0)) OR but_9_nor_ovfl_2_sva_1))
      OR but_9_and_unfl_2_sva_1);
  cx_out_real_5_0_sva_dfm_mx0 <= MUX_s_1_2_2(but_9_but_9_nor_14_nl, cx_out_real_5_0_sva_dfm,
      or_dcpl_12);
  but_9_nor_15_nl <= NOT(MUX_v_21_2_2((but_9_acc_8_psp_1_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_9_nor_ovfl_2_sva_1));
  but_9_but_9_nor_7_nl <= NOT(MUX_v_21_2_2(but_9_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_9_and_unfl_2_sva_1));
  cx_out_real_5_21_1_sva_dfm_mx0 <= MUX_v_21_2_2(but_9_but_9_nor_7_nl, cx_out_real_5_21_1_sva_dfm,
      or_dcpl_12);
  but_11_but_11_nor_15_nl <= NOT((NOT((but_11_acc_2_psp_1_sva_1(0)) OR but_11_nor_ovfl_sva_1))
      OR but_11_and_unfl_sva_1);
  cx_out_real_3_0_sva_dfm_mx0 <= MUX_s_1_2_2(but_11_but_11_nor_15_nl, cx_out_real_3_0_sva_dfm,
      or_dcpl_12);
  but_11_nor_9_nl <= NOT(MUX_v_21_2_2((but_11_acc_2_psp_1_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_nor_ovfl_sva_1));
  but_11_but_11_nor_1_nl <= NOT(MUX_v_21_2_2(but_11_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_and_unfl_sva_1));
  cx_out_real_3_21_1_sva_dfm_mx0 <= MUX_v_21_2_2(but_11_but_11_nor_1_nl, cx_out_real_3_21_1_sva_dfm,
      or_dcpl_12);
  but_9_but_9_nor_15_nl <= NOT((NOT((but_9_acc_2_psp_1_sva_1(0)) OR but_9_nor_ovfl_sva_1))
      OR but_9_and_unfl_sva_1);
  cx_out_real_1_0_sva_dfm_mx0 <= MUX_s_1_2_2(but_9_but_9_nor_15_nl, cx_out_real_1_0_sva_dfm,
      or_dcpl_12);
  but_9_nor_9_nl <= NOT(MUX_v_21_2_2((but_9_acc_2_psp_1_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_9_nor_ovfl_sva_1));
  but_9_but_9_nor_1_nl <= NOT(MUX_v_21_2_2(but_9_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_9_and_unfl_sva_1));
  cx_out_real_1_21_1_sva_dfm_mx0 <= MUX_v_21_2_2(but_9_but_9_nor_1_nl, cx_out_real_1_21_1_sva_dfm,
      or_dcpl_12);
  but_11_acc_11_psp_1_lpi_1_dfm_24_mx0 <= MUX_s_1_2_2((but_11_acc_11_psp_1_sva_1(24)),
      but_11_acc_11_psp_1_lpi_1_dfm_24, or_dcpl_12);
  but_11_acc_8_psp_1_lpi_1_dfm_24_mx0 <= MUX_s_1_2_2((but_11_acc_8_psp_1_sva_1(24)),
      but_11_acc_8_psp_1_lpi_1_dfm_24, or_dcpl_12);
  but_11_acc_5_psp_1_lpi_1_dfm_24_mx0 <= MUX_s_1_2_2((but_11_acc_5_psp_1_sva_1(24)),
      but_11_acc_5_psp_1_lpi_1_dfm_24, or_dcpl_12);
  but_11_acc_2_psp_1_lpi_1_dfm_24_mx0 <= MUX_s_1_2_2((but_11_acc_2_psp_1_sva_1(24)),
      but_11_acc_2_psp_1_lpi_1_dfm_24, or_dcpl_12);
  but_9_acc_11_psp_1_lpi_1_dfm_24_mx0 <= MUX_s_1_2_2((but_9_acc_11_psp_1_sva_1(24)),
      but_9_acc_11_psp_1_lpi_1_dfm_24, or_dcpl_12);
  but_9_acc_8_psp_1_lpi_1_dfm_24_mx0 <= MUX_s_1_2_2((but_9_acc_8_psp_1_sva_1(24)),
      but_9_acc_8_psp_1_lpi_1_dfm_24, or_dcpl_12);
  but_9_acc_5_psp_1_lpi_1_dfm_24_mx0 <= MUX_s_1_2_2((but_9_acc_5_psp_1_sva_1(24)),
      but_9_acc_5_psp_1_lpi_1_dfm_24, or_dcpl_12);
  but_9_acc_2_psp_1_lpi_1_dfm_24_mx0 <= MUX_s_1_2_2((but_9_acc_2_psp_1_sva_1(24)),
      but_9_acc_2_psp_1_lpi_1_dfm_24, or_dcpl_12);
  but_11_and_15_nl <= (but_11_acc_9_psp_sva_1(4)) AND ((but_11_acc_9_psp_sva_1(0))
      OR (but_11_acc_9_psp_sva_1(1)) OR (but_11_acc_9_psp_sva_1(2)) OR (but_11_acc_9_psp_sva_1(3))
      OR (NOT (but_11_acc_9_psp_sva_1(29))));
  but_11_acc_11_psp_1_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(but_11_acc_9_psp_sva_1(29
      DOWNTO 5)) + CONV_SIGNED(CONV_UNSIGNED(but_11_and_15_nl, 1), 25), 25));
  but_11_nor_ovfl_3_sva_1 <= NOT((but_11_acc_11_psp_1_sva_1(24)) OR (NOT(CONV_SL_1_1(but_11_acc_11_psp_1_sva_1(23
      DOWNTO 22)/=STD_LOGIC_VECTOR'("00")))));
  but_11_and_unfl_3_sva_1 <= (but_11_acc_11_psp_1_sva_1(24)) AND (NOT(CONV_SL_1_1(but_11_acc_11_psp_1_sva_1(23
      DOWNTO 22)=STD_LOGIC_VECTOR'("11"))));
  but_9_and_5_nl <= (but_9_acc_3_psp_sva_1(4)) AND ((but_9_acc_3_psp_sva_1(0)) OR
      (but_9_acc_3_psp_sva_1(1)) OR (but_9_acc_3_psp_sva_1(2)) OR (but_9_acc_3_psp_sva_1(3))
      OR (NOT (but_9_acc_3_psp_sva_1(29))));
  but_9_acc_5_psp_1_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(but_9_acc_3_psp_sva_1(29
      DOWNTO 5)) + CONV_SIGNED(CONV_UNSIGNED(but_9_and_5_nl, 1), 25), 25));
  but_9_nor_ovfl_1_sva_1 <= NOT((but_9_acc_5_psp_1_sva_1(24)) OR (NOT(CONV_SL_1_1(but_9_acc_5_psp_1_sva_1(23
      DOWNTO 22)/=STD_LOGIC_VECTOR'("00")))));
  but_9_and_unfl_1_sva_1 <= (but_9_acc_5_psp_1_sva_1(24)) AND (NOT(CONV_SL_1_1(but_9_acc_5_psp_1_sva_1(23
      DOWNTO 22)=STD_LOGIC_VECTOR'("11"))));
  but_9_and_15_nl <= (but_9_acc_9_psp_sva_1(4)) AND ((but_9_acc_9_psp_sva_1(0)) OR
      (but_9_acc_9_psp_sva_1(1)) OR (but_9_acc_9_psp_sva_1(2)) OR (but_9_acc_9_psp_sva_1(3))
      OR (NOT (but_9_acc_9_psp_sva_1(29))));
  but_9_acc_11_psp_1_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(but_9_acc_9_psp_sva_1(29
      DOWNTO 5)) + CONV_SIGNED(CONV_UNSIGNED(but_9_and_15_nl, 1), 25), 25));
  but_9_nor_ovfl_3_sva_1 <= NOT((but_9_acc_11_psp_1_sva_1(24)) OR (NOT(CONV_SL_1_1(but_9_acc_11_psp_1_sva_1(23
      DOWNTO 22)/=STD_LOGIC_VECTOR'("00")))));
  but_9_and_unfl_3_sva_1 <= (but_9_acc_11_psp_1_sva_1(24)) AND (NOT(CONV_SL_1_1(but_9_acc_11_psp_1_sva_1(23
      DOWNTO 22)=STD_LOGIC_VECTOR'("11"))));
  but_11_and_5_nl <= (but_11_acc_3_psp_sva_1(4)) AND ((but_11_acc_3_psp_sva_1(0))
      OR (but_11_acc_3_psp_sva_1(1)) OR (but_11_acc_3_psp_sva_1(2)) OR (but_11_acc_3_psp_sva_1(3))
      OR (NOT (but_11_acc_3_psp_sva_1(29))));
  but_11_acc_5_psp_1_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(but_11_acc_3_psp_sva_1(29
      DOWNTO 5)) + CONV_SIGNED(CONV_UNSIGNED(but_11_and_5_nl, 1), 25), 25));
  but_11_nor_ovfl_1_sva_1 <= NOT((but_11_acc_5_psp_1_sva_1(24)) OR (NOT(CONV_SL_1_1(but_11_acc_5_psp_1_sva_1(23
      DOWNTO 22)/=STD_LOGIC_VECTOR'("00")))));
  but_11_and_unfl_1_sva_1 <= (but_11_acc_5_psp_1_sva_1(24)) AND (NOT(CONV_SL_1_1(but_11_acc_5_psp_1_sva_1(23
      DOWNTO 22)=STD_LOGIC_VECTOR'("11"))));
  but_11_and_10_nl <= (but_11_acc_6_psp_sva_1(4)) AND ((but_11_acc_6_psp_sva_1(0))
      OR (but_11_acc_6_psp_sva_1(1)) OR (but_11_acc_6_psp_sva_1(2)) OR (but_11_acc_6_psp_sva_1(3))
      OR (NOT (but_11_acc_6_psp_sva_1(29))));
  but_11_acc_8_psp_1_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(but_11_acc_6_psp_sva_1(29
      DOWNTO 5)) + CONV_SIGNED(CONV_UNSIGNED(but_11_and_10_nl, 1), 25), 25));
  but_11_nor_ovfl_2_sva_1 <= NOT((but_11_acc_8_psp_1_sva_1(24)) OR (NOT(CONV_SL_1_1(but_11_acc_8_psp_1_sva_1(23
      DOWNTO 22)/=STD_LOGIC_VECTOR'("00")))));
  but_11_and_unfl_2_sva_1 <= (but_11_acc_8_psp_1_sva_1(24)) AND (NOT(CONV_SL_1_1(but_11_acc_8_psp_1_sva_1(23
      DOWNTO 22)=STD_LOGIC_VECTOR'("11"))));
  but_9_and_nl <= (but_9_acc_psp_sva_1(4)) AND ((but_9_acc_psp_sva_1(0)) OR (but_9_acc_psp_sva_1(1))
      OR (but_9_acc_psp_sva_1(2)) OR (but_9_acc_psp_sva_1(3)) OR (NOT (but_9_acc_psp_sva_1(29))));
  but_9_acc_2_psp_1_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(but_9_acc_psp_sva_1(29
      DOWNTO 5)) + CONV_SIGNED(CONV_UNSIGNED(but_9_and_nl, 1), 25), 25));
  but_9_nor_ovfl_sva_1 <= NOT((but_9_acc_2_psp_1_sva_1(24)) OR (NOT(CONV_SL_1_1(but_9_acc_2_psp_1_sva_1(23
      DOWNTO 22)/=STD_LOGIC_VECTOR'("00")))));
  but_9_and_unfl_sva_1 <= (but_9_acc_2_psp_1_sva_1(24)) AND (NOT(CONV_SL_1_1(but_9_acc_2_psp_1_sva_1(23
      DOWNTO 22)=STD_LOGIC_VECTOR'("11"))));
  but_9_and_10_nl <= (but_9_acc_6_psp_sva_1(4)) AND ((but_9_acc_6_psp_sva_1(0)) OR
      (but_9_acc_6_psp_sva_1(1)) OR (but_9_acc_6_psp_sva_1(2)) OR (but_9_acc_6_psp_sva_1(3))
      OR (NOT (but_9_acc_6_psp_sva_1(29))));
  but_9_acc_8_psp_1_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(but_9_acc_6_psp_sva_1(29
      DOWNTO 5)) + CONV_SIGNED(CONV_UNSIGNED(but_9_and_10_nl, 1), 25), 25));
  but_9_nor_ovfl_2_sva_1 <= NOT((but_9_acc_8_psp_1_sva_1(24)) OR (NOT(CONV_SL_1_1(but_9_acc_8_psp_1_sva_1(23
      DOWNTO 22)/=STD_LOGIC_VECTOR'("00")))));
  but_9_and_unfl_2_sva_1 <= (but_9_acc_8_psp_1_sva_1(24)) AND (NOT(CONV_SL_1_1(but_9_acc_8_psp_1_sva_1(23
      DOWNTO 22)=STD_LOGIC_VECTOR'("11"))));
  but_11_and_nl <= (but_11_acc_psp_sva_1(4)) AND ((but_11_acc_psp_sva_1(0)) OR (but_11_acc_psp_sva_1(1))
      OR (but_11_acc_psp_sva_1(2)) OR (but_11_acc_psp_sva_1(3)) OR (NOT (but_11_acc_psp_sva_1(29))));
  but_11_acc_2_psp_1_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(but_11_acc_psp_sva_1(29
      DOWNTO 5)) + CONV_SIGNED(CONV_UNSIGNED(but_11_and_nl, 1), 25), 25));
  but_11_nor_ovfl_sva_1 <= NOT((but_11_acc_2_psp_1_sva_1(24)) OR (NOT(CONV_SL_1_1(but_11_acc_2_psp_1_sva_1(23
      DOWNTO 22)/=STD_LOGIC_VECTOR'("00")))));
  but_11_and_unfl_sva_1 <= (but_11_acc_2_psp_1_sva_1(24)) AND (NOT(CONV_SL_1_1(but_11_acc_2_psp_1_sva_1(23
      DOWNTO 22)=STD_LOGIC_VECTOR'("11"))));
  but_11_acc_15_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(NOT
      but_11_mul_psp_sva_1), 28), 29) + CONV_SIGNED(CONV_SIGNED(SIGNED(NOT but_11_mul_1_psp_sva_1),
      28), 29) + SIGNED'( "00000000000000000000000000001"), 29));
  but_11_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(SIGNED(but_11_acc_15_nl),
      30) + CONV_SIGNED(CONV_SIGNED(SIGNED(but_5_slc_but_5_acc_14_psp_23_40_itm_1
      & but_5_conc_11_ncse_21_1_sva_1 & but_5_conc_11_ncse_0_sva_1 & STD_LOGIC_VECTOR'(
      "00000")), 28), 30) + SIGNED'( "000000000000000000000000000001"), 30));
  but_11_acc_14_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_11_mul_1_psp_sva_1),
      28), 29) - CONV_SIGNED(CONV_SIGNED(SIGNED(but_11_mul_psp_sva_1), 28), 29),
      29));
  but_11_acc_6_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(SIGNED(but_11_acc_14_nl),
      30) + CONV_SIGNED(CONV_SIGNED(SIGNED(but_5_slc_but_5_acc_13_psp_23_40_itm_1
      & but_5_conc_10_ncse_21_1_sva_1 & but_5_conc_10_ncse_0_sva_1 & STD_LOGIC_VECTOR'(
      "00000")), 28), 30), 30));
  but_11_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_5_slc_but_5_acc_14_psp_23_40_itm_1
      & but_5_conc_11_ncse_21_1_sva_1 & but_5_conc_11_ncse_0_sva_1 & STD_LOGIC_VECTOR'(
      "00000")), 28), 30) + CONV_SIGNED(CONV_SIGNED(SIGNED(but_11_mul_psp_sva_1),
      28), 30) + CONV_SIGNED(CONV_SIGNED(SIGNED(but_11_mul_1_psp_sva_1), 28), 30),
      30));
  but_11_acc_12_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_11_mul_psp_sva_1),
      28), 29) - CONV_SIGNED(CONV_SIGNED(SIGNED(but_11_mul_1_psp_sva_1), 28), 29),
      29));
  but_11_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(SIGNED(but_11_acc_12_nl),
      30) + CONV_SIGNED(CONV_SIGNED(SIGNED(but_5_slc_but_5_acc_13_psp_23_40_itm_1
      & but_5_conc_10_ncse_21_1_sva_1 & but_5_conc_10_ncse_0_sva_1 & STD_LOGIC_VECTOR'(
      "00000")), 28), 30), 30));
  but_9_acc_15_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(NOT
      but_9_mul_2_psp_sva_1), 28), 29) + CONV_SIGNED(CONV_SIGNED(SIGNED(NOT but_9_mul_3_psp_sva_1),
      28), 29) + SIGNED'( "00000000000000000000000000001"), 29));
  but_9_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(SIGNED(but_9_acc_15_nl),
      30) + CONV_SIGNED(CONV_SIGNED(SIGNED(but_5_slc_but_5_acc_12_psp_23_40_itm_1
      & but_5_conc_9_ncse_21_1_sva_1 & but_5_conc_9_ncse_0_sva_1 & STD_LOGIC_VECTOR'(
      "00000")), 28), 30) + SIGNED'( "000000000000000000000000000001"), 30));
  but_9_acc_14_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_9_mul_1_psp_sva_1),
      28), 29) - CONV_SIGNED(CONV_SIGNED(SIGNED(but_9_mul_psp_sva_1), 28), 29), 29));
  but_9_acc_6_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(SIGNED(but_9_acc_14_nl),
      30) + CONV_SIGNED(CONV_SIGNED(SIGNED(but_5_slc_but_5_acc_psp_23_40_itm_1 &
      but_5_conc_8_ncse_21_1_sva_1 & but_5_conc_8_ncse_0_sva_1 & STD_LOGIC_VECTOR'(
      "00000")), 28), 30), 30));
  but_9_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_5_slc_but_5_acc_12_psp_23_40_itm_1
      & but_5_conc_9_ncse_21_1_sva_1 & but_5_conc_9_ncse_0_sva_1 & STD_LOGIC_VECTOR'(
      "00000")), 28), 30) + CONV_SIGNED(CONV_SIGNED(SIGNED(but_9_mul_2_psp_sva_1),
      28), 30) + CONV_SIGNED(CONV_SIGNED(SIGNED(but_9_mul_3_psp_sva_1), 28), 30),
      30));
  but_9_acc_12_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_9_mul_psp_sva_1),
      28), 29) - CONV_SIGNED(CONV_SIGNED(SIGNED(but_9_mul_1_psp_sva_1), 28), 29),
      29));
  but_9_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(SIGNED(but_9_acc_12_nl),
      30) + CONV_SIGNED(CONV_SIGNED(SIGNED(but_5_slc_but_5_acc_psp_23_40_itm_1 &
      but_5_conc_8_ncse_21_1_sva_1 & but_5_conc_8_ncse_0_sva_1 & STD_LOGIC_VECTOR'(
      "00000")), 28), 30), 30));
  but_8_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(z_out(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_8_and_unfl_1_sva_1 <= CONV_SL_1_1(z_out(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_10_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_4_slc_but_4_acc_14_psp_23_2_itm_1
      & but_4_conc_11_ncse_21_1_sva_1 & but_4_conc_11_ncse_0_sva_1), 23), 24) - SIGNED(but_10_mul_2_psp_sva_1),
      24));
  but_10_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_10_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_10_and_unfl_3_sva_1 <= CONV_SL_1_1(but_10_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_10_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_4_slc_but_4_acc_14_psp_23_2_itm_1
      & but_4_conc_11_ncse_21_1_sva_1 & but_4_conc_11_ncse_0_sva_1), 23), 24) + SIGNED(but_10_mul_2_psp_sva_1),
      24));
  but_10_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_10_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_10_and_unfl_1_sva_1 <= CONV_SL_1_1(but_10_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_8_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(z_out_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_8_and_unfl_3_sva_1 <= CONV_SL_1_1(z_out_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_8_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(z_out_2(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_8_and_unfl_sva_1 <= CONV_SL_1_1(z_out_2(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_10_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_4_slc_but_4_acc_13_psp_23_2_itm_1
      & but_4_conc_10_ncse_21_1_sva_1 & but_4_conc_10_ncse_0_sva_1), 23), 24) + SIGNED(but_10_mul_1_psp_sva_1),
      24));
  but_10_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_10_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_10_and_unfl_2_sva_1 <= CONV_SL_1_1(but_10_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_10_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_4_slc_but_4_acc_13_psp_23_2_itm_1
      & but_4_conc_10_ncse_21_1_sva_1 & but_4_conc_10_ncse_0_sva_1), 23), 24) - SIGNED(but_10_mul_1_psp_sva_1),
      24));
  but_10_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_10_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_10_and_unfl_sva_1 <= CONV_SL_1_1(but_10_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_8_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(z_out_3(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_8_and_unfl_2_sva_1 <= CONV_SL_1_1(z_out_3(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_5_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_slc_but_acc_14_psp_23_2_itm_1
      & but_conc_11_ncse_21_1_sva_1 & but_conc_11_ncse_0_sva_1), 23), 24) - SIGNED(but_5_mul_2_psp_sva_1),
      24));
  but_5_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_slc_but_acc_13_psp_23_2_itm_1
      & but_conc_10_ncse_21_1_sva_1 & but_conc_10_ncse_0_sva_1), 23), 24) + SIGNED(but_5_mul_1_psp_sva_1),
      24));
  but_7_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_2_slc_but_2_acc_14_psp_23_2_itm_1
      & but_2_conc_11_ncse_21_1_sva_1 & but_2_conc_11_ncse_0_sva_1), 23), 24) - SIGNED(but_7_mul_2_psp_sva_1),
      24));
  but_7_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_7_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_7_and_unfl_3_sva_1 <= CONV_SL_1_1(but_7_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_7_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_2_slc_but_2_acc_13_psp_23_2_itm_1
      & but_2_conc_10_ncse_21_1_sva_1 & but_2_conc_10_ncse_0_sva_1), 23), 24) + SIGNED(but_7_mul_1_psp_sva_1),
      24));
  but_7_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_7_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_7_and_unfl_2_sva_1 <= CONV_SL_1_1(but_7_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_10_mul_2_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      but_6_slc_but_6_acc_13_psp_23_2_itm_1) & but_10_but_6_or_2_itm_1 & but_10_but_6_or_3_itm_1),
      23), 24) + SIGNED'( "000000000000000000000001"), 24));
  but_10_mul_1_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      but_6_slc_but_6_acc_14_psp_23_2_itm_1) & but_10_but_6_or_itm_1 & but_10_but_6_or_1_itm_1),
      23), 24) + SIGNED'( "000000000000000000000001"), 24));
  but_5_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_slc_but_acc_14_psp_23_2_itm_1
      & but_conc_11_ncse_21_1_sva_1 & but_conc_11_ncse_0_sva_1), 23), 24) + SIGNED(but_5_mul_2_psp_sva_1),
      24));
  but_5_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_slc_but_acc_13_psp_23_2_itm_1
      & but_conc_10_ncse_21_1_sva_1 & but_conc_10_ncse_0_sva_1), 23), 24) - SIGNED(but_5_mul_1_psp_sva_1),
      24));
  but_7_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_2_slc_but_2_acc_14_psp_23_2_itm_1
      & but_2_conc_11_ncse_21_1_sva_1 & but_2_conc_11_ncse_0_sva_1), 23), 24) + SIGNED(but_7_mul_2_psp_sva_1),
      24));
  but_7_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_2_slc_but_2_acc_13_psp_23_2_itm_1
      & but_2_conc_10_ncse_21_1_sva_1 & but_2_conc_10_ncse_0_sva_1), 23), 24) - SIGNED(but_7_mul_1_psp_sva_1),
      24));
  but_7_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_7_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_7_and_unfl_1_sva_1 <= CONV_SL_1_1(but_7_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_7_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_7_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_7_and_unfl_sva_1 <= CONV_SL_1_1(but_7_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_5_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_5_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_5_and_unfl_3_sva_1 <= CONV_SL_1_1(but_5_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_5_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_5_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_5_and_unfl_2_sva_1 <= CONV_SL_1_1(but_5_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_5_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_5_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_5_and_unfl_1_sva_1 <= CONV_SL_1_1(but_5_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_5_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_5_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_5_and_unfl_sva_1 <= CONV_SL_1_1(but_5_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_4_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_acc_12_psp_sva_1(23))
      & fft_stage1_imag_conc_3_21_1 & fft_stage1_imag_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (but_1_acc_12_psp_sva_1(23))) & (NOT but_1_conc_9_ncse_21_1_sva_1) & (NOT but_1_conc_9_ncse_0_sva_1)),
      23), 24) + UNSIGNED'( "000000000000000000000001"), 24));
  but_4_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_acc_psp_sva_1(23))
      & fft_stage1_real_conc_3_21_1 & fft_stage1_real_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (but_1_acc_psp_sva_1(23))) & (NOT but_1_conc_8_ncse_21_1_sva_1) & (NOT but_1_conc_8_ncse_0_sva_1)),
      23), 24) + UNSIGNED'( "000000000000000000000001"), 24));
  but_6_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_2_acc_psp_sva_1(23))
      & but_2_conc_80_21_1 & but_2_conc_80_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (but_3_acc_psp_sva_1(23))) & (NOT but_3_conc_8_ncse_21_1_sva_1) & (NOT but_3_conc_8_ncse_0_sva_1)),
      23), 24) + UNSIGNED'( "000000000000000000000001"), 24));
  but_6_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_6_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_6_and_unfl_2_sva_1 <= CONV_SL_1_1(but_6_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_6_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_2_acc_12_psp_sva_1(23))
      & but_2_conc_78_21_1 & but_2_conc_78_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (but_3_acc_12_psp_sva_1(23))) & (NOT but_3_conc_9_ncse_21_1_sva_1) & (NOT but_3_conc_9_ncse_0_sva_1)),
      23), 24) + UNSIGNED'( "000000000000000000000001"), 24));
  but_6_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_6_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_6_and_unfl_3_sva_1 <= CONV_SL_1_1(but_6_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_6_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_2_acc_12_psp_sva_1(23))
      & but_2_conc_78_21_1 & but_2_conc_78_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_3_acc_12_psp_sva_1(23))
      & but_3_conc_9_ncse_21_1_sva_1 & but_3_conc_9_ncse_0_sva_1), 23), 24), 24));
  but_4_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_acc_12_psp_sva_1(23))
      & fft_stage1_imag_conc_3_21_1 & fft_stage1_imag_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_1_acc_12_psp_sva_1(23))
      & but_1_conc_9_ncse_21_1_sva_1 & but_1_conc_9_ncse_0_sva_1), 23), 24), 24));
  but_6_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_2_acc_psp_sva_1(23))
      & but_2_conc_80_21_1 & but_2_conc_80_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_3_acc_psp_sva_1(23))
      & but_3_conc_8_ncse_21_1_sva_1 & but_3_conc_8_ncse_0_sva_1), 23), 24), 24));
  but_4_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_acc_psp_sva_1(23))
      & fft_stage1_real_conc_3_21_1 & fft_stage1_real_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_1_acc_psp_sva_1(23))
      & but_1_conc_8_ncse_21_1_sva_1 & but_1_conc_8_ncse_0_sva_1), 23), 24), 24));
  but_2_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_1_sva_mx0),
      23), 24) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_5_sva_mx0), 23), 24),
      24));
  but_2_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_1_sva_mx0),
      23), 24) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_5_sva_mx0), 23), 24),
      24));
  but_2_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_1_sva_mx0),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_5_sva_mx0), 23), 24),
      24));
  but_3_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_3_sva_mx0),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_7_sva_mx0), 23), 24),
      24));
  but_3_nor_12_nl <= NOT(MUX_v_21_2_2((but_3_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_nor_ovfl_1_sva_1));
  but_3_conc_9_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_3_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_and_unfl_1_sva_1));
  but_3_conc_9_ncse_0_sva_1 <= NOT((NOT((but_3_acc_12_psp_sva_1(0)) OR but_3_nor_ovfl_1_sva_1))
      OR but_3_and_unfl_1_sva_1);
  but_2_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_1_sva_mx0),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_5_sva_mx0), 23), 24),
      24));
  but_3_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_3_sva_mx0),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_7_sva_mx0), 23), 24),
      24));
  but_3_nor_9_nl <= NOT(MUX_v_21_2_2((but_3_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_nor_ovfl_sva_1));
  but_3_conc_8_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_3_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_and_unfl_sva_1));
  but_3_conc_8_ncse_0_sva_1 <= NOT((NOT((but_3_acc_psp_sva_1(0)) OR but_3_nor_ovfl_sva_1))
      OR but_3_and_unfl_sva_1);
  but_6_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_6_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_6_and_unfl_1_sva_1 <= CONV_SL_1_1(but_6_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_6_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_6_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_6_and_unfl_sva_1 <= CONV_SL_1_1(but_6_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_0_sva_mx0),
      23), 24) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_4_sva_mx0), 23), 24),
      24));
  but_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_0_sva_mx0),
      23), 24) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_4_sva_mx0), 23), 24),
      24));
  but_4_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_4_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_4_and_unfl_3_sva_1 <= CONV_SL_1_1(but_4_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_0_sva_mx0),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_4_sva_mx0), 23), 24),
      24));
  but_1_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_2_sva_mx0),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_6_sva_mx0), 23), 24),
      24));
  but_1_nor_12_nl <= NOT(MUX_v_21_2_2((but_1_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_nor_ovfl_1_sva_1));
  but_1_conc_9_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_1_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_and_unfl_1_sva_1));
  but_1_conc_9_ncse_0_sva_1 <= NOT((NOT((but_1_acc_12_psp_sva_1(0)) OR but_1_nor_ovfl_1_sva_1))
      OR but_1_and_unfl_1_sva_1);
  but_4_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_4_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_4_and_unfl_2_sva_1 <= CONV_SL_1_1(but_4_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_0_sva_mx0),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_4_sva_mx0), 23), 24),
      24));
  but_1_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_2_sva_mx0),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_6_sva_mx0), 23), 24),
      24));
  but_1_nor_9_nl <= NOT(MUX_v_21_2_2((but_1_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_nor_ovfl_sva_1));
  but_1_conc_8_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_1_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_and_unfl_sva_1));
  but_1_conc_8_ncse_0_sva_1 <= NOT((NOT((but_1_acc_psp_sva_1(0)) OR but_1_nor_ovfl_sva_1))
      OR but_1_and_unfl_sva_1);
  but_4_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_4_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_4_and_unfl_1_sva_1 <= CONV_SL_1_1(but_4_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_4_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_4_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_4_and_unfl_sva_1 <= CONV_SL_1_1(but_4_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  cx_in_imag_3_sva_mx0 <= MUX_v_23_2_2(in_img, cx_in_imag_3_sva, or_dcpl_17);
  cx_in_imag_7_sva_mx0 <= MUX_v_23_2_2(in_img, cx_in_imag_7_sva, or_dcpl_22);
  cx_in_real_3_sva_mx0 <= MUX_v_23_2_2(in_real, cx_in_real_3_sva, or_dcpl_17);
  cx_in_real_7_sva_mx0 <= MUX_v_23_2_2(in_real, cx_in_real_7_sva, or_dcpl_22);
  but_3_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_3_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_3_and_unfl_1_sva_1 <= CONV_SL_1_1(but_3_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_3_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_3_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_3_and_unfl_sva_1 <= CONV_SL_1_1(but_3_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_2_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_2_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_2_and_unfl_3_sva_1 <= CONV_SL_1_1(but_2_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  cx_in_imag_1_sva_mx0 <= MUX_v_23_2_2(in_img, cx_in_imag_1_sva, or_dcpl_28);
  cx_in_imag_5_sva_mx0 <= MUX_v_23_2_2(in_img, cx_in_imag_5_sva, or_dcpl_32);
  but_2_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_2_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_2_and_unfl_2_sva_1 <= CONV_SL_1_1(but_2_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  cx_in_real_1_sva_mx0 <= MUX_v_23_2_2(in_real, cx_in_real_1_sva, or_dcpl_28);
  cx_in_real_5_sva_mx0 <= MUX_v_23_2_2(in_real, cx_in_real_5_sva, or_dcpl_32);
  but_2_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_2_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_2_and_unfl_1_sva_1 <= CONV_SL_1_1(but_2_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_2_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_2_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_2_and_unfl_sva_1 <= CONV_SL_1_1(but_2_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  cx_in_imag_2_sva_mx0 <= MUX_v_23_2_2(in_img, cx_in_imag_2_sva, or_dcpl_37);
  cx_in_imag_6_sva_mx0 <= MUX_v_23_2_2(in_img, cx_in_imag_6_sva, or_dcpl_41);
  cx_in_real_2_sva_mx0 <= MUX_v_23_2_2(in_real, cx_in_real_2_sva, or_dcpl_37);
  cx_in_real_6_sva_mx0 <= MUX_v_23_2_2(in_real, cx_in_real_6_sva, or_dcpl_41);
  but_1_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_1_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_1_and_unfl_1_sva_1 <= CONV_SL_1_1(but_1_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_1_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_1_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_1_and_unfl_sva_1 <= CONV_SL_1_1(but_1_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_and_unfl_3_sva_1 <= CONV_SL_1_1(but_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  cx_in_imag_0_sva_mx0 <= MUX_v_23_2_2(in_img, cx_in_imag_0_sva, or_dcpl_46);
  cx_in_imag_4_sva_mx0 <= MUX_v_23_2_2(in_img, cx_in_imag_4_sva, or_dcpl_50);
  but_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_and_unfl_2_sva_1 <= CONV_SL_1_1(but_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  cx_in_real_0_sva_mx0 <= MUX_v_23_2_2(in_real, cx_in_real_0_sva, or_dcpl_46);
  cx_in_real_4_sva_mx0 <= MUX_v_23_2_2(in_real, cx_in_real_4_sva, or_dcpl_50);
  but_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_and_unfl_1_sva_1 <= CONV_SL_1_1(but_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_and_unfl_sva_1 <= CONV_SL_1_1(but_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_7_nor_12_nl <= NOT(MUX_v_21_2_2((but_7_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_nor_ovfl_1_sva_1));
  but_7_conc_76_21_1 <= NOT(MUX_v_21_2_2(but_7_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_and_unfl_1_sva_1));
  but_7_conc_76_0 <= NOT((NOT((but_7_acc_12_psp_sva_1(0)) OR but_7_nor_ovfl_1_sva_1))
      OR but_7_and_unfl_1_sva_1);
  but_7_nor_9_nl <= NOT(MUX_v_21_2_2((but_7_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_nor_ovfl_sva_1));
  but_7_conc_78_21_1 <= NOT(MUX_v_21_2_2(but_7_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_and_unfl_sva_1));
  but_7_conc_78_0 <= NOT((NOT((but_7_acc_psp_sva_1(0)) OR but_7_nor_ovfl_sva_1))
      OR but_7_and_unfl_sva_1);
  but_2_nor_12_nl <= NOT(MUX_v_21_2_2((but_2_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_nor_ovfl_1_sva_1));
  but_2_conc_78_21_1 <= NOT(MUX_v_21_2_2(but_2_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_and_unfl_1_sva_1));
  but_2_conc_78_0 <= NOT((NOT((but_2_acc_12_psp_sva_1(0)) OR but_2_nor_ovfl_1_sva_1))
      OR but_2_and_unfl_1_sva_1);
  but_2_nor_9_nl <= NOT(MUX_v_21_2_2((but_2_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_nor_ovfl_sva_1));
  but_2_conc_80_21_1 <= NOT(MUX_v_21_2_2(but_2_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_and_unfl_sva_1));
  but_2_conc_80_0 <= NOT((NOT((but_2_acc_psp_sva_1(0)) OR but_2_nor_ovfl_sva_1))
      OR but_2_and_unfl_sva_1);
  but_nor_12_nl <= NOT(MUX_v_21_2_2((but_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_nor_ovfl_1_sva_1));
  fft_stage1_imag_conc_3_21_1 <= NOT(MUX_v_21_2_2(but_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_and_unfl_1_sva_1));
  fft_stage1_imag_conc_3_0 <= NOT((NOT((but_acc_12_psp_sva_1(0)) OR but_nor_ovfl_1_sva_1))
      OR but_and_unfl_1_sva_1);
  but_nor_9_nl <= NOT(MUX_v_21_2_2((but_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_nor_ovfl_sva_1));
  fft_stage1_real_conc_3_21_1 <= NOT(MUX_v_21_2_2(but_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_and_unfl_sva_1));
  fft_stage1_real_conc_3_0 <= NOT((NOT((but_acc_psp_sva_1(0)) OR but_nor_ovfl_sva_1))
      OR but_and_unfl_sva_1);
  and_dcpl_5 <= while_stage_0_3 AND (NOT while_asn_itm_2);
  or_dcpl_7 <= (NOT while_stage_0_3) OR while_asn_itm_2 OR (NOT while_if_land_1_lpi_1_dfm_st_1);
  and_dcpl_14 <= i_sva_3 AND while_if_aelse_nor_itm_1;
  or_dcpl_10 <= processing_sva OR (NOT while_stage_0_2);
  or_dcpl_12 <= NOT(while_stage_0_3 AND while_asn_itm_2);
  or_dcpl_13 <= NOT(CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11")));
  or_dcpl_16 <= and_dcpl_14 OR (NOT data_valid_source) OR processing_sva;
  or_dcpl_17 <= or_dcpl_16 OR or_dcpl_13 OR (i_sva_2_0(2));
  or_dcpl_18 <= (i_sva_2_0(2)) OR (NOT while_stage_0_2);
  or_dcpl_20 <= or_dcpl_16 OR or_dcpl_13 OR or_dcpl_18;
  or_dcpl_22 <= or_dcpl_16 OR or_dcpl_13 OR (NOT (i_sva_2_0(2)));
  or_dcpl_23 <= NOT((i_sva_2_0(2)) AND while_stage_0_2);
  or_dcpl_25 <= or_dcpl_16 OR or_dcpl_13 OR or_dcpl_23;
  or_dcpl_26 <= CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("01"));
  or_dcpl_28 <= or_dcpl_16 OR or_dcpl_26 OR (i_sva_2_0(2));
  or_dcpl_30 <= or_dcpl_16 OR or_dcpl_26 OR or_dcpl_18;
  or_dcpl_32 <= or_dcpl_16 OR or_dcpl_26 OR (NOT (i_sva_2_0(2)));
  or_dcpl_34 <= or_dcpl_16 OR or_dcpl_26 OR or_dcpl_23;
  or_dcpl_35 <= CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("10"));
  or_dcpl_37 <= or_dcpl_16 OR or_dcpl_35 OR (i_sva_2_0(2));
  or_dcpl_39 <= or_dcpl_16 OR or_dcpl_35 OR or_dcpl_18;
  or_dcpl_41 <= or_dcpl_16 OR or_dcpl_35 OR (NOT (i_sva_2_0(2)));
  or_dcpl_43 <= or_dcpl_16 OR or_dcpl_35 OR or_dcpl_23;
  or_dcpl_44 <= CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00"));
  or_dcpl_46 <= or_dcpl_16 OR or_dcpl_44 OR (i_sva_2_0(2));
  or_dcpl_48 <= or_dcpl_16 OR or_dcpl_44 OR or_dcpl_18;
  or_dcpl_50 <= or_dcpl_16 OR or_dcpl_44 OR (NOT (i_sva_2_0(2)));
  or_dcpl_52 <= or_dcpl_16 OR or_dcpl_44 OR or_dcpl_23;
  data_valid_sink_mx0c1 <= ((while_if_while_if_if_and_itm_2 AND (NOT while_if_land_1_lpi_1_dfm_st_1))
      OR while_asn_itm_2) AND while_stage_0_3;
  data_req_source_mx0c0 <= and_dcpl_5 AND while_if_land_2_lpi_1_dfm_st_1;
  xor_dcpl <= while_stage_0_2 XOR processing_sva;
  but_8_or_cse <= NOT(processing_sva AND while_stage_0_2);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        data_valid_sink <= '0';
      ELSIF ( ((and_dcpl_5 AND while_if_land_1_lpi_1_dfm_st_1) OR data_valid_sink_mx0c1)
          = '1' ) THEN
        data_valid_sink <= NOT data_valid_sink_mx0c1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_mux_3_itm_1 <= '0';
      ELSIF ( or_dcpl_7 = '0' ) THEN
        while_if_if_2_mux_3_itm_1 <= while_if_if_2_mux_3_itm_1_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_mux_4_itm_1 <= STD_LOGIC_VECTOR'( "000000000000000000000");
      ELSIF ( or_dcpl_7 = '0' ) THEN
        while_if_if_2_mux_4_itm_1 <= while_if_if_2_mux_4_itm_1_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_mux_5_itm_1 <= '0';
      ELSIF ( or_dcpl_7 = '0' ) THEN
        while_if_if_2_mux_5_itm_1 <= while_if_if_2_mux_5_itm_1_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_conc_itm_1_22 <= '0';
      ELSIF ( or_dcpl_7 = '0' ) THEN
        while_if_if_2_conc_itm_1_22 <= while_if_if_2_conc_itm_1_22_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_conc_itm_1_21_1 <= STD_LOGIC_VECTOR'( "000000000000000000000");
      ELSIF ( or_dcpl_7 = '0' ) THEN
        while_if_if_2_conc_itm_1_21_1 <= while_if_if_2_conc_itm_1_21_1_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_conc_itm_1_0 <= '0';
      ELSIF ( or_dcpl_7 = '0' ) THEN
        while_if_if_2_conc_itm_1_0 <= while_if_if_2_conc_itm_1_0_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        data_req_source <= '1';
      ELSIF ( (data_req_source_mx0c0 OR (while_stage_0_3 AND while_asn_itm_2)) =
          '1' ) THEN
        data_req_source <= NOT data_req_source_mx0c0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_land_2_lpi_1_dfm_st_1 <= '0';
        while_if_land_1_lpi_1_dfm_st_1 <= '0';
        while_if_while_if_if_and_itm_2 <= '0';
        while_asn_itm_2 <= '0';
        while_if_if_nor_cse_sva_1 <= '0';
        while_if_aelse_nor_itm_1 <= '0';
        while_stage_0_2 <= '0';
        while_stage_0_3 <= '0';
        while_if_while_if_if_and_itm_1 <= '0';
      ELSE
        while_if_land_2_lpi_1_dfm_st_1 <= while_if_land_2_lpi_1_dfm_1;
        while_if_land_1_lpi_1_dfm_st_1 <= while_if_aif_1_while_if_aelse_1_nand_cse
            AND data_req_sink;
        while_if_while_if_if_and_itm_2 <= while_if_while_if_if_and_itm_1;
        while_asn_itm_2 <= processing_sva;
        while_if_if_nor_cse_sva_1 <= while_if_if_nor_cse_sva_1_1;
        while_if_aelse_nor_itm_1 <= NOT(CONV_SL_1_1(i_sva_31_4_mx0/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
            OR CONV_SL_1_1(i_sva_2_0_mx0/=STD_LOGIC_VECTOR'("000")));
        while_stage_0_2 <= '1';
        while_stage_0_3 <= while_stage_0_2;
        while_if_while_if_if_and_itm_1 <= while_if_mux_2_nl AND while_if_if_nor_cse_sva_1_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      while_if_if_2_mux_3_itm_1_1 <= MUX_s_1_8_2(but_8_acc_12_psp_lpi_1_dfm_23, but_9_acc_5_psp_1_lpi_1_dfm_24_mx0,
          but_10_acc_12_psp_lpi_1_dfm_23, but_11_acc_5_psp_1_lpi_1_dfm_24_mx0, but_8_acc_14_psp_lpi_1_dfm_23,
          but_9_acc_11_psp_1_lpi_1_dfm_24_mx0, but_10_acc_14_psp_lpi_1_dfm_23, but_11_acc_11_psp_1_lpi_1_dfm_24_mx0,
          j_sva_2_0);
      while_if_if_2_mux_4_itm_1_1 <= MUX_v_21_8_2(cx_out_imag_0_21_1_sva_dfm, cx_out_imag_1_21_1_sva_dfm_mx0,
          cx_out_imag_2_21_1_sva_dfm, cx_out_imag_3_21_1_sva_dfm_mx0, cx_out_imag_4_21_1_sva_dfm,
          cx_out_imag_5_21_1_sva_dfm_mx0, cx_out_imag_6_21_1_sva_dfm, cx_out_imag_7_21_1_sva_dfm_mx0,
          j_sva_2_0);
      while_if_if_2_mux_5_itm_1_1 <= MUX_s_1_8_2(cx_out_imag_0_0_sva_dfm, cx_out_imag_1_0_sva_dfm_mx0,
          cx_out_imag_2_0_sva_dfm, cx_out_imag_3_0_sva_dfm_mx0, cx_out_imag_4_0_sva_dfm,
          cx_out_imag_5_0_sva_dfm_mx0, cx_out_imag_6_0_sva_dfm, cx_out_imag_7_0_sva_dfm_mx0,
          j_sva_2_0);
      while_if_if_2_conc_itm_1_22_1 <= MUX_s_1_8_2(but_8_acc_psp_lpi_1_dfm_23, but_9_acc_2_psp_1_lpi_1_dfm_24_mx0,
          but_10_acc_psp_lpi_1_dfm_23, but_11_acc_2_psp_1_lpi_1_dfm_24_mx0, but_8_acc_13_psp_lpi_1_dfm_23,
          but_9_acc_8_psp_1_lpi_1_dfm_24_mx0, but_10_acc_13_psp_lpi_1_dfm_23, but_11_acc_8_psp_1_lpi_1_dfm_24_mx0,
          j_sva_2_0);
      while_if_if_2_conc_itm_1_21_1_1 <= MUX_v_21_8_2(cx_out_real_0_21_1_sva_dfm,
          cx_out_real_1_21_1_sva_dfm_mx0, cx_out_real_2_21_1_sva_dfm, cx_out_real_3_21_1_sva_dfm_mx0,
          cx_out_real_4_21_1_sva_dfm, cx_out_real_5_21_1_sva_dfm_mx0, cx_out_real_6_21_1_sva_dfm,
          cx_out_real_7_21_1_sva_dfm_mx0, j_sva_2_0);
      while_if_if_2_conc_itm_1_0_1 <= MUX_s_1_8_2(cx_out_real_0_0_sva_dfm, cx_out_real_1_0_sva_dfm_mx0,
          cx_out_real_2_0_sva_dfm, cx_out_real_3_0_sva_dfm_mx0, cx_out_real_4_0_sva_dfm,
          cx_out_real_5_0_sva_dfm_mx0, cx_out_real_6_0_sva_dfm, cx_out_real_7_0_sva_dfm_mx0,
          j_sva_2_0);
      cx_out_imag_7_0_sva_dfm <= cx_out_imag_7_0_sva_dfm_mx0;
      cx_out_imag_7_21_1_sva_dfm <= cx_out_imag_7_21_1_sva_dfm_mx0;
      cx_out_imag_5_0_sva_dfm <= cx_out_imag_5_0_sva_dfm_mx0;
      cx_out_imag_5_21_1_sva_dfm <= cx_out_imag_5_21_1_sva_dfm_mx0;
      cx_out_imag_3_0_sva_dfm <= cx_out_imag_3_0_sva_dfm_mx0;
      cx_out_imag_3_21_1_sva_dfm <= cx_out_imag_3_21_1_sva_dfm_mx0;
      cx_out_imag_1_0_sva_dfm <= cx_out_imag_1_0_sva_dfm_mx0;
      cx_out_imag_1_21_1_sva_dfm <= cx_out_imag_1_21_1_sva_dfm_mx0;
      cx_out_real_7_0_sva_dfm <= cx_out_real_7_0_sva_dfm_mx0;
      cx_out_real_7_21_1_sva_dfm <= cx_out_real_7_21_1_sva_dfm_mx0;
      cx_out_real_5_0_sva_dfm <= cx_out_real_5_0_sva_dfm_mx0;
      cx_out_real_5_21_1_sva_dfm <= cx_out_real_5_21_1_sva_dfm_mx0;
      cx_out_real_3_0_sva_dfm <= cx_out_real_3_0_sva_dfm_mx0;
      cx_out_real_3_21_1_sva_dfm <= cx_out_real_3_21_1_sva_dfm_mx0;
      cx_out_real_1_0_sva_dfm <= cx_out_real_1_0_sva_dfm_mx0;
      cx_out_real_1_21_1_sva_dfm <= cx_out_real_1_21_1_sva_dfm_mx0;
      but_11_acc_11_psp_1_lpi_1_dfm_24 <= but_11_acc_11_psp_1_lpi_1_dfm_24_mx0;
      but_11_acc_8_psp_1_lpi_1_dfm_24 <= but_11_acc_8_psp_1_lpi_1_dfm_24_mx0;
      but_11_acc_5_psp_1_lpi_1_dfm_24 <= but_11_acc_5_psp_1_lpi_1_dfm_24_mx0;
      but_11_acc_2_psp_1_lpi_1_dfm_24 <= but_11_acc_2_psp_1_lpi_1_dfm_24_mx0;
      but_9_acc_11_psp_1_lpi_1_dfm_24 <= but_9_acc_11_psp_1_lpi_1_dfm_24_mx0;
      but_9_acc_8_psp_1_lpi_1_dfm_24 <= but_9_acc_8_psp_1_lpi_1_dfm_24_mx0;
      but_9_acc_5_psp_1_lpi_1_dfm_24 <= but_9_acc_5_psp_1_lpi_1_dfm_24_mx0;
      but_9_acc_2_psp_1_lpi_1_dfm_24 <= but_9_acc_2_psp_1_lpi_1_dfm_24_mx0;
      but_11_mul_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED((but_7_acc_13_psp_sva_1(23))
          & but_7_but_7_nor_7_nl & but_7_but_7_nor_8_nl) * SIGNED'( "101001")), 28));
      but_11_mul_1_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED((but_7_acc_14_psp_sva_1(23))
          & but_7_but_7_nor_10_nl & but_7_but_7_nor_11_nl) * SIGNED'( "101001")),
          28));
      but_5_slc_but_5_acc_14_psp_23_40_itm_1 <= but_5_acc_14_psp_sva_1(23);
      but_5_conc_11_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_5_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_5_and_unfl_3_sva_1));
      but_5_conc_11_ncse_0_sva_1 <= NOT((NOT((but_5_acc_14_psp_sva_1(0)) OR but_5_nor_ovfl_3_sva_1))
          OR but_5_and_unfl_3_sva_1);
      but_5_slc_but_5_acc_13_psp_23_40_itm_1 <= but_5_acc_13_psp_sva_1(23);
      but_5_conc_10_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_5_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_5_and_unfl_2_sva_1));
      but_5_conc_10_ncse_0_sva_1 <= NOT((NOT((but_5_acc_13_psp_sva_1(0)) OR but_5_nor_ovfl_2_sva_1))
          OR but_5_and_unfl_2_sva_1);
      but_9_mul_2_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED((but_7_acc_psp_sva_1(23))
          & but_7_conc_78_21_1 & but_7_conc_78_0) * SIGNED'( "101001")), 28));
      but_9_mul_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED((but_7_acc_12_psp_sva_1(23))
          & but_7_conc_76_21_1 & but_7_conc_76_0) * SIGNED'( "010111")), 28));
      but_5_slc_but_5_acc_12_psp_23_40_itm_1 <= but_5_acc_12_psp_sva_1(23);
      but_5_conc_9_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_5_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_5_and_unfl_1_sva_1));
      but_5_conc_9_ncse_0_sva_1 <= NOT((NOT((but_5_acc_12_psp_sva_1(0)) OR but_5_nor_ovfl_1_sva_1))
          OR but_5_and_unfl_1_sva_1);
      but_9_mul_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED((but_7_acc_psp_sva_1(23))
          & but_7_conc_78_21_1 & but_7_conc_78_0) * SIGNED'( "010111")), 28));
      but_9_mul_1_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED((but_7_acc_12_psp_sva_1(23))
          & but_7_conc_76_21_1 & but_7_conc_76_0) * SIGNED'( "101001")), 28));
      but_5_slc_but_5_acc_psp_23_40_itm_1 <= but_5_acc_psp_sva_1(23);
      but_5_conc_8_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_5_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_5_and_unfl_sva_1));
      but_5_conc_8_ncse_0_sva_1 <= NOT((NOT((but_5_acc_psp_sva_1(0)) OR but_5_nor_ovfl_sva_1))
          OR but_5_and_unfl_sva_1);
      but_4_slc_but_4_acc_14_psp_23_2_itm_1 <= but_4_acc_14_psp_sva_1(23);
      but_4_conc_11_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_4_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_4_and_unfl_3_sva_1));
      but_4_conc_11_ncse_0_sva_1 <= NOT((NOT((but_4_acc_14_psp_sva_1(0)) OR but_4_nor_ovfl_3_sva_1))
          OR but_4_and_unfl_3_sva_1);
      but_4_slc_but_4_acc_13_psp_23_2_itm_1 <= but_4_acc_13_psp_sva_1(23);
      but_4_conc_10_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_4_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_4_and_unfl_2_sva_1));
      but_4_conc_10_ncse_0_sva_1 <= NOT((NOT((but_4_acc_13_psp_sva_1(0)) OR but_4_nor_ovfl_2_sva_1))
          OR but_4_and_unfl_2_sva_1);
      but_6_slc_but_6_acc_13_psp_23_2_itm_1 <= but_6_acc_13_psp_sva_1(23);
      but_10_but_6_or_2_itm_1 <= MUX_v_21_2_2(but_6_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_6_and_unfl_2_sva_1);
      but_10_but_6_or_3_itm_1 <= (NOT((but_6_acc_13_psp_sva_1(0)) OR but_6_nor_ovfl_2_sva_1))
          OR but_6_and_unfl_2_sva_1;
      but_6_slc_but_6_acc_14_psp_23_2_itm_1 <= but_6_acc_14_psp_sva_1(23);
      but_10_but_6_or_itm_1 <= MUX_v_21_2_2(but_6_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_6_and_unfl_3_sva_1);
      but_10_but_6_or_1_itm_1 <= (NOT((but_6_acc_14_psp_sva_1(0)) OR but_6_nor_ovfl_3_sva_1))
          OR but_6_and_unfl_3_sva_1;
      but_4_slc_but_4_acc_12_psp_23_2_itm_1 <= but_4_acc_12_psp_sva_1(23);
      fft_stage2_imag_0_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_4_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_4_and_unfl_1_sva_1));
      fft_stage2_imag_0_0_sva_1 <= NOT((NOT((but_4_acc_12_psp_sva_1(0)) OR but_4_nor_ovfl_1_sva_1))
          OR but_4_and_unfl_1_sva_1);
      but_6_slc_but_6_acc_12_psp_23_2_itm_1 <= but_6_acc_12_psp_sva_1(23);
      but_6_conc_9_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_6_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_6_and_unfl_1_sva_1));
      but_6_conc_9_ncse_0_sva_1 <= NOT((NOT((but_6_acc_12_psp_sva_1(0)) OR but_6_nor_ovfl_1_sva_1))
          OR but_6_and_unfl_1_sva_1);
      but_4_slc_but_4_acc_psp_23_2_itm_1 <= but_4_acc_psp_sva_1(23);
      fft_stage2_real_0_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_4_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_4_and_unfl_sva_1));
      fft_stage2_real_0_0_sva_1 <= NOT((NOT((but_4_acc_psp_sva_1(0)) OR but_4_nor_ovfl_sva_1))
          OR but_4_and_unfl_sva_1);
      but_6_slc_but_6_acc_psp_23_2_itm_1 <= but_6_acc_psp_sva_1(23);
      but_6_conc_8_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_6_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_6_and_unfl_sva_1));
      but_6_conc_8_ncse_0_sva_1 <= NOT((NOT((but_6_acc_psp_sva_1(0)) OR but_6_nor_ovfl_sva_1))
          OR but_6_and_unfl_sva_1);
      but_7_mul_2_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
          (z_out_1(23))) & but_7_but_3_or_2_nl & but_7_but_3_or_3_nl), 23), 24) +
          SIGNED'( "000000000000000000000001"), 24));
      but_2_slc_but_2_acc_14_psp_23_2_itm_1 <= but_2_acc_14_psp_sva_1(23);
      but_2_conc_11_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_2_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_2_and_unfl_3_sva_1));
      but_2_conc_11_ncse_0_sva_1 <= NOT((NOT((but_2_acc_14_psp_sva_1(0)) OR but_2_nor_ovfl_3_sva_1))
          OR but_2_and_unfl_3_sva_1);
      but_2_slc_but_2_acc_13_psp_23_2_itm_1 <= but_2_acc_13_psp_sva_1(23);
      but_2_conc_10_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_2_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_2_and_unfl_2_sva_1));
      but_2_conc_10_ncse_0_sva_1 <= NOT((NOT((but_2_acc_13_psp_sva_1(0)) OR but_2_nor_ovfl_2_sva_1))
          OR but_2_and_unfl_2_sva_1);
      but_7_mul_1_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
          (z_out_3(23))) & but_7_but_3_or_nl & but_7_but_3_or_1_nl), 23), 24) + SIGNED'(
          "000000000000000000000001"), 24));
      but_5_mul_2_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
          (z_out(23))) & but_5_but_1_or_2_nl & but_5_but_1_or_3_nl), 23), 24) + SIGNED'(
          "000000000000000000000001"), 24));
      but_slc_but_acc_14_psp_23_2_itm_1 <= but_acc_14_psp_sva_1(23);
      but_conc_11_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_and_unfl_3_sva_1));
      but_conc_11_ncse_0_sva_1 <= NOT((NOT((but_acc_14_psp_sva_1(0)) OR but_nor_ovfl_3_sva_1))
          OR but_and_unfl_3_sva_1);
      but_slc_but_acc_13_psp_23_2_itm_1 <= but_acc_13_psp_sva_1(23);
      but_conc_10_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_and_unfl_2_sva_1));
      but_conc_10_ncse_0_sva_1 <= NOT((NOT((but_acc_13_psp_sva_1(0)) OR but_nor_ovfl_2_sva_1))
          OR but_and_unfl_2_sva_1);
      but_5_mul_1_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
          (z_out_2(23))) & but_5_but_1_or_nl & but_5_but_1_or_1_nl), 23), 24) + SIGNED'(
          "000000000000000000000001"), 24));
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        processing_sva <= '0';
      ELSIF ( while_stage_0_2 = '1' ) THEN
        processing_sva <= while_if_land_2_lpi_1_dfm_1 AND (NOT processing_sva);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        i_sva_31_4 <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
      ELSIF ( or_dcpl_10 = '0' ) THEN
        i_sva_31_4 <= i_sva_dfm_mx0_31_4;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        i_sva_3 <= '0';
      ELSIF ( or_dcpl_10 = '0' ) THEN
        i_sva_3 <= i_sva_dfm_mx0_3 AND (NOT while_if_land_2_lpi_1_dfm_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        i_sva_2_0 <= STD_LOGIC_VECTOR'( "000");
      ELSIF ( or_dcpl_10 = '0' ) THEN
        i_sva_2_0 <= i_sva_dfm_mx0_2_0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        j_sva_31_4 <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
      ELSIF ( or_dcpl_10 = '0' ) THEN
        j_sva_31_4 <= j_sva_dfm_mx0_31_4;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        j_sva_3 <= '1';
      ELSIF ( or_dcpl_10 = '0' ) THEN
        j_sva_3 <= while_if_while_if_and_1_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        j_sva_2_0 <= STD_LOGIC_VECTOR'( "000");
      ELSIF ( or_dcpl_10 = '0' ) THEN
        j_sva_2_0 <= j_sva_dfm_mx0_2_0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( processing_sva = '1' ) THEN
        cx_out_imag_0_0_sva_dfm <= NOT(but_8_nor_13_cse OR but_8_and_unfl_1_sva_1);
        cx_out_imag_2_0_sva_dfm <= NOT((NOT((but_10_acc_12_psp_sva_1(0)) OR but_10_nor_ovfl_1_sva_1))
            OR but_10_and_unfl_1_sva_1);
        cx_out_imag_4_0_sva_dfm <= NOT(but_8_nor_19_cse OR but_8_and_unfl_3_sva_1);
        cx_out_imag_6_0_sva_dfm <= NOT((NOT((but_10_acc_14_psp_sva_1(0)) OR but_10_nor_ovfl_3_sva_1))
            OR but_10_and_unfl_3_sva_1);
        cx_out_imag_0_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_8_nor_12_cse, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_8_and_unfl_1_sva_1));
        cx_out_imag_2_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_10_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_10_and_unfl_1_sva_1));
        cx_out_imag_4_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_8_nor_18_cse, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_8_and_unfl_3_sva_1));
        cx_out_imag_6_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_10_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_10_and_unfl_3_sva_1));
        but_8_acc_12_psp_lpi_1_dfm_23 <= z_out(23);
        but_10_acc_12_psp_lpi_1_dfm_23 <= but_10_acc_12_psp_sva_1(23);
        but_8_acc_14_psp_lpi_1_dfm_23 <= z_out_1(23);
        but_10_acc_14_psp_lpi_1_dfm_23 <= but_10_acc_14_psp_sva_1(23);
        but_8_acc_psp_lpi_1_dfm_23 <= z_out_2(23);
        but_10_acc_psp_lpi_1_dfm_23 <= but_10_acc_psp_sva_1(23);
        but_8_acc_13_psp_lpi_1_dfm_23 <= z_out_3(23);
        but_10_acc_13_psp_lpi_1_dfm_23 <= but_10_acc_13_psp_sva_1(23);
        cx_out_real_0_0_sva_dfm <= NOT(but_8_nor_10_cse OR but_8_and_unfl_sva_1);
        cx_out_real_2_0_sva_dfm <= NOT((NOT((but_10_acc_psp_sva_1(0)) OR but_10_nor_ovfl_sva_1))
            OR but_10_and_unfl_sva_1);
        cx_out_real_4_0_sva_dfm <= NOT(but_8_nor_16_cse OR but_8_and_unfl_2_sva_1);
        cx_out_real_6_0_sva_dfm <= NOT((NOT((but_10_acc_13_psp_sva_1(0)) OR but_10_nor_ovfl_2_sva_1))
            OR but_10_and_unfl_2_sva_1);
        cx_out_real_0_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_8_nor_9_cse, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_8_and_unfl_sva_1));
        cx_out_real_2_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_10_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_10_and_unfl_sva_1));
        cx_out_real_4_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_8_nor_15_cse, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_8_and_unfl_2_sva_1));
        cx_out_real_6_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_10_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_10_and_unfl_2_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_20 = '0' ) THEN
        cx_in_imag_3_sva <= in_img;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_25 = '0' ) THEN
        cx_in_imag_7_sva <= in_img;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_20 = '0' ) THEN
        cx_in_real_3_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_25 = '0' ) THEN
        cx_in_real_7_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_30 = '0' ) THEN
        cx_in_imag_1_sva <= in_img;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_34 = '0' ) THEN
        cx_in_imag_5_sva <= in_img;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_30 = '0' ) THEN
        cx_in_real_1_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_34 = '0' ) THEN
        cx_in_real_5_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_39 = '0' ) THEN
        cx_in_imag_2_sva <= in_img;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_43 = '0' ) THEN
        cx_in_imag_6_sva <= in_img;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_39 = '0' ) THEN
        cx_in_real_2_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_43 = '0' ) THEN
        cx_in_real_6_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_48 = '0' ) THEN
        cx_in_imag_0_sva <= in_img;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_52 = '0' ) THEN
        cx_in_imag_4_sva <= in_img;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_48 = '0' ) THEN
        cx_in_real_0_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_52 = '0' ) THEN
        cx_in_real_4_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  but_7_nor_15_nl <= NOT(MUX_v_21_2_2((but_7_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_nor_ovfl_2_sva_1));
  but_7_but_7_nor_7_nl <= NOT(MUX_v_21_2_2(but_7_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_and_unfl_2_sva_1));
  but_7_but_7_nor_8_nl <= NOT((NOT((but_7_acc_13_psp_sva_1(0)) OR but_7_nor_ovfl_2_sva_1))
      OR but_7_and_unfl_2_sva_1);
  but_7_nor_18_nl <= NOT(MUX_v_21_2_2((but_7_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_nor_ovfl_3_sva_1));
  but_7_but_7_nor_10_nl <= NOT(MUX_v_21_2_2(but_7_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_and_unfl_3_sva_1));
  but_7_but_7_nor_11_nl <= NOT((NOT((but_7_acc_14_psp_sva_1(0)) OR but_7_nor_ovfl_3_sva_1))
      OR but_7_and_unfl_3_sva_1);
  but_5_nor_18_nl <= NOT(MUX_v_21_2_2((but_5_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_5_nor_ovfl_3_sva_1));
  but_5_nor_15_nl <= NOT(MUX_v_21_2_2((but_5_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_5_nor_ovfl_2_sva_1));
  but_5_nor_12_nl <= NOT(MUX_v_21_2_2((but_5_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_5_nor_ovfl_1_sva_1));
  but_5_nor_9_nl <= NOT(MUX_v_21_2_2((but_5_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_5_nor_ovfl_sva_1));
  while_if_mux_2_nl <= MUX_s_1_2_2(while_if_while_if_and_1_mx0w0, j_sva_3, or_dcpl_10);
  but_4_nor_18_nl <= NOT(MUX_v_21_2_2((but_4_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_4_nor_ovfl_3_sva_1));
  but_4_nor_15_nl <= NOT(MUX_v_21_2_2((but_4_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_4_nor_ovfl_2_sva_1));
  but_6_nor_15_nl <= NOT(MUX_v_21_2_2((but_6_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_nor_ovfl_2_sva_1));
  but_6_nor_18_nl <= NOT(MUX_v_21_2_2((but_6_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_nor_ovfl_3_sva_1));
  but_4_nor_12_nl <= NOT(MUX_v_21_2_2((but_4_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_4_nor_ovfl_1_sva_1));
  but_6_nor_12_nl <= NOT(MUX_v_21_2_2((but_6_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_nor_ovfl_1_sva_1));
  but_4_nor_9_nl <= NOT(MUX_v_21_2_2((but_4_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_4_nor_ovfl_sva_1));
  but_6_nor_9_nl <= NOT(MUX_v_21_2_2((but_6_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_nor_ovfl_sva_1));
  but_7_but_3_or_2_nl <= MUX_v_21_2_2(but_8_nor_18_cse, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_and_unfl_3_sva_1);
  but_7_but_3_or_3_nl <= but_8_nor_19_cse OR but_8_and_unfl_3_sva_1;
  but_2_nor_18_nl <= NOT(MUX_v_21_2_2((but_2_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_nor_ovfl_3_sva_1));
  but_2_nor_15_nl <= NOT(MUX_v_21_2_2((but_2_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_nor_ovfl_2_sva_1));
  but_7_but_3_or_nl <= MUX_v_21_2_2(but_8_nor_15_cse, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_and_unfl_2_sva_1);
  but_7_but_3_or_1_nl <= but_8_nor_16_cse OR but_8_and_unfl_2_sva_1;
  but_5_but_1_or_2_nl <= MUX_v_21_2_2(but_8_nor_12_cse, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_and_unfl_1_sva_1);
  but_5_but_1_or_3_nl <= but_8_nor_13_cse OR but_8_and_unfl_1_sva_1;
  but_nor_18_nl <= NOT(MUX_v_21_2_2((but_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_nor_ovfl_3_sva_1));
  but_nor_15_nl <= NOT(MUX_v_21_2_2((but_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_nor_ovfl_2_sva_1));
  but_5_but_1_or_nl <= MUX_v_21_2_2(but_8_nor_9_cse, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_and_unfl_sva_1);
  but_5_but_1_or_1_nl <= but_8_nor_10_cse OR but_8_and_unfl_sva_1;
  but_10_nor_12_nl <= NOT(MUX_v_21_2_2((but_10_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_10_nor_ovfl_1_sva_1));
  but_10_nor_18_nl <= NOT(MUX_v_21_2_2((but_10_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_10_nor_ovfl_3_sva_1));
  but_10_nor_9_nl <= NOT(MUX_v_21_2_2((but_10_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_10_nor_ovfl_sva_1));
  but_10_nor_15_nl <= NOT(MUX_v_21_2_2((but_10_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_10_nor_ovfl_2_sva_1));
  but_8_mux_28_nl <= MUX_s_1_2_2(but_4_slc_but_4_acc_12_psp_23_2_itm_1, (cx_in_real_2_sva_mx0(22)),
      xor_dcpl);
  but_8_mux_29_nl <= MUX_v_21_2_2(fft_stage2_imag_0_21_1_sva_1, (cx_in_real_2_sva_mx0(21
      DOWNTO 1)), xor_dcpl);
  but_8_mux_30_nl <= MUX_s_1_2_2(fft_stage2_imag_0_0_sva_1, (cx_in_real_2_sva_mx0(0)),
      xor_dcpl);
  but_8_mux_31_nl <= MUX_s_1_2_2(but_6_slc_but_6_acc_12_psp_23_2_itm_1, (NOT (cx_in_real_6_sva_mx0(22))),
      xor_dcpl);
  but_8_mux_32_nl <= MUX_v_21_2_2(but_6_conc_9_ncse_21_1_sva_1, (NOT (cx_in_real_6_sva_mx0(21
      DOWNTO 1))), xor_dcpl);
  but_8_mux_33_nl <= MUX_s_1_2_2(but_6_conc_9_ncse_0_sva_1, (NOT (cx_in_real_6_sva_mx0(0))),
      xor_dcpl);
  acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_8_mux_28_nl
      & but_8_mux_29_nl & but_8_mux_30_nl & but_8_or_cse), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_8_mux_31_nl
      & but_8_mux_32_nl & but_8_mux_33_nl & '1'), 24), 25), 25));
  z_out <= acc_nl(24 DOWNTO 1);
  but_8_mux_34_nl <= MUX_s_1_2_2(but_4_slc_but_4_acc_12_psp_23_2_itm_1, (cx_in_real_3_sva_mx0(22)),
      xor_dcpl);
  but_8_mux_35_nl <= MUX_v_21_2_2(fft_stage2_imag_0_21_1_sva_1, (cx_in_real_3_sva_mx0(21
      DOWNTO 1)), xor_dcpl);
  but_8_mux_36_nl <= MUX_s_1_2_2(fft_stage2_imag_0_0_sva_1, (cx_in_real_3_sva_mx0(0)),
      xor_dcpl);
  but_8_mux_37_nl <= MUX_s_1_2_2((NOT but_6_slc_but_6_acc_12_psp_23_2_itm_1), (NOT
      (cx_in_real_7_sva_mx0(22))), xor_dcpl);
  but_8_mux_38_nl <= MUX_v_21_2_2((NOT but_6_conc_9_ncse_21_1_sva_1), (NOT (cx_in_real_7_sva_mx0(21
      DOWNTO 1))), xor_dcpl);
  but_8_mux_39_nl <= MUX_s_1_2_2((NOT but_6_conc_9_ncse_0_sva_1), (NOT (cx_in_real_7_sva_mx0(0))),
      xor_dcpl);
  acc_1_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_8_mux_34_nl
      & but_8_mux_35_nl & but_8_mux_36_nl & '1'), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_8_mux_37_nl
      & but_8_mux_38_nl & but_8_mux_39_nl & '1'), 24), 25), 25));
  z_out_1 <= acc_1_nl(24 DOWNTO 1);
  but_8_mux_40_nl <= MUX_s_1_2_2(but_4_slc_but_4_acc_psp_23_2_itm_1, (cx_in_imag_2_sva_mx0(22)),
      xor_dcpl);
  but_8_mux_41_nl <= MUX_v_21_2_2(fft_stage2_real_0_21_1_sva_1, (cx_in_imag_2_sva_mx0(21
      DOWNTO 1)), xor_dcpl);
  but_8_mux_42_nl <= MUX_s_1_2_2(fft_stage2_real_0_0_sva_1, (cx_in_imag_2_sva_mx0(0)),
      xor_dcpl);
  but_8_mux_43_nl <= MUX_s_1_2_2(but_6_slc_but_6_acc_psp_23_2_itm_1, (NOT (cx_in_imag_6_sva_mx0(22))),
      xor_dcpl);
  but_8_mux_44_nl <= MUX_v_21_2_2(but_6_conc_8_ncse_21_1_sva_1, (NOT (cx_in_imag_6_sva_mx0(21
      DOWNTO 1))), xor_dcpl);
  but_8_mux_45_nl <= MUX_s_1_2_2(but_6_conc_8_ncse_0_sva_1, (NOT (cx_in_imag_6_sva_mx0(0))),
      xor_dcpl);
  acc_2_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_8_mux_40_nl
      & but_8_mux_41_nl & but_8_mux_42_nl & but_8_or_cse), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_8_mux_43_nl
      & but_8_mux_44_nl & but_8_mux_45_nl & '1'), 24), 25), 25));
  z_out_2 <= acc_2_nl(24 DOWNTO 1);
  but_8_mux_46_nl <= MUX_s_1_2_2(but_4_slc_but_4_acc_psp_23_2_itm_1, (cx_in_imag_3_sva_mx0(22)),
      xor_dcpl);
  but_8_mux_47_nl <= MUX_v_21_2_2(fft_stage2_real_0_21_1_sva_1, (cx_in_imag_3_sva_mx0(21
      DOWNTO 1)), xor_dcpl);
  but_8_mux_48_nl <= MUX_s_1_2_2(fft_stage2_real_0_0_sva_1, (cx_in_imag_3_sva_mx0(0)),
      xor_dcpl);
  but_8_mux_49_nl <= MUX_s_1_2_2((NOT but_6_slc_but_6_acc_psp_23_2_itm_1), (NOT (cx_in_imag_7_sva_mx0(22))),
      xor_dcpl);
  but_8_mux_50_nl <= MUX_v_21_2_2((NOT but_6_conc_8_ncse_21_1_sva_1), (NOT (cx_in_imag_7_sva_mx0(21
      DOWNTO 1))), xor_dcpl);
  but_8_mux_51_nl <= MUX_s_1_2_2((NOT but_6_conc_8_ncse_0_sva_1), (NOT (cx_in_imag_7_sva_mx0(0))),
      xor_dcpl);
  acc_3_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_8_mux_46_nl
      & but_8_mux_47_nl & but_8_mux_48_nl & '1'), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_8_mux_49_nl
      & but_8_mux_50_nl & but_8_mux_51_nl & '1'), 24), 25), 25));
  z_out_3 <= acc_3_nl(24 DOWNTO 1);
END v3;

-- ------------------------------------------------------------------
--  Design Unit:    FFT
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;


ENTITY FFT IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_valid_source : IN STD_LOGIC;
    data_req_sink : IN STD_LOGIC;
    in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    in_img : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_img : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    data_valid_sink : OUT STD_LOGIC;
    data_req_source : OUT STD_LOGIC
  );
END FFT;

ARCHITECTURE v3 OF FFT IS
  -- Default Constants

  COMPONENT FFT_COMPORTEMENT
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      data_valid_source : IN STD_LOGIC;
      data_req_sink : IN STD_LOGIC;
      in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
      in_img : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
      out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
      out_img : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
      data_valid_sink : OUT STD_LOGIC;
      data_req_source : OUT STD_LOGIC
    );
  END COMPONENT;
  SIGNAL FFT_COMPORTEMENT_inst_in_real : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_in_img : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_out_real : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_out_img : STD_LOGIC_VECTOR (22 DOWNTO 0);

BEGIN
  FFT_COMPORTEMENT_inst : FFT_COMPORTEMENT
    PORT MAP(
      clk => clk,
      rst => rst,
      data_valid_source => data_valid_source,
      data_req_sink => data_req_sink,
      in_real => FFT_COMPORTEMENT_inst_in_real,
      in_img => FFT_COMPORTEMENT_inst_in_img,
      out_real => FFT_COMPORTEMENT_inst_out_real,
      out_img => FFT_COMPORTEMENT_inst_out_img,
      data_valid_sink => data_valid_sink,
      data_req_source => data_req_source
    );
  FFT_COMPORTEMENT_inst_in_real <= in_real;
  FFT_COMPORTEMENT_inst_in_img <= in_img;
  out_real <= FFT_COMPORTEMENT_inst_out_real;
  out_img <= FFT_COMPORTEMENT_inst_out_img;

END v3;



