Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 15 22:32:59 2022
| Host         : E5-CSE-136-30 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     296         
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (436)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (648)
5. checking no_input_delay (0)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (436)
--------------------------
 There are 296 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dp/d_id_exe/ealuc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dp/d_id_exe/ealuc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dp/d_id_exe/ealuc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dp/d_id_exe/ealuc_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp/d_ifid/dinstOut_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp/d_ifid/dinstOut_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp/d_ifid/dinstOut_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (648)
--------------------------------------------------
 There are 648 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  744          inf        0.000                      0                  744           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           744 Endpoints
Min Delay           744 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/d_id_exe/eqa_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.110ns  (logic 2.566ns (50.209%)  route 2.544ns (49.791%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  dp/d_id_exe/eqa_reg[1]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  dp/d_id_exe/eqa_reg[1]/Q
                         net (fo=4, routed)           2.544     2.885    eqa_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.225     5.110 r  eqa_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.110    eqa[1]
    P16                                                               r  eqa[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/d_id_exe/eqa_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.001ns  (logic 2.563ns (51.244%)  route 2.438ns (48.756%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE                         0.000     0.000 r  dp/d_id_exe/eqa_reg[2]/C
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  dp/d_id_exe/eqa_reg[2]/Q
                         net (fo=4, routed)           2.438     2.779    eqa_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.222     5.001 r  eqa_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.001    eqa[2]
    P15                                                               r  eqa[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/d_id_exe/eqa_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.931ns  (logic 2.583ns (52.387%)  route 2.348ns (47.613%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  dp/d_id_exe/eqa_reg[14]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  dp/d_id_exe/eqa_reg[14]/Q
                         net (fo=4, routed)           2.348     2.689    eqa_OBUF[14]
    V16                  OBUF (Prop_obuf_I_O)         2.242     4.931 r  eqa_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.931    eqa[14]
    V16                                                               r  eqa[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/d_id_exe/eqa_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.864ns  (logic 2.584ns (53.119%)  route 2.280ns (46.881%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  dp/d_id_exe/eqa_reg[5]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  dp/d_id_exe/eqa_reg[5]/Q
                         net (fo=4, routed)           2.280     2.621    eqa_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.243     4.864 r  eqa_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.864    eqa[5]
    W19                                                               r  eqa[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/d_id_exe/eqa_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.859ns  (logic 2.585ns (53.206%)  route 2.274ns (46.794%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  dp/d_id_exe/eqa_reg[6]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  dp/d_id_exe/eqa_reg[6]/Q
                         net (fo=4, routed)           2.274     2.615    eqa_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.244     4.859 r  eqa_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.859    eqa[6]
    W18                                                               r  eqa[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/d_id_exe/eqa_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.854ns  (logic 2.577ns (53.088%)  route 2.277ns (46.912%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE                         0.000     0.000 r  dp/d_id_exe/eqa_reg[0]/C
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  dp/d_id_exe/eqa_reg[0]/Q
                         net (fo=3, routed)           2.277     2.618    eqa_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.236     4.854 r  eqa_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.854    eqa[0]
    T19                                                               r  eqa[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/d_id_exe/eqa_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.833ns  (logic 2.608ns (53.960%)  route 2.225ns (46.040%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  dp/d_id_exe/eqa_reg[4]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  dp/d_id_exe/eqa_reg[4]/Q
                         net (fo=4, routed)           2.225     2.566    eqa_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         2.267     4.833 r  eqa_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.833    eqa[4]
    N17                                                               r  eqa[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/d_id_exe/eqa_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 2.642ns (54.803%)  route 2.179ns (45.197%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  dp/d_id_exe/eqa_reg[26]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  dp/d_id_exe/eqa_reg[26]/Q
                         net (fo=4, routed)           2.179     2.520    eqa_OBUF[26]
    U18                  OBUF (Prop_obuf_I_O)         2.301     4.821 r  eqa_OBUF[26]_inst/O
                         net (fo=0)                   0.000     4.821    eqa[26]
    U18                                                               r  eqa[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/d_id_exe/eqa_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 2.599ns (53.915%)  route 2.222ns (46.085%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE                         0.000     0.000 r  dp/d_id_exe/eqa_reg[3]/C
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  dp/d_id_exe/eqa_reg[3]/Q
                         net (fo=4, routed)           2.222     2.563    eqa_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.258     4.821 r  eqa_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.821    eqa[3]
    P18                                                               r  eqa[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/d_id_exe/eqa_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.796ns  (logic 2.654ns (55.344%)  route 2.142ns (44.656%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE                         0.000     0.000 r  dp/d_id_exe/eqa_reg[18]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  dp/d_id_exe/eqa_reg[18]/Q
                         net (fo=4, routed)           2.142     2.535    eqa_OBUF[18]
    V20                  OBUF (Prop_obuf_I_O)         2.261     4.796 r  eqa_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.796    eqa[18]
    V20                                                               r  eqa[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/memwb/wr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/d_register_file/registers_reg_r1_0_31_6_11/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.464%)  route 0.068ns (34.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE                         0.000     0.000 r  dp/memwb/wr_reg[9]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/memwb/wr_reg[9]/Q
                         net (fo=2, routed)           0.068     0.196    dp/d_register_file/registers_reg_r1_0_31_6_11/DIB1
    SLICE_X42Y42         RAMD32                                       r  dp/d_register_file/registers_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/memwb/wr_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/d_register_file/registers_reg_r2_0_31_24_29/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.464%)  route 0.068ns (34.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE                         0.000     0.000 r  dp/memwb/wr_reg[27]/C
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/memwb/wr_reg[27]/Q
                         net (fo=2, routed)           0.068     0.196    dp/d_register_file/registers_reg_r2_0_31_24_29/DIB1
    SLICE_X42Y52         RAMD32                                       r  dp/d_register_file/registers_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/memwb/wr_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/d_register_file/registers_reg_r2_0_31_24_29/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.395%)  route 0.068ns (34.605%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE                         0.000     0.000 r  dp/memwb/wr_reg[25]/C
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/memwb/wr_reg[25]/Q
                         net (fo=2, routed)           0.068     0.196    dp/d_register_file/registers_reg_r2_0_31_24_29/DIA1
    SLICE_X42Y52         RAMD32                                       r  dp/d_register_file/registers_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/memwb/wr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/d_register_file/registers_reg_r1_0_31_6_11/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.360%)  route 0.068ns (34.640%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE                         0.000     0.000 r  dp/memwb/wr_reg[7]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/memwb/wr_reg[7]/Q
                         net (fo=2, routed)           0.068     0.196    dp/d_register_file/registers_reg_r1_0_31_6_11/DIA1
    SLICE_X42Y42         RAMD32                                       r  dp/d_register_file/registers_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/d_ifid/dinstOut_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/d_id_exe/edestReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE                         0.000     0.000 r  dp/d_ifid/dinstOut_reg[12]/C
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/d_ifid/dinstOut_reg[12]/Q
                         net (fo=1, routed)           0.055     0.196    dp/d_id_exe/Q[1]
    SLICE_X37Y48         FDRE                                         r  dp/d_id_exe/edestReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exemem/mqb_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/dm/data_reg_0_63_3_3/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.128ns (56.437%)  route 0.099ns (43.563%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE                         0.000     0.000 r  dp/exemem/mqb_reg[3]/C
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/exemem/mqb_reg[3]/Q
                         net (fo=1, routed)           0.099     0.227    dp/dm/data_reg_0_63_3_3/D
    SLICE_X42Y45         RAMS64E                                      r  dp/dm/data_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exemem/mqb_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/dm/data_reg_0_63_7_7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.128ns (56.268%)  route 0.099ns (43.732%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE                         0.000     0.000 r  dp/exemem/mqb_reg[7]/C
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/exemem/mqb_reg[7]/Q
                         net (fo=1, routed)           0.099     0.227    dp/dm/data_reg_0_63_7_7/D
    SLICE_X42Y44         RAMS64E                                      r  dp/dm/data_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/memwb/wr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/d_register_file/registers_reg_r1_0_31_0_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.335%)  route 0.108ns (45.665%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE                         0.000     0.000 r  dp/memwb/wr_reg[2]/C
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/memwb/wr_reg[2]/Q
                         net (fo=2, routed)           0.108     0.236    dp/d_register_file/registers_reg_r1_0_31_0_5/DIB0
    SLICE_X38Y44         RAMD32                                       r  dp/d_register_file/registers_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exemem/mqb_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/dm/data_reg_0_63_5_5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.728%)  route 0.110ns (46.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  dp/exemem/mqb_reg[5]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/exemem/mqb_reg[5]/Q
                         net (fo=1, routed)           0.110     0.238    dp/dm/data_reg_0_63_5_5/D
    SLICE_X42Y44         RAMS64E                                      r  dp/dm/data_reg_0_63_5_5/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exemem/mqb_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/dm/data_reg_0_63_4_4/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.673%)  route 0.110ns (46.327%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  dp/exemem/mqb_reg[4]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/exemem/mqb_reg[4]/Q
                         net (fo=1, routed)           0.110     0.238    dp/dm/data_reg_0_63_4_4/D
    SLICE_X42Y44         RAMS64E                                      r  dp/dm/data_reg_0_63_4_4/SP/I
  -------------------------------------------------------------------    -------------------





