0.6
2019.1
May 24 2019
14:51:52
/home/it/Downloads/CX204-LAB6-main/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/alu_control.sv,1735723474,systemVerilog,,/home/it/Downloads/CX204-LAB6-main/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/control_unit.sv,,alu_control,,,,,,,,
/home/it/Downloads/CX204-LAB6-main/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/control_unit.sv,1735723317,systemVerilog,,/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/data_mem.sv,,control_unit,,,,,,,,
/home/it/Downloads/CX204-LAB6-main/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/main_control.sv,1735725762,systemVerilog,,/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/program_counter.sv,,main_control,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sim_1/new/data_mem_tb.sv,1735124143,systemVerilog,,,,tb_data_mem,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sim_1/new/imm_gen_tb.sv,1735206990,systemVerilog,,,,imm_gen_tb,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sim_1/new/reg_file_tb.sv,1735124143,systemVerilog,,,,reg_file_tb,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sim_1/new/rv32i_top_tb.sv,1735726204,systemVerilog,,,,rv32i_top_tb,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/alu.sv,1735634428,systemVerilog,,/home/it/Downloads/CX204-LAB6-main/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/alu_control.sv,,alu,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/data_mem.sv,1735560030,systemVerilog,,/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/data_path.sv,,data_mem,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/data_path.sv,1735722174,systemVerilog,,/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/imm_gen.sv,,data_path,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/data_path_tb.sv,1735715265,systemVerilog,,,,data_path_tb,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/imm_gen.sv,1735633554,systemVerilog,,/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/inst_mem.sv,,imm_gen,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/inst_mem.sv,1735648401,systemVerilog,,/home/it/Downloads/CX204-LAB6-main/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/main_control.sv,,inst_mem,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/inst_mem_tb.sv,1735124143,systemVerilog,,,,inst_mem_tb,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/program_counter.sv,1735124143,systemVerilog,,/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/reg_file.sv,,program_counter,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/reg_file.sv,1735648455,systemVerilog,,/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/rv32i_top.sv,,reg_file,,,,,,,,
/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sources_1/new/rv32i_top.sv,1735725762,systemVerilog,,/home/it/System_verilog/CA_Lab06/CX204-LAB6/CX204-LAB6/CX204-LAB6.srcs/sim_1/new/rv32i_top_tb.sv,,rv32i_top,,,,,,,,
