// Seed: 3948863101
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign module_1.id_5 = 0;
  reg id_3 = id_1;
  generate
    always id_3 <= -1'b0;
    parameter id_4 = 1;
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input wire id_2,
    inout wand id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri0 id_6,
    input wand id_7
);
  wire  id_9;
  logic id_10;
  initial id_0 <= 1;
  assign id_5 = 1;
  wire id_11;
  timeprecision 1ps;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
