<stg><name>Ext_KWTA8k</name>


<trans_list>

<trans id="689" from="1" to="2">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="2" to="3">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="3" to="11">
<condition id="685">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="3" to="4">
<condition id="687">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="3" to="12">
<condition id="686">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="3" to="21">
<condition id="716">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="3" to="35">
<condition id="715">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="4" to="5">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="5" to="6">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="6" to="7">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="7" to="8">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="8" to="9">
<condition id="801">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="8" to="8">
<condition id="802">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="9" to="10">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="10" to="11">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="11" to="34">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="12" to="13">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="13" to="14">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="14" to="15">
<condition id="704">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="14" to="18">
<condition id="703">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="15" to="16">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="16" to="17">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="17" to="20">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="18" to="19">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="19" to="20">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="20" to="11">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="21" to="22">
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="22" to="23">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="23" to="24">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="24" to="25">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="25" to="26">
<condition id="758">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="25" to="34">
<condition id="787">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="26" to="27">
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="27" to="28">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="28" to="29">
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="29" to="30">
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="30" to="31">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="31" to="32">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="32" to="33">
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="33" to="34">
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="35" to="36">
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="36" to="37">
<condition id="791">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="36" to="40">
<condition id="790">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="36" to="34">
<condition id="800">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="37" to="38">
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="38" to="39">
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="39" to="34">
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="40" to="41">
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="41" to="34">
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_size), !map !246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_free_target), !map !250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_addr), !map !254

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !258

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %com_port_layer_V), !map !262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %com_port_target_V), !map !266

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %com_port_allocated_addr_V), !map !270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %com_port_cmd), !map !274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Ext_KWTA8k_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([64 x i32]* @heap_tree_V_0, [64 x i32]* @heap_tree_V_1, [1 x i8]* @p_str, [13 x i8]* @p_str16, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_size, i32* %alloc_free_target, i32* %alloc_addr, i8* %alloc_cmd, [6 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i8* %com_port_layer_V, i16* %com_port_target_V, i16* %com_port_allocated_addr_V, i8* %com_port_cmd, [6 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:12  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)

]]></Node>
<StgValue><ssdm name="alloc_cmd_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %alloc_size_read = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_size)

]]></Node>
<StgValue><ssdm name="alloc_size_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
:16  %size_V = trunc i32 %alloc_size_read to i16

]]></Node>
<StgValue><ssdm name="size_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %alloc_free_target_re = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_free_target)

]]></Node>
<StgValue><ssdm name="alloc_free_target_re"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="20" op_0_bw="32">
<![CDATA[
:18  %free_target_V = trunc i32 %alloc_free_target_re to i20

]]></Node>
<StgValue><ssdm name="free_target_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %tmp_size_V = add i16 -1, %size_V

]]></Node>
<StgValue><ssdm name="tmp_size_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %p_Result_14 = call i16 @llvm.part.select.i16(i16 %tmp_size_V, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:21  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp = icmp eq i16 %size_V, 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %tmp, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %p_1 = sub i16 0, %p_Result_14

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %TMP_1_V = and i16 %p_Result_14, %p_1

]]></Node>
<StgValue><ssdm name="TMP_1_V"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:2  switch i16 %TMP_1_V, label %._crit_edge [
    i16 -32768, label %16
    i16 2, label %2
    i16 4, label %3
    i16 8, label %4
    i16 16, label %5
    i16 32, label %6
    i16 64, label %7
    i16 128, label %8
    i16 256, label %9
    i16 512, label %10
    i16 1024, label %11
    i16 2048, label %12
    i16 4096, label %13
    i16 8192, label %14
    i16 16384, label %15
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="TMP_1_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
._crit_edge:0  %layer0_V = phi i5 [ 13, %0 ], [ 12, %16 ], [ 11, %15 ], [ 10, %14 ], [ 9, %13 ], [ 8, %12 ], [ 7, %11 ], [ 6, %10 ], [ 5, %9 ], [ 4, %8 ], [ 3, %7 ], [ 2, %6 ], [ 1, %5 ], [ 0, %4 ], [ -1, %3 ], [ -2, %2 ], [ -3, %1 ]

]]></Node>
<StgValue><ssdm name="layer0_V"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:4  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str20, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:5  %tmp_4 = icmp eq i8 %alloc_cmd_read, 2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:6  %p_Val2_6 = load i64* @top_heap_V_0, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:7  %p_Val2_7 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:8  br i1 %tmp_4, label %17, label %168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_6 = icmp eq i8 %alloc_cmd_read, 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_6, label %169, label %175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_3 = icmp ult i5 %layer0_V, 12

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73, label %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %layer_V = add i5 -12, %layer0_V

]]></Node>
<StgValue><ssdm name="layer_V"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %tmp_22 = zext i5 %layer_V to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %extra_mask_V_addr = getelementptr [5 x i5]* @extra_mask_V, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="extra_mask_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %extra_mask_V_load = load i5* %extra_mask_V_addr, align 1

]]></Node>
<StgValue><ssdm name="extra_mask_V_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  %shift_constant_V_add_1 = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="shift_constant_V_add_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  %shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:0  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:1  %p_3 = zext i5 %layer0_V to i8

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:2  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 %p_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:3  %addr_HTA_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %alloc_free_target_re, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="addr_HTA_V"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:4  %loc2_V_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %alloc_free_target_re, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="loc2_V_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:5  %phitmp2 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %alloc_free_target_re, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_5 = icmp ult i5 %layer0_V, 12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_5, label %18, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="5">
<![CDATA[
:0  %tmp_53 = trunc i5 %layer0_V to i1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %TMP_0_V = select i1 %tmp_53, i64 %p_Val2_7, i64 %p_Val2_6

]]></Node>
<StgValue><ssdm name="TMP_0_V"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %p_not = sub i64 0, %TMP_0_V

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="5">
<![CDATA[
:1  %p_2 = zext i5 %layer0_V to i8

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 %p_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %rhs_V_8_cast = zext i5 %layer_V to i6

]]></Node>
<StgValue><ssdm name="rhs_V_8_cast"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  %r_V_26 = sub i6 1, %rhs_V_8_cast

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %r_V_26, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %tmp_34_cast = sext i6 %r_V_26 to i20

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %tmp_13 = zext i20 %free_target_V to i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %tmp_14 = sub i6 0, %r_V_26

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %tmp_38_cast = sext i6 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %tmp_15 = shl i32 %tmp_13, %tmp_38_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="20" op_0_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %tmp_93 = trunc i32 %tmp_15 to i20

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  %tmp_16 = lshr i20 %free_target_V, %tmp_34_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %r_V_27 = select i1 %tmp_92, i20 %tmp_93, i20 %tmp_16

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %extra_mask_V_load = load i5* %extra_mask_V_addr, align 1

]]></Node>
<StgValue><ssdm name="extra_mask_V_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  %shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  %tmp_33 = add i6 1, %rhs_V_8_cast

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  %tmp_95 = trunc i20 %r_V_27 to i5

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  %tmp_23 = and i5 %tmp_95, %extra_mask_V_load

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  %tmp_50_cast = zext i5 %tmp_23 to i6

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  %shift_constant_V_loa_2 = zext i5 %shift_constant_V_loa_1 to i6

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %loc_in_group_tree_V_3 = add i6 %shift_constant_V_loa_2, %tmp_50_cast

]]></Node>
<StgValue><ssdm name="loc_in_group_tree_V_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="20" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  %tmp_57_cast = zext i6 %tmp_33 to i20

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:27  %tmp_34 = lshr i20 %r_V_27, %tmp_57_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:28  %tree_offset_V_2 = trunc i20 %tmp_34 to i16

]]></Node>
<StgValue><ssdm name="tree_offset_V_2"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:29  %loc2_V_2 = trunc i20 %tmp_34 to i5

]]></Node>
<StgValue><ssdm name="loc2_V_2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:30  %r_V_8 = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_34, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:31  %tmp_35 = zext i16 %tree_offset_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:32  %group_tree_V_addr = getelementptr [2048 x i8]* @group_tree_V, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="group_tree_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="11">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %group_tree_V_load = load i8* %group_tree_V_addr, align 1

]]></Node>
<StgValue><ssdm name="group_tree_V_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:36  %rhs_V_cast = zext i6 %loc_in_group_tree_V_3 to i7

]]></Node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:37  %r_V_10 = add i7 62, %rhs_V_cast

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:38  %tmp_38 = zext i7 %r_V_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:39  %mark_mask_V_addr = getelementptr [128 x i8]* @mark_mask_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="mark_mask_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %mark_mask_V_load = load i8* %mark_mask_V_addr, align 1

]]></Node>
<StgValue><ssdm name="mark_mask_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %tmp_91 = trunc i5 %layer0_V to i4

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %addr_HTA_V_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %alloc_free_target_re, i32 2, i32 17)

]]></Node>
<StgValue><ssdm name="addr_HTA_V_1"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="11">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %group_tree_V_load = load i8* %group_tree_V_addr, align 1

]]></Node>
<StgValue><ssdm name="group_tree_V_load"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %mark_mask_V_load = load i8* %mark_mask_V_addr, align 1

]]></Node>
<StgValue><ssdm name="mark_mask_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  %loc_in_group_tree_V_s = zext i6 %loc_in_group_tree_V_3 to i16

]]></Node>
<StgValue><ssdm name="loc_in_group_tree_V_s"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="8">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:34  %tmp_36 = zext i8 %group_tree_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:35  %lhs_V_1 = xor i32 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:41  %tmp_40 = xor i8 %group_tree_V_load, -1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:42  %tmp_41 = or i8 %mark_mask_V_load, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:43  %tmp_42 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %lhs_V_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:44  %r_V_11 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_42, i8 %tmp_41)

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:45  %tmp0_V = sext i32 %r_V_11 to i64

]]></Node>
<StgValue><ssdm name="tmp0_V"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:46  %p_Result_15 = call i16 @_ssdm_op_BitSet.i16.i16.i32.i1(i16 %loc_in_group_tree_V_s, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:47  %tmp_43 = zext i16 %p_Result_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:48  %r_V_12 = lshr i64 %tmp0_V, %tmp_43

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:49  %now1_V = add i4 4, %tmp_91

]]></Node>
<StgValue><ssdm name="now1_V"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:50  br label %172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %p_4 = phi i4 [ %now1_V, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %now1_V_1, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %p_02009_0_in = phi i64 [ %r_V_12, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %r_V_15, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_02009_0_in"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %p_01880_0_in_in = phi i16 [ %p_Result_15, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %p_Result_17, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_01880_0_in_in"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %p_Val2_17 = phi i64 [ %tmp0_V, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %p_Result_16, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="64">
<![CDATA[
:4  %rec_bits_V = trunc i64 %p_02009_0_in to i2

]]></Node>
<StgValue><ssdm name="rec_bits_V"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp_44 = icmp eq i2 %rec_bits_V, -1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %not_s = icmp ne i4 %p_4, 0

]]></Node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_45 = and i1 %tmp_44, %not_s

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_45, label %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %_ifconv2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %p_01880_0_in = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_01880_0_in_in, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="p_01880_0_in"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_47 = zext i15 %p_01880_0_in to i16

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %loc_in_group_tree_V = add i16 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="loc_in_group_tree_V"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %i_assign_2 = zext i16 %loc_in_group_tree_V to i32

]]></Node>
<StgValue><ssdm name="i_assign_2"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %p_Result_16 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_17, i32 %i_assign_2, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %p_Result_17 = call i16 @_ssdm_op_BitSet.i16.i16.i32.i1(i16 %loc_in_group_tree_V, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %tmp_49 = zext i16 %p_Result_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %r_V_15 = lshr i64 %p_Result_16, %tmp_49

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_48)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %now1_V_1 = add i4 %p_4, -1

]]></Node>
<StgValue><ssdm name="now1_V_1"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  br label %172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="64">
<![CDATA[
_ifconv2:1  %tmp_111 = trunc i64 %p_Val2_17 to i8

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv2:2  %p_6 = xor i8 %tmp_111, -1

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
_ifconv2:3  store i8 %p_6, i8* %group_tree_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:6  %newIndex_trunc2 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %tmp_34, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex_trunc2"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="6">
<![CDATA[
_ifconv2:7  %newIndex1 = zext i6 %newIndex_trunc2 to i64

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:8  %heap_tree_V_0_addr_2 = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr_2"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:9  %heap_tree_V_1_addr_2 = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:10  %tmp_112 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %tmp_34, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv2:11  %icmp2 = icmp eq i5 %tmp_112, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
_ifconv2:12  %heap_tree_V_0_load_2 = load i32* %heap_tree_V_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_2"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
_ifconv2:13  %heap_tree_V_1_load_4 = load i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="64">
<![CDATA[
_ifconv2:0  %tmp_110 = trunc i64 %p_Val2_17 to i2

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
_ifconv2:4  %i_assign_3 = zext i5 %loc2_V_2 to i32

]]></Node>
<StgValue><ssdm name="i_assign_3"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv2:5  %p_Repl2_4 = icmp ne i2 %tmp_110, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_4"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
_ifconv2:12  %heap_tree_V_0_load_2 = load i32* %heap_tree_V_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_2"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
_ifconv2:13  %heap_tree_V_1_load_4 = load i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_4"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:14  %p_Val2_s = select i1 %icmp2, i32 %heap_tree_V_0_load_2, i32 %heap_tree_V_1_load_4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv2:15  %p_Result_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_s, i32 %i_assign_3, i1 %p_Repl2_4)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:16  br i1 %icmp2, label %branch30, label %branch33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch30:0  store i32 %p_Result_6, i32* %heap_tree_V_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch33:5  %tmp_115 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %p_Val2_17, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch33:6  %p_Repl2_6 = icmp ne i4 %tmp_115, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_6"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch33:12  %tmp_50 = icmp eq i2 %tmp_110, -1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch33:0  %p_Val2_11 = phi i32 [ %heap_tree_V_1_load_4, %branch30 ], [ %p_Result_6, %_ifconv2 ]

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="11">
<![CDATA[
branch33:1  %i_assign_4 = zext i11 %r_V_8 to i32

]]></Node>
<StgValue><ssdm name="i_assign_4"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch33:2  %p_Repl2_5 = icmp ne i32 %p_Result_6, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_5"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch33:3  %p_Result_7 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_6, i32 %i_assign_4, i1 %p_Repl2_5)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch33:4  store i64 %p_Result_7, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch33:7  %p_Result_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_11, i32 %i_assign_3, i1 %p_Repl2_6)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch33:8  store i32 %p_Result_8, i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch33:9  %p_Repl2_7 = icmp ne i32 %p_Result_8, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_7"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch33:10  %p_Result_9 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_7, i32 %i_assign_4, i1 %p_Repl2_7)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch33:11  store i64 %p_Result_9, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch33:13  br i1 %tmp_50, label %173, label %._crit_edge3226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %com_port_target_V, i16 %addr_HTA_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge3226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3226:0  br label %174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:6  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:7  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:8  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %com_port_target_V, i16 %addr_HTA_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:10  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str27, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="237" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:11  %tmp_12 = icmp ult i5 %layer0_V, 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:12  %tmp_90 = trunc i5 %layer0_V to i4

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit73:13  br i1 %tmp_12, label %170, label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:0  %r_V_9 = sub i4 -5, %tmp_90

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="4">
<![CDATA[
_ifconv1:1  %tmp_32 = zext i4 %r_V_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:2  %maintain_mask_V_addr_3 = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr_3"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="33" op_0_bw="3">
<![CDATA[
_ifconv1:3  %maintain_mask_V_load_3 = load i33* %maintain_mask_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_3"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:7  %newIndex_trunc1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %alloc_free_target_re, i32 7, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex_trunc1"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:11  %tmp_102 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %alloc_free_target_re, i32 13, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv1:12  %icmp1 = icmp eq i7 %tmp_102, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r_V_7 = sub i4 6, %tmp_90

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_27 = zext i4 %r_V_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maintain_mask_V_addr_2 = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr_2"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_2 = load i33* %maintain_mask_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="251" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="33" op_0_bw="3">
<![CDATA[
_ifconv1:3  %maintain_mask_V_load_3 = load i33* %maintain_mask_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_3"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="33">
<![CDATA[
_ifconv1:4  %tmp_101 = trunc i33 %maintain_mask_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="5">
<![CDATA[
_ifconv1:5  %tmp_33_cast = zext i5 %loc2_V_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %r_V_25 = shl i32 %tmp_101, %tmp_33_cast

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="6">
<![CDATA[
_ifconv1:8  %newIndex = zext i6 %newIndex_trunc1 to i64

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:9  %heap_tree_V_0_addr_1 = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:10  %heap_tree_V_1_addr_1 = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
_ifconv1:13  %heap_tree_V_0_load_1 = load i32* %heap_tree_V_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_1"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="6">
<![CDATA[
_ifconv1:14  %heap_tree_V_1_load_1 = load i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="260" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
_ifconv1:13  %heap_tree_V_0_load_1 = load i32* %heap_tree_V_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_1"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="6">
<![CDATA[
_ifconv1:14  %heap_tree_V_1_load_1 = load i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_1"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:15  %heap_tree_V_load_2_p = select i1 %icmp1, i32 %heap_tree_V_0_load_1, i32 %heap_tree_V_1_load_1

]]></Node>
<StgValue><ssdm name="heap_tree_V_load_2_p"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %tmp_37 = or i32 %heap_tree_V_load_2_p, %r_V_25

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:17  br i1 %icmp1, label %branch22, label %branch25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch22:0  store i32 %tmp_37, i32* %heap_tree_V_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch25:0  %heap_tree_V_1_load_3 = phi i32 [ %heap_tree_V_1_load_1, %branch22 ], [ %tmp_37, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_3"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
branch25:1  %i_assign_1 = zext i11 %phitmp2 to i32

]]></Node>
<StgValue><ssdm name="i_assign_1"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch25:2  %p_Repl2_2 = icmp ne i32 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch25:3  %p_Result_2 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_6, i32 %i_assign_1, i1 %p_Repl2_2)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch25:4  store i64 %p_Result_2, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch25:5  %tmp_39 = or i32 %heap_tree_V_1_load_3, %r_V_25

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch25:6  store i32 %tmp_39, i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch25:7  %p_Repl2_3 = icmp ne i32 %tmp_39, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_3"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch25:8  %p_Result_3 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_7, i32 %i_assign_1, i1 %p_Repl2_3)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch25:9  br label %171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="277" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_2 = load i33* %maintain_mask_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="33">
<![CDATA[
:4  %maintain_mask_V_load_6 = sext i33 %maintain_mask_V_load_2 to i64

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_6"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_29 = zext i11 %phitmp2 to i64

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %r_V_24 = shl i64 %maintain_mask_V_load_6, %tmp_29

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_30 = or i64 %p_Val2_6, %r_V_24

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  store i64 %tmp_30, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_31 = or i64 %p_Val2_7, %r_V_24

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi i64 [ %p_Result_3, %branch25 ], [ %tmp_31, %170 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 %storemerge, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="288" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %layer1_V_1 = add i5 -12, %layer0_V

]]></Node>
<StgValue><ssdm name="layer1_V_1"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_9 = zext i5 %layer1_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp0_V_6 = and i64 %TMP_0_V, %p_not

]]></Node>
<StgValue><ssdm name="tmp0_V_6"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="64">
<![CDATA[
:6  %AA_V = trunc i64 %tmp0_V_6 to i16

]]></Node>
<StgValue><ssdm name="AA_V"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %BB_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp0_V_6, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="BB_V"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %CC_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp0_V_6, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="CC_V"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %DD_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp0_V_6, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="DD_V"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_s = icmp eq i16 %AA_V, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_s, label %._crit_edge.i3269, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %AA_V, label %._crit_edge.i3269 [
    i16 -32768, label %37
    i16 2, label %23
    i16 4, label %24
    i16 8, label %25
    i16 16, label %26
    i16 32, label %27
    i16 64, label %28
    i16 128, label %29
    i16 256, label %30
    i16 512, label %31
    i16 1024, label %32
    i16 2048, label %33
    i16 4096, label %34
    i16 8192, label %35
    i16 16384, label %36
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="AA_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4">
<![CDATA[
._crit_edge.i3269:0  %p_0167_0_i1 = phi i4 [ 0, %21 ], [ -1, %37 ], [ -2, %36 ], [ -3, %35 ], [ -4, %34 ], [ -5, %33 ], [ -6, %32 ], [ -7, %31 ], [ -8, %30 ], [ 7, %29 ], [ 6, %28 ], [ 5, %27 ], [ 4, %26 ], [ 3, %25 ], [ 2, %24 ], [ 1, %23 ], [ 0, %22 ]

]]></Node>
<StgValue><ssdm name="p_0167_0_i1"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="4">
<![CDATA[
._crit_edge.i3269:1  %p_0167_0_i1_cast = zext i4 %p_0167_0_i1 to i7

]]></Node>
<StgValue><ssdm name="p_0167_0_i1_cast"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i3269:2  %tmp_46 = icmp eq i16 %BB_V, 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i3269:3  br i1 %tmp_46, label %._crit_edge355.i3274, label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %BB_V, label %._crit_edge355.i3274 [
    i16 -32768, label %53
    i16 2, label %39
    i16 4, label %40
    i16 8, label %41
    i16 16, label %42
    i16 32, label %43
    i16 64, label %44
    i16 128, label %45
    i16 256, label %46
    i16 512, label %47
    i16 1024, label %48
    i16 2048, label %49
    i16 4096, label %50
    i16 8192, label %51
    i16 16384, label %52
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="BB_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i3274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
._crit_edge355.i3274:0  %p_0252_0_i1 = phi i5 [ 0, %._crit_edge.i3269 ], [ -1, %53 ], [ -2, %52 ], [ -3, %51 ], [ -4, %50 ], [ -5, %49 ], [ -6, %48 ], [ -7, %47 ], [ -8, %46 ], [ -9, %45 ], [ -10, %44 ], [ -11, %43 ], [ -12, %42 ], [ -13, %41 ], [ -14, %40 ], [ -15, %39 ], [ -16, %38 ]

]]></Node>
<StgValue><ssdm name="p_0252_0_i1"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge355.i3274:1  %p_0252_0_i1_cast = zext i5 %p_0252_0_i1 to i7

]]></Node>
<StgValue><ssdm name="p_0252_0_i1_cast"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge355.i3274:2  %tmp_51 = icmp eq i16 %CC_V, 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge355.i3274:3  br i1 %tmp_51, label %._crit_edge356.i3279, label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %CC_V, label %._crit_edge356.i3279 [
    i16 -32768, label %69
    i16 2, label %55
    i16 4, label %56
    i16 8, label %57
    i16 16, label %58
    i16 32, label %59
    i16 64, label %60
    i16 128, label %61
    i16 256, label %62
    i16 512, label %63
    i16 1024, label %64
    i16 2048, label %65
    i16 4096, label %66
    i16 8192, label %67
    i16 16384, label %68
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
<literal name="CC_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i3279

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6">
<![CDATA[
._crit_edge356.i3279:0  %p_0248_0_i1 = phi i6 [ 0, %._crit_edge355.i3274 ], [ -17, %69 ], [ -18, %68 ], [ -19, %67 ], [ -20, %66 ], [ -21, %65 ], [ -22, %64 ], [ -23, %63 ], [ -24, %62 ], [ -25, %61 ], [ -26, %60 ], [ -27, %59 ], [ -28, %58 ], [ -29, %57 ], [ -30, %56 ], [ -31, %55 ], [ -32, %54 ]

]]></Node>
<StgValue><ssdm name="p_0248_0_i1"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge356.i3279:1  %p_0248_0_i1_cast = zext i6 %p_0248_0_i1 to i7

]]></Node>
<StgValue><ssdm name="p_0248_0_i1_cast"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge356.i3279:2  %tmp_52 = icmp eq i16 %DD_V, 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge356.i3279:3  br i1 %tmp_52, label %log_2_64bit.exit3284, label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %DD_V, label %log_2_64bit.exit3284 [
    i16 -32768, label %85
    i16 2, label %71
    i16 4, label %72
    i16 8, label %73
    i16 16, label %74
    i16 32, label %75
    i16 64, label %76
    i16 128, label %77
    i16 256, label %78
    i16 512, label %79
    i16 1024, label %80
    i16 2048, label %81
    i16 4096, label %82
    i16 8192, label %83
    i16 16384, label %84
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
<literal name="DD_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit3284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="373" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
log_2_64bit.exit3284:0  %p_0244_0_i1 = phi i5 [ 0, %._crit_edge356.i3279 ], [ -1, %85 ], [ -2, %84 ], [ -3, %83 ], [ -4, %82 ], [ -5, %81 ], [ -6, %80 ], [ -7, %79 ], [ -8, %78 ], [ -9, %77 ], [ -10, %76 ], [ -11, %75 ], [ -12, %74 ], [ -13, %73 ], [ -14, %72 ], [ -15, %71 ], [ -16, %70 ]

]]></Node>
<StgValue><ssdm name="p_0244_0_i1"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="5">
<![CDATA[
log_2_64bit.exit3284:1  %p_0244_0_i1_cast = sext i5 %p_0244_0_i1 to i6

]]></Node>
<StgValue><ssdm name="p_0244_0_i1_cast"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3284:2  %p_0244_0_i1_cast1 = zext i6 %p_0244_0_i1_cast to i7

]]></Node>
<StgValue><ssdm name="p_0244_0_i1_cast1"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="5">
<![CDATA[
log_2_64bit.exit3284:3  %tmp_54 = zext i5 %p_0252_0_i1 to i6

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="4">
<![CDATA[
log_2_64bit.exit3284:4  %tmp_55 = zext i4 %p_0167_0_i1 to i6

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
log_2_64bit.exit3284:5  %tmp8 = add i7 %p_0248_0_i1_cast, %p_0252_0_i1_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="7">
<![CDATA[
log_2_64bit.exit3284:6  %tmp8_cast = zext i7 %tmp8 to i8

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
log_2_64bit.exit3284:7  %tmp9 = add i7 %p_0244_0_i1_cast1, %p_0167_0_i1_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="7">
<![CDATA[
log_2_64bit.exit3284:8  %tmp9_cast = zext i7 %tmp9 to i8

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
log_2_64bit.exit3284:9  %tmp_56 = add i8 %tmp8_cast, %tmp9_cast

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
log_2_64bit.exit3284:10  %tmp_57 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %layer1_V_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="11">
<![CDATA[
log_2_64bit.exit3284:11  %tmp_84_cast = zext i11 %tmp_57 to i12

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="8">
<![CDATA[
log_2_64bit.exit3284:12  %tmp_85_cast1 = zext i8 %tmp_56 to i12

]]></Node>
<StgValue><ssdm name="tmp_85_cast1"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit3284:13  %tmp10 = add i6 %tmp_55, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit3284:14  %tmp11 = add i6 %p_0244_0_i1_cast, %p_0248_0_i1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit3284:15  %tmp_58 = add i6 %tmp10, %tmp11

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
log_2_64bit.exit3284:16  %layer_offset_V = add i12 %tmp_85_cast1, %tmp_84_cast

]]></Node>
<StgValue><ssdm name="layer_offset_V"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="6">
<![CDATA[
log_2_64bit.exit3284:17  %newIndex2 = zext i6 %tmp_58 to i64

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit3284:18  %heap_tree_V_0_addr_3 = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr_3"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit3284:19  %heap_tree_V_1_addr_3 = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr_3"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
log_2_64bit.exit3284:20  %tmp_118 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %layer_offset_V, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit3284:21  %icmp8 = icmp eq i6 %tmp_118, 0

]]></Node>
<StgValue><ssdm name="icmp8"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
log_2_64bit.exit3284:22  br i1 %icmp8, label %branch10, label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="22" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="6">
<![CDATA[
branch11:0  %heap_tree_V_1_load_5 = load i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_5"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="6">
<![CDATA[
branch10:0  %heap_tree_V_0_load_3 = load i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="398" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="6">
<![CDATA[
branch11:0  %heap_tree_V_1_load_5 = load i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_5"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %log_2_64bit.exit328423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="6">
<![CDATA[
branch10:0  %heap_tree_V_0_load_3 = load i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_3"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %log_2_64bit.exit328423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
log_2_64bit.exit328423:0  %heap_tree_V_load_6_p = phi i32 [ %heap_tree_V_0_load_3, %branch10 ], [ %heap_tree_V_1_load_5, %branch11 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_load_6_p"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit328423:1  %tmp_59 = add i32 -1, %heap_tree_V_load_6_p

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="404" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit328423:2  %tmp_60 = and i32 %tmp_59, %heap_tree_V_load_6_p

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit328423:3  %tmp1_V = sub i32 %heap_tree_V_load_6_p, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="32">
<![CDATA[
log_2_64bit.exit328423:4  %AA_V_1 = trunc i32 %tmp1_V to i16

]]></Node>
<StgValue><ssdm name="AA_V_1"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
log_2_64bit.exit328423:5  %BB_V_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp1_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="BB_V_1"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
log_2_64bit.exit328423:6  %tmp_61 = icmp eq i16 %AA_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
log_2_64bit.exit328423:7  br i1 %tmp_61, label %._crit_edge.i3286, label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %AA_V_1, label %._crit_edge.i3286 [
    i16 -32768, label %101
    i16 2, label %87
    i16 4, label %88
    i16 8, label %89
    i16 16, label %90
    i16 32, label %91
    i16 64, label %92
    i16 128, label %93
    i16 256, label %94
    i16 512, label %95
    i16 1024, label %96
    i16 2048, label %97
    i16 4096, label %98
    i16 8192, label %99
    i16 16384, label %100
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
<literal name="AA_V_1" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i3286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4">
<![CDATA[
._crit_edge.i3286:0  %p_061_0_i = phi i4 [ 0, %log_2_64bit.exit328423 ], [ -1, %101 ], [ -2, %100 ], [ -3, %99 ], [ -4, %98 ], [ -5, %97 ], [ -6, %96 ], [ -7, %95 ], [ -8, %94 ], [ 7, %93 ], [ 6, %92 ], [ 5, %91 ], [ 4, %90 ], [ 3, %89 ], [ 2, %88 ], [ 1, %87 ], [ 0, %86 ]

]]></Node>
<StgValue><ssdm name="p_061_0_i"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="6" op_0_bw="4">
<![CDATA[
._crit_edge.i3286:1  %p_061_0_i_cast = zext i4 %p_061_0_i to i6

]]></Node>
<StgValue><ssdm name="p_061_0_i_cast"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i3286:2  %tmp_62 = icmp eq i16 %BB_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i3286:3  br i1 %tmp_62, label %log_2_32bit.exit, label %102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %BB_V_1, label %log_2_32bit.exit [
    i16 -32768, label %117
    i16 2, label %103
    i16 4, label %104
    i16 8, label %105
    i16 16, label %106
    i16 32, label %107
    i16 64, label %108
    i16 128, label %109
    i16 256, label %110
    i16 512, label %111
    i16 1024, label %112
    i16 2048, label %113
    i16 4096, label %114
    i16 8192, label %115
    i16 16384, label %116
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
<literal name="BB_V_1" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="446" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
log_2_32bit.exit:0  %p_0102_0_i = phi i5 [ 0, %._crit_edge.i3286 ], [ -1, %117 ], [ -2, %116 ], [ -3, %115 ], [ -4, %114 ], [ -5, %113 ], [ -6, %112 ], [ -7, %111 ], [ -8, %110 ], [ -9, %109 ], [ -10, %108 ], [ -11, %107 ], [ -12, %106 ], [ -13, %105 ], [ -14, %104 ], [ -15, %103 ], [ -16, %102 ]

]]></Node>
<StgValue><ssdm name="p_0102_0_i"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="5">
<![CDATA[
log_2_32bit.exit:1  %p_0102_0_i_cast = zext i5 %p_0102_0_i to i6

]]></Node>
<StgValue><ssdm name="p_0102_0_i_cast"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_32bit.exit:2  %tmp_63 = add i6 %p_0102_0_i_cast, %p_061_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
log_2_32bit.exit:3  %tmp_64 = icmp eq i64 %tmp0_V_6, 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="450" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_32bit.exit:4  %tmp_65 = icmp eq i32 %heap_tree_V_load_6_p, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
log_2_32bit.exit:5  %or_cond = or i1 %tmp_64, %tmp_65

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
log_2_32bit.exit:6  br i1 %or_cond, label %118, label %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %r_V_16 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_56, i5 0)

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="13" op_0_bw="6">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_94_cast = zext i6 %tmp_63 to i13

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tree_offset_V = add i13 %r_V_16, %tmp_94_cast

]]></Node>
<StgValue><ssdm name="tree_offset_V"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="13">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_66 = zext i13 %tree_offset_V to i64

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %group_tree_V_addr_1 = getelementptr [2048 x i8]* @group_tree_V, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="group_tree_V_addr_1"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="11">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %lhs_V_4 = load i8* %group_tree_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %group_tree_mask_V_ad = getelementptr [5 x i31]* @group_tree_mask_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="group_tree_mask_V_ad"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="31" op_0_bw="3">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %group_tree_mask_V_lo = load i31* %group_tree_mask_V_ad, align 4

]]></Node>
<StgValue><ssdm name="group_tree_mask_V_lo"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="463" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="11">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %lhs_V_4 = load i8* %group_tree_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="464" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_67 = zext i8 %lhs_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %i_op_assign = xor i32 %tmp_67, -1

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="466" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="31" op_0_bw="3">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %group_tree_mask_V_lo = load i31* %group_tree_mask_V_ad, align 4

]]></Node>
<StgValue><ssdm name="group_tree_mask_V_lo"/></StgValue>
</operation>

<operation id="467" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="31">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %group_tree_mask_V_lo_1 = sext i31 %group_tree_mask_V_lo to i32

]]></Node>
<StgValue><ssdm name="group_tree_mask_V_lo_1"/></StgValue>
</operation>

<operation id="468" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %group_tree_tmp_V = and i32 %group_tree_mask_V_lo_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="group_tree_tmp_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="469" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="13">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tree_offset_V_cast = zext i13 %tree_offset_V to i16

]]></Node>
<StgValue><ssdm name="tree_offset_V_cast"/></StgValue>
</operation>

<operation id="470" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="34" op_0_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %group_tree_tmp_V_cas = sext i32 %group_tree_tmp_V to i34

]]></Node>
<StgValue><ssdm name="group_tree_tmp_V_cas"/></StgValue>
</operation>

<operation id="471" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="33" op_0_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %group_tree_tmp_V_cas_1 = sext i32 %group_tree_tmp_V to i33

]]></Node>
<StgValue><ssdm name="group_tree_tmp_V_cas_1"/></StgValue>
</operation>

<operation id="472" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_68 = sub i33 0, %group_tree_tmp_V_cas_1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="473" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="34" op_0_bw="33">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_71_cast = sext i33 %tmp_68 to i34

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="474" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %group_tree_tmp_maske = and i34 %group_tree_tmp_V_cas, %tmp_71_cast

]]></Node>
<StgValue><ssdm name="group_tree_tmp_maske"/></StgValue>
</operation>

<operation id="475" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="34">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %AA_V_2 = trunc i34 %group_tree_tmp_maske to i16

]]></Node>
<StgValue><ssdm name="AA_V_2"/></StgValue>
</operation>

<operation id="476" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %BB_V_2 = call i16 @_ssdm_op_PartSelect.i16.i34.i32.i32(i34 %group_tree_tmp_maske, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="BB_V_2"/></StgValue>
</operation>

<operation id="477" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %tmp_121 = call i2 @_ssdm_op_PartSelect.i2.i34.i32.i32(i34 %group_tree_tmp_maske, i32 32, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="478" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="2">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %CC_V_1 = sext i2 %tmp_121 to i16

]]></Node>
<StgValue><ssdm name="CC_V_1"/></StgValue>
</operation>

<operation id="479" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %group_tree_tmp_maske, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="480" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %tmp_69 = icmp eq i16 %AA_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="481" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  br i1 %tmp_69, label %._crit_edge.i, label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %AA_V_2, label %._crit_edge.i [
    i16 -32768, label %134
    i16 2, label %120
    i16 4, label %121
    i16 8, label %122
    i16 16, label %123
    i16 32, label %124
    i16 64, label %125
    i16 128, label %126
    i16 256, label %127
    i16 512, label %128
    i16 1024, label %129
    i16 2048, label %130
    i16 4096, label %131
    i16 8192, label %132
    i16 16384, label %133
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
<literal name="AA_V_2" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4">
<![CDATA[
._crit_edge.i:0  %p_0167_0_i = phi i4 [ 0, %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ -1, %134 ], [ -2, %133 ], [ -3, %132 ], [ -4, %131 ], [ -5, %130 ], [ -6, %129 ], [ -7, %128 ], [ -8, %127 ], [ 7, %126 ], [ 6, %125 ], [ 5, %124 ], [ 4, %123 ], [ 3, %122 ], [ 2, %121 ], [ 1, %120 ], [ 0, %119 ]

]]></Node>
<StgValue><ssdm name="p_0167_0_i"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i:1  %tmp_70 = icmp eq i16 %BB_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i:2  br i1 %tmp_70, label %._crit_edge355.i, label %135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %BB_V_2, label %._crit_edge355.i [
    i16 -32768, label %150
    i16 2, label %136
    i16 4, label %137
    i16 8, label %138
    i16 16, label %139
    i16 32, label %140
    i16 64, label %141
    i16 128, label %142
    i16 256, label %143
    i16 512, label %144
    i16 1024, label %145
    i16 2048, label %146
    i16 4096, label %147
    i16 8192, label %148
    i16 16384, label %149
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
<literal name="BB_V_2" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
._crit_edge355.i:0  %p_0252_0_i = phi i5 [ 0, %._crit_edge.i ], [ -1, %150 ], [ -2, %149 ], [ -3, %148 ], [ -4, %147 ], [ -5, %146 ], [ -6, %145 ], [ -7, %144 ], [ -8, %143 ], [ -9, %142 ], [ -10, %141 ], [ -11, %140 ], [ -12, %139 ], [ -13, %138 ], [ -14, %137 ], [ -15, %136 ], [ -16, %135 ]

]]></Node>
<StgValue><ssdm name="p_0252_0_i"/></StgValue>
</operation>

<operation id="518" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge355.i:1  %p_0252_0_i_cast = zext i5 %p_0252_0_i to i7

]]></Node>
<StgValue><ssdm name="p_0252_0_i_cast"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge355.i:2  %tmp_71 = icmp eq i2 %tmp_121, 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge355.i:3  br i1 %tmp_71, label %._crit_edge356.i, label %151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %CC_V_1, label %._crit_edge356.i [
    i16 -32768, label %166
    i16 2, label %152
    i16 4, label %153
    i16 8, label %154
    i16 16, label %155
    i16 32, label %156
    i16 64, label %157
    i16 128, label %158
    i16 256, label %159
    i16 512, label %160
    i16 1024, label %161
    i16 2048, label %162
    i16 4096, label %163
    i16 8192, label %164
    i16 16384, label %165
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V_1" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge356.i:21  %shift_constant_V_add = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="shift_constant_V_add"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge356.i:22  %shift_constant_V_loa = load i5* %shift_constant_V_add, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6">
<![CDATA[
._crit_edge356.i:0  %p_0248_0_i = phi i6 [ 0, %._crit_edge355.i ], [ -17, %166 ], [ -18, %165 ], [ -19, %164 ], [ -20, %163 ], [ -21, %162 ], [ -22, %161 ], [ -23, %160 ], [ -24, %159 ], [ -25, %158 ], [ -26, %157 ], [ -27, %156 ], [ -28, %155 ], [ -29, %154 ], [ -30, %153 ], [ -31, %152 ], [ -32, %151 ]

]]></Node>
<StgValue><ssdm name="p_0248_0_i"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge356.i:1  %p_0248_0_i_cast = zext i6 %p_0248_0_i to i7

]]></Node>
<StgValue><ssdm name="p_0248_0_i_cast"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge356.i:2  %p_0244_0_i_cast = select i1 %tmp_122, i7 48, i7 0

]]></Node>
<StgValue><ssdm name="p_0244_0_i_cast"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge356.i:3  %tmp13 = add i7 %p_0252_0_i_cast, %p_0248_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge356.i:4  %tmp13_cast = zext i7 %tmp13 to i8

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="4" op_0_bw="7">
<![CDATA[
._crit_edge356.i:5  %tmp_123 = trunc i7 %p_0244_0_i_cast to i4

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge356.i:6  %tmp_124 = or i4 %tmp_123, %p_0167_0_i

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="546" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge356.i:7  %tmp_125 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %p_0244_0_i_cast, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
._crit_edge356.i:8  %tmp14 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_125, i4 %tmp_124)

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge356.i:9  %tmp14_cast = zext i7 %tmp14 to i8

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge356.i:10  %tmp_72 = add i8 %tmp14_cast, %tmp13_cast

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge356.i:11  %lhs_V_7_cast = zext i5 %layer1_V_1 to i6

]]></Node>
<StgValue><ssdm name="lhs_V_7_cast"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge356.i:12  %tmp_73 = zext i13 %tree_offset_V to i32

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge356.i:13  %tmp_74 = add i6 %lhs_V_7_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge356.i:14  %tmp_111_cast = zext i6 %tmp_74 to i32

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge356.i:15  %tmp_75 = shl i32 %tmp_73, %tmp_111_cast

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge356.i:16  %r_V_17 = trunc i32 %tmp_75 to i16

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="17" op_0_bw="8">
<![CDATA[
._crit_edge356.i:17  %lhs_V_2 = zext i8 %tmp_72 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge356.i:18  %rhs_V = zext i16 %r_V_17 to i17

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="558" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge356.i:19  %r_V_18 = add i17 %lhs_V_2, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="559" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge356.i:22  %shift_constant_V_loa = load i5* %shift_constant_V_add, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="560" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge356.i:20  %lhs_V_3 = zext i17 %r_V_18 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge356.i:23  %rhs_V_1 = zext i5 %shift_constant_V_loa to i18

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="562" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge356.i:24  %r_V_19 = sub i18 %lhs_V_3, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="20" op_0_bw="18">
<![CDATA[
._crit_edge356.i:25  %loc_in_layer_V = sext i18 %r_V_19 to i20

]]></Node>
<StgValue><ssdm name="loc_in_layer_V"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge356.i:26  %r_V_23 = sub i6 1, %lhs_V_7_cast

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
._crit_edge356.i:27  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %r_V_23, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge356.i:28  %tmp_76 = sext i6 %r_V_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge356.i:29  %tmp_77 = zext i20 %loc_in_layer_V to i32

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge356.i:30  %tmp_78 = sub i6 0, %r_V_23

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="20" op_0_bw="6">
<![CDATA[
._crit_edge356.i:31  %tmp_115_cast = sext i6 %tmp_78 to i20

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge356.i:32  %tmp_79 = lshr i20 %loc_in_layer_V, %tmp_115_cast

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge356.i:33  %tmp_80 = shl i32 %tmp_77, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="20" op_0_bw="32">
<![CDATA[
._crit_edge356.i:34  %tmp_128 = trunc i32 %tmp_80 to i20

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge356.i:35  %r_V_21 = select i1 %tmp_127, i20 %tmp_79, i20 %tmp_128

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge356.i:36  %tmp_81 = zext i20 %r_V_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge356.i:37  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %tmp_81)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge356.i:38  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge356.i:39  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="578" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge356.i:40  %tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="579" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge356.i:41  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge356.i:42  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %com_port_target_V, i16 %tree_offset_V_cast)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge356.i:43  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge356.i:44  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str25, i32 %tmp_82)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="583" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge356.i:45  %tmp_83 = zext i8 %tmp_72 to i64

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="584" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge356.i:46  %mark_mask_V_addr_1 = getelementptr [128 x i8]* @mark_mask_V, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="mark_mask_V_addr_1"/></StgValue>
</operation>

<operation id="585" st_id="32" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge356.i:47  %rhs_V_2 = load i8* %mark_mask_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="586" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge356.i:60  %heap_tree_V_0_load_4 = load i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_4"/></StgValue>
</operation>

<operation id="587" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge356.i:61  %heap_tree_V_1_load_6 = load i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="588" st_id="33" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge356.i:47  %rhs_V_2 = load i8* %mark_mask_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="589" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge356.i:48  %tmp_129 = trunc i8 %lhs_V_4 to i2

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="590" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge356.i:49  %tmp_130 = trunc i8 %rhs_V_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="591" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="6" op_0_bw="8">
<![CDATA[
._crit_edge356.i:50  %tmp_131 = trunc i8 %lhs_V_4 to i6

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="592" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="6" op_0_bw="8">
<![CDATA[
._crit_edge356.i:51  %tmp_132 = trunc i8 %rhs_V_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="593" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge356.i:52  %r_V_22 = or i8 %rhs_V_2, %lhs_V_4

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="594" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge356.i:53  %r_V_25_cast1 = or i6 %tmp_132, %tmp_131

]]></Node>
<StgValue><ssdm name="r_V_25_cast1"/></StgValue>
</operation>

<operation id="595" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge356.i:54  %r_V_25_cast = or i2 %tmp_130, %tmp_129

]]></Node>
<StgValue><ssdm name="r_V_25_cast"/></StgValue>
</operation>

<operation id="596" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge356.i:55  store i8 %r_V_22, i8* %group_tree_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge356.i:56  %i_assign_5 = zext i6 %tmp_63 to i32

]]></Node>
<StgValue><ssdm name="i_assign_5"/></StgValue>
</operation>

<operation id="598" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge356.i:57  %p_Repl2_8 = icmp ne i2 %r_V_25_cast, -1

]]></Node>
<StgValue><ssdm name="p_Repl2_8"/></StgValue>
</operation>

<operation id="599" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge356.i:58  %tmp_133 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_56, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="600" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge356.i:59  %icmp4 = icmp eq i2 %tmp_133, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="601" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge356.i:60  %heap_tree_V_0_load_4 = load i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_4"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge356.i:61  %heap_tree_V_1_load_6 = load i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_6"/></StgValue>
</operation>

<operation id="603" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge356.i:62  %p_Val2_15 = select i1 %icmp4, i32 %heap_tree_V_0_load_4, i32 %heap_tree_V_1_load_6

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="604" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge356.i:63  %p_Result_10 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_15, i32 %i_assign_5, i1 %p_Repl2_8)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="605" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge356.i:64  br i1 %icmp4, label %branch14, label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch14:0  store i32 %p_Result_10, i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:1  %i_assign_6 = zext i8 %tmp_56 to i32

]]></Node>
<StgValue><ssdm name="i_assign_6"/></StgValue>
</operation>

<operation id="609" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:2  %p_Repl2_9 = icmp ne i32 %p_Result_10, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_9"/></StgValue>
</operation>

<operation id="610" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:3  %p_Result_11 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_6, i32 %i_assign_6, i1 %p_Repl2_9)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="611" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:4  store i64 %p_Result_11, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:5  %tmp_84 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_V_25_cast1, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="613" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:6  %p_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_84, i2 0)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="614" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:7  %p_Repl2_10 = icmp ne i6 %p_s, -4

]]></Node>
<StgValue><ssdm name="p_Repl2_10"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="615" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:0  %p_Val2_16 = phi i32 [ %heap_tree_V_1_load_6, %branch14 ], [ %p_Result_10, %._crit_edge356.i ]

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="616" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:8  %p_Result_12 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_16, i32 %i_assign_5, i1 %p_Repl2_10)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="617" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:9  store i32 %p_Result_12, i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:10  %p_Repl2_11 = icmp ne i32 %p_Result_12, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_11"/></StgValue>
</operation>

<operation id="619" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:11  %p_Result_13 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_7, i32 %i_assign_6, i1 %p_Repl2_11)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="620" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235:12  br label %167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64">
<![CDATA[
:0  %storemerge1 = phi i64 [ %p_Result_13, %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3235 ], [ %p_Result_1, %branch7 ], [ %tmp_20, %20 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="622" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 %storemerge1, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="626" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="627" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %addr_HTA_V_3 = call i16 @_ssdm_op_Read.ap_hs.volatile.i16P(i16* %com_port_allocated_addr_V)

]]></Node>
<StgValue><ssdm name="addr_HTA_V_3"/></StgValue>
</operation>

<operation id="629" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="5" op_0_bw="16">
<![CDATA[
:6  %loc2_V = trunc i16 %addr_HTA_V_3 to i5

]]></Node>
<StgValue><ssdm name="loc2_V"/></StgValue>
</operation>

<operation id="630" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str22, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="631" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:8  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %addr_HTA_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="632" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_24, label %19, label %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit159:0  %r_V = shl i16 %addr_HTA_V_3, 2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="634" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="16">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit159:1  %tmp_8 = zext i16 %r_V to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="635" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit159:2  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit159:3  %r_V_s = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %addr_HTA_V_3, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="637" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit159:4  %tmp_10 = icmp ult i5 %layer0_V, 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="638" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="4" op_0_bw="5">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit159:5  %tmp_86 = trunc i5 %layer0_V to i4

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="639" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit159:6  br i1 %tmp_10, label %20, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:0  %r_V_5 = sub i4 -5, %tmp_86

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="641" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:1  %tmp_21 = zext i4 %r_V_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="642" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %maintain_mask_V_addr_1 = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr_1"/></StgValue>
</operation>

<operation id="643" st_id="36" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="33" op_0_bw="3">
<![CDATA[
_ifconv:3  %maintain_mask_V_load_1 = load i33* %maintain_mask_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_1"/></StgValue>
</operation>

<operation id="644" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %newIndex_trunc = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %addr_HTA_V_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex_trunc"/></StgValue>
</operation>

<operation id="645" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11  %tmp_100 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %addr_HTA_V_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="646" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:12  %icmp = icmp eq i5 %tmp_100, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="647" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r_V_3 = sub i4 6, %tmp_86

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="648" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_17 = zext i4 %r_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="649" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maintain_mask_V_addr = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr"/></StgValue>
</operation>

<operation id="650" st_id="36" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load = load i33* %maintain_mask_V_addr, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load"/></StgValue>
</operation>

<operation id="651" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="653" st_id="37" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="33" op_0_bw="3">
<![CDATA[
_ifconv:3  %maintain_mask_V_load_1 = load i33* %maintain_mask_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_1"/></StgValue>
</operation>

<operation id="654" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="33">
<![CDATA[
_ifconv:4  %tmp_99 = trunc i33 %maintain_mask_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="655" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:5  %tmp_22_cast = zext i5 %loc2_V to i32

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="656" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %r_V_6 = shl i32 %tmp_99, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="657" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:8  %newIndex4 = zext i6 %newIndex_trunc to i64

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="658" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %heap_tree_V_0_addr = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr"/></StgValue>
</operation>

<operation id="659" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %heap_tree_V_1_addr = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr"/></StgValue>
</operation>

<operation id="660" st_id="37" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:13  %heap_tree_V_0_load = load i32* %heap_tree_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load"/></StgValue>
</operation>

<operation id="661" st_id="37" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:14  %heap_tree_V_1_load = load i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load"/></StgValue>
</operation>

<operation id="662" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_25 = xor i32 %r_V_6, -1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="663" st_id="38" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:13  %heap_tree_V_0_load = load i32* %heap_tree_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load"/></StgValue>
</operation>

<operation id="664" st_id="38" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:14  %heap_tree_V_1_load = load i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load"/></StgValue>
</operation>

<operation id="665" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %heap_tree_V_load_phi = select i1 %icmp, i32 %heap_tree_V_0_load, i32 %heap_tree_V_1_load

]]></Node>
<StgValue><ssdm name="heap_tree_V_load_phi"/></StgValue>
</operation>

<operation id="666" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_26 = and i32 %heap_tree_V_load_phi, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="667" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:18  br i1 %icmp, label %branch4, label %branch7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="38" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:0  store i32 %tmp_26, i32* %heap_tree_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="670" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch7:0  %heap_tree_V_1_load_2 = phi i32 [ %heap_tree_V_1_load, %branch4 ], [ %tmp_26, %_ifconv ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_2"/></StgValue>
</operation>

<operation id="671" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="11">
<![CDATA[
branch7:1  %i_assign = zext i11 %r_V_s to i32

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="672" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:2  %p_Repl2_s = icmp ne i32 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="673" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch7:3  %p_Result_s = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_6, i32 %i_assign, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="674" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch7:4  store i64 %p_Result_s, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:5  %tmp_28 = and i32 %heap_tree_V_1_load_2, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="676" st_id="39" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:6  store i32 %tmp_28, i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:7  %p_Repl2_1 = icmp ne i32 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="678" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch7:8  %p_Result_1 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_7, i32 %i_assign, i1 %p_Repl2_1)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="679" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
branch7:9  br label %167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="680" st_id="40" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load = load i33* %maintain_mask_V_addr, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="681" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="33">
<![CDATA[
:4  %maintain_mask_V_load_4 = sext i33 %maintain_mask_V_load to i64

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_4"/></StgValue>
</operation>

<operation id="682" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_18 = zext i11 %r_V_s to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="683" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %r_V_4 = shl i64 %maintain_mask_V_load_4, %tmp_18

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="684" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp0_V_2 = xor i64 %r_V_4, -1

]]></Node>
<StgValue><ssdm name="tmp0_V_2"/></StgValue>
</operation>

<operation id="685" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_19 = and i64 %p_Val2_6, %tmp0_V_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="686" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  store i64 %tmp_19, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_20 = and i64 %p_Val2_7, %tmp0_V_2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="688" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
