$date
	Thu Nov 14 15:31:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! y [31:0] $end
$var reg 32 " rm [31:0] $end
$var reg 32 # rn [31:0] $end
$scope module m $end
$var wire 32 $ rm [31:0] $end
$var wire 32 % rn [31:0] $end
$var wire 32 & y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 &
b10 %
b100 $
b10 #
b100 "
b1000 !
$end
#2
