// Seed: 3538906222
module module_0 (
    input  supply1 id_0,
    input  supply0 id_1,
    output supply0 id_2
);
  logic id_4;
  and primCall (id_2, id_4, id_1, id_0);
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1
  );
  assign module_1.id_6 = 0;
  logic id_5;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wire id_8,
    input supply1 id_9,
    output tri1 id_10
);
  module_0 modCall_1 (
      id_0,
      id_7,
      id_2
  );
endmodule
module module_2 (
    output supply0 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3
);
  wire id_5;
  wire id_6;
  ;
  assign module_0.id_0 = 0;
endmodule
