{
  "Top": "toplevel",
  "RtlTop": "toplevel",
  "RtlPrefix": "",
  "RtlSubPrefix": "toplevel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ram": {
      "index": "0",
      "direction": "inout",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_MAXI",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ram_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ram_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "code": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_AXILiteS",
          "name": "code",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_AXILiteS",
          "name": "code_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=sysgen",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top toplevel -name toplevel",
      "set_directive_top toplevel -name toplevel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "toplevel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "toplevel",
    "Version": "1.0",
    "DisplayName": "Toplevel",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_toplevel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/toplevel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/toplevel_a_star_len.vhd",
      "impl\/vhdl\/toplevel_a_star_len_closed_set.vhd",
      "impl\/vhdl\/toplevel_a_star_len_open_set_heap_f_score.vhd",
      "impl\/vhdl\/toplevel_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/toplevel_control_s_axi.vhd",
      "impl\/vhdl\/toplevel_local_ram.vhd",
      "impl\/vhdl\/toplevel_mac_muladd_8ns_11ns_32ns_32_4_1.vhd",
      "impl\/vhdl\/toplevel_mac_muladd_16ns_16ns_16ns_18_4_1.vhd",
      "impl\/vhdl\/toplevel_MAXI_m_axi.vhd",
      "impl\/vhdl\/toplevel_mul_mul_16ns_16ns_31_4_1.vhd",
      "impl\/vhdl\/toplevel_mux_42_32_1_1.vhd",
      "impl\/vhdl\/toplevel_waypoints_x.vhd",
      "impl\/vhdl\/toplevel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/toplevel_a_star_len.v",
      "impl\/verilog\/toplevel_a_star_len_closed_set.v",
      "impl\/verilog\/toplevel_a_star_len_closed_set_ram.dat",
      "impl\/verilog\/toplevel_a_star_len_open_set_heap_f_score.v",
      "impl\/verilog\/toplevel_a_star_len_open_set_heap_f_score_ram.dat",
      "impl\/verilog\/toplevel_AXILiteS_s_axi.v",
      "impl\/verilog\/toplevel_control_s_axi.v",
      "impl\/verilog\/toplevel_local_ram.v",
      "impl\/verilog\/toplevel_local_ram_ram.dat",
      "impl\/verilog\/toplevel_mac_muladd_8ns_11ns_32ns_32_4_1.v",
      "impl\/verilog\/toplevel_mac_muladd_16ns_16ns_16ns_18_4_1.v",
      "impl\/verilog\/toplevel_MAXI_m_axi.v",
      "impl\/verilog\/toplevel_mul_mul_16ns_16ns_31_4_1.v",
      "impl\/verilog\/toplevel_mux_42_32_1_1.v",
      "impl\/verilog\/toplevel_waypoints_x.v",
      "impl\/verilog\/toplevel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/toplevel_v1_0\/data\/toplevel.mdd",
      "impl\/misc\/drivers\/toplevel_v1_0\/data\/toplevel.tcl",
      "impl\/misc\/drivers\/toplevel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/toplevel_v1_0\/src\/xtoplevel.c",
      "impl\/misc\/drivers\/toplevel_v1_0\/src\/xtoplevel.h",
      "impl\/misc\/drivers\/toplevel_v1_0\/src\/xtoplevel_hw.h",
      "impl\/misc\/drivers\/toplevel_v1_0\/src\/xtoplevel_linux.c",
      "impl\/misc\/drivers\/toplevel_v1_0\/src\/xtoplevel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/toplevel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/tomster12\/files\/EMBS\/vitis_hls\/assessment\/solution1\/.debug\/toplevel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_AXILiteS:s_axi_control:m_axi_MAXI",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_MAXI": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_MAXI_",
      "paramPrefix": "C_M_AXI_MAXI_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_MAXI_ARADDR",
        "m_axi_MAXI_ARBURST",
        "m_axi_MAXI_ARCACHE",
        "m_axi_MAXI_ARID",
        "m_axi_MAXI_ARLEN",
        "m_axi_MAXI_ARLOCK",
        "m_axi_MAXI_ARPROT",
        "m_axi_MAXI_ARQOS",
        "m_axi_MAXI_ARREADY",
        "m_axi_MAXI_ARREGION",
        "m_axi_MAXI_ARSIZE",
        "m_axi_MAXI_ARUSER",
        "m_axi_MAXI_ARVALID",
        "m_axi_MAXI_AWADDR",
        "m_axi_MAXI_AWBURST",
        "m_axi_MAXI_AWCACHE",
        "m_axi_MAXI_AWID",
        "m_axi_MAXI_AWLEN",
        "m_axi_MAXI_AWLOCK",
        "m_axi_MAXI_AWPROT",
        "m_axi_MAXI_AWQOS",
        "m_axi_MAXI_AWREADY",
        "m_axi_MAXI_AWREGION",
        "m_axi_MAXI_AWSIZE",
        "m_axi_MAXI_AWUSER",
        "m_axi_MAXI_AWVALID",
        "m_axi_MAXI_BID",
        "m_axi_MAXI_BREADY",
        "m_axi_MAXI_BRESP",
        "m_axi_MAXI_BUSER",
        "m_axi_MAXI_BVALID",
        "m_axi_MAXI_RDATA",
        "m_axi_MAXI_RID",
        "m_axi_MAXI_RLAST",
        "m_axi_MAXI_RREADY",
        "m_axi_MAXI_RRESP",
        "m_axi_MAXI_RUSER",
        "m_axi_MAXI_RVALID",
        "m_axi_MAXI_WDATA",
        "m_axi_MAXI_WID",
        "m_axi_MAXI_WLAST",
        "m_axi_MAXI_WREADY",
        "m_axi_MAXI_WSTRB",
        "m_axi_MAXI_WUSER",
        "m_axi_MAXI_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "32",
          "argName": "ram"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "ram"
        }
      ]
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_AXILiteS_",
      "paramPrefix": "C_S_AXI_AXILITES_",
      "ports": [
        "s_axi_AXILiteS_ARADDR",
        "s_axi_AXILiteS_ARREADY",
        "s_axi_AXILiteS_ARVALID",
        "s_axi_AXILiteS_AWADDR",
        "s_axi_AXILiteS_AWREADY",
        "s_axi_AXILiteS_AWVALID",
        "s_axi_AXILiteS_BREADY",
        "s_axi_AXILiteS_BRESP",
        "s_axi_AXILiteS_BVALID",
        "s_axi_AXILiteS_RDATA",
        "s_axi_AXILiteS_RREADY",
        "s_axi_AXILiteS_RRESP",
        "s_axi_AXILiteS_RVALID",
        "s_axi_AXILiteS_WDATA",
        "s_axi_AXILiteS_WREADY",
        "s_axi_AXILiteS_WSTRB",
        "s_axi_AXILiteS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "code",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of code",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "code",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 31 to 0 of code"
            }]
        },
        {
          "offset": "0x14",
          "name": "code_ctrl",
          "access": "R",
          "resetValue": "0x0",
          "description": "Control signal of code",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "code_ap_vld",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal code_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "code"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_MAXI",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "ram_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ram",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ram"
            }]
        },
        {
          "offset": "0x14",
          "name": "ram_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ram",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of ram"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "ram"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MAXI_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MAXI_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MAXI_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_MAXI_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MAXI_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_MAXI_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MAXI_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MAXI_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MAXI_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MAXI_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MAXI_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MAXI_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MAXI_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MAXI_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MAXI_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MAXI_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_MAXI_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MAXI_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MAXI_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MAXI_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MAXI_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MAXI_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MAXI_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_MAXI_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MAXI_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_MAXI_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MAXI_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MAXI_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_MAXI_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MAXI_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_MAXI_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MAXI_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_MAXI_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MAXI_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MAXI_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MAXI_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_MAXI_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MAXI_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MAXI_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MAXI_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_MAXI_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_MAXI_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_MAXI_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_MAXI_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_MAXI_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "toplevel",
      "Instances": [{
          "ModuleName": "a_star_len",
          "InstanceName": "grp_a_star_len_fu_372"
        }]
    },
    "Info": {
      "a_star_len": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "toplevel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "a_star_len": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.213"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "7813",
            "Latency": "7813",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "40000",
            "Latency": "40000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "AS_SEARCH_LOOP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "AS_SEARCH_LOOP",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "64",
                "PipelineDepth": "65"
              },
              {
                "Name": "EXPLORE_NEIGHBORS_LOOP",
                "TripCount": "",
                "LatencyMin": "2",
                "LatencyMax": "209",
                "Latency": "2 ~ 209",
                "PipelineII": "",
                "PipelineDepthMin": "2",
                "PipelineDepthMax": "50",
                "PipelineDepth": "2 ~ 50",
                "Loops": [{
                    "Name": "SIFT_UP_LOOP",
                    "TripCount": "",
                    "LatencyMin": "4",
                    "LatencyMax": "34",
                    "Latency": "4 ~ 34",
                    "PipelineII": "2",
                    "PipelineDepth": "3"
                  }]
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "272",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "226",
          "DSP": "3",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "3",
          "FF": "3565",
          "AVAIL_FF": "35200",
          "UTIL_FF": "10",
          "LUT": "6240",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "35",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "toplevel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.213"
        },
        "Loops": [
          {
            "Name": "COPY_LOOP",
            "TripCount": "7831",
            "Latency": "7832",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "WAYPOINT_EXTRACT_LOOP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "PATHFINDING_LOOP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }
        ],
        "Area": {
          "BRAM_18K": "290",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "241",
          "DSP": "4",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "5",
          "FF": "4765",
          "AVAIL_FF": "35200",
          "UTIL_FF": "13",
          "LUT": "7727",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "43",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-07 17:36:15 BST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
