`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/02/2022 02:18:10 AM
// Design Name: 
// Module Name: register_bank
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module register_bank(
    input clock,
    input reset,
    input write_data,
    input read_data,
    input [2:0] reg_in_select,
    input [2:0] reg_out_select,
    input [7:0] reg_in_data,
    output [7:0] reg_out_data
    
    );
    
    reg[7:0] registerb [7:0];
    wire [7:0] output_value;
    integer i;
    
        
    
    always @(posedge clock)
    begin
        if(reset)
        begin
            for(i = 0; i < 8; i = i+1) begin
                registerb[i] <= 8'd0;
            end
        end
        else if(write_data)
        begin
            registerb[reg_in_select] <= reg_in_data;
        end
     end 
     
     assign reg_out_data = (read_data == 1'b1) ?  registerb[reg_out_select] : 8'hzz;
    
endmodule
