// Seed: 780272925
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input tri id_8,
    input uwire id_9,
    output wand id_10,
    input tri0 id_11,
    output uwire id_12,
    output wire id_13,
    input tri0 id_14,
    output wand id_15,
    output tri0 id_16,
    input uwire id_17,
    input wand id_18,
    output wire id_19,
    input wand id_20,
    input tri0 id_21,
    input wor id_22,
    output supply0 id_23
);
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    output supply0 id_11
);
  assign id_4 = id_2 == id_10;
  module_0(
      id_10,
      id_10,
      id_8,
      id_5,
      id_6,
      id_2,
      id_5,
      id_9,
      id_10,
      id_8,
      id_0,
      id_10,
      id_5,
      id_7,
      id_10,
      id_0,
      id_5,
      id_8,
      id_8,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign id_6 = 1'h0;
  initial {id_2, 1} = 1'b0;
endmodule
