<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Fri Mar 25 11:15:47 PDT 2016</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2016WW13</sip_reldate>
  <sip_milestone>R1p0</sip_milestone>
  <sip_relver>PICr12</sip_relver>
  <sip_relname>ALL_2016WW13_R1p0_PICr12</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
      <dd>1. <a href="https://hsdes.intel.com/home/default.html#article?id=1504140821">1504140821 "FWD [LINTRA] sbr: Lintra violation 0531 about internal signal is nver assigned is seen on sbr on file sbr5_sbr_generic.sv"</a> </dd> 
      <dd>2. <a href="https://hsdes.intel.com/home/default.html#article?id=1504062931">1504062931 "FWD [LINTRA] sbr: Lintra violation 70611 is seen on sbr"</a> </dd>
      <dd> Fixed the above two Lintra violations in SBR </dd> 

    </dl>

   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
   <p> <dd> <a href="https://hsdes.intel.com/home/default.html#article?id=1404756803">"SVC does not scale for fabrics with more than 100 nodes" </a>:
   </dd>
   </p>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the latest version of SVC</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></p>
   <p>The first endpoint release with support for parity pins is IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0</a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
