-- VHDL for IBM SMS ALD group RealTimeClock
-- Title: RealTimeClock
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/19/2020 4:54:21 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity RealTimeClock is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_REAL_TIME_CLOCK_GATE_A: in STD_LOGIC;
		MS_REAL_TIME_CLOCK_GATE_B: in STD_LOGIC;
		MS_REAL_TIME_CLOCK_GATE_C: in STD_LOGIC;
		MS_REAL_TIME_CLOCK_GATE_D: in STD_LOGIC;
		PS_GATE_REAL_TIME_CLOCK: in STD_LOGIC;
		SWITCH_ROT_M_RTC_023: in STD_LOGIC_VECTOR(11 downTo 0);
		SWITCH_ROT_M_RTC_578: in STD_LOGIC_VECTOR(11 downTo 0);
		SWITCH_ROT_MRTC_01234: in STD_LOGIC_VECTOR(11 downTo 0);
		SWITCH_ROT_MRTC_56789: in STD_LOGIC_VECTOR(11 downTo 0);
		SWITCH_ROT_HRTC_01234: in STD_LOGIC_VECTOR(11 downTo 0);
		SWITCH_ROT_HRTC_56789: in STD_LOGIC_VECTOR(11 downTo 0);
		SWITCH_ROT_HRTC_012: in STD_LOGIC_VECTOR(11 downTo 0);
		MS_REAL_TIME_CLOCK_DIGIT_BUS: out STD_LOGIC_VECTOR (9 downTo 0));
end RealTimeClock;


ARCHITECTURE structural of RealTimeClock is

	 signal PS_REAL_TIME_CLOCK_0_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_2_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_3_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_5_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_7_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_8_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_1_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_4_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_6_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_9_DEC: STD_LOGIC;

	 signal XX_MS_REAL_TIME_CLOCK_0_DIGIT: STD_LOGIC;
	 signal XX_MS_REAL_TIME_CLOCK_1_DIGIT: STD_LOGIC;
	 signal XX_MS_REAL_TIME_CLOCK_2_DIGIT: STD_LOGIC;
	 signal XX_MS_REAL_TIME_CLOCK_3_DIGIT: STD_LOGIC;
	 signal XX_MS_REAL_TIME_CLOCK_4_DIGIT: STD_LOGIC;
	 signal XX_MS_REAL_TIME_CLOCK_5_DIGIT: STD_LOGIC;
	 signal XX_MS_REAL_TIME_CLOCK_6_DIGIT: STD_LOGIC;
	 signal XX_MS_REAL_TIME_CLOCK_9_DIGIT: STD_LOGIC;
	 signal XX_MS_REAL_TIME_CLOCK_7_DIGIT: STD_LOGIC;
	 signal XX_MS_REAL_TIME_CLOCK_8_DIGIT: STD_LOGIC;

BEGIN


	MS_REAL_TIME_CLOCK_DIGIT_BUS <= (
		XX_MS_REAL_TIME_CLOCK_9_DIGIT,
		XX_MS_REAL_TIME_CLOCK_8_DIGIT,
		XX_MS_REAL_TIME_CLOCK_7_DIGIT,
		XX_MS_REAL_TIME_CLOCK_6_DIGIT,
		XX_MS_REAL_TIME_CLOCK_5_DIGIT,
		XX_MS_REAL_TIME_CLOCK_4_DIGIT,
		XX_MS_REAL_TIME_CLOCK_3_DIGIT,
		XX_MS_REAL_TIME_CLOCK_2_DIGIT,
		XX_MS_REAL_TIME_CLOCK_1_DIGIT,
		XX_MS_REAL_TIME_CLOCK_0_DIGIT);

Page_14_15_20_1: ENTITY ALD_14_15_20_1_REAL_TIME_CLOCK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_REAL_TIME_CLOCK_GATE_A =>
		MS_REAL_TIME_CLOCK_GATE_A,
	MS_REAL_TIME_CLOCK_GATE_B =>
		MS_REAL_TIME_CLOCK_GATE_B,
	MS_REAL_TIME_CLOCK_GATE_C =>
		MS_REAL_TIME_CLOCK_GATE_C,
	MS_REAL_TIME_CLOCK_GATE_D =>
		MS_REAL_TIME_CLOCK_GATE_D,
	SWITCH_ROT_M_RTC_023 =>
		SWITCH_ROT_M_RTC_023,
	SWITCH_ROT_M_RTC_578 =>
		SWITCH_ROT_M_RTC_578,
	SWITCH_ROT_MRTC_01234 =>
		SWITCH_ROT_MRTC_01234,
	SWITCH_ROT_MRTC_56789 =>
		SWITCH_ROT_MRTC_56789,
	SWITCH_ROT_HRTC_01234 =>
		SWITCH_ROT_HRTC_01234,
	SWITCH_ROT_HRTC_56789 =>
		SWITCH_ROT_HRTC_56789,
	SWITCH_ROT_HRTC_012 =>
		SWITCH_ROT_HRTC_012,
	PS_REAL_TIME_CLOCK_0_DEC =>
		PS_REAL_TIME_CLOCK_0_DEC,
	PS_REAL_TIME_CLOCK_2_DEC =>
		PS_REAL_TIME_CLOCK_2_DEC,
	PS_REAL_TIME_CLOCK_3_DEC =>
		PS_REAL_TIME_CLOCK_3_DEC,
	PS_REAL_TIME_CLOCK_5_DEC =>
		PS_REAL_TIME_CLOCK_5_DEC,
	PS_REAL_TIME_CLOCK_7_DEC =>
		PS_REAL_TIME_CLOCK_7_DEC,
	PS_REAL_TIME_CLOCK_8_DEC =>
		PS_REAL_TIME_CLOCK_8_DEC,
	PS_REAL_TIME_CLOCK_1_DEC =>
		PS_REAL_TIME_CLOCK_1_DEC,
	PS_REAL_TIME_CLOCK_4_DEC =>
		PS_REAL_TIME_CLOCK_4_DEC,
	PS_REAL_TIME_CLOCK_6_DEC =>
		PS_REAL_TIME_CLOCK_6_DEC,
	PS_REAL_TIME_CLOCK_9_DEC =>
		PS_REAL_TIME_CLOCK_9_DEC
	);

Page_14_15_21_1: ENTITY ALD_14_15_21_1_REAL_TIME_CLOCK_TERMINATION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_REAL_TIME_CLOCK_0_DEC =>
		PS_REAL_TIME_CLOCK_0_DEC,
	PS_REAL_TIME_CLOCK_1_DEC =>
		PS_REAL_TIME_CLOCK_1_DEC,
	PS_REAL_TIME_CLOCK_2_DEC =>
		PS_REAL_TIME_CLOCK_2_DEC,
	PS_REAL_TIME_CLOCK_3_DEC =>
		PS_REAL_TIME_CLOCK_3_DEC,
	PS_REAL_TIME_CLOCK_4_DEC =>
		PS_REAL_TIME_CLOCK_4_DEC,
	PS_REAL_TIME_CLOCK_5_DEC =>
		PS_REAL_TIME_CLOCK_5_DEC,
	PS_REAL_TIME_CLOCK_6_DEC =>
		PS_REAL_TIME_CLOCK_6_DEC,
	PS_REAL_TIME_CLOCK_9_DEC =>
		PS_REAL_TIME_CLOCK_9_DEC,
	PS_REAL_TIME_CLOCK_7_DEC =>
		PS_REAL_TIME_CLOCK_7_DEC,
	PS_REAL_TIME_CLOCK_8_DEC =>
		PS_REAL_TIME_CLOCK_8_DEC,
	PS_GATE_REAL_TIME_CLOCK =>
		PS_GATE_REAL_TIME_CLOCK,
	MS_REAL_TIME_CLOCK_0_DIGIT =>
		XX_MS_REAL_TIME_CLOCK_0_DIGIT,
	MS_REAL_TIME_CLOCK_1_DIGIT =>
		XX_MS_REAL_TIME_CLOCK_1_DIGIT,
	MS_REAL_TIME_CLOCK_2_DIGIT =>
		XX_MS_REAL_TIME_CLOCK_2_DIGIT,
	MS_REAL_TIME_CLOCK_3_DIGIT =>
		XX_MS_REAL_TIME_CLOCK_3_DIGIT,
	MS_REAL_TIME_CLOCK_4_DIGIT =>
		XX_MS_REAL_TIME_CLOCK_4_DIGIT,
	MS_REAL_TIME_CLOCK_5_DIGIT =>
		XX_MS_REAL_TIME_CLOCK_5_DIGIT,
	MS_REAL_TIME_CLOCK_6_DIGIT =>
		XX_MS_REAL_TIME_CLOCK_6_DIGIT,
	MS_REAL_TIME_CLOCK_9_DIGIT =>
		XX_MS_REAL_TIME_CLOCK_9_DIGIT,
	MS_REAL_TIME_CLOCK_7_DIGIT =>
		XX_MS_REAL_TIME_CLOCK_7_DIGIT,
	MS_REAL_TIME_CLOCK_8_DIGIT =>
		XX_MS_REAL_TIME_CLOCK_8_DIGIT
	);


END;
