(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP investigate) (NP (DT the) (NNS challenges) (S (VP (TO to) (VP (VB apply) (NP (NP (NNP Statistical) (NNP Static) (NNP Timing) (NNP Analysis)) (PRN (-LRB- -LRB-) (NP (NNP SSTA)) (-RRB- -RRB-))) (PP (IN in) (NP (NP (JJ hierarchical) (NN design) (NN flow)) (, ,) (SBAR (WHADVP (WRB where)) (S (NP (NP (NNS modules)) (VP (VBN supplied) (PP (IN by) (NP (NNP IP) (NNS vendors))))) (VP (VBP are) (VP (VBN used) (S (VP (VP (TO to) (VP (VB hide) (NP (NN design) (NNS details)) (PP (IN for) (NP (NNP IP) (NN protection))))) (CC and) (VP (TO to) (VP (VB reduce) (NP (NP (DT the) (NN complexity)) (PP (IN of) (NP (NN design) (CC and) (NN verification))))))))))))))))))) (. .))
(S (PP (IN For) (NP (NP (DT the) (CD three) (JJ basic) (NN circuit) (NNS types)) (, ,) (ADJP (JJ combinational) (, ,) (JJ flip-flop-based) (CC and) (JJ latch-controlled)) (, ,))) (NP (PRP we)) (VP (VBP propose) (NP (NP (NNS methods)) (SBAR (S (VP (TO to) (VP (VB extract) (NP (NP (NN timing) (NNS models)) (SBAR (WHNP (WDT which)) (S (VP (VBP contain) (NP (NP (NN interfacing)) (CONJP (RB as) (RB well) (IN as)) (NP (VBN compressed) (JJ internal) (NNS constraints))))))))))))) (. .))
(S (S (VP (VBG Using) (NP (DT these) (JJ compact) (NN timing) (NNS models)))) (NP (NP (DT the) (NN runtime)) (PP (IN of) (NP (JJ full-chip) (NN timing) (NN analysis)))) (VP (MD can) (VP (VB be) (VP (VBN reduced) (, ,) (SBAR (IN while) (S (NP (NP (NN circuit) (NNS details)) (PP (IN from) (NP (NNP IP) (NNS vendors)))) (VP (VBP are) (RB not) (VP (VBN exposed)))))))) (. .))
(S (NP (PRP We)) (ADVP (RB also)) (VP (VBP propose) (NP (NP (DT a) (NN method)) (SBAR (S (VP (TO to) (VP (VB reconstruct) (NP (NP (DT the) (NN correlation)) (PP (IN between) (NP (NNS modules)))) (PP (IN during) (NP (JJ full-chip) (NN timing) (NN analysis))))))))) (. .))
(S (NP (DT This) (NN correlation)) (VP (MD can) (RB not) (VP (VB be) (VP (VBN incorporated) (PP (IN into) (NP (NN timing) (NNS models))) (SBAR (IN because) (S (NP (PRP it)) (VP (VBZ depends) (PP (IN on) (NP (NP (DT the) (NN layout)) (PP (IN of) (NP (NP (DT the) (JJ corresponding) (NNS modules)) (PP (IN in) (NP (DT the) (NN chip))))))))))))) (. .))
(S (PP (IN In) (NP (NN addition))) (, ,) (NP (PRP we)) (VP (VBP investigate) (SBAR (WHADVP (WRB how)) (S (VP (TO to) (VP (VB apply) (NP (DT the) (JJ extracted) (NN timing) (NNS models)) (PP (IN with) (NP (DT the) (JJ reconstructed) (NN correlation))) (S (VP (TO to) (VP (VB evaluate) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (DT the) (JJ complete) (NN design)))))))))))) (. .))
(S (NP (NNS Experiments)) (VP (VBP demonstrate) (SBAR (IN that) (S (S (VP (VBG using) (NP (DT the) (NX (NX (JJ extracted) (NN timing) (NNS models)) (CC and) (NX (JJ reconstructed) (NN correlation) (JJ full-chip) (NN timing) (NN analysis)))))) (VP (MD can) (VP (VB be) (ADJP (ADJP (QP (JJ several) (NNS times)) (RBR faster)) (PP (IN than) (S (VP (VBG applying) (NP (DT the) (JJ flattened) (NN circuit)) (ADVP (RB directly)))))) (, ,) (SBAR (IN while) (S (NP (NP (DT the) (NN accuracy)) (PP (IN of) (NP (JJ statistical) (NN timing) (NN analysis)))) (VP (VBZ is) (ADVP (RB still)) (VP (ADVP (RB well)) (VBN maintained)))))))))) (. .))
