// Seed: 1245698992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial $display(id_11, (1'd0));
  assign id_10 = -1 ? -1 : id_12.id_12;
  assign module_1.type_26 = 0;
  assign id_9 = -1;
  wire id_14;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input supply1 id_2,
    output wire id_3,
    id_23,
    input uwire id_4,
    output wor id_5,
    output uwire id_6,
    output tri id_7,
    input tri0 id_8,
    output tri id_9,
    input tri1 id_10,
    input wire id_11,
    input wire id_12,
    input tri id_13,
    input tri1 id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wor id_17,
    input supply0 id_18,
    input tri0 id_19,
    input supply0 id_20,
    input wor id_21
);
  assign id_5 = id_8;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
  assign id_7 = {1, -1'b0} + -1;
  and primCall (
      id_7,
      id_18,
      id_13,
      id_4,
      id_10,
      id_12,
      id_2,
      id_21,
      id_17,
      id_16,
      id_14,
      id_0,
      id_19,
      id_8,
      id_23,
      id_11,
      id_20
  );
endmodule
