NDFramePage.OnPageTitleLoaded("File2:ad9361_pl_wrapper.v","ad9361_pl_wrapper.v");NDSummary.OnSummaryLoaded("File2:ad9361_pl_wrapper.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"]],[[151,0,2,"ad9361_pl_wrapper.v","ad9361_pl_wrapper.v"],[152,0,3,"Authors","Authors"],[153,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[154,0,3,"Dates","Dates"],[155,0,1,"2023/11/02","2023/11/02"],[156,0,3,"Information","Information"],[157,0,4,"Brief","Brief"],[158,0,4,"License MIT","License_MIT"],[159,0,5,"ad9361_pl_wrapper","ad9361_pl_wrapper"],[160,0,3,"Instantianted Modules","ad9361_pl_wrapper.Instantianted_Modules"],[161,0,5,"inst_axi_ad9361","inst_axi_ad9361"],[162,0,5,"inst_adc_axi_dmac","inst_adc_axi_dmac"],[163,0,5,"inst_dac_axi_dmac","inst_dac_axi_dmac"],[164,0,5,"inst_adc_cpack","inst_adc_cpack"],[165,0,5,"inst_dac_cpack","inst_dac_cpack"],[166,0,5,"inst_dac_fifo","inst_dac_fifo"],[167,0,5,"inst_adc_fifo","inst_adc_fifo"],[168,0,5,"inst_clkdiv","inst_clkdiv"],[169,0,5,"isnt_util_tdd_sync","isnt_util_tdd_sync"],[170,0,5,"inst_ad_reset","inst_ad_reset"],[171,0,5,"inst_axilxbar","inst_axilxbar"]]);