Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 21 01:22:48 2020
| Host         : DESKTOP-J4B3MVP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexysA7fpga_control_sets_placed.rpt
| Design       : nexysA7fpga
| Device       : xc7a50t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   775 |
| Unused register locations in slices containing registers |   786 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           35 |
|      4 |           17 |
|      6 |           15 |
|      8 |          218 |
|     10 |            9 |
|     12 |           18 |
|     14 |            8 |
|    16+ |          455 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12558 |         1737 |
| No           | No                    | Yes                    |             318 |           51 |
| No           | Yes                   | No                     |            5708 |         1152 |
| Yes          | No                    | No                     |            7498 |         1302 |
| Yes          | No                    | Yes                    |             322 |           42 |
| Yes          | Yes                   | No                     |            5250 |          960 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                                                     Enable Signal                                                                                                                    |                                                                                                                       Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                             |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/CE                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32]                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE                                                                                                                                                                                             |                                                                                                                                                                                                                                                             |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_10                                                                                                                                                                     |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                     | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                  |                1 |              2 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                         | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset24_out                                                                                                                                                                                        |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                     |                1 |              2 |
| ~EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                            |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                        |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | EMBSYS/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | EMBSYS/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/embsys_microbla16_net_3                                                                                                                                                           | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                    |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_possible_zero_40_out                                                                                                                                   |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                  |                1 |              2 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                  |                1 |              2 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                   |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                          | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                               |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                   | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/fconv_sign_1_reg[0]                                                                                                                                |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                        |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                       |                1 |              2 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                  |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                        |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                         |                1 |              2 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              2 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                 |                1 |              2 |
| ~EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                        | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                                                                                              |                1 |              2 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset6_out                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                 |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                            |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                         | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                1 |              4 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                          |                1 |              4 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                       |                1 |              4 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                      |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/embsys_microbla16_net_3                                                                                                                                                           | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                  |                2 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/embsys_microbla16_net_3                                                                                                                                                           | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                  |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/fconv_sign_1_reg[0]                                                                                                                         | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                            |                1 |              4 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                     |                                                                                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                     |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                    |                                                                                                                                                                                                                                                             |                1 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                                 |                1 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                             |                2 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                                                                    |                1 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                     |                2 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                              |                                                                                                                                                                                                                                                             |                3 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                         |                                                                                                                                                                                                                                                             |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                     |                1 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                     |                1 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                          | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |                2 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                                                                   | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                    |                3 |              6 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                2 |              8 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                  | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                        |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/embsys_ila_0_0_36_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/embsys_ila_0_0_55_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[171].mu_srl_reg/embsys_ila_0_0_89_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/embsys_ila_0_0_32_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/embsys_ila_0_0_123_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                 |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_2                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_1                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_axi_gpio1_net_4                                                                                                                                                                       | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/embsys_axi_time3_net_4                                                                                                                                                                          | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_PmodOLED1_net_4                                                                                                                                                    | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_PmodENC_1_net_4                                                                                                                                                        | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                  |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/embsys_ila_0_0_157_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/embsys_ila_0_0_155_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/embsys_ila_0_0_164_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/embsys_ila_0_0_160_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/embsys_ila_0_0_153_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/embsys_ila_0_0_99_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/embsys_ila_0_0_115_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[173].mu_srl_reg/embsys_ila_0_0_91_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/embsys_ila_0_0_112_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/embsys_ila_0_0_103_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                               |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/embsys_ila_0_0_47_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/embsys_ila_0_0_30_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/embsys_ila_0_0_43_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/embsys_ila_0_0_28_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/embsys_ila_0_0_25_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/embsys_ila_0_0_51_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/embsys_ila_0_0_111_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/embsys_ila_0_0_60_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/embsys_ila_0_0_54_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/embsys_ila_0_0_20_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/embsys_ila_0_0_38_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/embsys_ila_0_0_42_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/embsys_ila_0_0_17_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/embsys_ila_0_0_56_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/embsys_ila_0_0_65_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/embsys_ila_0_0_15_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/embsys_ila_0_0_12_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/embsys_ila_0_0_106_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/embsys_ila_0_0_126_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/embsys_ila_0_0_113_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/embsys_ila_0_0_130_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/embsys_ila_0_0_59_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                     | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                  |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/embsys_ila_0_0_50_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/embsys_ila_0_0_79_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                                      | EMBSYS/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                                                  |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                                      | EMBSYS/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                                                  |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/embsys_ila_0_0_73_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/embsys_ila_0_0_138_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/embsys_ila_0_0_97_net_3                                                                                                                                                                     |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/embsys_ila_0_0_129_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[168].mu_srl_reg/embsys_ila_0_0_85_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/embsys_ila_0_0_78_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/embsys_ila_0_0_174_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/embsys_ila_0_0_159_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/embsys_ila_0_0_140_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/embsys_ila_0_0_133_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/embsys_ila_0_0_137_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/embsys_ila_0_0_81_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/embsys_ila_0_0_75_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/embsys_ila_0_0_27_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/embsys_ila_0_0_64_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/embsys_ila_0_0_40_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/embsys_ila_0_0_76_net_2                                                                                                                                                                    |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/embsys_ila_0_0_87_net_2                                                                                                                                                                    |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[170].mu_srl_reg/embsys_ila_0_0_88_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/embsys_ila_0_0_128_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/embsys_ila_0_0_185_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/embsys_ila_0_0_171_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/embsys_ila_0_0_74_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/embsys_ila_0_0_176_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/embsys_ila_0_0_69_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/embsys_ila_0_0_152_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/embsys_ila_0_0_72_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/embsys_ila_0_0_94_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/embsys_ila_0_0_135_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/embsys_ila_0_0_154_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/embsys_ila_0_0_83_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/embsys_ila_0_0_162_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[172].mu_srl_reg/embsys_ila_0_0_90_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/embsys_ila_0_0_151_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/embsys_ila_0_0_156_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/embsys_ila_0_0_67_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/embsys_ila_0_0_119_net_3                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/embsys_ila_0_0_121_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/embsys_ila_0_0_23_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/embsys_ila_0_0_132_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/embsys_ila_0_0_53_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/embsys_ila_0_0_131_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[169].mu_srl_reg/embsys_ila_0_0_86_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/embsys_ila_0_0_63_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/embsys_ila_0_0_134_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/embsys_ila_0_0_161_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/embsys_ila_0_0_66_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/embsys_ila_0_0_105_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/embsys_ila_0_0_95_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/embsys_ila_0_0_77_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/embsys_ila_0_0_68_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/embsys_ila_0_0_18_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/embsys_ila_0_0_82_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/embsys_ila_0_0_70_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/embsys_ila_0_0_204_net_5                                                                                                                                                                             |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/embsys_ila_0_0_49_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/embsys_ila_0_0_58_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/embsys_ila_0_0_44_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/embsys_ila_0_0_33_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/embsys_ila_0_0_24_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/embsys_ila_0_0_39_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/embsys_ila_0_0_61_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/embsys_ila_0_0_107_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/embsys_ila_0_0_16_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/embsys_ila_0_0_11_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/embsys_ila_0_0_22_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/embsys_ila_0_0_37_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/embsys_ila_0_0_19_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/embsys_ila_0_0_29_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/embsys_ila_0_0_57_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/embsys_ila_0_0_13_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/embsys_ila_0_0_52_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/embsys_ila_0_0_48_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/embsys_ila_0_0_34_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/embsys_ila_0_0_26_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/embsys_ila_0_0_117_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/embsys_ila_0_0_46_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                              | EMBSYS/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                            |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/embsys_ila_0_0_96_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/embsys_ila_0_0_127_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/embsys_ila_0_0_139_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/embsys_ila_0_0_147_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/embsys_ila_0_0_170_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/embsys_ila_0_0_179_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/embsys_ila_0_0_10_net_4                                                                                                                                                                     |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/embsys_ila_0_0_173_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/embsys_ila_0_0_14_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/embsys_ila_0_0_21_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/embsys_ila_0_0_183_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/embsys_ila_0_0_144_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/embsys_ila_0_0_62_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/embsys_ila_0_0_45_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/embsys_ila_0_0_168_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/embsys_ila_0_0_182_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/embsys_ila_0_0_165_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/embsys_ila_0_0_180_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/embsys_ila_0_0_80_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/embsys_ila_0_0_177_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/embsys_ila_0_0_150_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/embsys_ila_0_0_143_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/embsys_ila_0_0_186_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/embsys_ila_0_0_175_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/embsys_ila_0_0_169_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/embsys_ila_0_0_84_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/embsys_ila_0_0_71_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/embsys_ila_0_0_172_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/embsys_ila_0_0_184_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[175].mu_srl_reg/embsys_ila_0_0_93_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/embsys_ila_0_0_181_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/embsys_ila_0_0_166_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/embsys_ila_0_0_145_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/embsys_ila_0_0_167_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/embsys_ila_0_0_163_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/embsys_ila_0_0_136_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/embsys_ila_0_0_101_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/embsys_ila_0_0_146_net_1                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/embsys_ila_0_0_158_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/embsys_ila_0_0_110_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/embsys_ila_0_0_148_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/embsys_ila_0_0_149_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/embsys_ila_0_0_178_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/embsys_ila_0_0_114_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/embsys_ila_0_0_142_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/embsys_ila_0_0_118_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/embsys_ila_0_0_31_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[174].mu_srl_reg/embsys_ila_0_0_92_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/embsys_ila_0_0_100_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/embsys_ila_0_0_125_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/embsys_ila_0_0_120_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/embsys_ila_0_0_122_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/embsys_ila_0_0_109_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/embsys_ila_0_0_104_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/embsys_ila_0_0_41_net_1                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/embsys_ila_0_0_98_net_2                                                                                                                                                                    |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/embsys_ila_0_0_108_net_3                                                                                                                                                                    |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/embsys_ila_0_0_102_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | EMBSYS/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                  |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                  |                3 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                  |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[0]                                           |                                                                                                                                                                                                                                                             |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                      |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/embsys_ila_0_0_35_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                          | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                           |                1 |              8 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/p_5_out                                                                                                                                                                                                                  | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                        |                1 |              8 |
| ~EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                        |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                                    |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                 |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                     | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/embsys_ila_0_0_124_net_2                                                                                                                                                                   |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/FSM_onehot_WDT_Current_State[3]_i_1_n_0                                                                                                                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                                 |                1 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/embsys_ila_0_0_116_net_2                                                                                                                                                                   |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/embsys_ila_0_0_141_net_2                                                                                                                                                                    |                2 |              8 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                             | EMBSYS/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                           |                1 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0                                                                                                                                                                                                               |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.wb_fsr_i_reg[31][0]                                                                                                                            | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                  |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                    |                1 |             10 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      |                                                                                                                                                                                                                                                             |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/embsys_microbla6_net_293                                                                                                                                   |                3 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/embsys_PmodOLED32_net_15                                                                          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                    |                2 |             10 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                            |                2 |             12 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                             |                2 |             12 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10][0]                                                                                                                                                            |                                                                                                                                                                                                                                                             |                2 |             12 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                 |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                          | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                  |                1 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                3 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                                    |                                                                                                                                                                                                                                                             |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                          | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                  |                1 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                  |                1 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                  |                4 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                            |                3 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                          |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                               |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_PmodOLED5_net_3                                                                                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                |                1 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | EMBSYS/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                          |                2 |             12 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                 |                3 |             14 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                  |                2 |             14 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/embsys_ila_0_0_9_net_56                                                                                                                                                                                   | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                |                3 |             14 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                2 |             14 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/embsys_ila_0_0_9_net_58                                                                                                                                                                                   | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                |                3 |             14 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                            |                2 |             14 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                    |                4 |             14 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                  |                4 |             14 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_18                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                6 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_20                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_37                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                5 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_38                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                             |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_46                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                         | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_d1                                                                               |                                                                                                                                                                                                                                                             |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/embsys_PmodOLED32_net_18                                                                          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/embsys_PmodOLED32_net_19                                                                          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_49                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_52                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_12                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_26                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                6 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_36                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_50                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_23                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_54                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                5 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_56                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_30                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                6 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                            |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_42                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                5 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_34                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_57                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_8                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_58                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                7 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_59                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_51                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_25                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_60                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_9                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_53                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_44                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_47                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                      |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_6                                                                                                                                                                              | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_10                                                                                                                                                                             | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_11                                                                                                                                                                             | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_1                                                                                                                                                                              | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_5                                                                                                                                                                              | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_7                                                                                                                                                                              | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_2[0]_i_1_n_0                                                                                                                    |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_4                                                                                                                                                                              | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_9                                                                                                                                                                              | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_3                                                                                                                                                                              | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_8                                                                                                                                                                              | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_2                                                                                                                                                                              | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net_12                                                                                                                                                                             | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_axi_gpio5_net_4                                                                                                                                                                       | EMBSYS/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                           |                2 |             16 |
|  EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                             |                1 |             16 |
| ~EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                 | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                2 |             16 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                             |                3 |             16 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                              |                                                                                                                                                                                                                                                             |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                        |                3 |             16 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                             |                1 |             16 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                               |                                                                                                                                                                                                                                                             |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                               |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                             |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                          |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                          | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                        | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                        | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                                                             |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                      |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/flt_exp_3_reg[8]_0[0]                                                                                                             |                                                                                                                                                                                                                                                             |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                             |                                                                                                                                                                                                                                                             |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                             |                                                                                                                                                                                                                                                             |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/embsys_microbla36_net_6                                                                                                                                                           | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                     | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                  |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/exponent_res_reg[0]                                                                                                                         | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                  |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/embsys_axi_uart1_net_2                                                                                                                                                         |                                                                                                                                                                                                                                                             |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_5                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_6                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                6 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_4                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_55                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_33                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_21                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_61                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_63                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_17                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_31                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_48                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_62                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_14                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                6 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_41                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_27                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_35                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_22                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                7 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_13                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_24                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_40                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_32                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_39                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_15                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_10                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                5 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_43                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_7                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_45                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_19                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                1 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_11                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_16                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                 | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                2 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                        | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |                4 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                   | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                          |                4 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                          | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                  |                2 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                       | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |                5 |             18 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                5 |             20 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |                4 |             20 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                    |                6 |             20 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                             |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                      |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                               |                2 |             20 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                  |                3 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                   | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                                 |                2 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                          | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                  |                4 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                                                                             | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                  |                3 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                4 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                5 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                  |                6 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                  | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                      |                2 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                        | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                5 |             22 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                         | EMBSYS/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |                4 |             24 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                             |                5 |             24 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                      |                2 |             24 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                             |                3 |             24 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                  |                7 |             24 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/fconv_sign_1_reg[0]                                                                                                                         | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                  |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                      |                2 |             24 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                        | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                  |                7 |             24 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                         | EMBSYS/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                             |                4 |             24 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |                4 |             26 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                  |                4 |             26 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                4 |             26 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                                                                   | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                  |                7 |             26 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                  |                6 |             28 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                   |                6 |             28 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                6 |             28 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/embsys_xbar_1__3_net                                                                                                                                                   |                                                                                                                                                                                                                                                             |                8 |             30 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                             |                6 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                7 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                             |                4 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                6 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                             |                6 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                     |               10 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                6 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                                             |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                             |                6 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                      |                3 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                             |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                             |                6 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | EMBSYS/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                7 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                6 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_28                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                2 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_29                                                                                                                                                                             | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                            |                                                                                                                                                                                                                                                             |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                             |                3 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                             |                2 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                      |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]              |                                                                                                                                                                                                                                                             |                3 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                6 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                             |                2 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                            | EMBSYS/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                           |                3 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                |                5 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                            |                4 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                             |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                            |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                            |                4 |             32 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                7 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                6 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                6 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                5 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                5 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |               11 |             34 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | EMBSYS/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                             |                4 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                      |                4 |             36 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                      |                3 |             36 |
|  EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateout0 |                                                                                                                                                                                                                                                      | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |                9 |             36 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | EMBSYS/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                           |                6 |             36 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                3 |             36 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               11 |             38 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                8 |             40 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                        | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                  |               10 |             40 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                                                                             | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                    |                4 |             42 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | EMBSYS/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                5 |             42 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                               |                7 |             42 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                  |               13 |             46 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       |                                                                                                                                                                                                                                                      | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                           |                5 |             46 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                   | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                   |                7 |             48 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodENC_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                |                8 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                            |                                                                                                                                                                                                                                                             |                3 |             48 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/fconv_sign_1_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                             |               10 |             48 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                            |                                                                                                                                                                                                                                                             |                3 |             48 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                             |                6 |             48 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               12 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                5 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                   |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                5 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               13 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[170].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                5 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[169].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[168].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[171].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[172].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[173].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[174].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               13 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[175].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               12 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[0]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                5 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                4 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                           |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               14 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               14 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               12 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                5 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[0]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                5 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                5 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                5 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               10 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               11 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                6 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               12 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               12 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                7 |             50 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                               |               10 |             52 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |               12 |             54 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                6 |             56 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                     | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                    |               14 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                     |                4 |             56 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                 |                6 |             56 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc[31]_i_1_n_0                                                                                                                                                                          | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |               29 |             58 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                9 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                      |                7 |             62 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                  |               11 |             62 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                   |               13 |             62 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5[1]_i_1_n_0                                                                                                              |                7 |             62 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                  |               12 |             62 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                           |               11 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                     | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               11 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/embsys_pmod_hb3_net                                                                                                                                                                                | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |               14 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                                                                                                                 |               18 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                 | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |               13 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/embsys_microbla16_net_5                                                                                                                                                                  |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                 |                9 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                   | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |               14 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                        |               12 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/iTimebase_count_reg[31]                                                                                                                            | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timebase_Reg_Reset                                                                                                                                                           |                8 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                              | EMBSYS/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |               16 |             64 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                   |                                                                                                                                                                                                                                                             |                9 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |               10 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/increment_high_reg_n_0                                                                                                                                                                  | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/reset_high_count                                                                                                                                                                               |                8 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | EMBSYS/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |               32 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/in0                                                                                                                                                                 |               13 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                        |               13 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/increment_low                                                                                                                                                                           | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/reset_low_count_reg_n_0                                                                                                                                                                        |                8 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/embsys_nexys4IO_net_3                                                                                                                                                                              | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |               32 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |               11 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               11 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/embsys_microbla16_net_5                                                                                                                                                           |                                                                                                                                                                                                                                                             |                8 |             64 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                  | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                                                                                                                             |                9 |             66 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Flt_Exp_40                                                                                                                           |                8 |             66 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                              |                                                                                                                                                                                                                                                             |               11 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                 |               10 |             68 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/mem_int_done_early                                                                                                                       |               15 |             70 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               16 |             72 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/nexys4IO_0/inst/nexys4IO_v2_0_S00_AXI_inst/SSB/SR[0]                                                                                                                                                                                                 |               14 |             78 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                                                                                                                 |               11 |             80 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[26]_bret__1_0                                                                                                                                         | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |               10 |             84 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[26]_bret__1                                                                                                                                           | EMBSYS/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]_0                                                                                                                                                                     |                7 |             84 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                             |               22 |             94 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                             |               17 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               12 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               15 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               14 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               14 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                8 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               15 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               16 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               13 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               13 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               13 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               12 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               14 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |               17 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                             |                9 |             98 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/dc_reg[0]_0                                                                                                                                                                                    |               29 |            100 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                  |               22 |            102 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Sqrt_Exp_4_reg[8][0]                                                                                                                                            |               20 |            116 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                  |               34 |            124 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                          |               18 |            126 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               23 |            126 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                          |                                                                                                                                                                                                                                                             |                8 |            128 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                  |               18 |            134 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/pmod_hb3_0/inst/pmod_hb3_v1_0_S00_AXI_inst/pwdetector/product                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               28 |            138 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                     | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                  |               29 |            144 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                           |               21 |            148 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                               |                                                                                                                                                                                                                                                             |               10 |            150 |
|  EMBSYS/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31       |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               32 |            162 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                    |               29 |            170 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                             |               27 |            206 |
|  EMBSYS/clk_wiz_1/inst/clk_out2                               |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |               27 |            214 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                  |               51 |            232 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                     | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                  |               43 |            234 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[11]                                                                                                                                                               |                                                                                                                                                                                                                                                             |               16 |            256 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[15]_0                                                                                                                                                                            |               90 |            352 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               | EMBSYS/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                             |               26 |            386 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                     |               82 |            398 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      | EMBSYS/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |              127 |            764 |
|  EMBSYS/clk_wiz_1/inst/clk_out1                               |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                             |             1697 |          12542 |
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


