RAM_C.v,verilog,xil_defaultlib,../../../../CPU9.srcs/sources_1/ip/RAM_C/sim/RAM_C.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
