

================================================================
== Vivado HLS Report for 'mux_sd_ov'
================================================================
* Date:           Fri Sep 22 10:01:13 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        VIDEO_STREAM_MUX
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      37|     42|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     12|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      39|     56|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+----+----+
    |          Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT|
    +----------------------------+--------------------------+---------+-------+----+----+
    |mux_sd_ov_AXILiteS_s_axi_U  |mux_sd_ov_AXILiteS_s_axi  |        0|      0|  37|  42|
    +----------------------------+--------------------------+---------+-------+----+----+
    |Total                       |                          |        0|      0|  37|  42|
    +----------------------------+--------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_sig_100    |    and   |      0|  0|   1|           1|           1|
    |ap_sig_87     |    or    |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           2|           2|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_outputStream_V_V_TREADY  |   1|          2|    1|          2|
    |data_in_ov7670_V_V_TDATA_blk_n          |   1|          2|    1|          2|
    |data_in_sd_V_V_TDATA_blk_n              |   1|          2|    1|          2|
    |outputStream_V_V_TDATA                  |   8|          3|    8|         24|
    |outputStream_V_V_TDATA_blk_n            |   1|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  12|         11|   12|         32|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  1|   0|    1|          0|
    |ap_reg_ioackin_outputStream_V_V_TREADY  |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  2|   0|    2|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID     |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWREADY     | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWADDR      |  in |    5|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WVALID      |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WREADY      | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WDATA       |  in |   32|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WSTRB       |  in |    4|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARVALID     |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARREADY     | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARADDR      |  in |    5|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RVALID      | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RREADY      |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RDATA       | out |   32|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RRESP       | out |    2|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BVALID      | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BREADY      |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BRESP       | out |    2|    s_axi   |      AXILiteS      |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |      mux_sd_ov     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      mux_sd_ov     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      mux_sd_ov     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      mux_sd_ov     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      mux_sd_ov     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      mux_sd_ov     | return value |
|data_in_sd_V_V_TDATA       |  in |    8|    axis    |   data_in_sd_V_V   |    pointer   |
|data_in_sd_V_V_TVALID      |  in |    1|    axis    |   data_in_sd_V_V   |    pointer   |
|data_in_sd_V_V_TREADY      | out |    1|    axis    |   data_in_sd_V_V   |    pointer   |
|data_in_ov7670_V_V_TDATA   |  in |    8|    axis    | data_in_ov7670_V_V |    pointer   |
|data_in_ov7670_V_V_TVALID  |  in |    1|    axis    | data_in_ov7670_V_V |    pointer   |
|data_in_ov7670_V_V_TREADY  | out |    1|    axis    | data_in_ov7670_V_V |    pointer   |
|outputStream_V_V_TDATA     | out |    8|    axis    |  outputStream_V_V  |    pointer   |
|outputStream_V_V_TVALID    | out |    1|    axis    |  outputStream_V_V  |    pointer   |
|outputStream_V_V_TREADY    |  in |    1|    axis    |  outputStream_V_V  |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

