1:"$Sreact.fragment"
2:I[54766,["/bekdoucheamine.github.io/_next/static/chunks/f5604507b2ee26be.js"],"default"]
3:I[62165,["/bekdoucheamine.github.io/_next/static/chunks/f5604507b2ee26be.js"],"default"]
7:I[97367,["/bekdoucheamine.github.io/_next/static/chunks/2f236954d6a65e12.js"],"OutletBoundary"]
8:"$Sreact.suspense"
0:{"buildId":"3AfdAFvgESKu-0fyGo6qD","rsc":["$","$1","c",{"children":[["$","main",null,{"className":"px-8 py-20 max-w-5xl mx-auto","children":[["$","section",null,{"className":"mb-16","children":[["$","h1",null,{"className":"text-5xl font-bold mb-6","children":"Système de monitoring et de validation FPGA"}],["$","p",null,{"className":"text-lg text-gray-600 mb-8","children":"Solution embarquée de supervision des communications IEC-61850 GOOSE, conçue pour la détection d’anomalies en temps réel dans des systèmes de protection du réseau électrique basés sur FPGA."}],["$","a",null,{"href":"/reports/ge/fpga-spy-report.pdf","download":true,"className":"inline-block bg-black text-white px-6 py-3 rounded-xl hover:bg-gray-800 transition","children":"Télécharger le rapport technique complet"}]]}],["$","section",null,{"className":"mb-20","children":[["$","h2",null,{"className":"text-2xl font-semibold mb-6","children":"Présentation"}],["$","$L2",null,{"slides":[{"src":"/images/ge/slides/Slide1.png","caption":""},{"src":"/images/ge/slides/Slide2.png","caption":""},{"src":"/images/ge/slides/Slide3.png","caption":""},{"src":"/images/ge/slides/Slide4.png","caption":""},{"src":"/images/ge/slides/Slide5.png","caption":""},{"src":"/images/ge/slides/Slide6.png","caption":""},{"src":"/images/ge/slides/Slide7.png","caption":""},{"src":"/images/ge/slides/Slide8.png","caption":""},{"src":"/images/ge/slides/Slide9.png","caption":""},{"src":"/images/ge/slides/Slide10.png","caption":""},{"src":"/images/ge/slides/Slide11.png","caption":""},{"src":"/images/ge/slides/Slide12.png","caption":""},{"src":"/images/ge/slides/Slide13.png","caption":""},{"src":"/images/ge/slides/Slide14.png","caption":""},{"src":"/images/ge/slides/Slide15.png","caption":""},{"src":"/images/ge/slides/Slide16.png","caption":""},{"src":"/images/ge/slides/Slide17.png","caption":""},{"src":"/images/ge/slides/Slide18.png","caption":""},{"src":"/images/ge/slides/Slide19.png","caption":""},{"src":"/images/ge/slides/Slide20.png","caption":""},{"src":"/images/ge/slides/Slide21.png","caption":""},{"src":"/images/ge/slides/Slide22.png","caption":""},{"src":"/images/ge/slides/Slide23.png","caption":""},{"src":"/images/ge/slides/Slide24.png","caption":""},{"src":"/images/ge/slides/Slide25.png","caption":""},{"src":"/images/ge/slides/Slide26.png","caption":""},{"src":"/images/ge/slides/Slide27.png","caption":""},{"src":"/images/ge/slides/Slide28.png","caption":""},{"src":"/images/ge/slides/Slide29.png","caption":""},{"src":"/images/ge/slides/Slide30.png","caption":""},{"src":"/images/ge/slides/Slide32.png","caption":""},{"src":"/images/ge/slides/Slide33.png","caption":""},{"src":"/images/ge/slides/Slide34.png","caption":""},{"src":"/images/ge/slides/Slide35.png","caption":""},{"src":"/images/ge/slides/Slide36.png","caption":""},{"src":"/images/ge/slides/Slide37.png","caption":""}]}]]}],["$","section",null,{"className":"mb-16","children":[["$","h2",null,{"className":"text-2xl font-semibold mb-4","children":"Contexte industriel"}],["$","p",null,{"className":"text-gray-700","children":"Projet R&D portant sur des systèmes de protection du réseau électrique basés sur FPGA. L’objectif était de concevoir un module de monitoring léger capable d’analyser en temps réel des trames IEC-61850 GOOSE au sein d’une architecture embarquée."}]]}],["$","section",null,{"className":"mb-16","children":[["$","h2",null,{"className":"text-2xl font-semibold mb-4","children":"Architecture du système"}],["$","p",null,{"className":"text-gray-700","children":"La solution repose sur des modules VHDL déployés sur FPGA combinés à un framework de validation et de simulation en Python permettant l’automatisation de la génération de tests, de la vérification et de la production de rapports."}]]}],["$","section",null,{"className":"mb-20","children":[["$","h2",null,{"className":"text-2xl font-semibold mb-6","children":"Démonstration (Python Simulation Framework)"}],["$","$L3",null,{"video":"/videos/ge/demo.mp4"}]]}],["$","section",null,{"children":[["$","h2",null,{"className":"text-2xl font-semibold mb-4","children":"Impact et résultats"}],"$L4"]}]]}],["$L5"],"$L6"]}],"loading":null,"isPartial":false}
4:["$","ul",null,{"className":"space-y-3 text-gray-700","children":[["$","li",null,{"children":"• Accélération des cycles de debug des stacks de communication FPGA"}],["$","li",null,{"children":"• Détection fiable d’anomalies sur les trames GOOSE"}],["$","li",null,{"children":"• Pipeline de validation automatisé via Python"}],["$","li",null,{"children":"• Empreinte matérielle minimale sur FPGA (<1%)"}]]}]
5:["$","script","script-0",{"src":"/bekdoucheamine.github.io/_next/static/chunks/f5604507b2ee26be.js","async":true}]
6:["$","$L7",null,{"children":["$","$8",null,{"name":"Next.MetadataOutlet","children":"$@9"}]}]
9:null
