{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "\n",
      "@cache_definition\n",
      "def DefineSilicaMux(height, width):\n",
      "    if \"one-hot\" == \"one-hot\":\n",
      "        if width is None:\n",
      "            T = Bit\n",
      "        else:\n",
      "            T = Bits(width)\n",
      "        inputs = []\n",
      "        for i in range(height):\n",
      "            inputs += [f\"I{i}\", In(T)]\n",
      "        class OneHotMux(Circuit):\n",
      "            name = \"SilicaOneHotMux{}{}\".format(height, width)\n",
      "            IO = inputs + [\"S\", In(Bits(height)), \"O\", Out(T)]\n",
      "            @classmethod\n",
      "            def definition(io):\n",
      "                or_ = Or(height, width)\n",
      "                wire(io.O, or_.O)\n",
      "                for i in range(height):\n",
      "                    and_ = And(2, width)\n",
      "                    wire(and_.I0, getattr(io, f\"I{i}\"))\n",
      "                    if width is not None:\n",
      "                        for j in range(width):\n",
      "                            wire(and_.I1[j], io.S[i])\n",
      "                    else:\n",
      "                        wire(and_.I1, io.S[i])\n",
      "                    wire(getattr(or_, f\"I{i}\"), and_.O)\n",
      "        return OneHotMux\n",
      "    else:\n",
      "        raise NotImplementedError()\n",
      "\n",
      "\n",
      "Detect111 = DefineCircuit(\"Detect111\", \"O\", Out(Bit), \"I\", In(Bit), *ClockInterface(has_ce=False))\n",
      "Buffer = DefineCircuit(\"__silica_BufferDetect111\", \"I\", In(Bits(6)), \"O\", Out(Bits(6)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "\n",
      "import types\n",
      "def generate_fsm_mux(next, width, reg, path_state, output=False):\n",
      "    if hasattr(width, \"__len__\"):  # Hack to check for tuple since magma overrides it\n",
      "        filtered_next = []\n",
      "        for curr, state in next:\n",
      "            if curr[0] is None:\n",
      "                assert all(not x for x in curr)\n",
      "            else:\n",
      "                filtered_next.append((curr, state))\n",
      "        if len(filtered_next) == 2:\n",
      "            muxs = [DefineMux(2, width[1])() for _ in range(width[0])]\n",
      "            for mux, r in zip(muxs,reg):\n",
      "                wire(mux.O, r.I)\n",
      "        else:\n",
      "            mux = DefineSilicaMux(len(filtered_next), width[1])()\n",
      "            wire(mux.O, reg.I)\n",
      "        CES = []\n",
      "        for i, (input_, state) in enumerate(filtered_next):\n",
      "            curr = list(filter(lambda x: x, curr))\n",
      "            for j, input_ in enumerate(input_):\n",
      "                if isinstance(input_, list):\n",
      "                    input_ = bits(input_)\n",
      "                wire(getattr(muxs[j], f\"I{i}\"), input_)\n",
      "                if len(filtered_next) == 2:\n",
      "                    if i == 0:\n",
      "                        wire(muxs[j].S, path_state.O[state])\n",
      "                else:\n",
      "                    wire(muxs[j].S[i], path_state.O[state])\n",
      "            CES.append(path_state.O[state])\n",
      "        if len(CES) == 1:\n",
      "            wire(CES[0], reg.CE)\n",
      "        else:\n",
      "            for i in range(len(reg)):\n",
      "                wire(or_(*CES), reg[i].CE)\n",
      "    else:\n",
      "        mux = DefineSilicaMux(len(next), width)()\n",
      "        if output:\n",
      "            wire(mux.O, reg)\n",
      "        else:\n",
      "            wire(mux.O, reg.I)\n",
      "        for i, (input_, state) in enumerate(next):\n",
      "            if isinstance(input_, list):\n",
      "                input_ = bits(input_)\n",
      "            wire(getattr(mux, f\"I{i}\"), input_)\n",
      "            wire(mux.S[state], path_state.O[state])\n",
      "__silica_yield_state = Register(2, init=1, has_ce=False)\n",
      "\n",
      "wireclock(Detect111, __silica_yield_state)\n",
      "wire(bits(1 << 1, 2), __silica_yield_state.I)\n",
      "I = Detect111.I\n",
      "cnt = Register(2, has_ce=False)\n",
      "wireclock(Detect111, cnt)\n",
      "cnt_next = []\n",
      "O_output = []\n",
      "cnt_next_0_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_10 = I\n",
      "__silica_cond_11 = lt(cnt.O, uint(3, 2))\n",
      "cnt_next_0_tmp = add(cnt.O, uint(1, 2))\n",
      "O_0_tmp = eq(cnt_next_0_tmp, uint(3, 2))\n",
      "cnt_next.append((cnt_next_0_tmp, 0))\n",
      "O_output.append((O_0_tmp, 0))\n",
      "wire(__silica_path_state.I[0], and_(__silica_yield_state.O[0], __silica_cond_10, __silica_cond_11))\n",
      "cnt_next_1_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_12 = I\n",
      "__silica_cond_13 = not_(lt(cnt.O, uint(3, 2)))\n",
      "O_1_tmp = eq(cnt.O, uint(3, 2))\n",
      "cnt_next.append((cnt_next_1_tmp, 1))\n",
      "O_output.append((O_1_tmp, 1))\n",
      "wire(__silica_path_state.I[1], and_(__silica_yield_state.O[0], __silica_cond_12, __silica_cond_13))\n",
      "cnt_next_2_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_14 = not_(I)\n",
      "cnt_next_2_tmp = uint(0, 2)\n",
      "O_2_tmp = eq(cnt_next_2_tmp, uint(3, 2))\n",
      "cnt_next.append((cnt_next_2_tmp, 2))\n",
      "O_output.append((O_2_tmp, 2))\n",
      "wire(__silica_path_state.I[2], and_(__silica_yield_state.O[0], __silica_cond_14))\n",
      "cnt_next_3_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_15 = I\n",
      "__silica_cond_16 = lt(cnt.O, uint(3, 2))\n",
      "cnt_next_3_tmp = add(cnt.O, uint(1, 2))\n",
      "O_3_tmp = eq(cnt_next_3_tmp, uint(3, 2))\n",
      "cnt_next.append((cnt_next_3_tmp, 3))\n",
      "O_output.append((O_3_tmp, 3))\n",
      "wire(__silica_path_state.I[3], and_(__silica_yield_state.O[1], __silica_cond_15, __silica_cond_16))\n",
      "cnt_next_4_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_17 = I\n",
      "__silica_cond_18 = not_(lt(cnt.O, uint(3, 2)))\n",
      "O_4_tmp = eq(cnt.O, uint(3, 2))\n",
      "cnt_next.append((cnt_next_4_tmp, 4))\n",
      "O_output.append((O_4_tmp, 4))\n",
      "wire(__silica_path_state.I[4], and_(__silica_yield_state.O[1], __silica_cond_17, __silica_cond_18))\n",
      "cnt_next_5_tmp = [cnt.O[__silica_i] for __silica_i in range(2)]\n",
      "__silica_cond_19 = not_(I)\n",
      "cnt_next_5_tmp = uint(0, 2)\n",
      "O_5_tmp = eq(cnt_next_5_tmp, uint(3, 2))\n",
      "cnt_next.append((cnt_next_5_tmp, 5))\n",
      "O_output.append((O_5_tmp, 5))\n",
      "wire(__silica_path_state.I[5], and_(__silica_yield_state.O[1], __silica_cond_19))\n",
      "generate_fsm_mux(cnt_next, 2, cnt, __silica_path_state)\n",
      "generate_fsm_mux(O_output, None, Detect111.O, __silica_path_state, output=True)\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add, uint\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "@si.coroutine(inputs={\"I\" : si.Bit})\n",
    "def Detect111():\n",
    "    cnt = uint(0, 2)\n",
    "    I = yield\n",
    "    while True:\n",
    "        if (I):\n",
    "            if (cnt<3):\n",
    "                cnt = cnt+1\n",
    "        else:\n",
    "            cnt = 0\n",
    "        O = (cnt == 3)\n",
    "        I = yield O\n",
    "        \n",
    "detect111 = si.compile(Detect111(), file_name=\"build/silica_detect111.py\")\n",
    "with open(\"build/silica_detect111.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "In Run Generators\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "\n",
      "Modified?: Yes\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== Detect111 ===\n",
      "\n",
      "   Number of wires:                193\n",
      "   Number of wire bits:            263\n",
      "   Number of public wires:         191\n",
      "   Number of public wire bits:     261\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  8\n",
      "     SB_DFF                          4\n",
      "     SB_LUT4                         4\n",
      "\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_detect111.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          3 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          6 / 1280\n",
      "  DFF        4\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   2\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 130\n",
      "  at iteration #50: temp = 5.42404, wire length = 69\n",
      "  at iteration #100: temp = 2.51291, wire length = 49\n",
      "  at iteration #150: temp = 0.401566, wire length = 12\n",
      "  final wire length = 10\n",
      "\n",
      "After placement:\n",
      "PIOs       2 / 96\n",
      "PLBs       2 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.01s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     7 / 6944\n",
      "span_12    1 / 1440\n",
      "\n",
      "  route time 0.00s\n",
      "write_txt build/silica_detect111.txt...\n",
      "\n",
      "Total number of logic levels: 3\n",
      "Total path delay: 4.29 ns (233.26 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o coreir -m coreir -t Detect111 build/silica_detect111.py\n",
    "!coreir -i build/silica_detect111.json -o build/silica_detect111.v\n",
    "!yosys -p 'synth_ice40 -top Detect111 -blif build/silica_detect111.blif' build/silica_detect111.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_detect111.txt build/silica_detect111.blif\n",
    "!icetime -tmd hx1k build/silica_detect111.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "from magma.testing.coroutine import check\n",
    "\n",
    "detect = Detect111()\n",
    "inputs =  list(map(bool, [1,1,0,1,1,1,0,1,0,1,1,1,1,1,1]))\n",
    "outputs = list(map(bool, [0,0,0,0,0,1,0,0,0,0,0,1,1,1,1]))\n",
    "for i, o in zip(inputs, outputs):\n",
    "    assert o == detect.send(i)\n",
    "\n",
    "   \n",
    "@si.coroutine\n",
    "def inputs_generator(inputs):\n",
    "    while True:\n",
    "        for i in inputs:\n",
    "            I = i\n",
    "            yield I\n",
    " \n",
    "    \n",
    "check(detect111, Detect111(), len(inputs), inputs_generator(inputs))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.27. Printing statistics.\n",
      "\n",
      "=== detect111 ===\n",
      "\n",
      "   Number of wires:                  8\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  7\n",
      "     SB_DFFESR                       2\n",
      "     SB_LUT4                         5\n",
      "\n",
      "2.28. Executing CHECK pass (checking for obvious problems).\n",
      "checking module detect111..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.29. Executing BLIF backend.\n",
      "\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/verilog_detect111.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          3 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          5 / 1280\n",
      "  DFF        2\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "place...\n",
      "  initial wire length = 156\n",
      "  at iteration #50: temp = 7.06836, wire length = 62\n",
      "  at iteration #100: temp = 2.28052, wire length = 53\n",
      "  at iteration #150: temp = 0.189475, wire length = 7\n",
      "  final wire length = 7\n",
      "\n",
      "After placement:\n",
      "PIOs       2 / 96\n",
      "PLBs       1 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.01s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     6 / 6944\n",
      "span_12    0 / 1440\n",
      "\n",
      "  route time 0.00s\n",
      "write_txt build/verilog_detect111.txt...\n",
      "\n",
      "Total number of logic levels: 2\n",
      "Total path delay: 3.27 ns (305.80 MHz)\n"
     ]
    }
   ],
   "source": [
    "!yosys -p 'synth_ice40 -top detect111 -blif build/verilog_detect111.blif' ../verilog/detect111.v | grep -A 20 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/verilog_detect111.txt build/verilog_detect111.blif\n",
    "!icetime -tmd hx1k build/verilog_detect111.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "import magma\n",
    "from magma.testing.verilator import compile as compileverilator\n",
    "from magma.testing.verilator import run_verilator_test\n",
    "def check_verilog(circ, circ_sim, num_cycles, inputs_generator=None):\n",
    "    test_vectors = magma.testing.coroutine.testvectors(circ, circ_sim, num_cycles,\n",
    "            inputs_generator if inputs_generator else None)\n",
    "\n",
    "    name = \"detect111\"\n",
    "    with open(f\"build/sim_{name}_verilator.cpp\", \"w\") as verilator_harness:\n",
    "        verilator_harness.write(f'''\\\n",
    "#include \"V{name}.h\"\n",
    "#include \"verilated.h\"\n",
    "#include <cassert>\n",
    "#include <iostream>\n",
    "\n",
    "void check(const char* port, int a, int b, int cycle) {{\n",
    "    if (!(a == b)) {{\n",
    "        std::cerr << \\\"Got      : \\\" << a << std::endl;\n",
    "        std::cerr << \\\"Expected : \\\" << b << std::endl;\n",
    "        std::cerr << \\\"Cycle    : \\\" << cycle << std::endl;\n",
    "        std::cerr << \\\"Port     : \\\" << port << std::endl;\n",
    "        exit(1);\n",
    "    }}\n",
    "}}\n",
    "\n",
    "int main(int argc, char **argv, char **env) {{\n",
    "    Verilated::commandArgs(argc, argv);\n",
    "    V{name}* top = new V{name};\n",
    "''')\n",
    "    \n",
    "        cycle = 0\n",
    "        for inputs, outputs in zip(test_vectors[0], test_vectors[1]):\n",
    "            for port_name, value in inputs.items():\n",
    "                value = int(value)\n",
    "                verilator_harness.write(\"    top->{} = {};\\n\".format(port_name, value))\n",
    "\n",
    "            verilator_harness.write(\"    top->CLK = 0;\\n\")\n",
    "            verilator_harness.write(\"    top->eval();\\n\")\n",
    "            verilator_harness.write(\"    top->CLK = 1;\\n\")\n",
    "            verilator_harness.write(\"    top->eval();\\n\")\n",
    "            for port_name, value in outputs.items():\n",
    "                value = int(value)\n",
    "                verilator_harness.write(\"    top->eval();\\n\")\n",
    "                verilator_harness.write(\"    check(\\\"{port_name}\\\", top->{port_name}, {expected}, {cycle});\\n\".format(port_name=port_name, expected=value, cycle=cycle))\n",
    "\n",
    "            cycle += 1\n",
    "        verilator_harness.write(\"}\\n\")\n",
    "\n",
    "    run_verilator_test(\n",
    "        \"detect111\",\n",
    "        f\"sim_{name}_verilator\",\n",
    "        name,\n",
    "        \"-I../../verilog\"\n",
    "    )\n",
    "\n",
    "\n",
    "\n",
    "check_verilog(detect111, Detect111(), len(inputs), inputs_generator(inputs))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
