

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    8 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_00YJx9
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_s02xNi"
Running: cat _ptx_s02xNi | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Ej7oHs
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Ej7oHs --output-file  /dev/null 2> _ptx_s02xNiinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_s02xNi _ptx2_Ej7oHs _ptx_s02xNiinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:16:44 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=157645 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:16:45 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917334 (ipc=366.9) sim_rate=229333 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:16:46 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f7f340f6440 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5900), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.02349
n_activity=943 dram_eff=0.1941
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7769i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.02387
n_activity=878 dram_eff=0.2118
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02297
n_activity=900 dram_eff=0.1989
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7771i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7772i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7623i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.02233
n_activity=791 dram_eff=0.22
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7771i bk4: 0a 7792i bk5: 2a 7772i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.02438
n_activity=970 dram_eff=0.1959
bk0: 0a 7789i bk1: 2a 7769i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7773i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7618i bk11: 46a 7581i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.02233
n_activity=741 dram_eff=0.2348
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=255912 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:16:47 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=274542 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:16:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4855,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5133,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5425,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 126, Miss_rate = 0.325, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1265
	L1D_total_cache_miss_rate = 0.2752
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38328	W0_Scoreboard:47598	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	60 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4837      4001      3069         0      2575         0      5115         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4210       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         126       126       160    none         176    none         126    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         181       130       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       252       252       252         0       268         0       252         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       261       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.01441
n_activity=1497 dram_eff=0.1496
bk0: 8a 15435i bk1: 2a 15513i bk2: 4a 15503i bk3: 2a 15516i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15525i bk8: 4a 15495i bk9: 4a 15506i bk10: 42a 15390i bk11: 46a 15335i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.01377
n_activity=1290 dram_eff=0.1659
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15519i bk5: 2a 15517i bk6: 0a 15542i bk7: 6a 15465i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15397i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.01403
n_activity=1508 dram_eff=0.1446
bk0: 0a 15539i bk1: 2a 15519i bk2: 2a 15517i bk3: 4a 15504i bk4: 0a 15539i bk5: 4a 15490i bk6: 0a 15541i bk7: 2a 15522i bk8: 0a 15542i bk9: 12a 15417i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15315i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0174389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.01467
n_activity=1483 dram_eff=0.1537
bk0: 2a 15520i bk1: 2a 15517i bk2: 4a 15505i bk3: 4a 15503i bk4: 0a 15539i bk5: 2a 15521i bk6: 2a 15520i bk7: 4a 15509i bk8: 2a 15521i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f7f344761e0 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11770), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.01538
n_activity=1427 dram_eff=0.1675
bk0: 2a 15512i bk1: 2a 15515i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15508i bk6: 4a 15509i bk7: 0a 15545i bk8: 4a 15484i bk9: 2a 15510i bk10: 50a 15335i bk11: 48a 15313i bk12: 44a 15403i bk13: 46a 15339i bk14: 16a 15482i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0315959
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.01461
n_activity=1392 dram_eff=0.1631
bk0: 2a 15519i bk1: 6a 15488i bk2: 2a 15516i bk3: 2a 15522i bk4: 4a 15502i bk5: 2a 15518i bk6: 2a 15520i bk7: 2a 15525i bk8: 2a 15520i bk9: 2a 15522i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93243
	minimum = 6
	maximum = 32
Network latency average = 8.47027
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29444
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.82989 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21878 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09359 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 1962 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(79,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (379,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(380,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(93,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (452,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(453,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197168 (ipc=720.8) sim_rate=313881 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:16:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (515,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(516,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (543,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(544,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(91,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (568,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (568,11774), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(569,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (595,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(596,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (608,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(609,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(133,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (735,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(736,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (767,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(768,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (795,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(796,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (796,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(797,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (805,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(806,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (806,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(807,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(173,0,0) tid=(45,0,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (820,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(821,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (822,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(823,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (832,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(833,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (840,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(841,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (868,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(869,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(871,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (877,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(878,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (883,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(884,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (886,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (890,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (890,11774), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(891,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (891,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(892,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(892,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (896,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(897,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (919,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(920,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (929,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (929,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(930,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(931,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(931,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (933,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(934,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (935,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (935,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(936,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(937,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (940,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(941,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(193,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (950,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(951,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (954,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(955,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (964,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(965,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (967,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(968,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (970,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(971,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (980,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(981,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (981,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(982,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (984,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (984,11774), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(985,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(986,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2545893 (ipc=709.1) sim_rate=318236 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:16:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1046,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1047,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1051,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1052,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1057,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1058,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1060,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1060,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1061,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1063,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1063,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1064,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1064,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1067,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1068,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1069,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1070,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1075,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(207,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1104,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1105,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1118,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1119,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1130,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1131,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1134,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1135,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1139,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1140,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1146,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1147,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1149,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1150,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1154,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1155,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1166,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1167,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1168,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1169,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1171,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1172,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1194,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1201,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1207,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1208,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1213,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1213,11774), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(202,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1218,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1223,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1249,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1251,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1253,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1254,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1262,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1268,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1273,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1274,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1274,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1278,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1299,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1311,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1312,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1318,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1321,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1323,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1326,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1331,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1339,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1339,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1361,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1364,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1397,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1397,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1398,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1409,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1413,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1416,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1423,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1425,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1439,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1439,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1440,11774), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 13274  inst.: 2753520 (ipc=611.2) sim_rate=305946 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:16:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2637,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2649,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2693,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3058,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3090,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3272,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3299,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3437,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3575,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3633,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3653,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3741,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3851,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3887,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4099,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4224,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4253,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4275,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4298,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4444,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4550,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4730,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4731,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4738,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4763,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4768,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4769,11774), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16774  inst.: 2762375 (ipc=185.1) sim_rate=276237 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:16:52 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5106,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5150,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5286,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5328,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5479,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5606,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5722,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5728,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5869,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5953,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6022,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6113,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6162,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6664,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6728,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6729
gpu_sim_insn = 926846
gpu_ipc =     137.7390
gpu_tot_sim_cycle = 18503
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.3595
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 887
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 632, Miss = 214, Miss_rate = 0.339, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[1]: Access = 600, Miss = 200, Miss_rate = 0.333, Pending_hits = 297, Reservation_fails = 0
	L1D_cache_core[2]: Access = 808, Miss = 313, Miss_rate = 0.387, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[3]: Access = 704, Miss = 249, Miss_rate = 0.354, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[4]: Access = 682, Miss = 238, Miss_rate = 0.349, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[5]: Access = 648, Miss = 228, Miss_rate = 0.352, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[6]: Access = 708, Miss = 262, Miss_rate = 0.370, Pending_hits = 279, Reservation_fails = 0
	L1D_cache_core[7]: Access = 560, Miss = 178, Miss_rate = 0.318, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[8]: Access = 454, Miss = 117, Miss_rate = 0.258, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[9]: Access = 656, Miss = 232, Miss_rate = 0.354, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 540, Miss = 165, Miss_rate = 0.306, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 586, Miss = 188, Miss_rate = 0.321, Pending_hits = 303, Reservation_fails = 0
	L1D_cache_core[12]: Access = 662, Miss = 228, Miss_rate = 0.344, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[13]: Access = 580, Miss = 185, Miss_rate = 0.319, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[14]: Access = 476, Miss = 132, Miss_rate = 0.277, Pending_hits = 282, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3129
	L1D_total_cache_miss_rate = 0.3366
	L1D_total_cache_pending_hits = 4455
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2055
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1074
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60300
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
135, 135, 249, 135, 135, 135, 135, 135, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2055
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8973	W0_Idle:87484	W0_Scoreboard:122643	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16440 {8:2055,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279480 {136:2055,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18502 
mrq_lat_table:1236 	49 	85 	114 	42 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2258 	979 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3260 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1501 	529 	38 	2 	0 	0 	0 	2 	9 	38 	934 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         5 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2221      2757      1493      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2308      2907      1279      3525      4194      3022      2137      2706      1078      3254      1692      2635      1774      1749      2338      3946 
dram[2]:      1094      4837      4001      3069      2756      2575      2651      5115      2340      4281      2769       907      1738      2028      2147      3860 
dram[3]:      2187      3229      2296      5079      1844      4679      2554      3174      4435      4210      2120       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3110      1375      1050      5478      2804      1472      4500      2775      1250      4291      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1505      3449      3504      1049       916      1754      1813      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.000000 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1533/263 = 5.828897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         5         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         2         0         0         0         0         0 
total reads: 327
min_bank_accesses = 0!
chip skew: 57/45 = 1.27
average mf latency per bank:
dram[0]:        409       151       170       183       124       141       157       184       155       178       528       547       663       617       353       326
dram[1]:        112       124       158       126       157       139       124       184       186       124       510       595       600       596       329       509
dram[2]:        146       155       147       171       179       179       125       171       135       189       511       682       627       630       310       346
dram[3]:        188       141       174       175       183       186       141       190       172       133       556       638       613       516       355       331
dram[4]:        147       190       127       156       157       166       153       135       196       153      2432       512       545       618       476       354
dram[5]:        154       197       167       183       178       144       167       143       134       175       596       645       549       615       415       315
maximum mf latency per bank:
dram[0]:        282       283       291       281       260       273       270       283       268       277       294       283       321       301       268       277
dram[1]:        277       252       272       252       258       253       252       279       277       260       290       284       287       292       283       291
dram[2]:        268       258       278       281       269       277       259       282       262       281       277       286       313       288       268       268
dram[3]:        280       251       281       285       268       278       251       277       282       268       289       287       282       280       271       268
dram[4]:        278       287       263       279       277       277       251       269       279       261       281       285       317       319       277       284
dram[5]:        270       277       278       277       279       272       251       277       252       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24421 n_nop=23894 n_act=41 n_pre=25 n_req=259 n_rd=404 n_write=57 bw_util=0.01888
n_activity=3582 dram_eff=0.1287
bk0: 18a 24239i bk1: 14a 24252i bk2: 16a 24213i bk3: 10a 24289i bk4: 12a 24298i bk5: 10a 24320i bk6: 10a 24333i bk7: 10a 24295i bk8: 14a 24274i bk9: 12a 24269i bk10: 46a 24237i bk11: 56a 24096i bk12: 54a 24226i bk13: 48a 24238i bk14: 34a 24328i bk15: 40a 24260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0287867
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24421 n_nop=23897 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.01875
n_activity=3540 dram_eff=0.1294
bk0: 10a 24311i bk1: 6a 24367i bk2: 10a 24304i bk3: 2a 24398i bk4: 14a 24290i bk5: 10a 24337i bk6: 10a 24343i bk7: 32a 24054i bk8: 20a 24244i bk9: 14a 24303i bk10: 50a 24167i bk11: 50a 24139i bk12: 64a 24193i bk13: 56a 24149i bk14: 26a 24292i bk15: 28a 24289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0207199
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7f7f34869c50 :  mf: uid= 93897, sid03:w17, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18499), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24421 n_nop=23912 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.01806
n_activity=3564 dram_eff=0.1237
bk0: 8a 24342i bk1: 8a 24327i bk2: 14a 24283i bk3: 16a 24259i bk4: 4a 24370i bk5: 14a 24262i bk6: 6a 24368i bk7: 16a 24220i bk8: 12a 24290i bk9: 32a 24082i bk10: 44a 24244i bk11: 46a 24212i bk12: 56a 24184i bk13: 50a 24184i bk14: 28a 24347i bk15: 32a 24327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.020597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24421 n_nop=23916 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.01757
n_activity=3626 dram_eff=0.1183
bk0: 16a 24224i bk1: 8a 24356i bk2: 10a 24307i bk3: 10a 24305i bk4: 6a 24350i bk5: 6a 24339i bk6: 8a 24356i bk7: 12a 24304i bk8: 20a 24219i bk9: 20a 24229i bk10: 50a 24205i bk11: 50a 24152i bk12: 54a 24279i bk13: 60a 24113i bk14: 30a 24327i bk15: 24a 24345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.021375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24421 n_nop=23856 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.0197
n_activity=3784 dram_eff=0.1271
bk0: 14a 24275i bk1: 12a 24188i bk2: 4a 24363i bk3: 16a 24257i bk4: 18a 24214i bk5: 20a 24201i bk6: 10a 24341i bk7: 14a 24310i bk8: 12a 24256i bk9: 10a 24335i bk10: 52a 24191i bk11: 52a 24131i bk12: 58a 24120i bk13: 54a 24133i bk14: 40a 24263i bk15: 38a 24261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0379182
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24421 n_nop=23882 n_act=43 n_pre=27 n_req=263 n_rd=412 n_write=57 bw_util=0.0192
n_activity=3595 dram_eff=0.1305
bk0: 12a 24320i bk1: 20a 24187i bk2: 20a 24230i bk3: 14a 24274i bk4: 16a 24234i bk5: 10a 24286i bk6: 10a 24330i bk7: 18a 24244i bk8: 14a 24302i bk9: 10a 24287i bk10: 50a 24218i bk11: 44a 24224i bk12: 52a 24245i bk13: 50a 24201i bk14: 34a 24278i bk15: 38a 24257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0280496

========= L2 cache stats =========
L2_cache_bank[0]: Access = 286, Miss = 102, Miss_rate = 0.357, Pending_hits = 8, Reservation_fails = 224
L2_cache_bank[1]: Access = 242, Miss = 100, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 6, Reservation_fails = 109
L2_cache_bank[3]: Access = 248, Miss = 99, Miss_rate = 0.399, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 86, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 261, Miss = 107, Miss_rate = 0.410, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 231, Miss = 97, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 222, Miss = 95, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 605, Miss = 104, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 246, Miss = 108, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 243, Miss = 104, Miss_rate = 0.428, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 234, Miss = 102, Miss_rate = 0.436, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3297
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3658
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11787
icnt_total_pkts_simt_to_mem=4464
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.00459
	minimum = 6
	maximum = 26
Network latency average = 7.77715
	minimum = 6
	maximum = 23
Slowest packet = 2883
Flit latency average = 6.76924
	minimum = 6
	maximum = 22
Slowest flit = 12394
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.021587
	minimum = 0.00861941 (at node 8)
	maximum = 0.0658344 (at node 23)
Accepted packet rate average = 0.021587
	minimum = 0.00861941 (at node 8)
	maximum = 0.0658344 (at node 23)
Injected flit rate average = 0.0485626
	minimum = 0.0111458 (at node 8)
	maximum = 0.120523 (at node 23)
Accepted flit rate average= 0.0485626
	minimum = 0.0249666 (at node 22)
	maximum = 0.117997 (at node 23)
Injected packet length average = 2.24962
Accepted packet length average = 2.24962
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.22146 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.73824 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30 (3 samples)
Flit latency average = 7.65214 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128009 (3 samples)
	minimum = 0.00655278 (3 samples)
	maximum = 0.0323115 (3 samples)
Accepted packet rate average = 0.0128009 (3 samples)
	minimum = 0.00655278 (3 samples)
	maximum = 0.0323115 (3 samples)
Injected flit rate average = 0.031768 (3 samples)
	minimum = 0.0073949 (3 samples)
	maximum = 0.0769163 (3 samples)
Accepted flit rate average = 0.031768 (3 samples)
	minimum = 0.013476 (3 samples)
	maximum = 0.0722953 (3 samples)
Injected packet size average = 2.48169 (3 samples)
Accepted packet size average = 2.48169 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1850 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18503)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18503)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18503)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18503)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18503)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18503)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18503)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(40,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(69,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,18503)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(374,18503)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (385,18503), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(386,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (391,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(392,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (398,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(399,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (416,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(417,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (417,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(418,18503)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (418,18503), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(419,18503)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (423,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (423,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(424,18503)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(424,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (426,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(427,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (438,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(439,18503)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (440,18503), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(441,18503)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (441,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (441,18503), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(442,18503)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (442,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (442,18503), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(443,18503)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(443,18503)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(443,18503)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (453,18503), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(454,18503)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(93,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (464,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(465,18503)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (488,18503), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(489,18503)
GPGPU-Sim uArch: cycles simulated: 19003  inst.: 3104796 (ipc=682.4) sim_rate=282254 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:16:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (508,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(509,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (509,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(510,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (523,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(524,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (525,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(526,18503)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (527,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (527,18503), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(528,18503)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(528,18503)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (528,18503), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(529,18503)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (531,18503), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(532,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (540,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(541,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (542,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(543,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (550,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(551,18503)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (552,18503), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(553,18503)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(90,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (663,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(664,18503)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (675,18503), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(676,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (684,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(685,18503)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (694,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(695,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (736,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(737,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (768,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(769,18503)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (803,18503), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(804,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (807,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(808,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (811,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(812,18503)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (821,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(822,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (832,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(833,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (849,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(850,18503)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (884,18503), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(885,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (982,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(983,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1029,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1030,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1074,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1075,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1122,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1123,18503)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(75,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2400,18503), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2401,18503)
GPGPU-Sim uArch: cycles simulated: 21003  inst.: 3272056 (ipc=203.4) sim_rate=272671 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:16:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2586,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2587,18503)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2595,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2596,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2613,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2614,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2755,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2756,18503)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2774,18503), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2775,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2789,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2789,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2790,18503)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2790,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2956,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2957,18503)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2970,18503), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2971,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3032,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3033,18503)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3075,18503), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3076,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3160,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3161,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3201,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3202,18503)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3237,18503), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3238,18503)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3249,18503), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3250,18503)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3398,18503), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3399,18503)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3414,18503), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3415,18503)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3441,18503), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3442,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3568,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3569,18503)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3618,18503), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3619,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3630,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3631,18503)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3706,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3707,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3778,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3779,18503)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3803,18503), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3804,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3816,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3817,18503)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(163,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3910,18503), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3911,18503)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3923,18503), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3924,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4048,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4049,18503)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4058,18503), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4059,18503)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4108,18503), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4109,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4196,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4197,18503)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4265,18503), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4266,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4288,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4289,18503)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4290,18503), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4291,18503)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4324,18503), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4325,18503)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4386,18503), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4387,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4413,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4414,18503)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4417,18503), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4418,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4423,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4424,18503)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4471,18503), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4472,18503)
GPGPU-Sim uArch: cycles simulated: 23003  inst.: 3420461 (ipc=146.0) sim_rate=263112 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:16:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4507,18503), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4508,18503)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4509,18503), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4510,18503)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4613,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4614,18503)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4689,18503), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4690,18503)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4701,18503), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4702,18503)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4742,18503), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4743,18503)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4796,18503), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4797,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4797,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4798,18503)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(186,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4898,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4899,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4923,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4924,18503)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4930,18503), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4931,18503)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4953,18503), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4954,18503)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5071,18503), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5072,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5105,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5106,18503)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5114,18503), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5115,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5206,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5207,18503)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5240,18503), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5241,18503)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5337,18503), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5338,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5418,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5419,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5429,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5430,18503)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5443,18503), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5444,18503)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5448,18503), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5449,18503)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5570,18503), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5571,18503)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5659,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5660,18503)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5694,18503), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5695,18503)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5733,18503), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5734,18503)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5753,18503), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5754,18503)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5786,18503), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5787,18503)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5816,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5817,18503)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5909,18503), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5910,18503)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5918,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5919,18503)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5957,18503), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5958,18503)
GPGPU-Sim uArch: cycles simulated: 24503  inst.: 3543040 (ipc=129.9) sim_rate=253074 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:16:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6012,18503), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6013,18503)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(209,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6443,18503), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6444,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6570,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6571,18503)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6600,18503), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6601,18503)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6802,18503), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6803,18503)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6814,18503), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6815,18503)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6892,18503), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6893,18503)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6898,18503), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6899,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6989,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6990,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7074,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7075,18503)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7110,18503), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7111,18503)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7349,18503), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(7350,18503)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7368,18503), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7369,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7577,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7578,18503)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7725,18503), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7726,18503)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7947,18503), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7948,18503)
GPGPU-Sim uArch: cycles simulated: 26503  inst.: 3618545 (ipc=106.9) sim_rate=241236 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:16:57 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8402,18503), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8403,18503)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8623,18503), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(8624,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8626,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8627,18503)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(192,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9072,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9073,18503)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9159,18503), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9160,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9167,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9168,18503)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9213,18503), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9214,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9297,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9298,18503)
GPGPU-Sim uArch: cycles simulated: 28003  inst.: 3656527 (ipc=94.0) sim_rate=228532 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:16:58 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9691,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9692,18503)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9946,18503), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9947,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10107,18503), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(10108,18503)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10655,18503), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(10656,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10683,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10684,18503)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10684,18503), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10685,18503)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10695,18503), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10696,18503)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10849,18503), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10850,18503)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11105,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11106,18503)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11308,18503), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11309,18503)
GPGPU-Sim uArch: cycles simulated: 30003  inst.: 3708211 (ipc=82.1) sim_rate=218130 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:16:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (11814,18503), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(11815,18503)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11891,18503), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11892,18503)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (11957,18503), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(11958,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12082,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12083,18503)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12160,18503), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12161,18503)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(213,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12813,18503), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12814,18503)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12836,18503), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12837,18503)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12985,18503), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12986,18503)
GPGPU-Sim uArch: cycles simulated: 32003  inst.: 3751785 (ipc=73.2) sim_rate=208432 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:17:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13761,18503), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13762,18503)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13787,18503), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13788,18503)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13867,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14126,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (14393,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14509,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15145,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15242,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15267,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15319,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15346,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15484,18503), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34003  inst.: 3776794 (ipc=65.4) sim_rate=198778 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:17:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15571,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15648,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15846,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16007,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16125,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16127,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16346,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (16450,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16584,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16958,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17006,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17010,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17234,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17282,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17415,18503), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 36003  inst.: 3792530 (ipc=58.8) sim_rate=189626 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:17:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17532,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17574,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17972,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18017,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18126,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18189,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18330,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18515,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18712,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18766,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18786,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19040,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (19123,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19176,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19223,18503), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19390,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19589,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19632,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19666,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (19705,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19756,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19792,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19800,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19827,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19881,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 38503  inst.: 3815743 (ipc=52.6) sim_rate=181702 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:17:03 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20138,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20224,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20240,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20264,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20336,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20493,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20541,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (21101,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21128,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21236,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21436,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21454,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21492,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21610,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21612,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21694,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21741,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (21768,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21979,18503), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (22022,18503), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(243,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22263,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22322,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22325,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22388,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23029,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23055,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23082,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23149,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23158,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23309,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23361,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23388,18503), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23417,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23461,18503), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23519,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23791,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24002,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25379,18503), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 44003  inst.: 3838836 (ipc=42.2) sim_rate=174492 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:17:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26746,18503), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (26859,18503), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 26860
gpu_sim_insn = 1075737
gpu_ipc =      40.0498
gpu_tot_sim_cycle = 45363
gpu_tot_sim_insn = 3839335
gpu_tot_ipc =      84.6358
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6545
gpu_stall_icnt2sh    = 19471
gpu_total_sim_rate=174515

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148717
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3163, Miss = 1564, Miss_rate = 0.494, Pending_hits = 420, Reservation_fails = 7075
	L1D_cache_core[1]: Access = 4100, Miss = 2224, Miss_rate = 0.542, Pending_hits = 476, Reservation_fails = 11225
	L1D_cache_core[2]: Access = 3380, Miss = 1714, Miss_rate = 0.507, Pending_hits = 415, Reservation_fails = 8099
	L1D_cache_core[3]: Access = 3585, Miss = 1931, Miss_rate = 0.539, Pending_hits = 430, Reservation_fails = 9940
	L1D_cache_core[4]: Access = 3123, Miss = 1583, Miss_rate = 0.507, Pending_hits = 417, Reservation_fails = 7768
	L1D_cache_core[5]: Access = 3699, Miss = 1933, Miss_rate = 0.523, Pending_hits = 467, Reservation_fails = 10811
	L1D_cache_core[6]: Access = 3510, Miss = 1833, Miss_rate = 0.522, Pending_hits = 438, Reservation_fails = 9041
	L1D_cache_core[7]: Access = 3189, Miss = 1739, Miss_rate = 0.545, Pending_hits = 451, Reservation_fails = 9362
	L1D_cache_core[8]: Access = 3485, Miss = 1822, Miss_rate = 0.523, Pending_hits = 411, Reservation_fails = 9886
	L1D_cache_core[9]: Access = 3319, Miss = 1671, Miss_rate = 0.503, Pending_hits = 429, Reservation_fails = 8989
	L1D_cache_core[10]: Access = 2883, Miss = 1425, Miss_rate = 0.494, Pending_hits = 402, Reservation_fails = 6044
	L1D_cache_core[11]: Access = 4817, Miss = 2678, Miss_rate = 0.556, Pending_hits = 515, Reservation_fails = 11268
	L1D_cache_core[12]: Access = 3295, Miss = 1642, Miss_rate = 0.498, Pending_hits = 439, Reservation_fails = 7492
	L1D_cache_core[13]: Access = 3537, Miss = 1928, Miss_rate = 0.545, Pending_hits = 498, Reservation_fails = 9712
	L1D_cache_core[14]: Access = 3640, Miss = 1942, Miss_rate = 0.534, Pending_hits = 420, Reservation_fails = 10549
	L1D_total_cache_accesses = 52725
	L1D_total_cache_misses = 27629
	L1D_total_cache_miss_rate = 0.5240
	L1D_total_cache_pending_hits = 6628
	L1D_total_cache_reservation_fails = 137261
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27192
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87281
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26712
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49980
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147720
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
363, 165, 449, 165, 813, 165, 307, 307, 210, 296, 464, 296, 662, 662, 380, 268, 165, 165, 307, 165, 447, 391, 251, 165, 333, 423, 490, 367, 423, 180, 180, 378, 363, 408, 841, 165, 533, 589, 307, 165, 600, 290, 742, 120, 318, 120, 374, 120, 
gpgpu_n_tot_thrd_icount = 8492256
gpgpu_n_tot_w_icount = 265383
gpgpu_n_stall_shd_mem = 145833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11697
gpgpu_n_mem_write_global = 16473
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292613
gpgpu_n_store_insn = 17883
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537685
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 142676
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:222403	W0_Idle:109438	W0_Scoreboard:400878	W1:114522	W2:22180	W3:4963	W4:713	W5:28	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 93576 {8:11697,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 659016 {40:16472,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1590792 {136:11697,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131784 {8:16473,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 84 
maxdqlatency = 0 
maxmflatency = 867 
averagemflatency = 316 
max_icnt2mem_latency = 595 
max_icnt2sh_latency = 45362 
mrq_lat_table:5020 	179 	240 	615 	442 	66 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9739 	15742 	2704 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7297 	1138 	1490 	4392 	8144 	5744 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5321 	4611 	1711 	68 	1 	0 	0 	2 	9 	38 	934 	9263 	6227 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        14        12        14        25        16        18        24        30        27        20        22        27        24        17        17 
dram[1]:        16        17        22        14        22        11        22        13        18        20        20        22        25        23        16        13 
dram[2]:        19        20        24        18        20        16        22        16        20        20        20        22        22        22        14        16 
dram[3]:        19        19        16        16        16        20        24        17        26        18        20        22        27        20        15        12 
dram[4]:        15        14        14        18        14        14        10        18        24        26        22        22        22        23        11        14 
dram[5]:         8        10        14        20        20        23        18        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2838      3572      5885      3991      4185      3437      4081      5590      6866      4016      5216      7243      4976      5416      2137      3304 
dram[1]:      3607      2907      3734      3525      4194      4485      3408      4560      4503      4011      8275      4730      2691      5577      5359      3946 
dram[2]:      3267      8918      5044      4881      4656      4178      3934      5115      4571      4281      5457      7515      7853      3635      3127      5578 
dram[3]:      2833      4794      4075      5079      2886      4679      5223      4002      4435      4210      5772      7569      4010      2356      2550      2702 
dram[4]:      3422      8940      3110      8058      3655      5478      4001      4339      4500      3612      4130      7448      2389      2434      3371      3079 
dram[5]:      2453      2397      4231      3537      3786      3717      3638      6255      4254      3504      5115      7559      2978      1813      5838      3247 
average row accesses per activate:
dram[0]:  6.181818  4.062500  3.761905  3.416667  4.263158  5.466667  3.375000  4.095238  4.388889  5.125000  4.700000  3.687500  6.285714  4.888889  4.333333  3.615385 
dram[1]:  4.533333  4.642857  4.166667  4.157895  4.944445  3.652174  4.315790  3.720000  3.640000  4.555555  4.615385  3.277778  5.428571  5.285714  6.000000  4.181818 
dram[2]:  5.066667  5.000000  3.545455  4.000000  3.800000  3.333333  4.200000  4.250000  3.791667  3.708333  6.333333  4.727273  3.461539  4.363636  5.375000  6.000000 
dram[3]:  4.875000  5.307693  3.818182  3.863636  6.600000  4.350000  5.714286  3.869565  3.653846  3.800000  3.263158  4.583333  5.285714  3.142857  4.500000  5.857143 
dram[4]:  5.500000  3.111111  6.181818  3.375000  3.818182  4.470588  3.000000  6.166667  3.100000  5.235294  4.466667  3.600000  3.214286  3.384615  4.555555  3.700000 
dram[5]:  4.055555  3.363636  5.250000  3.347826  3.260870  4.250000  4.523809  4.526316  3.956522  3.035714  3.555556  6.000000  4.333333  4.100000  6.142857  4.000000 
average row locality = 6567/1583 = 4.148452
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        37        48        53        51        52        51        57        51        52        38        51        44        44        39        47 
dram[1]:        40        37        45        47        57        53        52        61        59        55        48        49        38        37        42        46 
dram[2]:        43        36        50        53        47        51        52        56        57        58        45        46        45        47        43        42 
dram[3]:        47        38        53        53        37        55        51        56        64        64        51        46        37        44        45        41 
dram[4]:        44        53        39        52        55        47        57        44        62        59        56        44        45        44        41        37 
dram[5]:        45        48        52        48        46        52        65        54        61        57        53        41        39        41        43        44 
total reads: 4642
bank skew: 65/36 = 1.81
chip skew: 789/755 = 1.05
number of total write accesses:
dram[0]:        28        28        31        29        30        30        30        29        28        30         9         8         0         0         0         0 
dram[1]:        28        28        30        32        32        31        30        32        32        27        12        10         0         0         0         0 
dram[2]:        33        29        28        31        29        29        32        29        34        31        12         6         0         1         0         0 
dram[3]:        31        31        31        32        29        32        29        33        31        31        11         9         0         0         0         0 
dram[4]:        33        31        29        29        29        29        30        30        31        30        11        10         0         0         0         0 
dram[5]:        28        26        32        29        29        33        30        32        30        28        11         7         0         0         0         0 
total reads: 1925
min_bank_accesses = 0!
chip skew: 330/310 = 1.06
average mf latency per bank:
dram[0]:        520       461       499       515       498       605       515       618       694       719      1918      1858      2893      3153      3271      2596
dram[1]:        472       441       478       440       584       433       605       509       674       691      1655      1738      3934      3551      2534      2808
dram[2]:        494       517       557       539       489       423       683       639       686       718      1826      1784      2940      3262      2579      3302
dram[3]:        512       457       583       519       490       558       662       609       731       657      1555      1855      3529      2806      2882      2904
dram[4]:        682       481       655       587       741       476       791       659       746       687     26696      1767      3765      2997      4052      3418
dram[5]:        432       468       499       494       481       491       735       578       732       683      1561      2020      3138      3426      3255      2977
maximum mf latency per bank:
dram[0]:        703       832       681       684       606       703       732       699       720       718       723       709       654       645       671       698
dram[1]:        640       743       693       700       639       625       630       705       763       728       754       629       615       633       670       696
dram[2]:        605       647       723       622       693       579       673       760       794       806       600       603       614       627       662       692
dram[3]:        710       621       680       678       702       739       680       736       674       708       716       668       639       657       659       699
dram[4]:        738       672       815       721       762       604       867       718       774       710       810       646       719       631       713       661
dram[5]:        655       620       623       715       693       701       685       738       712       647       664       705       639       654       646       649

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59875 n_nop=57573 n_act=249 n_pre=233 n_req=1065 n_rd=1510 n_write=310 bw_util=0.0304
n_activity=14641 dram_eff=0.1243
bk0: 80a 59058i bk1: 74a 59018i bk2: 96a 58720i bk3: 106a 58625i bk4: 102a 58768i bk5: 104a 58755i bk6: 102a 58577i bk7: 114a 58598i bk8: 102a 58779i bk9: 104a 58807i bk10: 76a 59260i bk11: 102a 59082i bk12: 88a 59385i bk13: 88a 59395i bk14: 78a 59476i bk15: 94a 59301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0746889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59875 n_nop=57521 n_act=257 n_pre=241 n_req=1090 n_rd=1532 n_write=324 bw_util=0.031
n_activity=15307 dram_eff=0.1213
bk0: 80a 58974i bk1: 74a 59044i bk2: 90a 58754i bk3: 94a 58764i bk4: 114a 58717i bk5: 106a 58612i bk6: 104a 58747i bk7: 122a 58553i bk8: 118a 58493i bk9: 110a 58825i bk10: 96a 59127i bk11: 98a 58943i bk12: 76a 59495i bk13: 74a 59450i bk14: 84a 59442i bk15: 92a 59319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0756075
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59875 n_nop=57501 n_act=262 n_pre=246 n_req=1095 n_rd=1542 n_write=324 bw_util=0.03116
n_activity=15269 dram_eff=0.1222
bk0: 86a 58914i bk1: 72a 59001i bk2: 100a 58697i bk3: 106a 58730i bk4: 94a 58693i bk5: 102a 58572i bk6: 104a 58582i bk7: 112a 58646i bk8: 114a 58498i bk9: 116a 58602i bk10: 90a 59196i bk11: 92a 59256i bk12: 90a 59328i bk13: 94a 59293i bk14: 86a 59484i bk15: 84a 59514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0685261
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59875 n_nop=57477 n_act=260 n_pre=244 n_req=1112 n_rd=1564 n_write=330 bw_util=0.03163
n_activity=16053 dram_eff=0.118
bk0: 94a 58854i bk1: 76a 59004i bk2: 106a 58724i bk3: 106a 58532i bk4: 74a 58983i bk5: 110a 58650i bk6: 102a 58931i bk7: 112a 58620i bk8: 128a 58559i bk9: 128a 58524i bk10: 102a 59029i bk11: 92a 59165i bk12: 74a 59493i bk13: 88a 59253i bk14: 90a 59356i bk15: 82a 59511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0866806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x80229480, atomic=0 1 entries : 0x7f7f352e64a0 :  mf: uid=377646, sid11:w31, part=4, addr=0x802294c0, load , size=32, unknown  status = IN_PARTITION_DRAM (45360), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59875 n_nop=57452 n_act=279 n_pre=263 n_req=1101 n_rd=1558 n_write=323 bw_util=0.03142
n_activity=16500 dram_eff=0.114
bk0: 88a 58949i bk1: 106a 58480i bk2: 78a 59067i bk3: 104a 58695i bk4: 110a 58721i bk5: 94a 58797i bk6: 114a 58516i bk7: 88a 59003i bk8: 124a 58490i bk9: 118a 58742i bk10: 112a 59062i bk11: 88a 59081i bk12: 90a 59262i bk13: 88a 59241i bk14: 82a 59449i bk15: 74a 59457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0814196
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59875 n_nop=57445 n_act=276 n_pre=260 n_req=1104 n_rd=1578 n_write=316 bw_util=0.03163
n_activity=15989 dram_eff=0.1185
bk0: 90a 58912i bk1: 96a 58829i bk2: 104a 58831i bk3: 96a 58653i bk4: 92a 58709i bk5: 104a 58589i bk6: 130a 58621i bk7: 108a 58728i bk8: 122a 58620i bk9: 114a 58564i bk10: 106a 58987i bk11: 82a 59265i bk12: 78a 59394i bk13: 82a 59405i bk14: 86a 59482i bk15: 88a 59369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0751733

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1942, Miss = 362, Miss_rate = 0.186, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 2025, Miss = 393, Miss_rate = 0.194, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1991, Miss = 381, Miss_rate = 0.191, Pending_hits = 7, Reservation_fails = 109
L2_cache_bank[3]: Access = 1917, Miss = 385, Miss_rate = 0.201, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[4]: Access = 1966, Miss = 382, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2041, Miss = 389, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1995, Miss = 385, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1943, Miss = 397, Miss_rate = 0.204, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 6443, Miss = 399, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 2003, Miss = 380, Miss_rate = 0.190, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 2030, Miss = 404, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1949, Miss = 385, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 28245
L2_total_cache_misses = 4642
L2_total_cache_miss_rate = 0.1643
L2_total_cache_pending_hits = 61
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2745
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1892
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=75303
icnt_total_pkts_simt_to_mem=44721
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.2171
	minimum = 6
	maximum = 469
Network latency average = 35.4431
	minimum = 6
	maximum = 390
Slowest packet = 9867
Flit latency average = 28.4651
	minimum = 6
	maximum = 389
Slowest flit = 71266
Fragmentation average = 0.0474387
	minimum = 0
	maximum = 230
Injected packet rate average = 0.0688012
	minimum = 0.0481013 (at node 10)
	maximum = 0.217349 (at node 23)
Accepted packet rate average = 0.0688012
	minimum = 0.0481013 (at node 10)
	maximum = 0.217349 (at node 23)
Injected flit rate average = 0.143092
	minimum = 0.0782204 (at node 10)
	maximum = 0.335145 (at node 23)
Accepted flit rate average= 0.143092
	minimum = 0.0950484 (at node 15)
	maximum = 0.405249 (at node 23)
Injected packet length average = 2.07979
Accepted packet length average = 2.07979
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2204 (4 samples)
	minimum = 6 (4 samples)
	maximum = 147.25 (4 samples)
Network latency average = 15.4144 (4 samples)
	minimum = 6 (4 samples)
	maximum = 120 (4 samples)
Flit latency average = 12.8554 (4 samples)
	minimum = 6 (4 samples)
	maximum = 117.5 (4 samples)
Fragmentation average = 0.0118597 (4 samples)
	minimum = 0 (4 samples)
	maximum = 57.5 (4 samples)
Injected packet rate average = 0.026801 (4 samples)
	minimum = 0.0169399 (4 samples)
	maximum = 0.0785709 (4 samples)
Accepted packet rate average = 0.026801 (4 samples)
	minimum = 0.0169399 (4 samples)
	maximum = 0.0785709 (4 samples)
Injected flit rate average = 0.0595989 (4 samples)
	minimum = 0.0251013 (4 samples)
	maximum = 0.141473 (4 samples)
Accepted flit rate average = 0.0595989 (4 samples)
	minimum = 0.0338691 (4 samples)
	maximum = 0.155534 (4 samples)
Injected packet size average = 2.22376 (4 samples)
Accepted packet size average = 2.22376 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 174515 (inst/sec)
gpgpu_simulation_rate = 2061 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,45363)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,45363)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,45363)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,45363)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,45363)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,45363)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,45363)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(24,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(59,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(28,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 46363  inst.: 4154070 (ipc=314.7) sim_rate=180611 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:17:05 2016
GPGPU-Sim uArch: cycles simulated: 47863  inst.: 4167935 (ipc=131.4) sim_rate=173663 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:17:06 2016
GPGPU-Sim uArch: cycles simulated: 49363  inst.: 4179501 (ipc=85.0) sim_rate=167180 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:17:07 2016
GPGPU-Sim uArch: cycles simulated: 51363  inst.: 4194009 (ipc=59.1) sim_rate=161308 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:17:08 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(24,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 52863  inst.: 4205952 (ipc=48.9) sim_rate=155776 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:17:09 2016
GPGPU-Sim uArch: cycles simulated: 54863  inst.: 4221214 (ipc=40.2) sim_rate=150757 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:17:10 2016
GPGPU-Sim uArch: cycles simulated: 56363  inst.: 4232914 (ipc=35.8) sim_rate=145962 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:17:11 2016
GPGPU-Sim uArch: cycles simulated: 58363  inst.: 4248862 (ipc=31.5) sim_rate=141628 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:17:12 2016
GPGPU-Sim uArch: cycles simulated: 59863  inst.: 4259652 (ipc=29.0) sim_rate=137408 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:17:13 2016
GPGPU-Sim uArch: cycles simulated: 61863  inst.: 4274728 (ipc=26.4) sim_rate=133585 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:17:14 2016
GPGPU-Sim uArch: cycles simulated: 63363  inst.: 4286346 (ipc=24.8) sim_rate=129889 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:17:15 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(59,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 65363  inst.: 4300512 (ipc=23.1) sim_rate=126485 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:17:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20860,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20861,45363)
GPGPU-Sim uArch: cycles simulated: 66863  inst.: 4314039 (ipc=22.1) sim_rate=123258 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:17:17 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22591,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22592,45363)
GPGPU-Sim uArch: cycles simulated: 68863  inst.: 4332420 (ipc=21.0) sim_rate=120345 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:17:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24679,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24680,45363)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24728,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24729,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25024,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25025,45363)
GPGPU-Sim uArch: cycles simulated: 70863  inst.: 4354682 (ipc=20.2) sim_rate=117694 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:17:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26715,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26716,45363)
GPGPU-Sim uArch: cycles simulated: 72363  inst.: 4370474 (ipc=19.7) sim_rate=115012 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:17:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27019,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27020,45363)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27055,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27056,45363)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27919,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27920,45363)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28110,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28111,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28340,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28341,45363)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(98,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 74363  inst.: 4396550 (ipc=19.2) sim_rate=112732 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:17:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29650,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29651,45363)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29978,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29979,45363)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30805,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30806,45363)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30893,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30894,45363)
GPGPU-Sim uArch: cycles simulated: 76363  inst.: 4422631 (ipc=18.8) sim_rate=110565 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:17:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31752,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31753,45363)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31760,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31761,45363)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32002,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32003,45363)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32193,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32194,45363)
GPGPU-Sim uArch: cycles simulated: 77863  inst.: 4451075 (ipc=18.8) sim_rate=108562 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:17:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32522,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32523,45363)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33496,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33497,45363)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33741,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33742,45363)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (33803,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(33804,45363)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33849,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33850,45363)
GPGPU-Sim uArch: cycles simulated: 79863  inst.: 4485682 (ipc=18.7) sim_rate=106801 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:17:24 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(34,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35069,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35070,45363)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35119,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35120,45363)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35143,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35144,45363)
GPGPU-Sim uArch: cycles simulated: 81863  inst.: 4513583 (ipc=18.5) sim_rate=104967 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:17:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36942,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36943,45363)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37391,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37392,45363)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37773,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37774,45363)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37880,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37881,45363)
GPGPU-Sim uArch: cycles simulated: 83363  inst.: 4534243 (ipc=18.3) sim_rate=103050 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:17:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38781,45363), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38782,45363)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38857,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38858,45363)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39446,45363), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39447,45363)
GPGPU-Sim uArch: cycles simulated: 85363  inst.: 4564354 (ipc=18.1) sim_rate=101430 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:17:27 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(119,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 87363  inst.: 4583645 (ipc=17.7) sim_rate=99644 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:17:28 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42218,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(42219,45363)
GPGPU-Sim uArch: cycles simulated: 89363  inst.: 4605409 (ipc=17.4) sim_rate=97987 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:17:29 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44391,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(44392,45363)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (44951,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(44952,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45110,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(45111,45363)
GPGPU-Sim uArch: cycles simulated: 90863  inst.: 4624598 (ipc=17.3) sim_rate=96345 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:17:30 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46247,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(46248,45363)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47135,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(47136,45363)
GPGPU-Sim uArch: cycles simulated: 92863  inst.: 4649796 (ipc=17.1) sim_rate=94893 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:17:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47791,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(47792,45363)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (48947,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(48948,45363)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49110,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49111,45363)
GPGPU-Sim uArch: cycles simulated: 94863  inst.: 4675198 (ipc=16.9) sim_rate=93503 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:17:32 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(112,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (50358,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(50359,45363)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (50460,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(50461,45363)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50896,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50897,45363)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (50965,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(50966,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (51338,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(51339,45363)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (51350,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(51351,45363)
GPGPU-Sim uArch: cycles simulated: 96863  inst.: 4709433 (ipc=16.9) sim_rate=92341 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:17:33 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (51523,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(51524,45363)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (52512,45363), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(52513,45363)
GPGPU-Sim uArch: cycles simulated: 98363  inst.: 4731621 (ipc=16.8) sim_rate=90992 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:17:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (53043,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(53044,45363)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (54704,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(54705,45363)
GPGPU-Sim uArch: cycles simulated: 100363  inst.: 4759244 (ipc=16.7) sim_rate=89797 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:17:35 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(119,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 102363  inst.: 4780273 (ipc=16.5) sim_rate=88523 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:17:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (57003,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(57004,45363)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (57035,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(57036,45363)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (57657,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(57658,45363)
GPGPU-Sim uArch: cycles simulated: 103863  inst.: 4805558 (ipc=16.5) sim_rate=87373 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:17:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (58812,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(58813,45363)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (58976,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(58977,45363)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (59859,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(59860,45363)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (59930,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(59931,45363)
GPGPU-Sim uArch: cycles simulated: 105863  inst.: 4836922 (ipc=16.5) sim_rate=86373 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:17:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (60543,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(60544,45363)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (61098,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(61099,45363)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (61966,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(61967,45363)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (62220,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(62221,45363)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (62454,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(62455,45363)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(154,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 107863  inst.: 4866396 (ipc=16.4) sim_rate=85375 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:17:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (63149,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(63150,45363)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (63539,45363), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(63540,45363)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (63715,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(63716,45363)
GPGPU-Sim uArch: cycles simulated: 109363  inst.: 4892510 (ipc=16.5) sim_rate=84353 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:17:40 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (64401,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(64402,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (65658,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(65659,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (65787,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(65788,45363)
GPGPU-Sim uArch: cycles simulated: 111363  inst.: 4921337 (ipc=16.4) sim_rate=83412 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:17:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (66641,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(66642,45363)
GPGPU-Sim uArch: cycles simulated: 112863  inst.: 4941949 (ipc=16.3) sim_rate=82365 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:17:42 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (68972,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(68973,45363)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(132,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (69130,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(69131,45363)
GPGPU-Sim uArch: cycles simulated: 114863  inst.: 4967110 (ipc=16.2) sim_rate=81428 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:17:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (70973,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(70974,45363)
GPGPU-Sim uArch: cycles simulated: 116863  inst.: 4990020 (ipc=16.1) sim_rate=80484 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:17:44 2016
GPGPU-Sim uArch: cycles simulated: 118363  inst.: 5007293 (ipc=16.0) sim_rate=79480 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:17:45 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (73227,45363), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(73228,45363)
GPGPU-Sim uArch: cycles simulated: 120363  inst.: 5033894 (ipc=15.9) sim_rate=78654 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:17:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (75510,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(75511,45363)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (75853,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(75854,45363)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (76219,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(76220,45363)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(132,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (76856,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(76857,45363)
GPGPU-Sim uArch: cycles simulated: 122363  inst.: 5065657 (ipc=15.9) sim_rate=77933 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:17:47 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (77033,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(77034,45363)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (77968,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(77969,45363)
GPGPU-Sim uArch: cycles simulated: 123863  inst.: 5088451 (ipc=15.9) sim_rate=77097 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:17:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (79903,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(79904,45363)
GPGPU-Sim uArch: cycles simulated: 125863  inst.: 5118857 (ipc=15.9) sim_rate=76400 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:17:49 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (80525,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(80526,45363)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (81782,45363), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(81783,45363)
GPGPU-Sim uArch: cycles simulated: 127863  inst.: 5145780 (ipc=15.8) sim_rate=75673 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:17:50 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(148,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (83132,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(83133,45363)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (83915,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(83916,45363)
GPGPU-Sim uArch: cycles simulated: 129863  inst.: 5173609 (ipc=15.8) sim_rate=74979 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:17:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (84605,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(84606,45363)
GPGPU-Sim uArch: cycles simulated: 131363  inst.: 5194872 (ipc=15.8) sim_rate=74212 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:17:52 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (87117,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(87118,45363)
GPGPU-Sim uArch: cycles simulated: 133363  inst.: 5219536 (ipc=15.7) sim_rate=73514 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:17:53 2016
GPGPU-Sim uArch: cycles simulated: 135363  inst.: 5240535 (ipc=15.6) sim_rate=72785 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:17:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (90357,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(90358,45363)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(179,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (90787,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(90788,45363)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (91192,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(91193,45363)
GPGPU-Sim uArch: cycles simulated: 137363  inst.: 5273365 (ipc=15.6) sim_rate=72237 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:17:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (92515,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(92516,45363)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (93731,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(93732,45363)
GPGPU-Sim uArch: cycles simulated: 139363  inst.: 5299771 (ipc=15.5) sim_rate=71618 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:17:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (94338,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(94339,45363)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (94430,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(94431,45363)
GPGPU-Sim uArch: cycles simulated: 140863  inst.: 5322889 (ipc=15.5) sim_rate=70971 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:17:57 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(122,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 142863  inst.: 5344229 (ipc=15.4) sim_rate=70318 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:17:58 2016
GPGPU-Sim uArch: cycles simulated: 144863  inst.: 5367082 (ipc=15.4) sim_rate=69702 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:17:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (99711,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(99712,45363)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (100893,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(100894,45363)
GPGPU-Sim uArch: cycles simulated: 146863  inst.: 5396820 (ipc=15.3) sim_rate=69190 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:18:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (101975,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(101976,45363)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (102207,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(102208,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (102238,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(102239,45363)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (103048,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(103049,45363)
GPGPU-Sim uArch: cycles simulated: 148863  inst.: 5430865 (ipc=15.4) sim_rate=68745 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:18:01 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(119,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (104959,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(104960,45363)
GPGPU-Sim uArch: cycles simulated: 150363  inst.: 5452169 (ipc=15.4) sim_rate=68152 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:18:02 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (106513,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(106514,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (106902,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(106903,45363)
GPGPU-Sim uArch: cycles simulated: 152363  inst.: 5483248 (ipc=15.4) sim_rate=67694 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:18:03 2016
GPGPU-Sim uArch: cycles simulated: 154363  inst.: 5509821 (ipc=15.3) sim_rate=67192 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:18:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (110471,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(110472,45363)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(128,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 156363  inst.: 5533530 (ipc=15.3) sim_rate=66669 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:18:05 2016
GPGPU-Sim uArch: cycles simulated: 158363  inst.: 5554579 (ipc=15.2) sim_rate=66125 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:18:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (113317,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(113318,45363)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (114960,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(114961,45363)
GPGPU-Sim uArch: cycles simulated: 160363  inst.: 5581589 (ipc=15.2) sim_rate=65665 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:18:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (115463,45363), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(115464,45363)
GPGPU-Sim uArch: cycles simulated: 162363  inst.: 5612046 (ipc=15.2) sim_rate=65256 (inst/sec) elapsed = 0:0:01:26 / Wed Mar  2 01:18:08 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(179,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 164363  inst.: 5634258 (ipc=15.1) sim_rate=64761 (inst/sec) elapsed = 0:0:01:27 / Wed Mar  2 01:18:09 2016
GPGPU-Sim uArch: cycles simulated: 166363  inst.: 5659368 (ipc=15.0) sim_rate=64311 (inst/sec) elapsed = 0:0:01:28 / Wed Mar  2 01:18:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (121626,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(121627,45363)
GPGPU-Sim uArch: cycles simulated: 168363  inst.: 5684606 (ipc=15.0) sim_rate=63871 (inst/sec) elapsed = 0:0:01:29 / Wed Mar  2 01:18:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (123648,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(123649,45363)
GPGPU-Sim uArch: cycles simulated: 170363  inst.: 5711204 (ipc=15.0) sim_rate=63457 (inst/sec) elapsed = 0:0:01:30 / Wed Mar  2 01:18:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (125249,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(125250,45363)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(197,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (126014,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(126015,45363)
GPGPU-Sim uArch: cycles simulated: 172363  inst.: 5740763 (ipc=15.0) sim_rate=63085 (inst/sec) elapsed = 0:0:01:31 / Wed Mar  2 01:18:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (127613,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(127614,45363)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (128985,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(128986,45363)
GPGPU-Sim uArch: cycles simulated: 174363  inst.: 5769882 (ipc=15.0) sim_rate=62716 (inst/sec) elapsed = 0:0:01:32 / Wed Mar  2 01:18:14 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (130258,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(130259,45363)
GPGPU-Sim uArch: cycles simulated: 176363  inst.: 5797496 (ipc=14.9) sim_rate=62338 (inst/sec) elapsed = 0:0:01:33 / Wed Mar  2 01:18:15 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (132170,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(132171,45363)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(136,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (132569,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(132570,45363)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (133047,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(133048,45363)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (133117,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(133118,45363)
GPGPU-Sim uArch: cycles simulated: 178863  inst.: 5833402 (ipc=14.9) sim_rate=62057 (inst/sec) elapsed = 0:0:01:34 / Wed Mar  2 01:18:16 2016
GPGPU-Sim uArch: cycles simulated: 180363  inst.: 5854660 (ipc=14.9) sim_rate=61628 (inst/sec) elapsed = 0:0:01:35 / Wed Mar  2 01:18:17 2016
GPGPU-Sim uArch: cycles simulated: 182863  inst.: 5882755 (ipc=14.9) sim_rate=61278 (inst/sec) elapsed = 0:0:01:36 / Wed Mar  2 01:18:18 2016
GPGPU-Sim uArch: cycles simulated: 184863  inst.: 5905126 (ipc=14.8) sim_rate=60877 (inst/sec) elapsed = 0:0:01:37 / Wed Mar  2 01:18:19 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(129,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (140218,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(140219,45363)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (141451,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(141452,45363)
GPGPU-Sim uArch: cycles simulated: 186863  inst.: 5935564 (ipc=14.8) sim_rate=60566 (inst/sec) elapsed = 0:0:01:38 / Wed Mar  2 01:18:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (142093,45363), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(142094,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (143387,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(143388,45363)
GPGPU-Sim uArch: cycles simulated: 188863  inst.: 5965076 (ipc=14.8) sim_rate=60253 (inst/sec) elapsed = 0:0:01:39 / Wed Mar  2 01:18:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (143743,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(143744,45363)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (145494,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(145495,45363)
GPGPU-Sim uArch: cycles simulated: 190863  inst.: 5999137 (ipc=14.8) sim_rate=59991 (inst/sec) elapsed = 0:0:01:40 / Wed Mar  2 01:18:22 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(145,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (146885,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(146886,45363)
GPGPU-Sim uArch: cycles simulated: 192863  inst.: 6027964 (ipc=14.8) sim_rate=59682 (inst/sec) elapsed = 0:0:01:41 / Wed Mar  2 01:18:23 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (149056,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(149057,45363)
GPGPU-Sim uArch: cycles simulated: 194863  inst.: 6051774 (ipc=14.8) sim_rate=59331 (inst/sec) elapsed = 0:0:01:42 / Wed Mar  2 01:18:24 2016
GPGPU-Sim uArch: cycles simulated: 196863  inst.: 6078033 (ipc=14.8) sim_rate=59010 (inst/sec) elapsed = 0:0:01:43 / Wed Mar  2 01:18:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (152941,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(152942,45363)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(193,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 198863  inst.: 6107292 (ipc=14.8) sim_rate=58723 (inst/sec) elapsed = 0:0:01:44 / Wed Mar  2 01:18:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (154918,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(154919,45363)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (155167,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(155168,45363)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (155199,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(155200,45363)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (155437,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(155438,45363)
GPGPU-Sim uArch: cycles simulated: 200863  inst.: 6136808 (ipc=14.8) sim_rate=58445 (inst/sec) elapsed = 0:0:01:45 / Wed Mar  2 01:18:27 2016
GPGPU-Sim uArch: cycles simulated: 202863  inst.: 6168700 (ipc=14.8) sim_rate=58195 (inst/sec) elapsed = 0:0:01:46 / Wed Mar  2 01:18:28 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(180,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 204863  inst.: 6195479 (ipc=14.8) sim_rate=57901 (inst/sec) elapsed = 0:0:01:47 / Wed Mar  2 01:18:29 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (161226,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(161227,45363)
GPGPU-Sim uArch: cycles simulated: 206863  inst.: 6221432 (ipc=14.7) sim_rate=57605 (inst/sec) elapsed = 0:0:01:48 / Wed Mar  2 01:18:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (161770,45363), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(161771,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (161834,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(161835,45363)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (162515,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(162516,45363)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (163224,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(163225,45363)
GPGPU-Sim uArch: cycles simulated: 208863  inst.: 6252979 (ipc=14.8) sim_rate=57366 (inst/sec) elapsed = 0:0:01:49 / Wed Mar  2 01:18:31 2016
GPGPU-Sim uArch: cycles simulated: 210863  inst.: 6283511 (ipc=14.8) sim_rate=57122 (inst/sec) elapsed = 0:0:01:50 / Wed Mar  2 01:18:32 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(144,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 212863  inst.: 6312300 (ipc=14.8) sim_rate=56867 (inst/sec) elapsed = 0:0:01:51 / Wed Mar  2 01:18:33 2016
GPGPU-Sim uArch: cycles simulated: 214863  inst.: 6335342 (ipc=14.7) sim_rate=56565 (inst/sec) elapsed = 0:0:01:52 / Wed Mar  2 01:18:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (169545,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(169546,45363)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (170303,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(170304,45363)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (170933,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(170934,45363)
GPGPU-Sim uArch: cycles simulated: 216863  inst.: 6366050 (ipc=14.7) sim_rate=56336 (inst/sec) elapsed = 0:0:01:53 / Wed Mar  2 01:18:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (172596,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(172597,45363)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(231,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (173428,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(173429,45363)
GPGPU-Sim uArch: cycles simulated: 218863  inst.: 6398640 (ipc=14.8) sim_rate=56128 (inst/sec) elapsed = 0:0:01:54 / Wed Mar  2 01:18:36 2016
GPGPU-Sim uArch: cycles simulated: 220363  inst.: 6421228 (ipc=14.8) sim_rate=55836 (inst/sec) elapsed = 0:0:01:55 / Wed Mar  2 01:18:37 2016
GPGPU-Sim uArch: cycles simulated: 222363  inst.: 6448854 (ipc=14.7) sim_rate=55593 (inst/sec) elapsed = 0:0:01:56 / Wed Mar  2 01:18:38 2016
GPGPU-Sim uArch: cycles simulated: 224363  inst.: 6480404 (ipc=14.8) sim_rate=55388 (inst/sec) elapsed = 0:0:01:57 / Wed Mar  2 01:18:39 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(213,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (181184,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(181185,45363)
GPGPU-Sim uArch: cycles simulated: 226863  inst.: 6516741 (ipc=14.8) sim_rate=55226 (inst/sec) elapsed = 0:0:01:58 / Wed Mar  2 01:18:40 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (181771,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(181772,45363)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (182495,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(182496,45363)
GPGPU-Sim uArch: cycles simulated: 228363  inst.: 6542868 (ipc=14.8) sim_rate=54982 (inst/sec) elapsed = 0:0:01:59 / Wed Mar  2 01:18:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (183190,45363), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(183191,45363)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (184305,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(184306,45363)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(191,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 230363  inst.: 6578680 (ipc=14.8) sim_rate=54822 (inst/sec) elapsed = 0:0:02:00 / Wed Mar  2 01:18:42 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (185964,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(185965,45363)
GPGPU-Sim uArch: cycles simulated: 232363  inst.: 6606882 (ipc=14.8) sim_rate=54602 (inst/sec) elapsed = 0:0:02:01 / Wed Mar  2 01:18:43 2016
GPGPU-Sim uArch: cycles simulated: 234363  inst.: 6633718 (ipc=14.8) sim_rate=54374 (inst/sec) elapsed = 0:0:02:02 / Wed Mar  2 01:18:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (190467,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(190468,45363)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (190805,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(190806,45363)
GPGPU-Sim uArch: cycles simulated: 236363  inst.: 6662552 (ipc=14.8) sim_rate=54167 (inst/sec) elapsed = 0:0:02:03 / Wed Mar  2 01:18:45 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(228,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 238363  inst.: 6692668 (ipc=14.8) sim_rate=53973 (inst/sec) elapsed = 0:0:02:04 / Wed Mar  2 01:18:46 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (193335,45363), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(193336,45363)
GPGPU-Sim uArch: cycles simulated: 240363  inst.: 6724656 (ipc=14.8) sim_rate=53797 (inst/sec) elapsed = 0:0:02:05 / Wed Mar  2 01:18:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (195207,45363), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(195208,45363)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (195349,45363), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(195350,45363)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (196723,45363), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(196724,45363)
GPGPU-Sim uArch: cycles simulated: 242363  inst.: 6759098 (ipc=14.8) sim_rate=53643 (inst/sec) elapsed = 0:0:02:06 / Wed Mar  2 01:18:48 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(228,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (197708,45363), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(197709,45363)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (198734,45363), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(198735,45363)
GPGPU-Sim uArch: cycles simulated: 244363  inst.: 6792667 (ipc=14.8) sim_rate=53485 (inst/sec) elapsed = 0:0:02:07 / Wed Mar  2 01:18:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (199441,45363), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(199442,45363)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (200496,45363), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(200497,45363)
GPGPU-Sim uArch: cycles simulated: 246363  inst.: 6826189 (ipc=14.9) sim_rate=53329 (inst/sec) elapsed = 0:0:02:08 / Wed Mar  2 01:18:50 2016
GPGPU-Sim uArch: cycles simulated: 247863  inst.: 6847575 (ipc=14.9) sim_rate=53081 (inst/sec) elapsed = 0:0:02:09 / Wed Mar  2 01:18:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (203231,45363), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(203232,45363)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(240,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (203470,45363), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(203471,45363)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (203986,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(203987,45363)
GPGPU-Sim uArch: cycles simulated: 249863  inst.: 6885328 (ipc=14.9) sim_rate=52964 (inst/sec) elapsed = 0:0:02:10 / Wed Mar  2 01:18:52 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (205698,45363), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(205699,45363)
GPGPU-Sim uArch: cycles simulated: 251863  inst.: 6918415 (ipc=14.9) sim_rate=52812 (inst/sec) elapsed = 0:0:02:11 / Wed Mar  2 01:18:53 2016
GPGPU-Sim uArch: cycles simulated: 253863  inst.: 6944811 (ipc=14.9) sim_rate=52612 (inst/sec) elapsed = 0:0:02:12 / Wed Mar  2 01:18:54 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (209096,45363), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(209097,45363)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (209116,45363), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(209117,45363)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(254,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 255863  inst.: 6977254 (ipc=14.9) sim_rate=52460 (inst/sec) elapsed = 0:0:02:13 / Wed Mar  2 01:18:55 2016
GPGPU-Sim uArch: cycles simulated: 257863  inst.: 7007219 (ipc=14.9) sim_rate=52292 (inst/sec) elapsed = 0:0:02:14 / Wed Mar  2 01:18:56 2016
GPGPU-Sim uArch: cycles simulated: 259863  inst.: 7033928 (ipc=14.9) sim_rate=52103 (inst/sec) elapsed = 0:0:02:15 / Wed Mar  2 01:18:57 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (214711,45363), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(214712,45363)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(238,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 261863  inst.: 7063552 (ipc=14.9) sim_rate=51937 (inst/sec) elapsed = 0:0:02:16 / Wed Mar  2 01:18:58 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (216584,45363), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (217928,45363), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (218153,45363), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 263863  inst.: 7090479 (ipc=14.9) sim_rate=51755 (inst/sec) elapsed = 0:0:02:17 / Wed Mar  2 01:18:59 2016
GPGPU-Sim uArch: cycles simulated: 265863  inst.: 7114725 (ipc=14.9) sim_rate=51555 (inst/sec) elapsed = 0:0:02:18 / Wed Mar  2 01:19:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (221049,45363), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267863  inst.: 7138602 (ipc=14.8) sim_rate=51356 (inst/sec) elapsed = 0:0:02:19 / Wed Mar  2 01:19:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (222679,45363), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(198,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (224042,45363), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 269863  inst.: 7167600 (ipc=14.8) sim_rate=51197 (inst/sec) elapsed = 0:0:02:20 / Wed Mar  2 01:19:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (225349,45363), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (225601,45363), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 272363  inst.: 7206997 (ipc=14.8) sim_rate=51113 (inst/sec) elapsed = 0:0:02:21 / Wed Mar  2 01:19:03 2016
GPGPU-Sim uArch: cycles simulated: 274363  inst.: 7236198 (ipc=14.8) sim_rate=50959 (inst/sec) elapsed = 0:0:02:22 / Wed Mar  2 01:19:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (229022,45363), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(242,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (229480,45363), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 276363  inst.: 7264147 (ipc=14.8) sim_rate=50798 (inst/sec) elapsed = 0:0:02:23 / Wed Mar  2 01:19:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (231769,45363), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 278863  inst.: 7300077 (ipc=14.8) sim_rate=50694 (inst/sec) elapsed = 0:0:02:24 / Wed Mar  2 01:19:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (234028,45363), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 280863  inst.: 7326101 (ipc=14.8) sim_rate=50524 (inst/sec) elapsed = 0:0:02:25 / Wed Mar  2 01:19:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (235692,45363), 4 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(239,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 283363  inst.: 7363149 (ipc=14.8) sim_rate=50432 (inst/sec) elapsed = 0:0:02:26 / Wed Mar  2 01:19:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (238370,45363), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (238734,45363), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 285363  inst.: 7392244 (ipc=14.8) sim_rate=50287 (inst/sec) elapsed = 0:0:02:27 / Wed Mar  2 01:19:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (242300,45363), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 287863  inst.: 7427925 (ipc=14.8) sim_rate=50188 (inst/sec) elapsed = 0:0:02:28 / Wed Mar  2 01:19:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (242595,45363), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(248,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 289863  inst.: 7456985 (ipc=14.8) sim_rate=50046 (inst/sec) elapsed = 0:0:02:29 / Wed Mar  2 01:19:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (246311,45363), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 292363  inst.: 7494242 (ipc=14.8) sim_rate=49961 (inst/sec) elapsed = 0:0:02:30 / Wed Mar  2 01:19:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (247679,45363), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (248321,45363), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 294363  inst.: 7523488 (ipc=14.8) sim_rate=49824 (inst/sec) elapsed = 0:0:02:31 / Wed Mar  2 01:19:13 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (249053,45363), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (249109,45363), 5 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(219,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (249762,45363), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (249934,45363), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (250967,45363), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 296863  inst.: 7556379 (ipc=14.8) sim_rate=49713 (inst/sec) elapsed = 0:0:02:32 / Wed Mar  2 01:19:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (252827,45363), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 299363  inst.: 7593306 (ipc=14.8) sim_rate=49629 (inst/sec) elapsed = 0:0:02:33 / Wed Mar  2 01:19:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (255734,45363), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 301863  inst.: 7621271 (ipc=14.7) sim_rate=49488 (inst/sec) elapsed = 0:0:02:34 / Wed Mar  2 01:19:16 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(248,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (258098,45363), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 303863  inst.: 7647245 (ipc=14.7) sim_rate=49337 (inst/sec) elapsed = 0:0:02:35 / Wed Mar  2 01:19:17 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (258868,45363), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (258874,45363), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (259707,45363), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 306363  inst.: 7677724 (ipc=14.7) sim_rate=49216 (inst/sec) elapsed = 0:0:02:36 / Wed Mar  2 01:19:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (261205,45363), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (262032,45363), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (262982,45363), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 308863  inst.: 7708184 (ipc=14.7) sim_rate=49096 (inst/sec) elapsed = 0:0:02:37 / Wed Mar  2 01:19:19 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(236,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (265403,45363), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 311363  inst.: 7738734 (ipc=14.7) sim_rate=48979 (inst/sec) elapsed = 0:0:02:38 / Wed Mar  2 01:19:20 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (266623,45363), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (266876,45363), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (267706,45363), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (268112,45363), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 313863  inst.: 7771697 (ipc=14.6) sim_rate=48878 (inst/sec) elapsed = 0:0:02:39 / Wed Mar  2 01:19:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (270724,45363), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (270867,45363), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 316363  inst.: 7802398 (ipc=14.6) sim_rate=48764 (inst/sec) elapsed = 0:0:02:40 / Wed Mar  2 01:19:22 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(231,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (272380,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (272391,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (272640,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 318863  inst.: 7831989 (ipc=14.6) sim_rate=48645 (inst/sec) elapsed = 0:0:02:41 / Wed Mar  2 01:19:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (274262,45363), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (274527,45363), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 321863  inst.: 7866950 (ipc=14.6) sim_rate=48561 (inst/sec) elapsed = 0:0:02:42 / Wed Mar  2 01:19:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (276802,45363), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (277456,45363), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (278261,45363), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 324363  inst.: 7898048 (ipc=14.5) sim_rate=48454 (inst/sec) elapsed = 0:0:02:43 / Wed Mar  2 01:19:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (279765,45363), 3 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(254,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (280362,45363), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (280806,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (280936,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (281313,45363), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 327363  inst.: 7932975 (ipc=14.5) sim_rate=48371 (inst/sec) elapsed = 0:0:02:44 / Wed Mar  2 01:19:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (282129,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (282740,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (283433,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (283522,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (283838,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (284261,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 330363  inst.: 7968073 (ipc=14.5) sim_rate=48291 (inst/sec) elapsed = 0:0:02:45 / Wed Mar  2 01:19:27 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (285451,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (285511,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (285608,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (285767,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (285817,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (285898,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (286131,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (286582,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (287245,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (287288,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (287901,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (288044,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (288077,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (288219,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (288519,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (288547,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (288731,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 334363  inst.: 8003821 (ipc=14.4) sim_rate=48215 (inst/sec) elapsed = 0:0:02:46 / Wed Mar  2 01:19:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (289566,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(255,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (290290,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (290436,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (291374,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (291447,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (291614,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (291731,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (291888,45363), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (292402,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (293924,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (295516,45363), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (297498,45363), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (298538,45363), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 298539
gpu_sim_insn = 4189237
gpu_ipc =      14.0325
gpu_tot_sim_cycle = 343902
gpu_tot_sim_insn = 8028572
gpu_tot_ipc =      23.3455
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 621725
gpu_stall_icnt2sh    = 1673256
gpu_total_sim_rate=48364

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 477004
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 36911, Miss = 29952, Miss_rate = 0.811, Pending_hits = 2212, Reservation_fails = 250970
	L1D_cache_core[1]: Access = 37325, Miss = 30261, Miss_rate = 0.811, Pending_hits = 2313, Reservation_fails = 255899
	L1D_cache_core[2]: Access = 37605, Miss = 30687, Miss_rate = 0.816, Pending_hits = 2231, Reservation_fails = 256600
	L1D_cache_core[3]: Access = 37722, Miss = 30650, Miss_rate = 0.813, Pending_hits = 2277, Reservation_fails = 252514
	L1D_cache_core[4]: Access = 34803, Miss = 28027, Miss_rate = 0.805, Pending_hits = 2068, Reservation_fails = 239568
	L1D_cache_core[5]: Access = 37382, Miss = 30260, Miss_rate = 0.809, Pending_hits = 2219, Reservation_fails = 258419
	L1D_cache_core[6]: Access = 36937, Miss = 29880, Miss_rate = 0.809, Pending_hits = 2181, Reservation_fails = 251905
	L1D_cache_core[7]: Access = 37247, Miss = 30650, Miss_rate = 0.823, Pending_hits = 2263, Reservation_fails = 258328
	L1D_cache_core[8]: Access = 37469, Miss = 30439, Miss_rate = 0.812, Pending_hits = 2258, Reservation_fails = 256231
	L1D_cache_core[9]: Access = 36906, Miss = 29849, Miss_rate = 0.809, Pending_hits = 2164, Reservation_fails = 253820
	L1D_cache_core[10]: Access = 39487, Miss = 32566, Miss_rate = 0.825, Pending_hits = 2332, Reservation_fails = 259373
	L1D_cache_core[11]: Access = 40183, Miss = 32512, Miss_rate = 0.809, Pending_hits = 2447, Reservation_fails = 260221
	L1D_cache_core[12]: Access = 36012, Miss = 29250, Miss_rate = 0.812, Pending_hits = 2199, Reservation_fails = 249020
	L1D_cache_core[13]: Access = 35339, Miss = 28642, Miss_rate = 0.810, Pending_hits = 2259, Reservation_fails = 240841
	L1D_cache_core[14]: Access = 37372, Miss = 30457, Miss_rate = 0.815, Pending_hits = 2197, Reservation_fails = 255323
	L1D_total_cache_accesses = 558700
	L1D_total_cache_misses = 454082
	L1D_total_cache_miss_rate = 0.8127
	L1D_total_cache_pending_hits = 33620
	L1D_total_cache_reservation_fails = 3799032
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75645
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 226394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2399417
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75165
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1399615
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 476007
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1170, 1174, 1447, 1202, 1755, 1079, 1148, 1383, 1040, 1079, 1277, 1271, 1548, 1643, 1053, 1159, 883, 1034, 1232, 1028, 1343, 1355, 989, 1353, 1219, 1622, 1381, 1454, 1376, 970, 834, 1297, 963, 974, 1424, 630, 1116, 1441, 935, 793, 1413, 1187, 1586, 1112, 1159, 1073, 1123, 1196, 
gpgpu_n_tot_thrd_icount = 28283296
gpgpu_n_tot_w_icount = 883853
gpgpu_n_stall_shd_mem = 4147689
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 226394
gpgpu_n_mem_write_global = 229325
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 943732
gpgpu_n_store_insn = 342348
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4144532
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6645176	W0_Idle:727553	W0_Scoreboard:1370344	W1:253675	W2:108026	W3:67634	W4:44585	W5:32035	W6:28183	W7:24410	W8:22807	W9:20086	W10:17855	W11:15978	W12:15296	W13:13764	W14:11393	W15:9998	W16:8644	W17:6632	W18:6021	W19:4592	W20:4182	W21:3993	W22:2859	W23:2514	W24:2373	W25:1002	W26:857	W27:654	W28:164	W29:41	W30:0	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1811152 {8:226394,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9182856 {40:229199,72:35,136:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30789584 {136:226394,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1834600 {8:229325,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 231 
maxdqlatency = 0 
maxmflatency = 1085 
averagemflatency = 387 
max_icnt2mem_latency = 803 
max_icnt2sh_latency = 343901 
mrq_lat_table:19169 	1622 	569 	1688 	1947 	288 	133 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63140 	320073 	72518 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22015 	9567 	31395 	157788 	101637 	131711 	1681 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20441 	99489 	99047 	7368 	64 	0 	0 	2 	9 	38 	934 	9263 	18166 	43956 	99968 	56989 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	614 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        18        21        14        26        32        20        24        30        27        20        24        27        31        28        26 
dram[1]:        31        24        22        22        22        11        22        21        19        20        28        22        25        29        16        22 
dram[2]:        19        24        30        32        31        30        26        24        20        24        29        23        22        28        18        21 
dram[3]:        25        19        26        20        34        26        24        17        26        27        21        22        27        21        16        13 
dram[4]:        16        33        22        18        24        23        21        18        24        26        26        26        23        23        38        34 
dram[5]:        26        18        20        28        21        23        18        28        21        19        22        22        25        21        16        20 
maximum service time to same row:
dram[0]:     53132     37753     43572     40027     34649     37409     21986     34194     38802     65391     29969     29226     66843     67617     50194     75884 
dram[1]:     63609     56794     15393     40677     27531     31731     36212     70047     21944     55128     44713     79315     43394     65315     42917     62427 
dram[2]:     40250     30191     63803     52204     26470     33089     30356     25865     36037     39120     85362     48568     57827     66339     42370     51340 
dram[3]:     53346     32859     39691     34256     41551     25375     43491     40538     22969     60767     73711     42347     80078     59175     43550     15933 
dram[4]:     44597     86432     35048     38842     44472     65922     26028     26487     36057     40332     47910     64614     51381     43013     72101     73037 
dram[5]:     47878     42383     42805     37625     49482     28679     59468     41158     27794     20633     37571     40266     56040     45765     24497     88550 
average row accesses per activate:
dram[0]:  4.178571  3.626667  3.099010  3.288889  4.196970  4.277778  3.269231  3.534884  5.015625  4.272727  4.135593  4.326923  5.300000  4.794117  6.625000  6.520000 
dram[1]:  4.188406  4.716667  3.504854  3.229167  3.144231  3.112149  3.015625  3.339286  3.236842  3.637363  3.880597  3.197368  4.941176  4.852941  4.789474  4.166667 
dram[2]:  3.880597  3.631579  3.821918  3.869565  4.500000  3.684932  4.253521  4.216216  3.925000  3.396039  4.826087  3.476923  4.852941  5.029412  7.304348  6.560000 
dram[3]:  4.190476  3.506494  3.716216  4.073529  5.000000  4.230769  4.585714  4.217949  3.168224  3.678161  3.236111  3.115385  5.366667  4.939394  4.684210  5.483871 
dram[4]:  4.360656  3.805556  3.453608  3.309524  4.292308  3.756757  3.132743  3.893333  4.220779  5.000000  4.309091  3.523809  4.937500  3.863636  6.500000  7.900000 
dram[5]:  3.629630  2.936364  2.890756  2.632812  2.971963  3.145455  3.703297  4.192771  3.988636  2.948718  4.500000  3.582090  4.341464  4.190476  4.410256  4.500000 
average row locality = 25440/6632 = 3.835947
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       180       193       230       226       220       230       261       238       240       247       196       192       156       163       158       162 
dram[1]:       201       202       246       223       241       256       276       276       269       252       214       205       166       159       180       197 
dram[2]:       193       205       215       199       215       208       234       241       245       258       194       201       165       170       166       163 
dram[3]:       192       196       214       208       196       208       240       242       264       250       208       210       157       162       177       170 
dram[4]:       199       208       238       209       217       217       263       224       249       249       207       187       158       162       182       158 
dram[5]:       216       230       255       246       228       247       253       263       270       263       197       194       171       169       171       170 
total reads: 20291
bank skew: 276/156 = 1.77
chip skew: 3563/3272 = 1.09
number of total write accesses:
dram[0]:        54        79        83        70        57        78        79        66        81        82        48        33         3         0         1         1 
dram[1]:        88        81       115        87        86        77       110        98       100        79        46        38         2         6         2         3 
dram[2]:        67        71        64        68        73        61        68        71        69        85        28        25         0         1         2         1 
dram[3]:        72        74        61        69        69        67        81        87        75        70        25        33         4         1         1         0 
dram[4]:        67        66        97        69        62        61        91        68        76        81        30        35         0         8         0         0 
dram[5]:        78        93        89        91        90        99        84        85        81        82        28        46         7         7         1         1 
total reads: 5149
min_bank_accesses = 0!
chip skew: 1018/754 = 1.35
average mf latency per bank:
dram[0]:       4201      3784      3639      3619      3821      3408      3119      3382      3321      3185      8928      9841     15865     15813     18824     18389
dram[1]:       3465      3856      3005      3778      3377      3532      2942      3024      3078      3400      8438      9661     15386     16288     16830     15553
dram[2]:       4039      3828      3784      4015      3693      3856      3373      3326      3553      3207      9883     10262     15769     15376     17776     18534
dram[3]:       4084      3845      4084      4034      3956      3816      3427      3239      3374      3359      9690      9492     16455     16330     17696     18225
dram[4]:       5173      3847      4336      3920      5206      3933      4062      3465      4265      3287     61044     10438     21743     15234     22797     19487
dram[5]:       3688      3420      3300      3461      3412      3260      3114      3194      3106      3267     10470      9763     14743     15723     17911     18307
maximum mf latency per bank:
dram[0]:        859       863       870       946       792       882       836       989       778       892       824       930       848       937       876       808
dram[1]:        859       835       827       822      1018       873       784       769       859       905       869       804       880       800       868      1007
dram[2]:        987       835       855       828       794       783       875       818       821       917       838       901       808       885       853       872
dram[3]:       1001       805       796       879       895       805       929       838       830       825       831       877       841       845       998       864
dram[4]:       1055       783      1085       882      1027       863      1016       851       965       856      1020       856       988       865      1006       886
dram[5]:        803       855       875       840       879       906       871       819       841       868       859       867       846       831       891       839

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453946 n_nop=444306 n_act=1015 n_pre=999 n_req=4107 n_rd=6584 n_write=1042 bw_util=0.0168
n_activity=64178 dram_eff=0.1188
bk0: 360a 451240i bk1: 386a 450464i bk2: 460a 449484i bk3: 452a 449693i bk4: 440a 450373i bk5: 460a 449757i bk6: 522a 449028i bk7: 476a 449250i bk8: 480a 450085i bk9: 494a 449614i bk10: 392a 450683i bk11: 384a 450867i bk12: 312a 451962i bk13: 326a 451982i bk14: 316a 452412i bk15: 324a 452246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0447895
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453946 n_nop=442936 n_act=1281 n_pre=1265 n_req=4581 n_rd=7126 n_write=1338 bw_util=0.01865
n_activity=74782 dram_eff=0.1132
bk0: 402a 450454i bk1: 404a 450664i bk2: 492a 448858i bk3: 446a 449325i bk4: 482a 449231i bk5: 512a 449158i bk6: 552a 448046i bk7: 552a 448412i bk8: 538a 448506i bk9: 504a 449442i bk10: 428a 450531i bk11: 410a 450335i bk12: 332a 451959i bk13: 318a 452085i bk14: 360a 451867i bk15: 394a 451611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0411326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453946 n_nop=444519 n_act=975 n_pre=959 n_req=4026 n_rd=6544 n_write=949 bw_util=0.01651
n_activity=61795 dram_eff=0.1213
bk0: 386a 450694i bk1: 410a 450290i bk2: 430a 450139i bk3: 398a 450269i bk4: 430a 450388i bk5: 416a 450021i bk6: 468a 449562i bk7: 482a 449640i bk8: 490a 449845i bk9: 516a 448578i bk10: 388a 451240i bk11: 402a 450656i bk12: 330a 451893i bk13: 340a 451800i bk14: 332a 452285i bk15: 326a 452381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0527464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453946 n_nop=444318 n_act=1024 n_pre=1008 n_req=4083 n_rd=6588 n_write=1008 bw_util=0.01673
n_activity=65986 dram_eff=0.1151
bk0: 384a 450761i bk1: 392a 450260i bk2: 428a 450393i bk3: 416a 450283i bk4: 392a 450870i bk5: 416a 450536i bk6: 480a 450039i bk7: 484a 449765i bk8: 528a 449202i bk9: 500a 449769i bk10: 416a 450667i bk11: 420a 450430i bk12: 314a 452158i bk13: 324a 452223i bk14: 354a 452033i bk15: 340a 452333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0351165
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453946 n_nop=444225 n_act=1026 n_pre=1010 n_req=4138 n_rd=6654 n_write=1031 bw_util=0.01693
n_activity=66796 dram_eff=0.1151
bk0: 398a 450826i bk1: 416a 450355i bk2: 476a 449469i bk3: 418a 449888i bk4: 434a 450635i bk5: 434a 450344i bk6: 526a 448759i bk7: 448a 449936i bk8: 498a 449861i bk9: 498a 450003i bk10: 414a 450853i bk11: 374a 450675i bk12: 316a 451984i bk13: 324a 451616i bk14: 364a 452154i bk15: 316a 452421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0529424
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453946 n_nop=442990 n_act=1311 n_pre=1295 n_req=4505 n_rd=7086 n_write=1264 bw_util=0.01839
n_activity=75127 dram_eff=0.1111
bk0: 432a 450295i bk1: 460a 449406i bk2: 510a 448918i bk3: 492a 448477i bk4: 456a 449107i bk5: 494a 448592i bk6: 506a 449199i bk7: 526a 449346i bk8: 540a 449462i bk9: 526a 448747i bk10: 394a 451146i bk11: 388a 450565i bk12: 342a 451718i bk13: 338a 451859i bk14: 342a 452180i bk15: 340a 452126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0455054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35455, Miss = 1641, Miss_rate = 0.046, Pending_hits = 15, Reservation_fails = 224
L2_cache_bank[1]: Access = 35790, Miss = 1651, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 35843, Miss = 1793, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[3]: Access = 36479, Miss = 1770, Miss_rate = 0.049, Pending_hits = 11, Reservation_fails = 1
L2_cache_bank[4]: Access = 35415, Miss = 1627, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 35874, Miss = 1645, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 140
L2_cache_bank[6]: Access = 36151, Miss = 1648, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 36078, Miss = 1646, Miss_rate = 0.046, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[8]: Access = 59564, Miss = 1713, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 38
L2_cache_bank[9]: Access = 36132, Miss = 1614, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 48
L2_cache_bank[10]: Access = 36693, Miss = 1761, Miss_rate = 0.048, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 36320, Miss = 1782, Miss_rate = 0.049, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 455794
L2_total_cache_misses = 20291
L2_total_cache_miss_rate = 0.0445
L2_total_cache_pending_hits = 110
L2_total_cache_reservation_fails = 561
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 209675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16698
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1361640
icnt_total_pkts_simt_to_mem=685427
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.9818
	minimum = 6
	maximum = 675
Network latency average = 38.9386
	minimum = 6
	maximum = 591
Slowest packet = 59295
Flit latency average = 29.4829
	minimum = 6
	maximum = 590
Slowest flit = 368294
Fragmentation average = 0.0870158
	minimum = 0
	maximum = 337
Injected packet rate average = 0.106084
	minimum = 0.088836 (at node 4)
	maximum = 0.177937 (at node 23)
Accepted packet rate average = 0.106084
	minimum = 0.088836 (at node 4)
	maximum = 0.177937 (at node 23)
Injected flit rate average = 0.239071
	minimum = 0.13342 (at node 4)
	maximum = 0.416271 (at node 23)
Accepted flit rate average= 0.239071
	minimum = 0.165473 (at node 19)
	maximum = 0.316173 (at node 10)
Injected packet length average = 2.25359
Accepted packet length average = 2.25359
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5727 (5 samples)
	minimum = 6 (5 samples)
	maximum = 252.8 (5 samples)
Network latency average = 20.1193 (5 samples)
	minimum = 6 (5 samples)
	maximum = 214.2 (5 samples)
Flit latency average = 16.1809 (5 samples)
	minimum = 6 (5 samples)
	maximum = 212 (5 samples)
Fragmentation average = 0.0268909 (5 samples)
	minimum = 0 (5 samples)
	maximum = 113.4 (5 samples)
Injected packet rate average = 0.0426577 (5 samples)
	minimum = 0.0313191 (5 samples)
	maximum = 0.098444 (5 samples)
Accepted packet rate average = 0.0426577 (5 samples)
	minimum = 0.0313191 (5 samples)
	maximum = 0.098444 (5 samples)
Injected flit rate average = 0.0954933 (5 samples)
	minimum = 0.046765 (5 samples)
	maximum = 0.196433 (5 samples)
Accepted flit rate average = 0.0954933 (5 samples)
	minimum = 0.0601898 (5 samples)
	maximum = 0.187662 (5 samples)
Injected packet size average = 2.2386 (5 samples)
Accepted packet size average = 2.2386 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 48364 (inst/sec)
gpgpu_simulation_rate = 2071 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,343902)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,343902)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,343902)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,343902)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,343902)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,343902)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,343902)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(11,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(28,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(23,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(80,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 344402  inst.: 8365342 (ipc=673.5) sim_rate=49793 (inst/sec) elapsed = 0:0:02:48 / Wed Mar  2 01:19:30 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 345902  inst.: 8469954 (ipc=220.7) sim_rate=50118 (inst/sec) elapsed = 0:0:02:49 / Wed Mar  2 01:19:31 2016
GPGPU-Sim uArch: cycles simulated: 347902  inst.: 8490796 (ipc=115.6) sim_rate=49945 (inst/sec) elapsed = 0:0:02:50 / Wed Mar  2 01:19:32 2016
GPGPU-Sim uArch: cycles simulated: 349902  inst.: 8520255 (ipc=81.9) sim_rate=49826 (inst/sec) elapsed = 0:0:02:51 / Wed Mar  2 01:19:33 2016
GPGPU-Sim uArch: cycles simulated: 351402  inst.: 8540671 (ipc=68.3) sim_rate=49655 (inst/sec) elapsed = 0:0:02:52 / Wed Mar  2 01:19:34 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(14,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 353402  inst.: 8563213 (ipc=56.3) sim_rate=49498 (inst/sec) elapsed = 0:0:02:53 / Wed Mar  2 01:19:35 2016
GPGPU-Sim uArch: cycles simulated: 355402  inst.: 8591765 (ipc=49.0) sim_rate=49377 (inst/sec) elapsed = 0:0:02:54 / Wed Mar  2 01:19:36 2016
GPGPU-Sim uArch: cycles simulated: 357402  inst.: 8615501 (ipc=43.5) sim_rate=49231 (inst/sec) elapsed = 0:0:02:55 / Wed Mar  2 01:19:37 2016
GPGPU-Sim uArch: cycles simulated: 358902  inst.: 8636753 (ipc=40.5) sim_rate=49072 (inst/sec) elapsed = 0:0:02:56 / Wed Mar  2 01:19:38 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(8,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 360902  inst.: 8663571 (ipc=37.4) sim_rate=48946 (inst/sec) elapsed = 0:0:02:57 / Wed Mar  2 01:19:39 2016
GPGPU-Sim uArch: cycles simulated: 362902  inst.: 8689983 (ipc=34.8) sim_rate=48820 (inst/sec) elapsed = 0:0:02:58 / Wed Mar  2 01:19:40 2016
GPGPU-Sim uArch: cycles simulated: 364902  inst.: 8713166 (ipc=32.6) sim_rate=48676 (inst/sec) elapsed = 0:0:02:59 / Wed Mar  2 01:19:41 2016
GPGPU-Sim uArch: cycles simulated: 366902  inst.: 8739296 (ipc=30.9) sim_rate=48551 (inst/sec) elapsed = 0:0:03:00 / Wed Mar  2 01:19:42 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(12,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 368402  inst.: 8759675 (ipc=29.8) sim_rate=48395 (inst/sec) elapsed = 0:0:03:01 / Wed Mar  2 01:19:43 2016
GPGPU-Sim uArch: cycles simulated: 370402  inst.: 8784202 (ipc=28.5) sim_rate=48264 (inst/sec) elapsed = 0:0:03:02 / Wed Mar  2 01:19:44 2016
GPGPU-Sim uArch: cycles simulated: 372402  inst.: 8808261 (ipc=27.4) sim_rate=48132 (inst/sec) elapsed = 0:0:03:03 / Wed Mar  2 01:19:45 2016
GPGPU-Sim uArch: cycles simulated: 374402  inst.: 8831001 (ipc=26.3) sim_rate=47994 (inst/sec) elapsed = 0:0:03:04 / Wed Mar  2 01:19:46 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(20,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 376402  inst.: 8854258 (ipc=25.4) sim_rate=47860 (inst/sec) elapsed = 0:0:03:05 / Wed Mar  2 01:19:47 2016
GPGPU-Sim uArch: cycles simulated: 377902  inst.: 8872174 (ipc=24.8) sim_rate=47699 (inst/sec) elapsed = 0:0:03:06 / Wed Mar  2 01:19:48 2016
GPGPU-Sim uArch: cycles simulated: 379902  inst.: 8895684 (ipc=24.1) sim_rate=47570 (inst/sec) elapsed = 0:0:03:07 / Wed Mar  2 01:19:49 2016
GPGPU-Sim uArch: cycles simulated: 381902  inst.: 8917000 (ipc=23.4) sim_rate=47430 (inst/sec) elapsed = 0:0:03:08 / Wed Mar  2 01:19:50 2016
GPGPU-Sim uArch: cycles simulated: 383902  inst.: 8941113 (ipc=22.8) sim_rate=47307 (inst/sec) elapsed = 0:0:03:09 / Wed Mar  2 01:19:51 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(30,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 385402  inst.: 8959522 (ipc=22.4) sim_rate=47155 (inst/sec) elapsed = 0:0:03:10 / Wed Mar  2 01:19:52 2016
GPGPU-Sim uArch: cycles simulated: 387402  inst.: 8984896 (ipc=22.0) sim_rate=47041 (inst/sec) elapsed = 0:0:03:11 / Wed Mar  2 01:19:53 2016
GPGPU-Sim uArch: cycles simulated: 388902  inst.: 9004492 (ipc=21.7) sim_rate=46898 (inst/sec) elapsed = 0:0:03:12 / Wed Mar  2 01:19:54 2016
GPGPU-Sim uArch: cycles simulated: 390902  inst.: 9029837 (ipc=21.3) sim_rate=46786 (inst/sec) elapsed = 0:0:03:13 / Wed Mar  2 01:19:55 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(39,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 392902  inst.: 9053979 (ipc=20.9) sim_rate=46669 (inst/sec) elapsed = 0:0:03:14 / Wed Mar  2 01:19:56 2016
GPGPU-Sim uArch: cycles simulated: 394402  inst.: 9074005 (ipc=20.7) sim_rate=46533 (inst/sec) elapsed = 0:0:03:15 / Wed Mar  2 01:19:57 2016
GPGPU-Sim uArch: cycles simulated: 396402  inst.: 9098842 (ipc=20.4) sim_rate=46422 (inst/sec) elapsed = 0:0:03:16 / Wed Mar  2 01:19:58 2016
GPGPU-Sim uArch: cycles simulated: 398402  inst.: 9122607 (ipc=20.1) sim_rate=46307 (inst/sec) elapsed = 0:0:03:17 / Wed Mar  2 01:19:59 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 400402  inst.: 9149477 (ipc=19.8) sim_rate=46209 (inst/sec) elapsed = 0:0:03:18 / Wed Mar  2 01:20:00 2016
GPGPU-Sim uArch: cycles simulated: 401902  inst.: 9170563 (ipc=19.7) sim_rate=46083 (inst/sec) elapsed = 0:0:03:19 / Wed Mar  2 01:20:01 2016
GPGPU-Sim uArch: cycles simulated: 403902  inst.: 9198970 (ipc=19.5) sim_rate=45994 (inst/sec) elapsed = 0:0:03:20 / Wed Mar  2 01:20:02 2016
GPGPU-Sim uArch: cycles simulated: 405902  inst.: 9221236 (ipc=19.2) sim_rate=45876 (inst/sec) elapsed = 0:0:03:21 / Wed Mar  2 01:20:03 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(44,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 407402  inst.: 9243171 (ipc=19.1) sim_rate=45758 (inst/sec) elapsed = 0:0:03:22 / Wed Mar  2 01:20:04 2016
GPGPU-Sim uArch: cycles simulated: 409402  inst.: 9267332 (ipc=18.9) sim_rate=45651 (inst/sec) elapsed = 0:0:03:23 / Wed Mar  2 01:20:05 2016
GPGPU-Sim uArch: cycles simulated: 411402  inst.: 9294209 (ipc=18.8) sim_rate=45559 (inst/sec) elapsed = 0:0:03:24 / Wed Mar  2 01:20:06 2016
GPGPU-Sim uArch: cycles simulated: 413402  inst.: 9320178 (ipc=18.6) sim_rate=45464 (inst/sec) elapsed = 0:0:03:25 / Wed Mar  2 01:20:07 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 415402  inst.: 9346151 (ipc=18.4) sim_rate=45369 (inst/sec) elapsed = 0:0:03:26 / Wed Mar  2 01:20:08 2016
GPGPU-Sim uArch: cycles simulated: 416902  inst.: 9366094 (ipc=18.3) sim_rate=45246 (inst/sec) elapsed = 0:0:03:27 / Wed Mar  2 01:20:09 2016
GPGPU-Sim uArch: cycles simulated: 418902  inst.: 9393283 (ipc=18.2) sim_rate=45160 (inst/sec) elapsed = 0:0:03:28 / Wed Mar  2 01:20:10 2016
GPGPU-Sim uArch: cycles simulated: 420902  inst.: 9417617 (ipc=18.0) sim_rate=45060 (inst/sec) elapsed = 0:0:03:29 / Wed Mar  2 01:20:11 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(18,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 422902  inst.: 9444053 (ipc=17.9) sim_rate=44971 (inst/sec) elapsed = 0:0:03:30 / Wed Mar  2 01:20:12 2016
GPGPU-Sim uArch: cycles simulated: 424402  inst.: 9462997 (ipc=17.8) sim_rate=44848 (inst/sec) elapsed = 0:0:03:31 / Wed Mar  2 01:20:13 2016
GPGPU-Sim uArch: cycles simulated: 426402  inst.: 9484588 (ipc=17.6) sim_rate=44738 (inst/sec) elapsed = 0:0:03:32 / Wed Mar  2 01:20:14 2016
GPGPU-Sim uArch: cycles simulated: 428402  inst.: 9507998 (ipc=17.5) sim_rate=44638 (inst/sec) elapsed = 0:0:03:33 / Wed Mar  2 01:20:15 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(6,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 429902  inst.: 9526273 (ipc=17.4) sim_rate=44515 (inst/sec) elapsed = 0:0:03:34 / Wed Mar  2 01:20:16 2016
GPGPU-Sim uArch: cycles simulated: 431902  inst.: 9553076 (ipc=17.3) sim_rate=44432 (inst/sec) elapsed = 0:0:03:35 / Wed Mar  2 01:20:17 2016
GPGPU-Sim uArch: cycles simulated: 433902  inst.: 9576847 (ipc=17.2) sim_rate=44337 (inst/sec) elapsed = 0:0:03:36 / Wed Mar  2 01:20:18 2016
GPGPU-Sim uArch: cycles simulated: 435902  inst.: 9599705 (ipc=17.1) sim_rate=44238 (inst/sec) elapsed = 0:0:03:37 / Wed Mar  2 01:20:19 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(87,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 437902  inst.: 9624377 (ipc=17.0) sim_rate=44148 (inst/sec) elapsed = 0:0:03:38 / Wed Mar  2 01:20:20 2016
GPGPU-Sim uArch: cycles simulated: 439402  inst.: 9641027 (ipc=16.9) sim_rate=44022 (inst/sec) elapsed = 0:0:03:39 / Wed Mar  2 01:20:21 2016
GPGPU-Sim uArch: cycles simulated: 441402  inst.: 9665524 (ipc=16.8) sim_rate=43934 (inst/sec) elapsed = 0:0:03:40 / Wed Mar  2 01:20:22 2016
GPGPU-Sim uArch: cycles simulated: 443402  inst.: 9689562 (ipc=16.7) sim_rate=43844 (inst/sec) elapsed = 0:0:03:41 / Wed Mar  2 01:20:23 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(73,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 445402  inst.: 9715925 (ipc=16.6) sim_rate=43765 (inst/sec) elapsed = 0:0:03:42 / Wed Mar  2 01:20:24 2016
GPGPU-Sim uArch: cycles simulated: 447402  inst.: 9741718 (ipc=16.6) sim_rate=43684 (inst/sec) elapsed = 0:0:03:43 / Wed Mar  2 01:20:25 2016
GPGPU-Sim uArch: cycles simulated: 449402  inst.: 9767215 (ipc=16.5) sim_rate=43603 (inst/sec) elapsed = 0:0:03:44 / Wed Mar  2 01:20:26 2016
GPGPU-Sim uArch: cycles simulated: 451402  inst.: 9794429 (ipc=16.4) sim_rate=43530 (inst/sec) elapsed = 0:0:03:45 / Wed Mar  2 01:20:27 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(51,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 453402  inst.: 9822061 (ipc=16.4) sim_rate=43460 (inst/sec) elapsed = 0:0:03:46 / Wed Mar  2 01:20:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (109891,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(109892,343902)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110030,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(110031,343902)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110085,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(110086,343902)
GPGPU-Sim uArch: cycles simulated: 455402  inst.: 9855893 (ipc=16.4) sim_rate=43418 (inst/sec) elapsed = 0:0:03:47 / Wed Mar  2 01:20:29 2016
GPGPU-Sim uArch: cycles simulated: 457402  inst.: 9885804 (ipc=16.4) sim_rate=43358 (inst/sec) elapsed = 0:0:03:48 / Wed Mar  2 01:20:30 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(82,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 459402  inst.: 9912831 (ipc=16.3) sim_rate=43287 (inst/sec) elapsed = 0:0:03:49 / Wed Mar  2 01:20:31 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (115948,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(115949,343902)
GPGPU-Sim uArch: cycles simulated: 461402  inst.: 9940054 (ipc=16.3) sim_rate=43217 (inst/sec) elapsed = 0:0:03:50 / Wed Mar  2 01:20:32 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (118847,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(118848,343902)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (118886,343902), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(118887,343902)
GPGPU-Sim uArch: cycles simulated: 463402  inst.: 9973463 (ipc=16.3) sim_rate=43175 (inst/sec) elapsed = 0:0:03:51 / Wed Mar  2 01:20:33 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (120892,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(120893,343902)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (121215,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(121216,343902)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(53,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 465402  inst.: 10004198 (ipc=16.3) sim_rate=43121 (inst/sec) elapsed = 0:0:03:52 / Wed Mar  2 01:20:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (121623,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(121624,343902)
GPGPU-Sim uArch: cycles simulated: 467402  inst.: 10037415 (ipc=16.3) sim_rate=43079 (inst/sec) elapsed = 0:0:03:53 / Wed Mar  2 01:20:35 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124863,343902), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(124864,343902)
GPGPU-Sim uArch: cycles simulated: 468902  inst.: 10062683 (ipc=16.3) sim_rate=43002 (inst/sec) elapsed = 0:0:03:54 / Wed Mar  2 01:20:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (125740,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(125741,343902)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (125881,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(125882,343902)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (126541,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(126542,343902)
GPGPU-Sim uArch: cycles simulated: 470902  inst.: 10094695 (ipc=16.3) sim_rate=42956 (inst/sec) elapsed = 0:0:03:55 / Wed Mar  2 01:20:37 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(99,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (127506,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(127507,343902)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (128096,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(128097,343902)
GPGPU-Sim uArch: cycles simulated: 472902  inst.: 10129605 (ipc=16.3) sim_rate=42922 (inst/sec) elapsed = 0:0:03:56 / Wed Mar  2 01:20:38 2016
GPGPU-Sim uArch: cycles simulated: 474902  inst.: 10156666 (ipc=16.2) sim_rate=42855 (inst/sec) elapsed = 0:0:03:57 / Wed Mar  2 01:20:39 2016
GPGPU-Sim uArch: cycles simulated: 476902  inst.: 10182269 (ipc=16.2) sim_rate=42782 (inst/sec) elapsed = 0:0:03:58 / Wed Mar  2 01:20:40 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(90,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 478902  inst.: 10203706 (ipc=16.1) sim_rate=42693 (inst/sec) elapsed = 0:0:03:59 / Wed Mar  2 01:20:41 2016
GPGPU-Sim uArch: cycles simulated: 480902  inst.: 10229971 (ipc=16.1) sim_rate=42624 (inst/sec) elapsed = 0:0:04:00 / Wed Mar  2 01:20:42 2016
GPGPU-Sim uArch: cycles simulated: 482902  inst.: 10255253 (ipc=16.0) sim_rate=42552 (inst/sec) elapsed = 0:0:04:01 / Wed Mar  2 01:20:43 2016
GPGPU-Sim uArch: cycles simulated: 484902  inst.: 10279208 (ipc=16.0) sim_rate=42476 (inst/sec) elapsed = 0:0:04:02 / Wed Mar  2 01:20:44 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(37,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (142945,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(142946,343902)
GPGPU-Sim uArch: cycles simulated: 487402  inst.: 10310250 (ipc=15.9) sim_rate=42429 (inst/sec) elapsed = 0:0:04:03 / Wed Mar  2 01:20:45 2016
GPGPU-Sim uArch: cycles simulated: 489402  inst.: 10339501 (ipc=15.9) sim_rate=42375 (inst/sec) elapsed = 0:0:04:04 / Wed Mar  2 01:20:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (145548,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(145549,343902)
GPGPU-Sim uArch: cycles simulated: 491402  inst.: 10366802 (ipc=15.9) sim_rate=42313 (inst/sec) elapsed = 0:0:04:05 / Wed Mar  2 01:20:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (148302,343902), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(148303,343902)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(107,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 493402  inst.: 10393954 (ipc=15.8) sim_rate=42251 (inst/sec) elapsed = 0:0:04:06 / Wed Mar  2 01:20:48 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (150823,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(150824,343902)
GPGPU-Sim uArch: cycles simulated: 495402  inst.: 10424793 (ipc=15.8) sim_rate=42205 (inst/sec) elapsed = 0:0:04:07 / Wed Mar  2 01:20:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (152472,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(152473,343902)
GPGPU-Sim uArch: cycles simulated: 497402  inst.: 10454403 (ipc=15.8) sim_rate=42154 (inst/sec) elapsed = 0:0:04:08 / Wed Mar  2 01:20:50 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (154434,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(154435,343902)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (155267,343902), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(155268,343902)
GPGPU-Sim uArch: cycles simulated: 499402  inst.: 10482513 (ipc=15.8) sim_rate=42098 (inst/sec) elapsed = 0:0:04:09 / Wed Mar  2 01:20:51 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(111,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (155748,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(155749,343902)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (156340,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(156341,343902)
GPGPU-Sim uArch: cycles simulated: 501402  inst.: 10518706 (ipc=15.8) sim_rate=42074 (inst/sec) elapsed = 0:0:04:10 / Wed Mar  2 01:20:52 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (158211,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(158212,343902)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (158254,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(158255,343902)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (158259,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(158260,343902)
GPGPU-Sim uArch: cycles simulated: 503402  inst.: 10551972 (ipc=15.8) sim_rate=42039 (inst/sec) elapsed = 0:0:04:11 / Wed Mar  2 01:20:53 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(35,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 505402  inst.: 10580242 (ipc=15.8) sim_rate=41985 (inst/sec) elapsed = 0:0:04:12 / Wed Mar  2 01:20:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (161828,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(161829,343902)
GPGPU-Sim uArch: cycles simulated: 506902  inst.: 10603172 (ipc=15.8) sim_rate=41909 (inst/sec) elapsed = 0:0:04:13 / Wed Mar  2 01:20:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (163153,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(163154,343902)
GPGPU-Sim uArch: cycles simulated: 508902  inst.: 10632155 (ipc=15.8) sim_rate=41858 (inst/sec) elapsed = 0:0:04:14 / Wed Mar  2 01:20:56 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (166871,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(166872,343902)
GPGPU-Sim uArch: cycles simulated: 511402  inst.: 10663815 (ipc=15.7) sim_rate=41818 (inst/sec) elapsed = 0:0:04:15 / Wed Mar  2 01:20:57 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(81,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (168340,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(168341,343902)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (168587,343902), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(168588,343902)
GPGPU-Sim uArch: cycles simulated: 513402  inst.: 10695979 (ipc=15.7) sim_rate=41781 (inst/sec) elapsed = 0:0:04:16 / Wed Mar  2 01:20:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (170050,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(170051,343902)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (171270,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(171271,343902)
GPGPU-Sim uArch: cycles simulated: 515402  inst.: 10728137 (ipc=15.7) sim_rate=41743 (inst/sec) elapsed = 0:0:04:17 / Wed Mar  2 01:20:59 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (171695,343902), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(171696,343902)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (171974,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(171975,343902)
GPGPU-Sim uArch: cycles simulated: 516902  inst.: 10758256 (ipc=15.8) sim_rate=41698 (inst/sec) elapsed = 0:0:04:18 / Wed Mar  2 01:21:00 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(104,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (175400,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(175401,343902)
GPGPU-Sim uArch: cycles simulated: 519402  inst.: 10794610 (ipc=15.8) sim_rate=41678 (inst/sec) elapsed = 0:0:04:19 / Wed Mar  2 01:21:01 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (175873,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(175874,343902)
GPGPU-Sim uArch: cycles simulated: 520902  inst.: 10816309 (ipc=15.7) sim_rate=41601 (inst/sec) elapsed = 0:0:04:20 / Wed Mar  2 01:21:02 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (177565,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(177566,343902)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (178844,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(178845,343902)
GPGPU-Sim uArch: cycles simulated: 522902  inst.: 10844149 (ipc=15.7) sim_rate=41548 (inst/sec) elapsed = 0:0:04:21 / Wed Mar  2 01:21:03 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(129,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 524902  inst.: 10871103 (ipc=15.7) sim_rate=41492 (inst/sec) elapsed = 0:0:04:22 / Wed Mar  2 01:21:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (182182,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(182183,343902)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (182800,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(182801,343902)
GPGPU-Sim uArch: cycles simulated: 526902  inst.: 10899797 (ipc=15.7) sim_rate=41444 (inst/sec) elapsed = 0:0:04:23 / Wed Mar  2 01:21:05 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (184219,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(184220,343902)
GPGPU-Sim uArch: cycles simulated: 528902  inst.: 10929229 (ipc=15.7) sim_rate=41398 (inst/sec) elapsed = 0:0:04:24 / Wed Mar  2 01:21:06 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (185016,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(185017,343902)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(129,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 530902  inst.: 10961692 (ipc=15.7) sim_rate=41364 (inst/sec) elapsed = 0:0:04:25 / Wed Mar  2 01:21:07 2016
GPGPU-Sim uArch: cycles simulated: 532902  inst.: 10988189 (ipc=15.7) sim_rate=41308 (inst/sec) elapsed = 0:0:04:26 / Wed Mar  2 01:21:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (190359,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(190360,343902)
GPGPU-Sim uArch: cycles simulated: 534902  inst.: 11014556 (ipc=15.6) sim_rate=41253 (inst/sec) elapsed = 0:0:04:27 / Wed Mar  2 01:21:09 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (192460,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(192461,343902)
GPGPU-Sim uArch: cycles simulated: 536902  inst.: 11045143 (ipc=15.6) sim_rate=41213 (inst/sec) elapsed = 0:0:04:28 / Wed Mar  2 01:21:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (193642,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(193643,343902)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(59,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 538402  inst.: 11066964 (ipc=15.6) sim_rate=41141 (inst/sec) elapsed = 0:0:04:29 / Wed Mar  2 01:21:11 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (195845,343902), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(195846,343902)
GPGPU-Sim uArch: cycles simulated: 540402  inst.: 11097561 (ipc=15.6) sim_rate=41102 (inst/sec) elapsed = 0:0:04:30 / Wed Mar  2 01:21:12 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (197486,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(197487,343902)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (198042,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(198043,343902)
GPGPU-Sim uArch: cycles simulated: 542402  inst.: 11129788 (ipc=15.6) sim_rate=41069 (inst/sec) elapsed = 0:0:04:31 / Wed Mar  2 01:21:13 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(134,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (200300,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(200301,343902)
GPGPU-Sim uArch: cycles simulated: 544402  inst.: 11163090 (ipc=15.6) sim_rate=41040 (inst/sec) elapsed = 0:0:04:32 / Wed Mar  2 01:21:14 2016
GPGPU-Sim uArch: cycles simulated: 546402  inst.: 11190654 (ipc=15.6) sim_rate=40991 (inst/sec) elapsed = 0:0:04:33 / Wed Mar  2 01:21:15 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (204032,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(204033,343902)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (204191,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(204192,343902)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (204444,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(204445,343902)
GPGPU-Sim uArch: cycles simulated: 548402  inst.: 11226408 (ipc=15.6) sim_rate=40972 (inst/sec) elapsed = 0:0:04:34 / Wed Mar  2 01:21:16 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(140,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 549902  inst.: 11248109 (ipc=15.6) sim_rate=40902 (inst/sec) elapsed = 0:0:04:35 / Wed Mar  2 01:21:17 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (206054,343902), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(206055,343902)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (207290,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(207291,343902)
GPGPU-Sim uArch: cycles simulated: 551902  inst.: 11283915 (ipc=15.7) sim_rate=40883 (inst/sec) elapsed = 0:0:04:36 / Wed Mar  2 01:21:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (208250,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(208251,343902)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (209729,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(209730,343902)
GPGPU-Sim uArch: cycles simulated: 553902  inst.: 11316364 (ipc=15.7) sim_rate=40853 (inst/sec) elapsed = 0:0:04:37 / Wed Mar  2 01:21:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (211216,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(211217,343902)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (211334,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(211335,343902)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(147,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 555902  inst.: 11348950 (ipc=15.7) sim_rate=40823 (inst/sec) elapsed = 0:0:04:38 / Wed Mar  2 01:21:20 2016
GPGPU-Sim uArch: cycles simulated: 557402  inst.: 11371066 (ipc=15.7) sim_rate=40756 (inst/sec) elapsed = 0:0:04:39 / Wed Mar  2 01:21:21 2016
GPGPU-Sim uArch: cycles simulated: 559402  inst.: 11399241 (ipc=15.6) sim_rate=40711 (inst/sec) elapsed = 0:0:04:40 / Wed Mar  2 01:21:22 2016
GPGPU-Sim uArch: cycles simulated: 561402  inst.: 11431145 (ipc=15.6) sim_rate=40680 (inst/sec) elapsed = 0:0:04:41 / Wed Mar  2 01:21:23 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(106,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 563402  inst.: 11459229 (ipc=15.6) sim_rate=40635 (inst/sec) elapsed = 0:0:04:42 / Wed Mar  2 01:21:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (220030,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(220031,343902)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (220976,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(220977,343902)
GPGPU-Sim uArch: cycles simulated: 565402  inst.: 11491340 (ipc=15.6) sim_rate=40605 (inst/sec) elapsed = 0:0:04:43 / Wed Mar  2 01:21:25 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (221858,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(221859,343902)
GPGPU-Sim uArch: cycles simulated: 567402  inst.: 11522333 (ipc=15.6) sim_rate=40571 (inst/sec) elapsed = 0:0:04:44 / Wed Mar  2 01:21:26 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(99,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (224805,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(224806,343902)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (224861,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(224862,343902)
GPGPU-Sim uArch: cycles simulated: 569402  inst.: 11551319 (ipc=15.6) sim_rate=40530 (inst/sec) elapsed = 0:0:04:45 / Wed Mar  2 01:21:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (225990,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(225991,343902)
GPGPU-Sim uArch: cycles simulated: 571402  inst.: 11582770 (ipc=15.6) sim_rate=40499 (inst/sec) elapsed = 0:0:04:46 / Wed Mar  2 01:21:28 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (227630,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(227631,343902)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (227706,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(227707,343902)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (229155,343902), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(229156,343902)
GPGPU-Sim uArch: cycles simulated: 573402  inst.: 11616945 (ipc=15.6) sim_rate=40477 (inst/sec) elapsed = 0:0:04:47 / Wed Mar  2 01:21:29 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(123,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 575402  inst.: 11646980 (ipc=15.6) sim_rate=40440 (inst/sec) elapsed = 0:0:04:48 / Wed Mar  2 01:21:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (232353,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(232354,343902)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (232362,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(232363,343902)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (232558,343902), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(232559,343902)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (232669,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(232670,343902)
GPGPU-Sim uArch: cycles simulated: 576902  inst.: 11674096 (ipc=15.6) sim_rate=40394 (inst/sec) elapsed = 0:0:04:49 / Wed Mar  2 01:21:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (234546,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(234547,343902)
GPGPU-Sim uArch: cycles simulated: 578902  inst.: 11705085 (ipc=15.6) sim_rate=40362 (inst/sec) elapsed = 0:0:04:50 / Wed Mar  2 01:21:32 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(152,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 580902  inst.: 11732874 (ipc=15.6) sim_rate=40319 (inst/sec) elapsed = 0:0:04:51 / Wed Mar  2 01:21:33 2016
GPGPU-Sim uArch: cycles simulated: 582902  inst.: 11756746 (ipc=15.6) sim_rate=40262 (inst/sec) elapsed = 0:0:04:52 / Wed Mar  2 01:21:34 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (239796,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(239797,343902)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (240908,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(240909,343902)
GPGPU-Sim uArch: cycles simulated: 584902  inst.: 11786084 (ipc=15.6) sim_rate=40225 (inst/sec) elapsed = 0:0:04:53 / Wed Mar  2 01:21:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (241593,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(241594,343902)
GPGPU-Sim uArch: cycles simulated: 586902  inst.: 11819526 (ipc=15.6) sim_rate=40202 (inst/sec) elapsed = 0:0:04:54 / Wed Mar  2 01:21:36 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(159,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (243243,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(243244,343902)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (244338,343902), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(244339,343902)
GPGPU-Sim uArch: cycles simulated: 588902  inst.: 11850801 (ipc=15.6) sim_rate=40172 (inst/sec) elapsed = 0:0:04:55 / Wed Mar  2 01:21:37 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (245534,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(245535,343902)
GPGPU-Sim uArch: cycles simulated: 590402  inst.: 11874163 (ipc=15.6) sim_rate=40115 (inst/sec) elapsed = 0:0:04:56 / Wed Mar  2 01:21:38 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (247239,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(247240,343902)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (247287,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(247288,343902)
GPGPU-Sim uArch: cycles simulated: 592402  inst.: 11906168 (ipc=15.6) sim_rate=40088 (inst/sec) elapsed = 0:0:04:57 / Wed Mar  2 01:21:39 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (248565,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(248566,343902)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(155,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 594402  inst.: 11935606 (ipc=15.6) sim_rate=40052 (inst/sec) elapsed = 0:0:04:58 / Wed Mar  2 01:21:40 2016
GPGPU-Sim uArch: cycles simulated: 596402  inst.: 11960109 (ipc=15.6) sim_rate=40000 (inst/sec) elapsed = 0:0:04:59 / Wed Mar  2 01:21:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (252641,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(252642,343902)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (252848,343902), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(252849,343902)
GPGPU-Sim uArch: cycles simulated: 598402  inst.: 11992743 (ipc=15.6) sim_rate=39975 (inst/sec) elapsed = 0:0:05:00 / Wed Mar  2 01:21:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (254853,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(254854,343902)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(101,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (255761,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(255762,343902)
GPGPU-Sim uArch: cycles simulated: 600402  inst.: 12023083 (ipc=15.6) sim_rate=39943 (inst/sec) elapsed = 0:0:05:01 / Wed Mar  2 01:21:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (256900,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(256901,343902)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (258008,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(258009,343902)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (258316,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(258317,343902)
GPGPU-Sim uArch: cycles simulated: 602402  inst.: 12056150 (ipc=15.6) sim_rate=39921 (inst/sec) elapsed = 0:0:05:02 / Wed Mar  2 01:21:44 2016
GPGPU-Sim uArch: cycles simulated: 603902  inst.: 12075305 (ipc=15.6) sim_rate=39852 (inst/sec) elapsed = 0:0:05:03 / Wed Mar  2 01:21:45 2016
GPGPU-Sim uArch: cycles simulated: 605902  inst.: 12104012 (ipc=15.6) sim_rate=39815 (inst/sec) elapsed = 0:0:05:04 / Wed Mar  2 01:21:46 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(107,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 607902  inst.: 12126584 (ipc=15.5) sim_rate=39759 (inst/sec) elapsed = 0:0:05:05 / Wed Mar  2 01:21:47 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (265271,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(265272,343902)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (265675,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(265676,343902)
GPGPU-Sim uArch: cycles simulated: 609902  inst.: 12154114 (ipc=15.5) sim_rate=39719 (inst/sec) elapsed = 0:0:05:06 / Wed Mar  2 01:21:48 2016
GPGPU-Sim uArch: cycles simulated: 611902  inst.: 12183961 (ipc=15.5) sim_rate=39687 (inst/sec) elapsed = 0:0:05:07 / Wed Mar  2 01:21:49 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (269578,343902), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(269579,343902)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(182,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 613902  inst.: 12207770 (ipc=15.5) sim_rate=39635 (inst/sec) elapsed = 0:0:05:08 / Wed Mar  2 01:21:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (270833,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(270834,343902)
GPGPU-Sim uArch: cycles simulated: 615902  inst.: 12232567 (ipc=15.5) sim_rate=39587 (inst/sec) elapsed = 0:0:05:09 / Wed Mar  2 01:21:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (272338,343902), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(272339,343902)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (273536,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(273537,343902)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (273656,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(273657,343902)
GPGPU-Sim uArch: cycles simulated: 617902  inst.: 12264084 (ipc=15.5) sim_rate=39561 (inst/sec) elapsed = 0:0:05:10 / Wed Mar  2 01:21:52 2016
GPGPU-Sim uArch: cycles simulated: 619902  inst.: 12290684 (ipc=15.4) sim_rate=39519 (inst/sec) elapsed = 0:0:05:11 / Wed Mar  2 01:21:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (276105,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(276106,343902)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(159,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (276909,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(276910,343902)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (277329,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(277330,343902)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (277551,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(277552,343902)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (277841,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(277842,343902)
GPGPU-Sim uArch: cycles simulated: 621902  inst.: 12327471 (ipc=15.5) sim_rate=39511 (inst/sec) elapsed = 0:0:05:12 / Wed Mar  2 01:21:54 2016
GPGPU-Sim uArch: cycles simulated: 623402  inst.: 12348544 (ipc=15.5) sim_rate=39452 (inst/sec) elapsed = 0:0:05:13 / Wed Mar  2 01:21:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (280147,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(280148,343902)
GPGPU-Sim uArch: cycles simulated: 625402  inst.: 12376549 (ipc=15.4) sim_rate=39415 (inst/sec) elapsed = 0:0:05:14 / Wed Mar  2 01:21:56 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(147,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (283317,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(283318,343902)
GPGPU-Sim uArch: cycles simulated: 627402  inst.: 12403079 (ipc=15.4) sim_rate=39374 (inst/sec) elapsed = 0:0:05:15 / Wed Mar  2 01:21:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (283656,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(283657,343902)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (285419,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(285420,343902)
GPGPU-Sim uArch: cycles simulated: 629402  inst.: 12427908 (ipc=15.4) sim_rate=39328 (inst/sec) elapsed = 0:0:05:16 / Wed Mar  2 01:21:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (285849,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(285850,343902)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (285976,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(285977,343902)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (287067,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(287068,343902)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (287218,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(287219,343902)
GPGPU-Sim uArch: cycles simulated: 631402  inst.: 12461229 (ipc=15.4) sim_rate=39309 (inst/sec) elapsed = 0:0:05:17 / Wed Mar  2 01:21:59 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (288462,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(288463,343902)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (289168,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(289169,343902)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(122,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 633402  inst.: 12489143 (ipc=15.4) sim_rate=39274 (inst/sec) elapsed = 0:0:05:18 / Wed Mar  2 01:22:00 2016
GPGPU-Sim uArch: cycles simulated: 634902  inst.: 12510973 (ipc=15.4) sim_rate=39219 (inst/sec) elapsed = 0:0:05:19 / Wed Mar  2 01:22:01 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (291156,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(291157,343902)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (291733,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(291734,343902)
GPGPU-Sim uArch: cycles simulated: 636902  inst.: 12536437 (ipc=15.4) sim_rate=39176 (inst/sec) elapsed = 0:0:05:20 / Wed Mar  2 01:22:02 2016
GPGPU-Sim uArch: cycles simulated: 638902  inst.: 12557741 (ipc=15.4) sim_rate=39120 (inst/sec) elapsed = 0:0:05:21 / Wed Mar  2 01:22:03 2016
GPGPU-Sim uArch: cycles simulated: 640902  inst.: 12577051 (ipc=15.3) sim_rate=39059 (inst/sec) elapsed = 0:0:05:22 / Wed Mar  2 01:22:04 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(184,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (297797,343902), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(297798,343902)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (298140,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(298141,343902)
GPGPU-Sim uArch: cycles simulated: 642902  inst.: 12603343 (ipc=15.3) sim_rate=39019 (inst/sec) elapsed = 0:0:05:23 / Wed Mar  2 01:22:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (300950,343902), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(300951,343902)
GPGPU-Sim uArch: cycles simulated: 644902  inst.: 12625441 (ipc=15.3) sim_rate=38967 (inst/sec) elapsed = 0:0:05:24 / Wed Mar  2 01:22:06 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (302162,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(302163,343902)
GPGPU-Sim uArch: cycles simulated: 646902  inst.: 12648708 (ipc=15.2) sim_rate=38919 (inst/sec) elapsed = 0:0:05:25 / Wed Mar  2 01:22:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (303230,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(303231,343902)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (304191,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(304192,343902)
GPGPU-Sim uArch: cycles simulated: 648902  inst.: 12677359 (ipc=15.2) sim_rate=38887 (inst/sec) elapsed = 0:0:05:26 / Wed Mar  2 01:22:08 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(207,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (305928,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(305929,343902)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (306980,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(306981,343902)
GPGPU-Sim uArch: cycles simulated: 650902  inst.: 12701118 (ipc=15.2) sim_rate=38841 (inst/sec) elapsed = 0:0:05:27 / Wed Mar  2 01:22:09 2016
GPGPU-Sim uArch: cycles simulated: 652902  inst.: 12724961 (ipc=15.2) sim_rate=38795 (inst/sec) elapsed = 0:0:05:28 / Wed Mar  2 01:22:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (310475,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(310476,343902)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (310569,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(310570,343902)
GPGPU-Sim uArch: cycles simulated: 654902  inst.: 12750899 (ipc=15.2) sim_rate=38756 (inst/sec) elapsed = 0:0:05:29 / Wed Mar  2 01:22:11 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (311207,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(311208,343902)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (311418,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(311419,343902)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(157,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 656902  inst.: 12778064 (ipc=15.2) sim_rate=38721 (inst/sec) elapsed = 0:0:05:30 / Wed Mar  2 01:22:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (313355,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(313356,343902)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (313959,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(313960,343902)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (314057,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(314058,343902)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (314439,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(314440,343902)
GPGPU-Sim uArch: cycles simulated: 658902  inst.: 12810570 (ipc=15.2) sim_rate=38702 (inst/sec) elapsed = 0:0:05:31 / Wed Mar  2 01:22:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (315344,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(315345,343902)
GPGPU-Sim uArch: cycles simulated: 660902  inst.: 12839654 (ipc=15.2) sim_rate=38673 (inst/sec) elapsed = 0:0:05:32 / Wed Mar  2 01:22:14 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (317026,343902), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(317027,343902)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (317398,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(317399,343902)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (318105,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(318106,343902)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (318381,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(318382,343902)
GPGPU-Sim uArch: cycles simulated: 662402  inst.: 12865438 (ipc=15.2) sim_rate=38634 (inst/sec) elapsed = 0:0:05:33 / Wed Mar  2 01:22:15 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(157,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 664402  inst.: 12896344 (ipc=15.2) sim_rate=38611 (inst/sec) elapsed = 0:0:05:34 / Wed Mar  2 01:22:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (321829,343902), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(321830,343902)
GPGPU-Sim uArch: cycles simulated: 666402  inst.: 12919457 (ipc=15.2) sim_rate=38565 (inst/sec) elapsed = 0:0:05:35 / Wed Mar  2 01:22:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (323091,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(323092,343902)
GPGPU-Sim uArch: cycles simulated: 668402  inst.: 12953749 (ipc=15.2) sim_rate=38552 (inst/sec) elapsed = 0:0:05:36 / Wed Mar  2 01:22:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (324930,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(324931,343902)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(186,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (325673,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(325674,343902)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (325675,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(325676,343902)
GPGPU-Sim uArch: cycles simulated: 670402  inst.: 12983921 (ipc=15.2) sim_rate=38527 (inst/sec) elapsed = 0:0:05:37 / Wed Mar  2 01:22:19 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (326666,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(326667,343902)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (328071,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(328072,343902)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (328422,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(328423,343902)
GPGPU-Sim uArch: cycles simulated: 672402  inst.: 13016314 (ipc=15.2) sim_rate=38509 (inst/sec) elapsed = 0:0:05:38 / Wed Mar  2 01:22:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (328812,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(328813,343902)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (328936,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(328937,343902)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (329645,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(329646,343902)
GPGPU-Sim uArch: cycles simulated: 673902  inst.: 13042593 (ipc=15.2) sim_rate=38473 (inst/sec) elapsed = 0:0:05:39 / Wed Mar  2 01:22:21 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (330493,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(330494,343902)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(229,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (331855,343902), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(331856,343902)
GPGPU-Sim uArch: cycles simulated: 675902  inst.: 13076917 (ipc=15.2) sim_rate=38461 (inst/sec) elapsed = 0:0:05:40 / Wed Mar  2 01:22:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (333291,343902), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(333292,343902)
GPGPU-Sim uArch: cycles simulated: 677902  inst.: 13105676 (ipc=15.2) sim_rate=38433 (inst/sec) elapsed = 0:0:05:41 / Wed Mar  2 01:22:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (335054,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(335055,343902)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (335665,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(335666,343902)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (335667,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(335668,343902)
GPGPU-Sim uArch: cycles simulated: 679902  inst.: 13136421 (ipc=15.2) sim_rate=38410 (inst/sec) elapsed = 0:0:05:42 / Wed Mar  2 01:22:24 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (336852,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(336853,343902)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(222,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 681902  inst.: 13165699 (ipc=15.2) sim_rate=38383 (inst/sec) elapsed = 0:0:05:43 / Wed Mar  2 01:22:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (339080,343902), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(339081,343902)
GPGPU-Sim uArch: cycles simulated: 683402  inst.: 13186772 (ipc=15.2) sim_rate=38333 (inst/sec) elapsed = 0:0:05:44 / Wed Mar  2 01:22:26 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (339931,343902), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(339932,343902)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (340464,343902), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(340465,343902)
GPGPU-Sim uArch: cycles simulated: 685402  inst.: 13219583 (ipc=15.2) sim_rate=38317 (inst/sec) elapsed = 0:0:05:45 / Wed Mar  2 01:22:27 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (341800,343902), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(341801,343902)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (341865,343902), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(341866,343902)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (342487,343902), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(342488,343902)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(182,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 687402  inst.: 13253804 (ipc=15.2) sim_rate=38305 (inst/sec) elapsed = 0:0:05:46 / Wed Mar  2 01:22:28 2016
GPGPU-Sim uArch: cycles simulated: 689402  inst.: 13274357 (ipc=15.2) sim_rate=38254 (inst/sec) elapsed = 0:0:05:47 / Wed Mar  2 01:22:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (345771,343902), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(345772,343902)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (346004,343902), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(346005,343902)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (346268,343902), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(346269,343902)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (346662,343902), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(346663,343902)
GPGPU-Sim uArch: cycles simulated: 691402  inst.: 13305942 (ipc=15.2) sim_rate=38235 (inst/sec) elapsed = 0:0:05:48 / Wed Mar  2 01:22:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (347712,343902), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(347713,343902)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (348194,343902), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(348195,343902)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (348552,343902), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(348553,343902)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (348680,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (348698,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (349395,343902), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(184,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 693402  inst.: 13347911 (ipc=15.2) sim_rate=38246 (inst/sec) elapsed = 0:0:05:49 / Wed Mar  2 01:22:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (350939,343902), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 694902  inst.: 13367026 (ipc=15.2) sim_rate=38191 (inst/sec) elapsed = 0:0:05:50 / Wed Mar  2 01:22:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (351103,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (352201,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (352785,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (352800,343902), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697402  inst.: 13396383 (ipc=15.2) sim_rate=38166 (inst/sec) elapsed = 0:0:05:51 / Wed Mar  2 01:22:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (354060,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (355121,343902), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 699402  inst.: 13420683 (ipc=15.2) sim_rate=38126 (inst/sec) elapsed = 0:0:05:52 / Wed Mar  2 01:22:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (355538,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (355806,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (355977,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (356988,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (357289,343902), 3 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(189,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 701402  inst.: 13444812 (ipc=15.2) sim_rate=38087 (inst/sec) elapsed = 0:0:05:53 / Wed Mar  2 01:22:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358455,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (358476,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (358956,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (359142,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (359472,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (359732,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (359811,343902), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 703902  inst.: 13475468 (ipc=15.1) sim_rate=38066 (inst/sec) elapsed = 0:0:05:54 / Wed Mar  2 01:22:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (360513,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (360519,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (360864,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (361491,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (361697,343902), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 706402  inst.: 13499059 (ipc=15.1) sim_rate=38025 (inst/sec) elapsed = 0:0:05:55 / Wed Mar  2 01:22:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (362502,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (363168,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (363334,343902), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (363570,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (363695,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (363988,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (364140,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (364324,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (364513,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (364756,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (364989,343902), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 708902  inst.: 13524618 (ipc=15.1) sim_rate=37990 (inst/sec) elapsed = 0:0:05:56 / Wed Mar  2 01:22:38 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (365121,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (365444,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (365584,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (365640,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (365665,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (365850,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (366034,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (366206,343902), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (366407,343902), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(222,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (367297,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (367428,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (367700,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (367743,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (367847,343902), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 711902  inst.: 13552940 (ipc=15.0) sim_rate=37963 (inst/sec) elapsed = 0:0:05:57 / Wed Mar  2 01:22:39 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (368086,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (368119,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (368345,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (368460,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (368585,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (368743,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (368787,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (368857,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (368895,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (369209,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (369360,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (369502,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (369560,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (369574,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (369642,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (369644,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (369851,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (370009,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (370044,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (370102,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (370248,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (370287,343902), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (370292,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (370397,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (370430,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (370443,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (370468,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (370554,343902), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (370653,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (370726,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (370922,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (371043,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (371542,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (371681,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (371929,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (372120,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (372621,343902), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (373429,343902), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 373430
gpu_sim_insn = 5545787
gpu_ipc =      14.8509
gpu_tot_sim_cycle = 717332
gpu_tot_sim_insn = 13574359
gpu_tot_ipc =      18.9234
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1819905
gpu_stall_icnt2sh    = 4416910
gpu_total_sim_rate=38023

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789461
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 77220, Miss = 64948, Miss_rate = 0.841, Pending_hits = 4415, Reservation_fails = 577267
	L1D_cache_core[1]: Access = 78305, Miss = 65896, Miss_rate = 0.842, Pending_hits = 4545, Reservation_fails = 579420
	L1D_cache_core[2]: Access = 78789, Miss = 66419, Miss_rate = 0.843, Pending_hits = 4484, Reservation_fails = 578805
	L1D_cache_core[3]: Access = 77589, Miss = 65370, Miss_rate = 0.843, Pending_hits = 4438, Reservation_fails = 575950
	L1D_cache_core[4]: Access = 74986, Miss = 62929, Miss_rate = 0.839, Pending_hits = 4256, Reservation_fails = 562669
	L1D_cache_core[5]: Access = 76478, Miss = 64270, Miss_rate = 0.840, Pending_hits = 4379, Reservation_fails = 572493
	L1D_cache_core[6]: Access = 76628, Miss = 64481, Miss_rate = 0.841, Pending_hits = 4341, Reservation_fails = 573860
	L1D_cache_core[7]: Access = 77459, Miss = 65552, Miss_rate = 0.846, Pending_hits = 4503, Reservation_fails = 580840
	L1D_cache_core[8]: Access = 77559, Miss = 65391, Miss_rate = 0.843, Pending_hits = 4467, Reservation_fails = 575917
	L1D_cache_core[9]: Access = 75928, Miss = 63829, Miss_rate = 0.841, Pending_hits = 4295, Reservation_fails = 572452
	L1D_cache_core[10]: Access = 80001, Miss = 67791, Miss_rate = 0.847, Pending_hits = 4503, Reservation_fails = 583521
	L1D_cache_core[11]: Access = 79773, Miss = 66983, Miss_rate = 0.840, Pending_hits = 4614, Reservation_fails = 574647
	L1D_cache_core[12]: Access = 76676, Miss = 64624, Miss_rate = 0.843, Pending_hits = 4356, Reservation_fails = 571596
	L1D_cache_core[13]: Access = 76084, Miss = 64001, Miss_rate = 0.841, Pending_hits = 4481, Reservation_fails = 563510
	L1D_cache_core[14]: Access = 77541, Miss = 65429, Miss_rate = 0.844, Pending_hits = 4385, Reservation_fails = 577080
	L1D_total_cache_accesses = 1161016
	L1D_total_cache_misses = 977913
	L1D_total_cache_miss_rate = 0.8423
	L1D_total_cache_pending_hits = 66462
	L1D_total_cache_reservation_fails = 8620027
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117549
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6188746
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117069
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2431281
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788464
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2250, 1974, 2287, 2097, 2679, 1941, 2273, 2261, 1941, 2031, 2218, 2081, 2517, 2511, 1876, 2065, 1801, 1773, 2010, 1823, 2333, 2149, 1884, 2169, 1941, 2316, 2209, 2287, 2204, 1764, 1539, 2091, 1707, 1651, 2213, 1334, 2028, 2190, 1875, 1676, 2095, 1875, 2163, 1749, 1691, 1716, 1728, 1727, 
gpgpu_n_tot_thrd_icount = 46811456
gpgpu_n_tot_w_icount = 1462858
gpgpu_n_stall_shd_mem = 9422090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 572279
gpgpu_n_mem_write_global = 408199
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1820236
gpgpu_n_store_insn = 664450
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332982
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9418933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15675386	W0_Idle:817073	W0_Scoreboard:2750971	W1:354042	W2:163812	W3:107870	W4:77064	W5:59427	W6:53404	W7:47896	W8:43672	W9:41096	W10:37153	W11:34192	W12:31087	W13:26934	W14:22782	W15:20360	W16:17728	W17:15027	W18:13619	W19:11806	W20:12183	W21:12725	W22:12792	W23:13357	W24:13899	W25:10665	W26:9687	W27:7465	W28:4311	W29:1977	W30:372	W31:134	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4578232 {8:572279,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16348376 {40:407933,72:80,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77829944 {136:572279,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265592 {8:408199,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 419 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 398 
max_icnt2mem_latency = 871 
max_icnt2sh_latency = 716486 
mrq_lat_table:39899 	3568 	1073 	3549 	4624 	703 	374 	141 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	120337 	679156 	180943 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65496 	26851 	74191 	317817 	226623 	265559 	4016 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34288 	268001 	253717 	16203 	85 	0 	0 	2 	9 	38 	934 	9263 	18166 	43956 	99968 	168803 	67060 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	86 	1348 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        22        27        17        26        32        32        33        40        45        20        31        32        32        35        37 
dram[1]:        31        28        25        23        22        36        30        30        22        20        28        29        33        32        45        35 
dram[2]:        35        24        30        48        31        30        32        38        26        32        29        23        38        33        41        55 
dram[3]:        25        19        34        29        34        28        26        28        26        30        21        22        32        33        32        37 
dram[4]:        28        33        32        33        32        28        32        32        28        28        26        26        37        38        38        34 
dram[5]:        37        24        39        36        21        23        28        28        23        23        32        22        32        31        32        33 
maximum service time to same row:
dram[0]:     59505     42900     71533     40253     49555     50663     53972     38158     67028     65391     37887     58705    102434     91858     85684     94411 
dram[1]:     68756     60966     71435     55585     69786    125736     54251     70047     43130     55128     50598     79315     63048    102736     71424    100787 
dram[2]:     49056     30191     64843     52204     57388     50774     47925     52716     42940     39120     85362     48568     96674     71477    128650    143870 
dram[3]:     53346     32859    101000     58874     49298     40988     43491     54674     34706     60767     73711     42347     80078     96758     62628     70480 
dram[4]:     59887     86432     46321     75447     70028     72991     41134     62912     54568     54620     47910     64614    122354     60966     73420     93559 
dram[5]:     76592     42383     61272     72736     49485     46058     59468     43375     54981     38147     48808     55624     76590    104847    142368    135425 
average row accesses per activate:
dram[0]:  3.427746  3.270000  3.274112  3.191176  3.726619  3.855263  3.230000  3.382653  5.023622  4.641892  3.146199  3.652174  5.733333  5.629032  7.413043  5.774194 
dram[1]:  3.788571  4.337580  3.620000  3.903955  3.256685  3.255319  3.094650  3.147826  3.305556  3.382353  3.558824  3.076923  4.683544  4.746835  6.015873  6.333333 
dram[2]:  3.345550  3.479167  4.365517  4.363014  4.007246  3.562500  4.251656  4.445946  3.672222  3.532258  3.114130  2.671361  5.838710  5.904762  8.404762  7.804348 
dram[3]:  3.189574  3.105263  4.087500  4.150000  4.462185  3.670886  3.930636  3.596859  3.303318  3.531915  2.929648  2.800000  5.152778  4.645570  5.442857  6.448276 
dram[4]:  3.914474  3.875862  3.904192  3.802548  3.936170  3.512195  3.206897  4.125000  4.591549  4.556292  3.556291  3.472603  5.132353  5.188406  8.775000 10.733334 
dram[5]:  3.581006  3.359223  3.012987  2.882845  3.090425  3.183246  4.160000  4.055555  3.772727  3.452736  3.732877  3.056123  4.858974  4.580247  6.163636  6.107143 
average row locality = 53946/14200 = 3.799014
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       426       457       457       470       409       439       494       502       476       502       433       418       332       336       340       355 
dram[1]:       452       461       485       470       451       468       549       545       526       507       459       432       352       352       377       396 
dram[2]:       445       467       449       444       418       430       488       495       497       505       454       462       356       360       350       358 
dram[3]:       462       450       465       455       402       433       513       507       515       502       463       460       345       347       380       373 
dram[4]:       421       416       463       431       421       437       493       439       496       518       434       405       336       339       351       322 
dram[5]:       450       471       494       487       427       447       477       503       500       511       441       448       351       350       338       341 
total reads: 41936
bank skew: 549/322 = 1.70
chip skew: 7282/6722 = 1.08
number of total write accesses:
dram[0]:       167       197       188       181       109       147       152       161       162       185       105        86        12        13         1         3 
dram[1]:       211       220       239       221       158       144       203       179       188       183       146       128        18        23         2         3 
dram[2]:       194       201       184       193       135       140       154       163       164       152       119       107         6        12         3         1 
dram[3]:       211       199       189       209       129       147       167       180       182       162       120       128        26        20         1         1 
dram[4]:       174       146       189       166       134       139       158       122       156       170       103       102        13        19         0         0 
dram[5]:       191       221       202       202       154       161       147       154       164       183       104       151        28        21         1         1 
total reads: 12010
min_bank_accesses = 0!
chip skew: 2266/1791 = 1.27
average mf latency per bank:
dram[0]:       3226      3053      3408      3388      4274      3789      3639      3495      3344      3096      7454      8208     17755     17946     24665     23756
dram[1]:       2909      3047      3073      3422      3832      4017      3249      3547      3190      3305      6593      7762     16708     17429     22627     22546
dram[2]:       3060      2969      3371      3474      4149      3997      3587      3565      3331      3405      7086      7670     17072     17682     23562     24124
dram[3]:       3003      3000      3300      3322      4197      3897      3502      3459      3151      3234      6948      7135     16524     17287     22210     23143
dram[4]:       4267      3583      4364      3680      5465      4072      4839      4127      4410      3173     47103      8524     23781     17987     32377     26785
dram[5]:       3088      2983      3069      3301      3757      3785      3567      3653      3208      3274      7661      7185     15956     17641     24382     25357
maximum mf latency per bank:
dram[0]:        900       863       870       946       843      1065       926       989       859       899       881       942       905       966       905       871
dram[1]:        918      1043       935       967      1018      1039       942      1211       977      1082       967      1030      1026       999       974      1007
dram[2]:        987       905       927       830       860       991       928       887      1086       917       976       901       884      1035       873      1104
dram[3]:       1001      1184      1000       881       895       903      1056       939      1082       963       979       926       877       859       998       890
dram[4]:       1210       846      1126       882      1027       987      1085       879      1194       926      1102       964      1083       928      1042       933
dram[5]:        950      1027       909       966       894       906       871       863       869       908       936      1004       894       999       891       889

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946873 n_nop=925978 n_act=2275 n_pre=2259 n_req=8715 n_rd=13692 n_write=2669 bw_util=0.01728
n_activity=140671 dram_eff=0.1163
bk0: 852a 939040i bk1: 914a 937799i bk2: 914a 937834i bk3: 940a 937493i bk4: 818a 939843i bk5: 878a 938862i bk6: 988a 937562i bk7: 1004a 936659i bk8: 952a 938678i bk9: 1004a 938192i bk10: 866a 938777i bk11: 836a 939532i bk12: 664a 942765i bk13: 672a 942803i bk14: 680a 943449i bk15: 710a 943131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0597472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946873 n_nop=923856 n_act=2613 n_pre=2597 n_req=9548 n_rd=14564 n_write=3243 bw_util=0.01881
n_activity=155947 dram_eff=0.1142
bk0: 904a 938338i bk1: 922a 938481i bk2: 970a 936914i bk3: 940a 937379i bk4: 902a 938298i bk5: 936a 938246i bk6: 1098a 935702i bk7: 1090a 935942i bk8: 1052a 936687i bk9: 1014a 936495i bk10: 918a 938504i bk11: 864a 937828i bk12: 704a 942268i bk13: 704a 942401i bk14: 754a 942825i bk15: 792a 943028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0467338
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946873 n_nop=925704 n_act=2247 n_pre=2231 n_req=8906 n_rd=13956 n_write=2735 bw_util=0.01763
n_activity=140800 dram_eff=0.1185
bk0: 890a 938143i bk1: 934a 937643i bk2: 898a 938807i bk3: 888a 938661i bk4: 836a 939741i bk5: 860a 938814i bk6: 976a 938188i bk7: 990a 938114i bk8: 994a 938056i bk9: 1010a 937385i bk10: 908a 938368i bk11: 924a 937376i bk12: 712a 942515i bk13: 720a 942411i bk14: 700a 943313i bk15: 716a 943563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0630454
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946873 n_nop=924850 n_act=2468 n_pre=2452 n_req=9143 n_rd=14144 n_write=2959 bw_util=0.01806
n_activity=150762 dram_eff=0.1134
bk0: 924a 937263i bk1: 900a 937219i bk2: 930a 938506i bk3: 910a 938057i bk4: 804a 940231i bk5: 866a 939185i bk6: 1026a 937430i bk7: 1014a 936912i bk8: 1030a 937258i bk9: 1004a 937711i bk10: 926a 937996i bk11: 920a 937748i bk12: 690a 942407i bk13: 694a 942344i bk14: 760a 942742i bk15: 746a 943573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0508115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946873 n_nop=926780 n_act=2062 n_pre=2046 n_req=8513 n_rd=13444 n_write=2541 bw_util=0.01688
n_activity=137864 dram_eff=0.1159
bk0: 842a 938654i bk1: 832a 939599i bk2: 926a 938673i bk3: 862a 938859i bk4: 842a 939942i bk5: 874a 939073i bk6: 986a 936871i bk7: 878a 938823i bk8: 992a 938485i bk9: 1036a 937770i bk10: 868a 939028i bk11: 810a 939457i bk12: 672a 942537i bk13: 678a 942351i bk14: 702a 943504i bk15: 644a 943955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.062623
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946873 n_nop=924755 n_act=2535 n_pre=2519 n_req=9121 n_rd=14072 n_write=2992 bw_util=0.01802
n_activity=149498 dram_eff=0.1141
bk0: 900a 938648i bk1: 942a 937100i bk2: 988a 936916i bk3: 974a 936176i bk4: 854a 938283i bk5: 894a 937597i bk6: 954a 938141i bk7: 1006a 937527i bk8: 1000a 937917i bk9: 1022a 936651i bk10: 882a 939580i bk11: 896a 937932i bk12: 702a 942173i bk13: 700a 942347i bk14: 676a 943470i bk15: 682a 943427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0522985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77616, Miss = 3367, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 235
L2_cache_bank[1]: Access = 78487, Miss = 3479, Miss_rate = 0.044, Pending_hits = 13, Reservation_fails = 187
L2_cache_bank[2]: Access = 77810, Miss = 3651, Miss_rate = 0.047, Pending_hits = 19, Reservation_fails = 110
L2_cache_bank[3]: Access = 79143, Miss = 3631, Miss_rate = 0.046, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[4]: Access = 77536, Miss = 3457, Miss_rate = 0.045, Pending_hits = 14, Reservation_fails = 15
L2_cache_bank[5]: Access = 78795, Miss = 3521, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 548
L2_cache_bank[6]: Access = 78214, Miss = 3545, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 43
L2_cache_bank[7]: Access = 78714, Miss = 3527, Miss_rate = 0.045, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[8]: Access = 117454, Miss = 3415, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 451
L2_cache_bank[9]: Access = 79005, Miss = 3307, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 337
L2_cache_bank[10]: Access = 78595, Miss = 3478, Miss_rate = 0.044, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 79184, Miss = 3558, Miss_rate = 0.045, Pending_hits = 13, Reservation_fails = 0
L2_total_cache_accesses = 980553
L2_total_cache_misses = 41936
L2_total_cache_miss_rate = 0.0428
L2_total_cache_pending_hits = 155
L2_total_cache_reservation_fails = 1929
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 537087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1588
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401314
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6763
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3269939
icnt_total_pkts_simt_to_mem=1389390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.4452
	minimum = 6
	maximum = 790
Network latency average = 40.4139
	minimum = 6
	maximum = 549
Slowest packet = 914249
Flit latency average = 27.6682
	minimum = 6
	maximum = 548
Slowest flit = 3617949
Fragmentation average = 0.0937049
	minimum = 0
	maximum = 473
Injected packet rate average = 0.104092
	minimum = 0.0911603 (at node 9)
	maximum = 0.155022 (at node 23)
Accepted packet rate average = 0.104092
	minimum = 0.0911603 (at node 9)
	maximum = 0.155022 (at node 23)
Injected flit rate average = 0.259086
	minimum = 0.122505 (at node 9)
	maximum = 0.457655 (at node 23)
Accepted flit rate average= 0.259086
	minimum = 0.148748 (at node 17)
	maximum = 0.349549 (at node 1)
Injected packet length average = 2.48901
Accepted packet length average = 2.48901
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.7181 (6 samples)
	minimum = 6 (6 samples)
	maximum = 342.333 (6 samples)
Network latency average = 23.5017 (6 samples)
	minimum = 6 (6 samples)
	maximum = 270 (6 samples)
Flit latency average = 18.0954 (6 samples)
	minimum = 6 (6 samples)
	maximum = 268 (6 samples)
Fragmentation average = 0.0380266 (6 samples)
	minimum = 0 (6 samples)
	maximum = 173.333 (6 samples)
Injected packet rate average = 0.0528967 (6 samples)
	minimum = 0.0412926 (6 samples)
	maximum = 0.107874 (6 samples)
Accepted packet rate average = 0.0528967 (6 samples)
	minimum = 0.0412926 (6 samples)
	maximum = 0.107874 (6 samples)
Injected flit rate average = 0.122759 (6 samples)
	minimum = 0.0593883 (6 samples)
	maximum = 0.23997 (6 samples)
Accepted flit rate average = 0.122759 (6 samples)
	minimum = 0.0749495 (6 samples)
	maximum = 0.214643 (6 samples)
Injected packet size average = 2.32073 (6 samples)
Accepted packet size average = 2.32073 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 57 sec (357 sec)
gpgpu_simulation_rate = 38023 (inst/sec)
gpgpu_simulation_rate = 2009 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,717332)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,717332)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,717332)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,717332)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,717332)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,717332)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,717332)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(31,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(47,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(81,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 717832  inst.: 13880351 (ipc=612.0) sim_rate=38771 (inst/sec) elapsed = 0:0:05:58 / Wed Mar  2 01:22:40 2016
GPGPU-Sim uArch: cycles simulated: 718332  inst.: 13896713 (ipc=322.4) sim_rate=38709 (inst/sec) elapsed = 0:0:05:59 / Wed Mar  2 01:22:41 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(23,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 719832  inst.: 13915973 (ipc=136.6) sim_rate=38655 (inst/sec) elapsed = 0:0:06:00 / Wed Mar  2 01:22:42 2016
GPGPU-Sim uArch: cycles simulated: 721832  inst.: 13937547 (ipc=80.7) sim_rate=38608 (inst/sec) elapsed = 0:0:06:01 / Wed Mar  2 01:22:43 2016
GPGPU-Sim uArch: cycles simulated: 723832  inst.: 13959689 (ipc=59.3) sim_rate=38562 (inst/sec) elapsed = 0:0:06:02 / Wed Mar  2 01:22:44 2016
GPGPU-Sim uArch: cycles simulated: 725332  inst.: 13976593 (ipc=50.3) sim_rate=38503 (inst/sec) elapsed = 0:0:06:03 / Wed Mar  2 01:22:45 2016
GPGPU-Sim uArch: cycles simulated: 727332  inst.: 13999020 (ipc=42.5) sim_rate=38458 (inst/sec) elapsed = 0:0:06:04 / Wed Mar  2 01:22:46 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(82,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 728832  inst.: 14017107 (ipc=38.5) sim_rate=38403 (inst/sec) elapsed = 0:0:06:05 / Wed Mar  2 01:22:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12983,717332), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12984,717332)
GPGPU-Sim uArch: cycles simulated: 730832  inst.: 14045803 (ipc=34.9) sim_rate=38376 (inst/sec) elapsed = 0:0:06:06 / Wed Mar  2 01:22:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13918,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13919,717332)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14132,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14133,717332)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14493,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14494,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14636,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14637,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14694,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14695,717332)
GPGPU-Sim uArch: cycles simulated: 732832  inst.: 14078577 (ipc=32.5) sim_rate=38361 (inst/sec) elapsed = 0:0:06:07 / Wed Mar  2 01:22:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15891,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15892,717332)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16602,717332), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16603,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16723,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16724,717332)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(53,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16951,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16952,717332)
GPGPU-Sim uArch: cycles simulated: 734332  inst.: 14106804 (ipc=31.3) sim_rate=38333 (inst/sec) elapsed = 0:0:06:08 / Wed Mar  2 01:22:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17644,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17645,717332)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17652,717332), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17653,717332)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17966,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17967,717332)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18104,717332), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18105,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18223,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18224,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18574,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18575,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18665,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18666,717332)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18962,717332), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18963,717332)
GPGPU-Sim uArch: cycles simulated: 736332  inst.: 14146803 (ipc=30.1) sim_rate=38338 (inst/sec) elapsed = 0:0:06:09 / Wed Mar  2 01:22:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19312,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19313,717332)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20634,717332), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20635,717332)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20841,717332), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20842,717332)
GPGPU-Sim uArch: cycles simulated: 738332  inst.: 14182254 (ipc=28.9) sim_rate=38330 (inst/sec) elapsed = 0:0:06:10 / Wed Mar  2 01:22:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21419,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21420,717332)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21784,717332), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21785,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21869,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21870,717332)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(112,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22020,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22021,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22785,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(22786,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22914,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22915,717332)
GPGPU-Sim uArch: cycles simulated: 740332  inst.: 14221418 (ipc=28.1) sim_rate=38332 (inst/sec) elapsed = 0:0:06:11 / Wed Mar  2 01:22:53 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23017,717332), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23018,717332)
GPGPU-Sim uArch: cycles simulated: 741832  inst.: 14254269 (ipc=27.8) sim_rate=38317 (inst/sec) elapsed = 0:0:06:12 / Wed Mar  2 01:22:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25657,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25658,717332)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26345,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26346,717332)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(77,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 743832  inst.: 14295189 (ipc=27.2) sim_rate=38324 (inst/sec) elapsed = 0:0:06:13 / Wed Mar  2 01:22:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26826,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26827,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (26883,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(26884,717332)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27326,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27327,717332)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27801,717332), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27802,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27837,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(27838,717332)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (27941,717332), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(27942,717332)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27961,717332), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27962,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (27976,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(27977,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28083,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28084,717332)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28306,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(28307,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28312,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28313,717332)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28469,717332), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(28470,717332)
GPGPU-Sim uArch: cycles simulated: 745832  inst.: 14365526 (ipc=27.8) sim_rate=38410 (inst/sec) elapsed = 0:0:06:14 / Wed Mar  2 01:22:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28631,717332), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28632,717332)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28701,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28702,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28942,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(28943,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29100,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(29101,717332)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(132,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (29331,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(29332,717332)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29344,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(29345,717332)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29710,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29711,717332)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (29748,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(29749,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29912,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29913,717332)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (29915,717332), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(29916,717332)
GPGPU-Sim uArch: cycles simulated: 747332  inst.: 14423515 (ipc=28.3) sim_rate=38462 (inst/sec) elapsed = 0:0:06:15 / Wed Mar  2 01:22:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30015,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30016,717332)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30126,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30127,717332)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (30292,717332), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(30293,717332)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30526,717332), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30527,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (30579,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(30580,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30842,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30843,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30946,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(30947,717332)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (31372,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(31373,717332)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31401,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(31402,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31443,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(31444,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31545,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31546,717332)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (31548,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(31549,717332)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(152,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31839,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31840,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (31992,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(31993,717332)
GPGPU-Sim uArch: cycles simulated: 749332  inst.: 14499729 (ipc=28.9) sim_rate=38563 (inst/sec) elapsed = 0:0:06:16 / Wed Mar  2 01:22:58 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32145,717332), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32146,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (32458,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(32459,717332)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32655,717332), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32656,717332)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32779,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(32780,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32911,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32912,717332)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32954,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(32955,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33015,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33016,717332)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (33045,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(33046,717332)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33052,717332), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(33053,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33226,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33227,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (33287,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(33288,717332)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (33542,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(33543,717332)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (33567,717332), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(33568,717332)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (33593,717332), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(33594,717332)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33597,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33598,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33602,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33603,717332)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33642,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33643,717332)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(169,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (33691,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(33692,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (33814,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(33815,717332)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33951,717332), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33952,717332)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33978,717332), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(33979,717332)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (33987,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(33988,717332)
GPGPU-Sim uArch: cycles simulated: 751332  inst.: 14598027 (ipc=30.1) sim_rate=38721 (inst/sec) elapsed = 0:0:06:17 / Wed Mar  2 01:22:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34086,717332), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(34087,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34151,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34152,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34166,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34167,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34259,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(34260,717332)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34266,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34267,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (34396,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(34397,717332)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34402,717332), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34403,717332)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (34425,717332), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(34426,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34499,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34500,717332)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (34609,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(34610,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34628,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34629,717332)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34633,717332), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34634,717332)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34700,717332), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34701,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34805,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34806,717332)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34811,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34812,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34859,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34860,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34891,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34892,717332)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(194,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35053,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35054,717332)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (35080,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(35081,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35140,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35141,717332)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (35205,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(35206,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35319,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35320,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35362,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35363,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (35472,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(35473,717332)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35490,717332), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35491,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35496,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35497,717332)
GPGPU-Sim uArch: cycles simulated: 752832  inst.: 14708264 (ipc=31.9) sim_rate=38910 (inst/sec) elapsed = 0:0:06:18 / Wed Mar  2 01:23:00 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35587,717332), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35588,717332)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35619,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35620,717332)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35711,717332), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35712,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (35767,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(35768,717332)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35783,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(35784,717332)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35937,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35938,717332)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36058,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36059,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36072,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36073,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (36159,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(36160,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (36209,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(36210,717332)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36235,717332), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36236,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (36275,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(36276,717332)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(213,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (36305,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(36306,717332)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (36321,717332), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(36322,717332)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (36434,717332), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(36435,717332)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36437,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36438,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36459,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36460,717332)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36571,717332), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36572,717332)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36653,717332), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36654,717332)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36733,717332), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36734,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36785,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36786,717332)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (36798,717332), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(36799,717332)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36912,717332), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36913,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36917,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36918,717332)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36962,717332), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36963,717332)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (36974,717332), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(36975,717332)
GPGPU-Sim uArch: cycles simulated: 754332  inst.: 14824665 (ipc=33.8) sim_rate=39115 (inst/sec) elapsed = 0:0:06:19 / Wed Mar  2 01:23:01 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37014,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37015,717332)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37032,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37033,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37176,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37177,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37210,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37211,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37216,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37217,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37288,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37289,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37364,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37365,717332)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (37383,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(37384,717332)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(236,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37393,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37394,717332)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37426,717332), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37427,717332)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37466,717332), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37467,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37559,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37560,717332)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37563,717332), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37564,717332)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37588,717332), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37589,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37600,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(37601,717332)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37601,717332), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37602,717332)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37605,717332), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37606,717332)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37657,717332), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37658,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37690,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37691,717332)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37699,717332), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37700,717332)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37834,717332), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37835,717332)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37836,717332), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37837,717332)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37863,717332), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37864,717332)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (37874,717332), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(37875,717332)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37912,717332), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37913,717332)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37913,717332), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37914,717332)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (37921,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37952,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37963,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37978,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37989,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38002,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38004,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38054,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38075,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38092,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (38094,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38113,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38115,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38125,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38128,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38161,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38198,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38219,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38221,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (38225,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38236,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38262,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38294,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38300,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38352,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38396,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38419,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38436,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38439,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38466,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38498,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38501,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38509,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38541,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38551,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38574,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38588,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (38611,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38612,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38620,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38686,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38723,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38732,717332), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38763,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38765,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38796,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38804,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38806,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (38810,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38816,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38824,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38826,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39012,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39019,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39036,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39050,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39085,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39169,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39174,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39185,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39228,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39241,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39247,717332), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39265,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39408,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39466,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39476,717332), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 756832  inst.: 14954440 (ipc=34.9) sim_rate=39353 (inst/sec) elapsed = 0:0:06:20 / Wed Mar  2 01:23:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39523,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39565,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39601,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39606,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39608,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (39632,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39669,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39691,717332), 1 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(225,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39705,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39715,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39757,717332), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39767,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39823,717332), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39834,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39948,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39963,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39992,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40010,717332), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40024,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40024,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40025,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40559,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40638,717332), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 40639
gpu_sim_insn = 1381797
gpu_ipc =      34.0017
gpu_tot_sim_cycle = 757971
gpu_tot_sim_insn = 14956156
gpu_tot_ipc =      19.7318
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1944866
gpu_stall_icnt2sh    = 4734055
gpu_total_sim_rate=39358

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 896882
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 81920, Miss = 68368, Miss_rate = 0.835, Pending_hits = 4615, Reservation_fails = 606819
	L1D_cache_core[1]: Access = 83013, Miss = 69212, Miss_rate = 0.834, Pending_hits = 4767, Reservation_fails = 606783
	L1D_cache_core[2]: Access = 83201, Miss = 69593, Miss_rate = 0.836, Pending_hits = 4693, Reservation_fails = 605460
	L1D_cache_core[3]: Access = 82322, Miss = 68701, Miss_rate = 0.835, Pending_hits = 4643, Reservation_fails = 602706
	L1D_cache_core[4]: Access = 79590, Miss = 66195, Miss_rate = 0.832, Pending_hits = 4485, Reservation_fails = 588690
	L1D_cache_core[5]: Access = 81042, Miss = 67520, Miss_rate = 0.833, Pending_hits = 4570, Reservation_fails = 600151
	L1D_cache_core[6]: Access = 81233, Miss = 67758, Miss_rate = 0.834, Pending_hits = 4540, Reservation_fails = 600537
	L1D_cache_core[7]: Access = 82260, Miss = 68876, Miss_rate = 0.837, Pending_hits = 4703, Reservation_fails = 606323
	L1D_cache_core[8]: Access = 82082, Miss = 68552, Miss_rate = 0.835, Pending_hits = 4672, Reservation_fails = 602812
	L1D_cache_core[9]: Access = 80474, Miss = 67139, Miss_rate = 0.834, Pending_hits = 4507, Reservation_fails = 601050
	L1D_cache_core[10]: Access = 84532, Miss = 70970, Miss_rate = 0.840, Pending_hits = 4729, Reservation_fails = 609569
	L1D_cache_core[11]: Access = 84344, Miss = 70298, Miss_rate = 0.833, Pending_hits = 4841, Reservation_fails = 603387
	L1D_cache_core[12]: Access = 81250, Miss = 67913, Miss_rate = 0.836, Pending_hits = 4543, Reservation_fails = 598730
	L1D_cache_core[13]: Access = 80439, Miss = 67218, Miss_rate = 0.836, Pending_hits = 4642, Reservation_fails = 592875
	L1D_cache_core[14]: Access = 82237, Miss = 68677, Miss_rate = 0.835, Pending_hits = 4594, Reservation_fails = 602876
	L1D_total_cache_accesses = 1229939
	L1D_total_cache_misses = 1026990
	L1D_total_cache_miss_rate = 0.8350
	L1D_total_cache_pending_hits = 69544
	L1D_total_cache_reservation_fails = 9028768
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127127
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 617483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6593878
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126647
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2434890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 895885
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2606, 2291, 2525, 2334, 2933, 2324, 2422, 2627, 2157, 2268, 2466, 2313, 2721, 2806, 2086, 2352, 2040, 1984, 2172, 2090, 2577, 2316, 2101, 2413, 2068, 2549, 2432, 2608, 2377, 2003, 1817, 2335, 1907, 1851, 2422, 1534, 2267, 2349, 2153, 1986, 2221, 2023, 2344, 1941, 1872, 1875, 1843, 1916, 
gpgpu_n_tot_thrd_icount = 52653664
gpgpu_n_tot_w_icount = 1645427
gpgpu_n_stall_shd_mem = 9867904
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 617483
gpgpu_n_mem_write_global = 412699
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1964499
gpgpu_n_store_insn = 678571
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1483983
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9864747
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16371105	W0_Idle:829915	W0_Scoreboard:3051563	W1:416885	W2:190663	W3:125037	W4:88500	W5:68320	W6:60612	W7:53033	W8:46870	W9:43059	W10:38552	W11:35143	W12:31838	W13:27663	W14:23248	W15:20886	W16:18054	W17:15282	W18:13989	W19:12118	W20:12550	W21:12996	W22:12855	W23:13442	W24:13962	W25:10728	W26:9843	W27:7465	W28:4311	W29:1977	W30:372	W31:134	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4939864 {8:617483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16528376 {40:412433,72:80,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83977688 {136:617483,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3301592 {8:412699,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 419 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 396 
max_icnt2mem_latency = 871 
max_icnt2sh_latency = 755784 
mrq_lat_table:46067 	4008 	1305 	4010 	5476 	1041 	700 	288 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132018 	709563 	188556 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83511 	30203 	78523 	327238 	236475 	270174 	4133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36340 	294255 	270144 	16672 	87 	0 	0 	2 	9 	38 	934 	9263 	18166 	43956 	99968 	168803 	71560 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	1420 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        22        27        17        26        32        32        33        40        45        20        31        32        32        35        37 
dram[1]:        31        28        45        31        22        36        30        30        22        20        28        29        33        32        45        35 
dram[2]:        35        24        30        48        31        30        32        38        26        32        29        23        38        33        41        55 
dram[3]:        25        19        34        29        34        28        26        28        26        30        21        22        32        33        33        37 
dram[4]:        28        33        32        33        32        28        32        32        28        28        26        26        37        38        38        34 
dram[5]:        37        24        39        36        21        23        28        28        23        23        32        22        32        31        32        33 
maximum service time to same row:
dram[0]:     59505     42900     71533     40253     49555     50663     53972     38158     67028     65391     37887     58705    102434     91858     85684     94411 
dram[1]:     68756     60966     71435     55585     69786    125736     54251     70047     43130     55128     50598     79315     63048    102736     71424    100787 
dram[2]:     49056     30191     64843     52204     57388     50774     47925     52716     42940     39120     85362     48568     96674     71477    128650    143870 
dram[3]:     53346     32859    101000     58874     49298     40988     43491     54674     34706     60767     73711     42347     80078     96758     62628     70480 
dram[4]:     59887     86432     46321     75447     70028     72991     41134     62912     54568     54620     47910     64614    122354     60966     73420     93559 
dram[5]:     76592     42383     61272     72736     49485     46058     59468     43375     54981     38147     48808     55624     76590    104847    142368    135425 
average row accesses per activate:
dram[0]:  3.392157  3.241228  3.192308  3.106122  3.787500  3.993902  3.336323  3.579439  4.770700  4.482759  3.090909  3.256685  4.098214  4.358490  6.571429  5.636364 
dram[1]:  3.472477  3.979487  3.444915  3.771845  3.312195  3.260664  3.182509  3.245059  3.109848  3.220408  3.454545  3.040909  3.811024  4.170940  6.270270  6.115385 
dram[2]:  3.164502  3.358744  4.109195  3.972826  3.940789  3.540540  4.151685  4.401163  3.575472  3.590476  2.978166  2.593870  4.348624  4.969072  7.032787  6.523077 
dram[3]:  3.155102  2.971774  3.825000  3.925532  4.166667  3.559140  3.932642  3.649289  3.180328  3.334802  2.765873  2.637736  4.033058  4.181035  5.416667  6.180555 
dram[4]:  3.817680  3.917647  3.716418  3.567010  3.858896  3.547872  3.324324  4.113207  4.452381  4.322222  3.443850  3.168367  4.025210  4.318182  9.063829 10.351352 
dram[5]:  3.623116  3.315126  2.859206  2.836957  3.142180  3.152778  4.140351  4.032258  3.516279  3.284519  3.394872  2.930041  3.975610  3.904000  6.451613  6.539682 
average row locality = 62916/17178 = 3.662592
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       502       521       537       551       485       505       581       595       560       573       519       502       430       433       413       430 
dram[1]:       530       539       551       532       510       538       619       633       612       584       551       524       449       451       462       474 
dram[2]:       521       525       513       508       460       503       566       579       570       578       545       548       453       457       426       423 
dram[3]:       543       518       549       514       462       501       583       582       575       574       552       546       449       449       454       444 
dram[4]:       498       497       534       500       490       514       568       518       563       585       519       499       447       437       426       383 
dram[5]:       513       545       568       554       499       514       553       582       573       580       535       538       449       446       399       411 
total reads: 49403
bank skew: 633/383 = 1.65
chip skew: 8559/7978 = 1.07
number of total write accesses:
dram[0]:       190       218       210       210       121       150       163       171       189       207       127       107        29        29         1         4 
dram[1]:       227       237       262       245       169       150       218       188       209       205       171       145        35        37         2         3 
dram[2]:       210       224       202       223       139       152       173       178       188       176       137       129        21        25         3         1 
dram[3]:       230       219       216       224       138       161       176       188       201       183       145       153        39        36         1         1 
dram[4]:       193       169       213       192       139       153       170       136       185       193       125       122        32        38         0         0 
dram[5]:       208       244       224       229       164       167       155       168       183       205       127       174        40        42         1         1 
total reads: 13513
min_bank_accesses = 0!
chip skew: 2503/2060 = 1.22
average mf latency per bank:
dram[0]:       2885      2797      3047      2986      3764      3481      3254      3115      2960      2812      6449      6990     14028     14198     21963     20922
dram[1]:       2671      2782      2815      3120      3510      3666      2985      3203      2859      2988      5707      6703     13437     14072     19997     20211
dram[2]:       2778      2714      3069      3098      3893      3578      3183      3173      2993      3049      6128      6625     13655     14342     20721     21744
dram[3]:       2718      2722      2945      3091      3831      3519      3219      3150      2908      2914      6017      6184     13327     13853     20181     20856
dram[4]:       3840      3155      3956      3285      4979      3633      4386      3647      3945      2894     39969      7187     18336     14393     28635     24330
dram[5]:       2842      2709      2803      3004      3384      3458      3234      3285      2919      2967      6499      6217     13013     14111     22213     22514
maximum mf latency per bank:
dram[0]:        900       863       870       946       843      1065       926       989       859       899       924       942       905       966       905       871
dram[1]:        918      1043       935       967      1018      1039       942      1211       977      1082       967      1030      1026       999       974      1007
dram[2]:        987       905       927       830       860       991       928       887      1086       917       976       901       884      1035       873      1104
dram[3]:       1001      1184      1000       881       895       903      1056       939      1082       963       979       926       877       859       998       890
dram[4]:       1210       846      1198       882      1027       987      1085       879      1194       926      1102       964      1133       928      1042       933
dram[5]:        950      1027       909       966       894       906       871       863       869       908       936      1004       894       999       891       889

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000516 n_nop=975595 n_act=2757 n_pre=2741 n_req=10263 n_rd=16274 n_write=3149 bw_util=0.01941
n_activity=163009 dram_eff=0.1192
bk0: 1004a 990357i bk1: 1042a 990109i bk2: 1074a 989672i bk3: 1102a 988696i bk4: 970a 991560i bk5: 1010a 991629i bk6: 1162a 989364i bk7: 1190a 988963i bk8: 1120a 989973i bk9: 1146a 989487i bk10: 1038a 990072i bk11: 1004a 990930i bk12: 860a 993897i bk13: 866a 993938i bk14: 826a 995910i bk15: 860a 995548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0846053
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000516 n_nop=973498 n_act=3121 n_pre=3105 n_req=11062 n_rd=17118 n_write=3674 bw_util=0.02078
n_activity=178630 dram_eff=0.1164
bk0: 1060a 990182i bk1: 1078a 990475i bk2: 1102a 988916i bk3: 1064a 989524i bk4: 1020a 990784i bk5: 1076a 990822i bk6: 1238a 987703i bk7: 1266a 988213i bk8: 1224a 987842i bk9: 1168a 988091i bk10: 1102a 990327i bk11: 1048a 989446i bk12: 898a 993582i bk13: 902a 994063i bk14: 924a 995473i bk15: 948a 995731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0566348
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000516 n_nop=975482 n_act=2743 n_pre=2727 n_req=10356 n_rd=16350 n_write=3214 bw_util=0.01955
n_activity=162866 dram_eff=0.1201
bk0: 1042a 990075i bk1: 1050a 989195i bk2: 1026a 990914i bk3: 1016a 990027i bk4: 920a 992580i bk5: 1006a 990912i bk6: 1132a 989851i bk7: 1158a 989965i bk8: 1140a 989517i bk9: 1156a 989356i bk10: 1090a 989935i bk11: 1096a 988646i bk12: 906a 993820i bk13: 914a 994013i bk14: 852a 995870i bk15: 846a 996235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0868092
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000516 n_nop=974559 n_act=2996 n_pre=2980 n_req=10606 n_rd=16590 n_write=3391 bw_util=0.01997
n_activity=173570 dram_eff=0.1151
bk0: 1086a 989130i bk1: 1036a 989266i bk2: 1098a 990157i bk3: 1028a 990210i bk4: 924a 992713i bk5: 1002a 991452i bk6: 1166a 989889i bk7: 1164a 989283i bk8: 1150a 989389i bk9: 1148a 989597i bk10: 1104a 989488i bk11: 1092a 989003i bk12: 898a 993813i bk13: 898a 993991i bk14: 908a 995410i bk15: 888a 996369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0585268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000516 n_nop=976493 n_act=2522 n_pre=2506 n_req=10038 n_rd=15956 n_write=3039 bw_util=0.01899
n_activity=159421 dram_eff=0.1191
bk0: 996a 990446i bk1: 994a 991511i bk2: 1068a 990297i bk3: 1000a 990350i bk4: 980a 992495i bk5: 1028a 991550i bk6: 1136a 988497i bk7: 1036a 990237i bk8: 1126a 990141i bk9: 1170a 988980i bk10: 1038a 990818i bk11: 998a 990850i bk12: 894a 992991i bk13: 874a 993535i bk14: 852a 996174i bk15: 766a 996760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0909861
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000516 n_nop=974488 n_act=3039 n_pre=3023 n_req=10591 n_rd=16518 n_write=3448 bw_util=0.01996
n_activity=171958 dram_eff=0.1161
bk0: 1026a 990772i bk1: 1090a 989077i bk2: 1136a 988344i bk3: 1108a 987739i bk4: 998a 990605i bk5: 1028a 990156i bk6: 1106a 990215i bk7: 1164a 989521i bk8: 1146a 989453i bk9: 1160a 988346i bk10: 1070a 991109i bk11: 1076a 989166i bk12: 898a 993425i bk13: 892a 993731i bk14: 798a 996171i bk15: 822a 996252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0651524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81824, Miss = 4027, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 397
L2_cache_bank[1]: Access = 82605, Miss = 4110, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 293
L2_cache_bank[2]: Access = 81891, Miss = 4284, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 110
L2_cache_bank[3]: Access = 83222, Miss = 4275, Miss_rate = 0.051, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[4]: Access = 81526, Miss = 4054, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 64
L2_cache_bank[5]: Access = 82837, Miss = 4121, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 646
L2_cache_bank[6]: Access = 82318, Miss = 4167, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 43
L2_cache_bank[7]: Access = 82754, Miss = 4128, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[8]: Access = 122138, Miss = 4045, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 601
L2_cache_bank[9]: Access = 83220, Miss = 3933, Miss_rate = 0.047, Pending_hits = 10, Reservation_fails = 644
L2_cache_bank[10]: Access = 82625, Miss = 4089, Miss_rate = 0.049, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 83297, Miss = 4170, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 1030257
L2_total_cache_misses = 49403
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 158
L2_total_cache_reservation_fails = 2801
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2460
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3500459
icnt_total_pkts_simt_to_mem=1443594
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.9759
	minimum = 6
	maximum = 539
Network latency average = 30.8407
	minimum = 6
	maximum = 503
Slowest packet = 1982555
Flit latency average = 20.1653
	minimum = 6
	maximum = 503
Slowest flit = 4719085
Fragmentation average = 0.0375523
	minimum = 0
	maximum = 445
Injected packet rate average = 0.0905972
	minimum = 0.0788159 (at node 8)
	maximum = 0.115259 (at node 23)
Accepted packet rate average = 0.0905972
	minimum = 0.0788159 (at node 8)
	maximum = 0.115259 (at node 23)
Injected flit rate average = 0.259488
	minimum = 0.0860503 (at node 8)
	maximum = 0.498339 (at node 23)
Accepted flit rate average= 0.259488
	minimum = 0.10581 (at node 19)
	maximum = 0.398115 (at node 0)
Injected packet length average = 2.8642
Accepted packet length average = 2.8642
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.7549 (7 samples)
	minimum = 6 (7 samples)
	maximum = 370.429 (7 samples)
Network latency average = 24.5501 (7 samples)
	minimum = 6 (7 samples)
	maximum = 303.286 (7 samples)
Flit latency average = 18.3911 (7 samples)
	minimum = 6 (7 samples)
	maximum = 301.571 (7 samples)
Fragmentation average = 0.0379588 (7 samples)
	minimum = 0 (7 samples)
	maximum = 212.143 (7 samples)
Injected packet rate average = 0.0582825 (7 samples)
	minimum = 0.0466531 (7 samples)
	maximum = 0.108929 (7 samples)
Accepted packet rate average = 0.0582825 (7 samples)
	minimum = 0.0466531 (7 samples)
	maximum = 0.108929 (7 samples)
Injected flit rate average = 0.142291 (7 samples)
	minimum = 0.0631972 (7 samples)
	maximum = 0.27688 (7 samples)
Accepted flit rate average = 0.142291 (7 samples)
	minimum = 0.0793581 (7 samples)
	maximum = 0.240853 (7 samples)
Injected packet size average = 2.44141 (7 samples)
Accepted packet size average = 2.44141 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 20 sec (380 sec)
gpgpu_simulation_rate = 39358 (inst/sec)
gpgpu_simulation_rate = 1994 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,757971)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,757971)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,757971)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,757971)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,757971)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,757971)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,757971)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(49,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(65,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (399,757971), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(400,757971)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(11,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (494,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(495,757971)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (498,757971), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(499,757971)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (499,757971), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(500,757971)
GPGPU-Sim uArch: cycles simulated: 758471  inst.: 15228648 (ipc=545.0) sim_rate=39970 (inst/sec) elapsed = 0:0:06:21 / Wed Mar  2 01:23:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (505,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(506,757971)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (514,757971), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(515,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (520,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(521,757971)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (531,757971), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(532,757971)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (534,757971), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(535,757971)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (536,757971), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(537,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (537,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(538,757971)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (538,757971), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(539,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (540,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (540,757971), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(541,757971)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(542,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (550,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(551,757971)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (551,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (551,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(552,757971)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(552,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (552,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(553,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (554,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(555,757971)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (560,757971), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(561,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (561,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(562,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (563,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(564,757971)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (566,757971), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(567,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (567,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(568,757971)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (576,757971), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(577,757971)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (577,757971), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(578,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (580,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(581,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (587,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(588,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (595,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (595,757971), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(596,757971)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(596,757971)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (596,757971), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(597,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (600,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(601,757971)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (605,757971), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(606,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (612,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(613,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (614,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(615,757971)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (616,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(617,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (631,757971), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(632,757971)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(68,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (668,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(669,757971)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (673,757971), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(674,757971)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (691,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(692,757971)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (798,757971), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(799,757971)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (801,757971), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(802,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (814,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(815,757971)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (818,757971), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(819,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (834,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(835,757971)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (837,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(838,757971)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (844,757971), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(845,757971)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (854,757971), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(855,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (858,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(859,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (859,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(860,757971)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (871,757971), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(872,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (874,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(875,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (876,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(877,757971)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(134,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (880,757971), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(881,757971)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (881,757971), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(882,757971)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (885,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (885,757971), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(886,757971)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(886,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (895,757971), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(896,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (927,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(928,757971)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (932,757971), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(933,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (933,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(934,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (936,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (936,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(937,757971)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(937,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (943,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(944,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (958,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (958,757971), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(959,757971)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(960,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (962,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (962,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(963,757971)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(963,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (987,757971), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(988,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (998,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(999,757971)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1023,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1024,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1030,757971), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1031,757971)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1057,757971), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1058,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1073,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1074,757971)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1085,757971), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1086,757971)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1087,757971), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1088,757971)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(161,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1101,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1102,757971)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1103,757971), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1104,757971)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1110,757971), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1111,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1117,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1118,757971)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1121,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1122,757971)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1130,757971), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1131,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1132,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1133,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1138,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1139,757971)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1146,757971), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1147,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1156,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1157,757971)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1168,757971), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1169,757971)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1171,757971), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1172,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1178,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1178,757971), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1179,757971)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1179,757971)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1181,757971), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1182,757971)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1205,757971), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1206,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1221,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1222,757971)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1224,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1225,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1226,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1227,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1243,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1243,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1244,757971)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1244,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1246,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1247,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1255,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1256,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1266,757971), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1267,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1267,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1268,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1278,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1279,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1287,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1288,757971)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1294,757971), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1295,757971)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(188,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1313,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1314,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1334,757971)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1340,757971), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1341,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1341,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1342,757971)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1346,757971), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1347,757971)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1368,757971), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1369,757971)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1371,757971), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,757971)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1375,757971), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1376,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1392,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1393,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1394,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1395,757971)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1396,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1396,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1397,757971)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1397,757971)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1398,757971), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1399,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1411,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1412,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1425,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1426,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1434,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1435,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1439,757971), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1440,757971)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1443,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1443,757971), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1444,757971)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1444,757971)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1445,757971), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1446,757971)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1450,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1450,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1450,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1451,757971)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1451,757971)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1451,757971)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1466,757971), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1467,757971)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1477,757971), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1478,757971)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(214,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 759471  inst.: 15696012 (ipc=493.2) sim_rate=41089 (inst/sec) elapsed = 0:0:06:22 / Wed Mar  2 01:23:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1500,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1501,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1502,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1503,757971)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1506,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1507,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1515,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1516,757971)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1519,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1520,757971)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1523,757971), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1524,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1536,757971), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1537,757971)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1549,757971), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1550,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1568,757971), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1569,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1573,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1574,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1585,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1585,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1586,757971)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1586,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1592,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1592,757971), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1593,757971)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1593,757971)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1593,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1593,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1594,757971)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1594,757971)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1595,757971), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1596,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1607,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1608,757971)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1630,757971), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1631,757971)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1631,757971), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1632,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1633,757971), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1634,757971)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1644,757971), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1645,757971)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1651,757971), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1652,757971)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1658,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1658,757971), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1659,757971)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1659,757971)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1670,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1670,757971), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1671,757971)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1671,757971)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(246,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1686,757971), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1687,757971)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1700,757971), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1701,757971)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1705,757971), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1706,757971)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1706,757971), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1707,757971)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1712,757971), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1713,757971)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1722,757971), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1723,757971)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1724,757971), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1725,757971)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1734,757971), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1735,757971)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1744,757971), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1745,757971)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1746,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1762,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1767,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1774,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1775,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1777,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1786,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1794,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1801,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1801,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1805,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1811,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1821,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1822,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1836,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1836,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1839,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1840,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1844,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1850,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1856,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1859,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1860,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1874,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1881,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1883,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1889,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1896,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1911,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1925,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1929,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1937,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1940,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1942,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1946,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1946,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1947,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1958,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1958,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1960,757971), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1965,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1966,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1969,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1980,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1981,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2001,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2006,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2033,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2044,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2126,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2142,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2163,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2174,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2195,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2235,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2246,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2252,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2258,757971), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2268,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2289,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2302,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2318,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2325,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2333,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2334,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2353,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2372,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2382,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2471,757971), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 760471  inst.: 15881413 (ipc=370.1) sim_rate=41465 (inst/sec) elapsed = 0:0:06:23 / Wed Mar  2 01:23:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2508,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2539,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2571,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2596,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2632,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2637,757971), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2677,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2704,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2722,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2726,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2805,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2875,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2885,757971), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2910,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2960,757971), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3025,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3064,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3079,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3141,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3318,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3352,757971), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3353
gpu_sim_insn = 926435
gpu_ipc =     276.3003
gpu_tot_sim_cycle = 761324
gpu_tot_sim_insn = 15882591
gpu_tot_ipc =      20.8618
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1944866
gpu_stall_icnt2sh    = 4734662
gpu_total_sim_rate=41468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 919705
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82124, Miss = 68452, Miss_rate = 0.834, Pending_hits = 4687, Reservation_fails = 606819
	L1D_cache_core[1]: Access = 83261, Miss = 69301, Miss_rate = 0.832, Pending_hits = 4881, Reservation_fails = 606783
	L1D_cache_core[2]: Access = 83447, Miss = 69681, Miss_rate = 0.835, Pending_hits = 4801, Reservation_fails = 605460
	L1D_cache_core[3]: Access = 82594, Miss = 68805, Miss_rate = 0.833, Pending_hits = 4757, Reservation_fails = 602706
	L1D_cache_core[4]: Access = 79820, Miss = 66295, Miss_rate = 0.831, Pending_hits = 4551, Reservation_fails = 588690
	L1D_cache_core[5]: Access = 81375, Miss = 67668, Miss_rate = 0.832, Pending_hits = 4663, Reservation_fails = 600151
	L1D_cache_core[6]: Access = 81557, Miss = 67904, Miss_rate = 0.833, Pending_hits = 4631, Reservation_fails = 600537
	L1D_cache_core[7]: Access = 82513, Miss = 68971, Miss_rate = 0.836, Pending_hits = 4817, Reservation_fails = 606323
	L1D_cache_core[8]: Access = 82328, Miss = 68639, Miss_rate = 0.834, Pending_hits = 4793, Reservation_fails = 602812
	L1D_cache_core[9]: Access = 80698, Miss = 67223, Miss_rate = 0.833, Pending_hits = 4603, Reservation_fails = 601050
	L1D_cache_core[10]: Access = 84728, Miss = 71040, Miss_rate = 0.838, Pending_hits = 4825, Reservation_fails = 609569
	L1D_cache_core[11]: Access = 84590, Miss = 70387, Miss_rate = 0.832, Pending_hits = 4961, Reservation_fails = 603387
	L1D_cache_core[12]: Access = 81520, Miss = 68006, Miss_rate = 0.834, Pending_hits = 4675, Reservation_fails = 598730
	L1D_cache_core[13]: Access = 80659, Miss = 67304, Miss_rate = 0.834, Pending_hits = 4738, Reservation_fails = 592875
	L1D_cache_core[14]: Access = 82461, Miss = 68765, Miss_rate = 0.834, Pending_hits = 4690, Reservation_fails = 602876
	L1D_total_cache_accesses = 1233675
	L1D_total_cache_misses = 1028441
	L1D_total_cache_miss_rate = 0.8336
	L1D_total_cache_pending_hits = 71073
	L1D_total_cache_reservation_fails = 9028768
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131546
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6593878
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2434890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 918708
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2696, 2381, 2615, 2424, 3053, 2414, 2512, 2717, 2187, 2298, 2570, 2343, 2751, 2836, 2116, 2382, 2055, 1999, 2187, 2105, 2592, 2449, 2116, 2428, 2083, 2564, 2447, 2623, 2392, 2018, 1832, 2446, 1922, 1866, 2437, 1634, 2282, 2364, 2168, 2001, 2299, 2038, 2433, 1956, 1887, 1890, 1858, 1931, 
gpgpu_n_tot_thrd_icount = 53879712
gpgpu_n_tot_w_icount = 1683741
gpgpu_n_stall_shd_mem = 9868150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618804
gpgpu_n_mem_write_global = 412916
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2031538
gpgpu_n_store_insn = 678840
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9864993
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16371949	W0_Idle:838574	W0_Scoreboard:3089106	W1:423153	W2:191652	W3:125300	W4:88574	W5:68320	W6:60612	W7:53033	W8:46870	W9:43059	W10:38552	W11:35143	W12:31838	W13:27663	W14:23248	W15:20886	W16:18054	W17:15282	W18:13989	W19:12118	W20:12550	W21:12996	W22:12855	W23:13442	W24:13962	W25:10728	W26:9843	W27:7465	W28:4311	W29:1977	W30:372	W31:134	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4950432 {8:618804,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16537056 {40:412650,72:80,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84157344 {136:618804,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303328 {8:412916,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 419 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 396 
max_icnt2mem_latency = 871 
max_icnt2sh_latency = 760011 
mrq_lat_table:46171 	4017 	1312 	4017 	5517 	1067 	702 	288 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133377 	709742 	188556 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85030 	30222 	78523 	327238 	236475 	270174 	4133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37132 	294728 	270200 	16672 	87 	0 	0 	2 	9 	38 	934 	9263 	18166 	43956 	99968 	168803 	71777 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	103 	1420 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        22        27        17        26        32        32        33        40        45        20        31        32        32        35        37 
dram[1]:        31        28        45        31        22        36        30        30        22        20        28        29        33        32        45        35 
dram[2]:        35        24        30        48        31        30        32        38        26        32        29        23        38        33        41        55 
dram[3]:        25        19        34        29        34        28        26        28        26        30        21        22        32        33        33        37 
dram[4]:        28        33        32        33        32        28        32        32        28        28        26        26        37        38        38        34 
dram[5]:        37        24        39        36        21        23        28        28        23        23        32        22        32        31        32        33 
maximum service time to same row:
dram[0]:     59505     42900     71533     40253     49555     50663     53972     38158     67028     65391     37887     58705    102434     91858     85684     94411 
dram[1]:     68756     60966     71435     55585     69786    125736     54251     70047     43130     55128     50598     79315     63048    102736     71424    100787 
dram[2]:     49056     30191     64843     52204     57388     50774     47925     52716     42940     39120     85362     48568     96674     71477    128650    143870 
dram[3]:     53346     32859    101000     58874     49298     40988     43491     54674     34706     60767     73711     42347     80078     96758     62628     70480 
dram[4]:     59887     86432     46321     75447     70028     72991     41134     62912     54568     54620     47910     64614    122354     60966     73420     93559 
dram[5]:     76592     42383     61272     72736     49485     46058     59468     43375     54981     38147     48808     55624     76590    104847    142368    135425 
average row accesses per activate:
dram[0]:  3.392157  3.241228  3.192308  3.106122  3.787500  3.957831  3.325893  3.555556  4.770700  4.468572  3.103774  3.265625  4.098214  4.358490  6.571429  5.576923 
dram[1]:  3.472477  3.979487  3.434599  3.786408  3.312195  3.250000  3.182509  3.236220  3.105660  3.223577  3.476191  3.067568  3.811024  4.170940  6.270270  6.115385 
dram[2]:  3.168831  3.348214  4.126437  3.972826  3.940789  3.540540  4.134078  4.381503  3.563380  3.595238  2.978448  2.610687  4.348624  4.888889  7.032787  6.439394 
dram[3]:  3.155102  2.971774  3.835000  3.915344  4.166667  3.559140  3.907692  3.636792  3.180328  3.328947  2.799213  2.666667  4.033058  4.153846  5.416667  6.180555 
dram[4]:  3.817680  3.917647  3.716418  3.577320  3.858896  3.547872  3.324324  4.113207  4.431952  4.322222  3.463158  3.181818  4.000000  4.318182  8.895833 10.105263 
dram[5]:  3.623116  3.315126  2.852518  2.836957  3.142180  3.152778  4.122093  4.016043  3.516279  3.275000  3.448980  2.955102  3.975610  3.904000  6.365079  6.539682 
average row locality = 63112/17239 = 3.661001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       502       521       537       551       485       507       582       597       560       574       531       519       430       433       413       431 
dram[1]:       530       539       551       532       510       539       619       634       614       588       559       535       449       451       462       474 
dram[2]:       521       526       513       508       460       503       567       580       571       579       554       555       453       459       426       424 
dram[3]:       543       518       549       515       462       501       585       583       575       576       566       559       449       450       454       444 
dram[4]:       498       497       534       500       490       514       568       518       564       585       533       508       448       437       427       384 
dram[5]:       513       545       569       554       499       514       554       583       573       581       549       550       449       446       400       411 
total reads: 49582
bank skew: 634/384 = 1.65
chip skew: 8586/8005 = 1.07
number of total write accesses:
dram[0]:       190       218       210       210       121       150       163       171       189       208       127       108        29        29         1         4 
dram[1]:       227       237       263       248       169       150       218       188       209       205       171       146        35        37         2         3 
dram[2]:       211       224       205       223       139       152       173       178       188       176       137       129        21        25         3         1 
dram[3]:       230       219       218       225       138       161       177       188       201       183       145       153        39        36         1         1 
dram[4]:       193       169       213       194       139       153       170       136       185       193       125       122        32        38         0         0 
dram[5]:       208       244       224       229       164       167       155       168       183       205       127       174        40        42         1         1 
total reads: 13530
min_bank_accesses = 0!
chip skew: 2508/2062 = 1.22
average mf latency per bank:
dram[0]:       2885      2797      3047      2986      3765      3472      3250      3107      2961      2806      6341      6802     14044     14213     21976     20885
dram[1]:       2671      2782      2812      3108      3510      3662      2985      3200      2853      2975      5653      6595     13450     14088     20011     20221
dram[2]:       2775      2711      3056      3098      3893      3578      3179      3169      2990      3046      6056      6567     13669     14300     20733     21705
dram[3]:       2718      2722      2937      3083      3831      3519      3207      3147      2908      2908      5910      6080     13345     13840     20194     20864
dram[4]:       3840      3155      3957      3275      4979      3634      4386      3648      3941      2894     39129      7094     18312     14409     28581     24284
dram[5]:       2842      2710      2799      3005      3384      3458      3230      3282      2920      2965      6374      6126     13027     14123     22172     22524
maximum mf latency per bank:
dram[0]:        900       863       870       946       843      1065       926       989       859       899       924       942       905       966       905       871
dram[1]:        918      1043       935       967      1018      1039       942      1211       977      1082       967      1030      1026       999       974      1007
dram[2]:        987       905       927       830       860       991       928       887      1086       917       976       901       884      1035       873      1104
dram[3]:       1001      1184      1000       881       895       903      1056       939      1082       963       979       926       877       859       998       890
dram[4]:       1210       846      1198       882      1027       987      1085       879      1194       926      1102       964      1133       928      1042       933
dram[5]:        950      1027       909       966       894       906       871       863       869       908       936      1004       894       999       891       889

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004941 n_nop=979915 n_act=2772 n_pre=2756 n_req=10301 n_rd=16346 n_write=3152 bw_util=0.0194
n_activity=163793 dram_eff=0.119
bk0: 1004a 994782i bk1: 1042a 994535i bk2: 1074a 994099i bk3: 1102a 993123i bk4: 970a 995989i bk5: 1014a 996000i bk6: 1164a 993760i bk7: 1194a 993330i bk8: 1120a 994397i bk9: 1148a 993880i bk10: 1062a 994359i bk11: 1038a 995074i bk12: 860a 998312i bk13: 866a 998359i bk14: 826a 1000333i bk15: 862a 999946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0847572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004941 n_nop=977843 n_act=3129 n_pre=3113 n_req=11094 n_rd=17172 n_write=3684 bw_util=0.02075
n_activity=179082 dram_eff=0.1165
bk0: 1060a 994608i bk1: 1078a 994901i bk2: 1102a 993251i bk3: 1064a 993822i bk4: 1020a 995212i bk5: 1078a 995222i bk6: 1238a 992130i bk7: 1268a 992610i bk8: 1228a 992233i bk9: 1176a 992471i bk10: 1118a 994675i bk11: 1070a 993705i bk12: 898a 998001i bk13: 902a 998486i bk14: 924a 999896i bk15: 948a 1000156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.056867
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004941 n_nop=979829 n_act=2754 n_pre=2738 n_req=10384 n_rd=16398 n_write=3222 bw_util=0.01952
n_activity=163368 dram_eff=0.1201
bk0: 1042a 994494i bk1: 1052a 993590i bk2: 1026a 995326i bk3: 1016a 994452i bk4: 920a 997005i bk5: 1006a 995337i bk6: 1134a 994247i bk7: 1160a 994350i bk8: 1142a 993913i bk9: 1158a 993779i bk10: 1108a 994239i bk11: 1110a 992963i bk12: 906a 998243i bk13: 918a 998376i bk14: 852a 1000294i bk15: 848a 1000631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0869364
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004941 n_nop=978888 n_act=3006 n_pre=2990 n_req=10644 n_rd=16658 n_write=3399 bw_util=0.01996
n_activity=174138 dram_eff=0.1152
bk0: 1086a 993556i bk1: 1036a 993692i bk2: 1098a 994459i bk3: 1030a 994597i bk4: 924a 997137i bk5: 1002a 995877i bk6: 1170a 994244i bk7: 1166a 993677i bk8: 1150a 993812i bk9: 1152a 993990i bk10: 1132a 993789i bk11: 1118a 993247i bk12: 898a 998236i bk13: 900a 998386i bk14: 908a 999833i bk15: 888a 1000794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0589
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004941 n_nop=980842 n_act=2531 n_pre=2515 n_req=10067 n_rd=16010 n_write=3043 bw_util=0.01896
n_activity=159885 dram_eff=0.1192
bk0: 996a 994869i bk1: 994a 995936i bk2: 1068a 994722i bk3: 1000a 994685i bk4: 980a 996920i bk5: 1028a 995975i bk6: 1136a 992923i bk7: 1036a 994664i bk8: 1128a 994539i bk9: 1170a 993407i bk10: 1066a 995102i bk11: 1016a 995134i bk12: 896a 997381i bk13: 874a 997959i bk14: 854a 1000571i bk15: 768a 1001156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0911894
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004941 n_nop=978835 n_act=3047 n_pre=3031 n_req=10622 n_rd=16580 n_write=3448 bw_util=0.01993
n_activity=172487 dram_eff=0.1161
bk0: 1026a 995197i bk1: 1090a 993503i bk2: 1138a 992741i bk3: 1108a 992164i bk4: 998a 995031i bk5: 1028a 994582i bk6: 1108a 994612i bk7: 1166a 993917i bk8: 1146a 993878i bk9: 1162a 992743i bk10: 1098a 995433i bk11: 1100a 993422i bk12: 898a 997847i bk13: 892a 998155i bk14: 800a 1000566i bk15: 822a 1000676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0652058

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81949, Miss = 4040, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 397
L2_cache_bank[1]: Access = 82735, Miss = 4133, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 293
L2_cache_bank[2]: Access = 82020, Miss = 4294, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 110
L2_cache_bank[3]: Access = 83360, Miss = 4292, Miss_rate = 0.051, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[4]: Access = 81642, Miss = 4065, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 64
L2_cache_bank[5]: Access = 82971, Miss = 4134, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 646
L2_cache_bank[6]: Access = 82459, Miss = 4183, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 43
L2_cache_bank[7]: Access = 82876, Miss = 4146, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[8]: Access = 122263, Miss = 4062, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 601
L2_cache_bank[9]: Access = 83357, Miss = 3943, Miss_rate = 0.047, Pending_hits = 10, Reservation_fails = 644
L2_cache_bank[10]: Access = 82746, Miss = 4106, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 83417, Miss = 4184, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 1031795
L2_total_cache_misses = 49582
L2_total_cache_miss_rate = 0.0481
L2_total_cache_pending_hits = 158
L2_total_cache_reservation_fails = 2801
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2460
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3507281
icnt_total_pkts_simt_to_mem=1445349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3118
	minimum = 6
	maximum = 50
Network latency average = 9.63134
	minimum = 6
	maximum = 45
Slowest packet = 2060888
Flit latency average = 8.48339
	minimum = 6
	maximum = 41
Slowest flit = 4947399
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0339773
	minimum = 0.022368 (at node 10)
	maximum = 0.0465255 (at node 5)
Accepted packet rate average = 0.0339773
	minimum = 0.022368 (at node 10)
	maximum = 0.0465255 (at node 5)
Injected flit rate average = 0.094741
	minimum = 0.0259469 (at node 10)
	maximum = 0.184014 (at node 21)
Accepted flit rate average= 0.094741
	minimum = 0.0387712 (at node 19)
	maximum = 0.206382 (at node 5)
Injected packet length average = 2.78836
Accepted packet length average = 2.78836
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.1995 (8 samples)
	minimum = 6 (8 samples)
	maximum = 330.375 (8 samples)
Network latency average = 22.6853 (8 samples)
	minimum = 6 (8 samples)
	maximum = 271 (8 samples)
Flit latency average = 17.1527 (8 samples)
	minimum = 6 (8 samples)
	maximum = 269 (8 samples)
Fragmentation average = 0.033214 (8 samples)
	minimum = 0 (8 samples)
	maximum = 185.625 (8 samples)
Injected packet rate average = 0.0552443 (8 samples)
	minimum = 0.0436175 (8 samples)
	maximum = 0.101128 (8 samples)
Accepted packet rate average = 0.0552443 (8 samples)
	minimum = 0.0436175 (8 samples)
	maximum = 0.101128 (8 samples)
Injected flit rate average = 0.136348 (8 samples)
	minimum = 0.0585409 (8 samples)
	maximum = 0.265272 (8 samples)
Accepted flit rate average = 0.136348 (8 samples)
	minimum = 0.0742847 (8 samples)
	maximum = 0.236544 (8 samples)
Injected packet size average = 2.46808 (8 samples)
Accepted packet size average = 2.46808 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 23 sec (383 sec)
gpgpu_simulation_rate = 41468 (inst/sec)
gpgpu_simulation_rate = 1987 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,761324)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,761324)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,761324)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,761324)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,761324)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,761324)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,761324)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(26,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(13,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(76,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (367,761324), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(368,761324)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (374,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (374,761324), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(375,761324)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(375,761324)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (376,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,761324), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,761324)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(377,761324)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,761324)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (377,761324), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(378,761324)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (378,761324), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(379,761324)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (379,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (379,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(380,761324)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(380,761324)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (385,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (385,761324), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(386,761324)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(386,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (389,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(390,761324)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (390,761324), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(391,761324)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(57,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (391,761324), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(392,761324)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (396,761324), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(397,761324)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (398,761324), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(399,761324)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,761324), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,761324)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (407,761324), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(408,761324)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (409,761324), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(410,761324)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (413,761324), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(414,761324)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (418,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (418,761324), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(419,761324)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(420,761324)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (422,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (422,761324), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(423,761324)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(424,761324)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (424,761324), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(425,761324)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (430,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (430,761324), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(431,761324)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(431,761324)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (439,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (439,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (439,761324), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(440,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (440,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(441,761324)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(441,761324)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(442,761324)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (443,761324), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(444,761324)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (444,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (444,761324), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(445,761324)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(446,761324)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (447,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (447,761324), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(448,761324)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(449,761324)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,761324), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,761324)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (453,761324), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(454,761324)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (454,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (454,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (454,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (454,761324), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(455,761324)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(455,761324)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(456,761324)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (456,761324), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(457,761324)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(457,761324)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (457,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (457,761324), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(458,761324)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(459,761324)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (462,761324), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(463,761324)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (463,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (463,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (463,761324), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(464,761324)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(464,761324)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (464,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (464,761324), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(465,761324)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(465,761324)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(466,761324)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (466,761324), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(467,761324)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (470,761324), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(471,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (472,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(473,761324)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (473,761324), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(474,761324)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (474,761324), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(475,761324)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (486,761324), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(487,761324)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (491,761324), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(492,761324)
GPGPU-Sim uArch: cycles simulated: 761824  inst.: 16244767 (ipc=724.4) sim_rate=42304 (inst/sec) elapsed = 0:0:06:24 / Wed Mar  2 01:23:06 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(122,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (540,761324), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(541,761324)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (556,761324), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(557,761324)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (558,761324), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(559,761324)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (560,761324), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(561,761324)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (562,761324), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(563,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (563,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(564,761324)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (568,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (568,761324), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(569,761324)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(570,761324)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (573,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (573,761324), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(574,761324)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (574,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (574,761324), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(575,761324)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(575,761324)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(576,761324)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (578,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (578,761324), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(579,761324)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(580,761324)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (581,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (581,761324), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(582,761324)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(583,761324)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (583,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (583,761324), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(584,761324)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (584,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (584,761324), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(585,761324)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(585,761324)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(586,761324)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (586,761324), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(587,761324)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (587,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (587,761324), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(588,761324)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (588,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (588,761324), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(589,761324)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,761324)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(590,761324)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (602,761324), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(603,761324)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (604,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (604,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (604,761324), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(605,761324)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(605,761324)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(605,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (605,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(606,761324)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(109,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (755,761324), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(756,761324)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(178,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (768,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (768,761324), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(769,761324)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(769,761324)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (769,761324), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(770,761324)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (772,761324), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(773,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (774,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(775,761324)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (775,761324), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(776,761324)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (777,761324), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(778,761324)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (781,761324), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(782,761324)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (788,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (788,761324), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(789,761324)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(789,761324)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (791,761324), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(792,761324)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (794,761324), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(795,761324)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (795,761324), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(796,761324)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (800,761324), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(801,761324)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (808,761324), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(809,761324)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (820,761324), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(821,761324)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (823,761324), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(824,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (827,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(828,761324)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (828,761324), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(829,761324)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (831,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (831,761324), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(832,761324)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(832,761324)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (835,761324), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(836,761324)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (837,761324), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(838,761324)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (854,761324), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(855,761324)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (855,761324), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(856,761324)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (861,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (861,761324), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(862,761324)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(863,761324)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (869,761324), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(870,761324)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (871,761324), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(872,761324)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (873,761324), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(874,761324)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (878,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (878,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (878,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (878,761324), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(879,761324)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(879,761324)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(880,761324)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (880,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (880,761324), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(881,761324)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(881,761324)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(882,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (883,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(884,761324)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (884,761324), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(885,761324)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (886,761324), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(887,761324)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (889,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (889,761324), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(890,761324)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(891,761324)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (892,761324), 5 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(191,0,0) tid=(72,0,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(893,761324)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (896,761324), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(897,761324)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (905,761324), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(906,761324)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (907,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (907,761324), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(908,761324)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (908,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (908,761324), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(909,761324)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(909,761324)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(910,761324)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (912,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (912,761324), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(913,761324)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(914,761324)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (914,761324), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(915,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (915,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(916,761324)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (918,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (918,761324), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(919,761324)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(919,761324)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (923,761324), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(924,761324)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (929,761324), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(930,761324)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (930,761324), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(931,761324)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (934,761324), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(935,761324)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (942,761324), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(943,761324)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (962,761324), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(963,761324)
GPGPU-Sim uArch: cycles simulated: 762324  inst.: 16618015 (ipc=735.4) sim_rate=43163 (inst/sec) elapsed = 0:0:06:25 / Wed Mar  2 01:23:07 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1001,761324), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1002,761324)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(235,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1013,761324), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1014,761324)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1014,761324), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1015,761324)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1020,761324), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1021,761324)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1021,761324), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1022,761324)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1023,761324), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1024,761324)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1024,761324), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1025,761324)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1026,761324), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1027,761324)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1027,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1027,761324), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1028,761324)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1029,761324)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1035,761324), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1036,761324)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1040,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1040,761324), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1041,761324)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1041,761324), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1042,761324)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1042,761324)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1045,761324), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1046,761324)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1048,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1048,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1048,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1048,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1050,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1051,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1051,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1053,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1055,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1056,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1061,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1063,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1072,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1075,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1104,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1125,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1132,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1136,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1136,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1140,761324), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(250,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1145,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1151,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1152,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1152,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1155,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1166,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1171,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1175,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1177,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1179,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1190,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1200,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1202,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1203,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1205,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1206,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1207,761324), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1207,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1208,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1221,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1226,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1229,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1232,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1238,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1239,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1244,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1248,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1251,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1254,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1254,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1259,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1264,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1268,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1270,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1270,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1271,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1277,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1279,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1279,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1281,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1283,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1288,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1288,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1290,761324), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1292,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1294,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1297,761324), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1298,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1302,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1304,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1306,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1306,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1310,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1310,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1317,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1341,761324), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1346,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1348,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1352,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1353,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1354,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1364,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1366,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1369,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1375,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1380,761324), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1406,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1407,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1409,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1415,761324), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1416
gpu_sim_insn = 917504
gpu_ipc =     647.9548
gpu_tot_sim_cycle = 762740
gpu_tot_sim_insn = 16800095
gpu_tot_ipc =      22.0260
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1944866
gpu_stall_icnt2sh    = 4734925
gpu_total_sim_rate=43636

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 938137
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82268, Miss = 68488, Miss_rate = 0.832, Pending_hits = 4795, Reservation_fails = 606819
	L1D_cache_core[1]: Access = 83389, Miss = 69333, Miss_rate = 0.831, Pending_hits = 4977, Reservation_fails = 606783
	L1D_cache_core[2]: Access = 83591, Miss = 69717, Miss_rate = 0.834, Pending_hits = 4909, Reservation_fails = 605460
	L1D_cache_core[3]: Access = 82730, Miss = 68839, Miss_rate = 0.832, Pending_hits = 4859, Reservation_fails = 602706
	L1D_cache_core[4]: Access = 79956, Miss = 66329, Miss_rate = 0.830, Pending_hits = 4653, Reservation_fails = 588690
	L1D_cache_core[5]: Access = 81519, Miss = 67702, Miss_rate = 0.831, Pending_hits = 4765, Reservation_fails = 600151
	L1D_cache_core[6]: Access = 81685, Miss = 67936, Miss_rate = 0.832, Pending_hits = 4727, Reservation_fails = 600537
	L1D_cache_core[7]: Access = 82649, Miss = 69005, Miss_rate = 0.835, Pending_hits = 4919, Reservation_fails = 606323
	L1D_cache_core[8]: Access = 82464, Miss = 68673, Miss_rate = 0.833, Pending_hits = 4895, Reservation_fails = 602812
	L1D_cache_core[9]: Access = 80842, Miss = 67257, Miss_rate = 0.832, Pending_hits = 4705, Reservation_fails = 601050
	L1D_cache_core[10]: Access = 84864, Miss = 71072, Miss_rate = 0.837, Pending_hits = 4921, Reservation_fails = 609569
	L1D_cache_core[11]: Access = 84726, Miss = 70419, Miss_rate = 0.831, Pending_hits = 5057, Reservation_fails = 603387
	L1D_cache_core[12]: Access = 81656, Miss = 68035, Miss_rate = 0.833, Pending_hits = 4762, Reservation_fails = 598730
	L1D_cache_core[13]: Access = 80795, Miss = 67336, Miss_rate = 0.833, Pending_hits = 4834, Reservation_fails = 592875
	L1D_cache_core[14]: Access = 82589, Miss = 68797, Miss_rate = 0.833, Pending_hits = 4786, Reservation_fails = 602876
	L1D_total_cache_accesses = 1235723
	L1D_total_cache_misses = 1028938
	L1D_total_cache_miss_rate = 0.8327
	L1D_total_cache_pending_hits = 72564
	L1D_total_cache_reservation_fails = 9028768
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 135642
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6593878
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2434890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 937140
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2741, 2426, 2660, 2469, 3098, 2459, 2557, 2762, 2232, 2343, 2615, 2388, 2796, 2881, 2161, 2427, 2100, 2044, 2232, 2150, 2637, 2494, 2161, 2473, 2128, 2609, 2492, 2668, 2437, 2063, 1877, 2491, 1967, 1911, 2482, 1679, 2327, 2409, 2213, 2046, 2344, 2083, 2478, 2001, 1932, 1935, 1903, 1976, 
gpgpu_n_tot_thrd_icount = 54862752
gpgpu_n_tot_w_icount = 1714461
gpgpu_n_stall_shd_mem = 9868150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619301
gpgpu_n_mem_write_global = 412916
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097074
gpgpu_n_store_insn = 678840
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1746528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9864993
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16372790	W0_Idle:839045	W0_Scoreboard:3097640	W1:423153	W2:191652	W3:125300	W4:88574	W5:68320	W6:60612	W7:53033	W8:46870	W9:43059	W10:38552	W11:35143	W12:31838	W13:27663	W14:23248	W15:20886	W16:18054	W17:15282	W18:13989	W19:12118	W20:12550	W21:12996	W22:12855	W23:13442	W24:13962	W25:10728	W26:9843	W27:7465	W28:4311	W29:1977	W30:372	W31:134	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4954408 {8:619301,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16537056 {40:412650,72:80,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84224936 {136:619301,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303328 {8:412916,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 419 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 396 
max_icnt2mem_latency = 871 
max_icnt2sh_latency = 760011 
mrq_lat_table:46171 	4017 	1312 	4017 	5517 	1067 	702 	288 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133874 	709742 	188556 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85527 	30222 	78523 	327238 	236475 	270174 	4133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37469 	294884 	270204 	16672 	87 	0 	0 	2 	9 	38 	934 	9263 	18166 	43956 	99968 	168803 	71777 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	1420 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        22        27        17        26        32        32        33        40        45        20        31        32        32        35        37 
dram[1]:        31        28        45        31        22        36        30        30        22        20        28        29        33        32        45        35 
dram[2]:        35        24        30        48        31        30        32        38        26        32        29        23        38        33        41        55 
dram[3]:        25        19        34        29        34        28        26        28        26        30        21        22        32        33        33        37 
dram[4]:        28        33        32        33        32        28        32        32        28        28        26        26        37        38        38        34 
dram[5]:        37        24        39        36        21        23        28        28        23        23        32        22        32        31        32        33 
maximum service time to same row:
dram[0]:     59505     42900     71533     40253     49555     50663     53972     38158     67028     65391     37887     58705    102434     91858     85684     94411 
dram[1]:     68756     60966     71435     55585     69786    125736     54251     70047     43130     55128     50598     79315     63048    102736     71424    100787 
dram[2]:     49056     30191     64843     52204     57388     50774     47925     52716     42940     39120     85362     48568     96674     71477    128650    143870 
dram[3]:     53346     32859    101000     58874     49298     40988     43491     54674     34706     60767     73711     42347     80078     96758     62628     70480 
dram[4]:     59887     86432     46321     75447     70028     72991     41134     62912     54568     54620     47910     64614    122354     60966     73420     93559 
dram[5]:     76592     42383     61272     72736     49485     46058     59468     43375     54981     38147     48808     55624     76590    104847    142368    135425 
average row accesses per activate:
dram[0]:  3.392157  3.241228  3.192308  3.106122  3.787500  3.957831  3.325893  3.555556  4.770700  4.468572  3.103774  3.265625  4.098214  4.358490  6.571429  5.576923 
dram[1]:  3.472477  3.979487  3.434599  3.786408  3.312195  3.250000  3.182509  3.236220  3.105660  3.223577  3.476191  3.067568  3.811024  4.170940  6.270270  6.115385 
dram[2]:  3.168831  3.348214  4.126437  3.972826  3.940789  3.540540  4.134078  4.381503  3.563380  3.595238  2.978448  2.610687  4.348624  4.888889  7.032787  6.439394 
dram[3]:  3.155102  2.971774  3.835000  3.915344  4.166667  3.559140  3.907692  3.636792  3.180328  3.328947  2.799213  2.666667  4.033058  4.153846  5.416667  6.180555 
dram[4]:  3.817680  3.917647  3.716418  3.577320  3.858896  3.547872  3.324324  4.113207  4.431952  4.322222  3.463158  3.181818  4.000000  4.318182  8.895833 10.105263 
dram[5]:  3.623116  3.315126  2.852518  2.836957  3.142180  3.152778  4.122093  4.016043  3.516279  3.275000  3.448980  2.955102  3.975610  3.904000  6.365079  6.539682 
average row locality = 63112/17239 = 3.661001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       502       521       537       551       485       507       582       597       560       574       531       519       430       433       413       431 
dram[1]:       530       539       551       532       510       539       619       634       614       588       559       535       449       451       462       474 
dram[2]:       521       526       513       508       460       503       567       580       571       579       554       555       453       459       426       424 
dram[3]:       543       518       549       515       462       501       585       583       575       576       566       559       449       450       454       444 
dram[4]:       498       497       534       500       490       514       568       518       564       585       533       508       448       437       427       384 
dram[5]:       513       545       569       554       499       514       554       583       573       581       549       550       449       446       400       411 
total reads: 49582
bank skew: 634/384 = 1.65
chip skew: 8586/8005 = 1.07
number of total write accesses:
dram[0]:       190       218       210       210       121       150       163       171       189       208       127       108        29        29         1         4 
dram[1]:       227       237       263       248       169       150       218       188       209       205       171       146        35        37         2         3 
dram[2]:       211       224       205       223       139       152       173       178       188       176       137       129        21        25         3         1 
dram[3]:       230       219       218       225       138       161       177       188       201       183       145       153        39        36         1         1 
dram[4]:       193       169       213       194       139       153       170       136       185       193       125       122        32        38         0         0 
dram[5]:       208       244       224       229       164       167       155       168       183       205       127       174        40        42         1         1 
total reads: 13530
min_bank_accesses = 0!
chip skew: 2508/2062 = 1.22
average mf latency per bank:
dram[0]:       2885      2797      3047      2986      3765      3472      3250      3107      2961      2806      6345      6808     14050     14219     21976     20885
dram[1]:       2671      2782      2812      3108      3510      3662      2985      3200      2853      2975      5657      6600     13456     14095     20011     20221
dram[2]:       2775      2711      3056      3098      3893      3578      3179      3169      2990      3046      6061      6572     13675     14306     20733     21705
dram[3]:       2718      2722      2937      3083      3831      3519      3207      3147      2908      2908      5914      6085     13351     13846     20194     20864
dram[4]:       3840      3155      3957      3275      4979      3634      4386      3648      3941      2894     39134      7099     18318     14415     28581     24284
dram[5]:       2842      2710      2799      3005      3384      3458      3230      3282      2920      2965      6379      6130     13033     14129     22172     22524
maximum mf latency per bank:
dram[0]:        900       863       870       946       843      1065       926       989       859       899       924       942       905       966       905       871
dram[1]:        918      1043       935       967      1018      1039       942      1211       977      1082       967      1030      1026       999       974      1007
dram[2]:        987       905       927       830       860       991       928       887      1086       917       976       901       884      1035       873      1104
dram[3]:       1001      1184      1000       881       895       903      1056       939      1082       963       979       926       877       859       998       890
dram[4]:       1210       846      1198       882      1027       987      1085       879      1194       926      1102       964      1133       928      1042       933
dram[5]:        950      1027       909       966       894       906       871       863       869       908       936      1004       894       999       891       889

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006809 n_nop=981783 n_act=2772 n_pre=2756 n_req=10301 n_rd=16346 n_write=3152 bw_util=0.01937
n_activity=163793 dram_eff=0.119
bk0: 1004a 996650i bk1: 1042a 996403i bk2: 1074a 995967i bk3: 1102a 994991i bk4: 970a 997857i bk5: 1014a 997868i bk6: 1164a 995628i bk7: 1194a 995198i bk8: 1120a 996265i bk9: 1148a 995748i bk10: 1062a 996227i bk11: 1038a 996942i bk12: 860a 1000180i bk13: 866a 1000227i bk14: 826a 1002201i bk15: 862a 1001814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0846
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006809 n_nop=979711 n_act=3129 n_pre=3113 n_req=11094 n_rd=17172 n_write=3684 bw_util=0.02071
n_activity=179082 dram_eff=0.1165
bk0: 1060a 996476i bk1: 1078a 996769i bk2: 1102a 995119i bk3: 1064a 995690i bk4: 1020a 997080i bk5: 1078a 997090i bk6: 1238a 993998i bk7: 1268a 994478i bk8: 1228a 994101i bk9: 1176a 994339i bk10: 1118a 996543i bk11: 1070a 995573i bk12: 898a 999869i bk13: 902a 1000354i bk14: 924a 1001764i bk15: 948a 1002024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0567615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006809 n_nop=981697 n_act=2754 n_pre=2738 n_req=10384 n_rd=16398 n_write=3222 bw_util=0.01949
n_activity=163368 dram_eff=0.1201
bk0: 1042a 996362i bk1: 1052a 995458i bk2: 1026a 997194i bk3: 1016a 996320i bk4: 920a 998873i bk5: 1006a 997205i bk6: 1134a 996115i bk7: 1160a 996218i bk8: 1142a 995781i bk9: 1158a 995647i bk10: 1108a 996107i bk11: 1110a 994831i bk12: 906a 1000111i bk13: 918a 1000244i bk14: 852a 1002162i bk15: 848a 1002499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0867751
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006809 n_nop=980756 n_act=3006 n_pre=2990 n_req=10644 n_rd=16658 n_write=3399 bw_util=0.01992
n_activity=174138 dram_eff=0.1152
bk0: 1086a 995424i bk1: 1036a 995560i bk2: 1098a 996327i bk3: 1030a 996465i bk4: 924a 999005i bk5: 1002a 997745i bk6: 1170a 996112i bk7: 1166a 995545i bk8: 1150a 995680i bk9: 1152a 995858i bk10: 1132a 995657i bk11: 1118a 995115i bk12: 898a 1000104i bk13: 900a 1000254i bk14: 908a 1001701i bk15: 888a 1002662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0587907
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006809 n_nop=982710 n_act=2531 n_pre=2515 n_req=10067 n_rd=16010 n_write=3043 bw_util=0.01892
n_activity=159885 dram_eff=0.1192
bk0: 996a 996737i bk1: 994a 997804i bk2: 1068a 996590i bk3: 1000a 996553i bk4: 980a 998788i bk5: 1028a 997843i bk6: 1136a 994791i bk7: 1036a 996532i bk8: 1128a 996407i bk9: 1170a 995275i bk10: 1066a 996970i bk11: 1016a 997002i bk12: 896a 999249i bk13: 874a 999827i bk14: 854a 1002439i bk15: 768a 1003024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0910202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006809 n_nop=980703 n_act=3047 n_pre=3031 n_req=10622 n_rd=16580 n_write=3448 bw_util=0.01989
n_activity=172487 dram_eff=0.1161
bk0: 1026a 997065i bk1: 1090a 995371i bk2: 1138a 994609i bk3: 1108a 994032i bk4: 998a 996899i bk5: 1028a 996450i bk6: 1108a 996480i bk7: 1166a 995785i bk8: 1146a 995746i bk9: 1162a 994611i bk10: 1098a 997301i bk11: 1100a 995290i bk12: 898a 999715i bk13: 892a 1000023i bk14: 800a 1002434i bk15: 822a 1002544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0650848

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81988, Miss = 4040, Miss_rate = 0.049, Pending_hits = 18, Reservation_fails = 397
L2_cache_bank[1]: Access = 82777, Miss = 4133, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 293
L2_cache_bank[2]: Access = 82060, Miss = 4294, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 110
L2_cache_bank[3]: Access = 83404, Miss = 4292, Miss_rate = 0.051, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[4]: Access = 81684, Miss = 4065, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 64
L2_cache_bank[5]: Access = 83013, Miss = 4134, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 646
L2_cache_bank[6]: Access = 82499, Miss = 4183, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 43
L2_cache_bank[7]: Access = 82918, Miss = 4146, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[8]: Access = 122305, Miss = 4062, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 601
L2_cache_bank[9]: Access = 83399, Miss = 3943, Miss_rate = 0.047, Pending_hits = 10, Reservation_fails = 644
L2_cache_bank[10]: Access = 82788, Miss = 4106, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 83457, Miss = 4184, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 1032292
L2_total_cache_misses = 49582
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 158
L2_total_cache_reservation_fails = 2801
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2460
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3509766
icnt_total_pkts_simt_to_mem=1445846
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74145
	minimum = 6
	maximum = 38
Network latency average = 9.08853
	minimum = 6
	maximum = 33
Slowest packet = 2063797
Flit latency average = 7.61167
	minimum = 6
	maximum = 29
Slowest flit = 4953390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0259992
	minimum = 0.0204802 (at node 12)
	maximum = 0.0310734 (at node 18)
Accepted packet rate average = 0.0259992
	minimum = 0.0204802 (at node 12)
	maximum = 0.0310734 (at node 18)
Injected flit rate average = 0.0779975
	minimum = 0.0204802 (at node 12)
	maximum = 0.155367 (at node 18)
Accepted flit rate average= 0.0779975
	minimum = 0.0275424 (at node 15)
	maximum = 0.127119 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.3708 (9 samples)
	minimum = 6 (9 samples)
	maximum = 297.889 (9 samples)
Network latency average = 21.1745 (9 samples)
	minimum = 6 (9 samples)
	maximum = 244.556 (9 samples)
Flit latency average = 16.0925 (9 samples)
	minimum = 6 (9 samples)
	maximum = 242.333 (9 samples)
Fragmentation average = 0.0295235 (9 samples)
	minimum = 0 (9 samples)
	maximum = 165 (9 samples)
Injected packet rate average = 0.0519949 (9 samples)
	minimum = 0.0410467 (9 samples)
	maximum = 0.0933445 (9 samples)
Accepted packet rate average = 0.0519949 (9 samples)
	minimum = 0.0410467 (9 samples)
	maximum = 0.0933445 (9 samples)
Injected flit rate average = 0.129864 (9 samples)
	minimum = 0.0543119 (9 samples)
	maximum = 0.25306 (9 samples)
Accepted flit rate average = 0.129864 (9 samples)
	minimum = 0.0690911 (9 samples)
	maximum = 0.224386 (9 samples)
Injected packet size average = 2.49764 (9 samples)
Accepted packet size average = 2.49764 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 25 sec (385 sec)
gpgpu_simulation_rate = 43636 (inst/sec)
gpgpu_simulation_rate = 1981 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 383815.375000 (ms)
Result stored in result.txt
