

================================================================
== Vitis HLS Report for 'correlator'
================================================================
* Date:           Sat Jan 10 14:44:58 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_correlator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     1034|    22544|  10.340 us|  0.225 ms|  1035|  22545|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:3]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_0, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din_data_0"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_1, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din_data_1"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_2, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din_data_2"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_3, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din_data_3"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_00, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_00"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_11, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_11"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_22, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_22"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_33, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_33"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_01, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_01"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_02, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_02"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_03, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_03"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_12, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_12"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_13, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_13"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_23, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %dout_data_23"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %integration_time_frames"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %integration_time_frames, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %integration_time_frames, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%integration_time_frames_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %integration_time_frames" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:4]   --->   Operation 42 'read' 'integration_time_frames_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 43 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 44 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 45 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 46 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 47 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 48 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 49 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 50 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 51 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 52 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 53 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 54 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 55 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 56 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 57 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 58 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 59 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 60 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 61 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 666, i64 22, i64 18446744073709551615" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:43]   --->   Operation 62 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%first_run_load = load i1 %first_run" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:51]   --->   Operation 63 'load' 'first_run_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %first_run_load, void %Process_Frame_Loop, void %for.inc.preheader" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:51]   --->   Operation 64 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8"   --->   Operation 65 'call' 'call_ln0' <Predicate = (first_run_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln0 = call void @correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8"   --->   Operation 66 'call' 'call_ln0' <Predicate = (first_run_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln56 = store i1 0, i1 %first_run" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:56]   --->   Operation 67 'store' 'store_ln56' <Predicate = (first_run_load)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln57 = br void %Process_Frame_Loop" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:57]   --->   Operation 68 'br' 'br_ln57' <Predicate = (first_run_load)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%bank_sel_load = load i1 %bank_sel"   --->   Operation 70 'load' 'bank_sel_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 %bank_sel_load, i10 0" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 71 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.56ns)   --->   "%call_ln76 = call void @correlator_Pipeline_Process_Frame_Loop, i11 %tmp_1, i32 %din_data_0, i32 %din_data_1, i32 %din_data_2, i32 %din_data_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 72 'call' 'call_ln76' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln76 = call void @correlator_Pipeline_Process_Frame_Loop, i11 %tmp_1, i32 %din_data_0, i32 %din_data_1, i32 %din_data_2, i32 %din_data_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 73 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.09>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_14 = wait i32 @_ssdm_op_Wait"   --->   Operation 74 'wait' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%frame_count_load = load i32 %frame_count" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89]   --->   Operation 75 'load' 'frame_count_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.89ns)   --->   "%add_ln89 = add i32 %frame_count_load, i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89]   --->   Operation 76 'add' 'add_ln89' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.89ns)   --->   "%icmp_ln91 = icmp_slt  i32 %add_ln89, i32 %integration_time_frames_read" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:91]   --->   Operation 77 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.29ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %if.then142, void %mergeST" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:91]   --->   Operation 78 'br' 'br_ln91' <Predicate = true> <Delay = 1.29>
ST_5 : Operation 79 [1/1] (0.80ns)   --->   "%xor_ln95 = xor i1 %bank_sel_load, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:95]   --->   Operation 79 'xor' 'xor_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln95 = store i1 %xor_ln95, i1 %bank_sel" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:95]   --->   Operation 80 'store' 'store_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.25>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (4.25ns)   --->   "%call_ln76 = call void @correlator_Pipeline_Offload_Loop, i11 %tmp_1, i128 %dout_data_00, i128 %dout_data_11, i128 %dout_data_22, i128 %dout_data_33, i128 %dout_data_01, i128 %dout_data_02, i128 %dout_data_03, i128 %dout_data_12, i128 %dout_data_13, i128 %dout_data_23, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 82 'call' 'call_ln76' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.77>
ST_7 : Operation 83 [1/2] (3.77ns)   --->   "%call_ln76 = call void @correlator_Pipeline_Offload_Loop, i11 %tmp_1, i128 %dout_data_00, i128 %dout_data_11, i128 %dout_data_22, i128 %dout_data_33, i128 %dout_data_01, i128 %dout_data_02, i128 %dout_data_03, i128 %dout_data_12, i128 %dout_data_13, i128 %dout_data_23, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 83 'call' 'call_ln76' <Predicate = true> <Delay = 3.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 84 [1/1] (1.29ns)   --->   "%br_ln0 = br void %mergeST"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%frame_count_new_0 = phi i32 0, void %if.then142, i32 %add_ln89, void %Process_Frame_Loop" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89]   --->   Operation 85 'phi' 'frame_count_new_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln89 = store i32 %frame_count_new_0, i32 %frame_count" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89]   --->   Operation 86 'store' 'store_ln89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:117]   --->   Operation 87 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('integration_time_frames_read', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:4) on port 'integration_time_frames' (/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:4) [72]  (1.000 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.560ns
The critical path consists of the following:
	'load' operation 1 bit ('bank_sel_load') on static variable 'bank_sel' [100]  (0.000 ns)
	'call' operation 0 bit ('call_ln76', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76) to 'correlator_Pipeline_Process_Frame_Loop' [103]  (3.560 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 5.090ns
The critical path consists of the following:
	'load' operation 32 bit ('frame_count_load', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89) on static variable 'frame_count' [105]  (0.000 ns)
	'add' operation 32 bit ('add_ln89', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89) [106]  (1.896 ns)
	'icmp' operation 1 bit ('icmp_ln91', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:91) [107]  (1.896 ns)
	multiplexor before 'phi' operation 32 bit ('frame_count_new_0', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89) with incoming values : ('add_ln89', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89) [116]  (1.298 ns)

 <State 6>: 4.252ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln76', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76) to 'correlator_Pipeline_Offload_Loop' [113]  (4.252 ns)

 <State 7>: 3.771ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln76', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76) to 'correlator_Pipeline_Offload_Loop' [113]  (3.771 ns)

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
