// Seed: 189777493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_14 = 1'b0;
  wire id_15;
  wire id_16;
  wire id_17;
  assign id_2 = id_12;
endmodule
module module_1 (
    input  tri1 id_0
    , id_10,
    output tri1 id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wor  id_4,
    input  tri  id_5,
    input  tri  id_6
    , id_11,
    output wire id_7,
    output wor  id_8
);
  assign id_7 = id_11 < !id_3;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_10, id_11, id_10, id_10, id_10, id_10, id_11
  );
endmodule
