|wavelet_transform
clk => clk.IN4
rst_n => rst_n.IN1
address_a_input[0] => address_a_input[0].IN1
address_a_input[1] => address_a_input[1].IN1
address_a_input[2] => address_a_input[2].IN1
address_a_input[3] => address_a_input[3].IN1
address_a_input[4] => address_a_input[4].IN1
address_a_input[5] => address_a_input[5].IN1
address_a_input[6] => address_a_input[6].IN1
address_a_input[7] => address_a_input[7].IN1
address_a_input[8] => address_a_input[8].IN1
address_a_input[9] => address_a_input[9].IN1
address_a_input[10] => address_a_input[10].IN1
address_a_input[11] => address_a_input[11].IN1
address_b_input[0] => address_b_input[0].IN1
address_b_input[1] => address_b_input[1].IN1
address_b_input[2] => address_b_input[2].IN1
address_b_input[3] => address_b_input[3].IN1
address_b_input[4] => address_b_input[4].IN1
address_b_input[5] => address_b_input[5].IN1
address_b_input[6] => address_b_input[6].IN1
address_b_input[7] => address_b_input[7].IN1
address_b_input[8] => address_b_input[8].IN1
address_b_input[9] => address_b_input[9].IN1
address_b_input[10] => address_b_input[10].IN1
address_b_input[11] => address_b_input[11].IN1
data_in_even[0] => data_in_even[0].IN1
data_in_even[1] => data_in_even[1].IN1
data_in_even[2] => data_in_even[2].IN1
data_in_even[3] => data_in_even[3].IN1
data_in_even[4] => data_in_even[4].IN1
data_in_even[5] => data_in_even[5].IN1
data_in_even[6] => data_in_even[6].IN1
data_in_even[7] => data_in_even[7].IN1
data_in_even[8] => data_in_even[8].IN1
data_in_even[9] => data_in_even[9].IN1
data_in_even[10] => data_in_even[10].IN1
data_in_even[11] => data_in_even[11].IN1
data_in_even[12] => data_in_even[12].IN1
data_in_even[13] => data_in_even[13].IN1
data_in_even[14] => data_in_even[14].IN1
data_in_even[15] => data_in_even[15].IN1
data_in_odd[0] => data_in_odd[0].IN1
data_in_odd[1] => data_in_odd[1].IN1
data_in_odd[2] => data_in_odd[2].IN1
data_in_odd[3] => data_in_odd[3].IN1
data_in_odd[4] => data_in_odd[4].IN1
data_in_odd[5] => data_in_odd[5].IN1
data_in_odd[6] => data_in_odd[6].IN1
data_in_odd[7] => data_in_odd[7].IN1
data_in_odd[8] => data_in_odd[8].IN1
data_in_odd[9] => data_in_odd[9].IN1
data_in_odd[10] => data_in_odd[10].IN1
data_in_odd[11] => data_in_odd[11].IN1
data_in_odd[12] => data_in_odd[12].IN1
data_in_odd[13] => data_in_odd[13].IN1
data_in_odd[14] => data_in_odd[14].IN1
data_in_odd[15] => data_in_odd[15].IN1
end_flag << controller:b2v_controller_inst1.end_flag
ram_out_a[0] << SYNTHESIZED_WIRE_4[0].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[1] << SYNTHESIZED_WIRE_4[1].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[2] << SYNTHESIZED_WIRE_4[2].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[3] << SYNTHESIZED_WIRE_4[3].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[4] << SYNTHESIZED_WIRE_4[4].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[5] << SYNTHESIZED_WIRE_4[5].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[6] << SYNTHESIZED_WIRE_4[6].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[7] << SYNTHESIZED_WIRE_4[7].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[8] << SYNTHESIZED_WIRE_4[8].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[9] << SYNTHESIZED_WIRE_4[9].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[10] << SYNTHESIZED_WIRE_4[10].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[11] << SYNTHESIZED_WIRE_4[11].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[12] << SYNTHESIZED_WIRE_4[12].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[13] << SYNTHESIZED_WIRE_4[13].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[14] << SYNTHESIZED_WIRE_4[14].DB_MAX_OUTPUT_PORT_TYPE
ram_out_a[15] << SYNTHESIZED_WIRE_4[15].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[0] << SYNTHESIZED_WIRE_3[0].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[1] << SYNTHESIZED_WIRE_3[1].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[2] << SYNTHESIZED_WIRE_3[2].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[3] << SYNTHESIZED_WIRE_3[3].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[4] << SYNTHESIZED_WIRE_3[4].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[5] << SYNTHESIZED_WIRE_3[5].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[6] << SYNTHESIZED_WIRE_3[6].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[7] << SYNTHESIZED_WIRE_3[7].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[8] << SYNTHESIZED_WIRE_3[8].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[9] << SYNTHESIZED_WIRE_3[9].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[10] << SYNTHESIZED_WIRE_3[10].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[11] << SYNTHESIZED_WIRE_3[11].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[12] << SYNTHESIZED_WIRE_3[12].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[13] << SYNTHESIZED_WIRE_3[13].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[14] << SYNTHESIZED_WIRE_3[14].DB_MAX_OUTPUT_PORT_TYPE
ram_out_b[15] << SYNTHESIZED_WIRE_3[15].DB_MAX_OUTPUT_PORT_TYPE


|wavelet_transform|controller:b2v_controller_inst1
clk => line_address2[0].CLK
clk => line_address2[1].CLK
clk => line_address2[2].CLK
clk => line_address2[3].CLK
clk => line_address2[4].CLK
clk => row_address2[0].CLK
clk => row_address2[1].CLK
clk => row_address2[2].CLK
clk => row_address2[3].CLK
clk => row_address2[4].CLK
clk => line_address[0].CLK
clk => line_address[1].CLK
clk => line_address[2].CLK
clk => line_address[3].CLK
clk => line_address[4].CLK
clk => line_address[5].CLK
clk => row_address[0].CLK
clk => row_address[1].CLK
clk => row_address[2].CLK
clk => row_address[3].CLK
clk => row_address[4].CLK
clk => row_address[5].CLK
clk => data_in_counter[0].CLK
clk => data_in_counter[1].CLK
clk => data_in_counter[2].CLK
clk => data_in_counter[3].CLK
clk => data_in_counter[4].CLK
clk => data_in_counter[5].CLK
clk => buffer_counter[0].CLK
clk => buffer_counter[1].CLK
clk => buffer_counter[2].CLK
clk => reset_counter[0].CLK
clk => reset_counter[1].CLK
clk => reset_counter[2].CLK
clk => step~1.DATAIN
rst_n => wavelet_rst.IN1
rst_n => line_address2[0].ACLR
rst_n => line_address2[1].ACLR
rst_n => line_address2[2].ACLR
rst_n => line_address2[3].ACLR
rst_n => line_address2[4].ACLR
rst_n => row_address2[0].ACLR
rst_n => row_address2[1].PRESET
rst_n => row_address2[2].PRESET
rst_n => row_address2[3].PRESET
rst_n => row_address2[4].PRESET
rst_n => line_address[0].ACLR
rst_n => line_address[1].ACLR
rst_n => line_address[2].ACLR
rst_n => line_address[3].ACLR
rst_n => line_address[4].ACLR
rst_n => line_address[5].ACLR
rst_n => row_address[0].ACLR
rst_n => row_address[1].PRESET
rst_n => row_address[2].PRESET
rst_n => row_address[3].PRESET
rst_n => row_address[4].PRESET
rst_n => row_address[5].PRESET
rst_n => data_in_counter[0].ACLR
rst_n => data_in_counter[1].ACLR
rst_n => data_in_counter[2].ACLR
rst_n => data_in_counter[3].ACLR
rst_n => data_in_counter[4].ACLR
rst_n => data_in_counter[5].ACLR
rst_n => buffer_counter[0].ACLR
rst_n => buffer_counter[1].ACLR
rst_n => buffer_counter[2].ACLR
rst_n => reset_counter[0].ACLR
rst_n => reset_counter[1].ACLR
rst_n => reset_counter[2].ACLR
rst_n => step~3.DATAIN
data_in_odd[0] => wavelet_data_odd_input.DATAB
data_in_odd[1] => wavelet_data_odd_input.DATAB
data_in_odd[2] => wavelet_data_odd_input.DATAB
data_in_odd[3] => wavelet_data_odd_input.DATAB
data_in_odd[4] => wavelet_data_odd_input.DATAB
data_in_odd[5] => wavelet_data_odd_input.DATAB
data_in_odd[6] => wavelet_data_odd_input.DATAB
data_in_odd[7] => wavelet_data_odd_input.DATAB
data_in_odd[8] => wavelet_data_odd_input.DATAB
data_in_odd[9] => wavelet_data_odd_input.DATAB
data_in_odd[10] => wavelet_data_odd_input.DATAB
data_in_odd[11] => wavelet_data_odd_input.DATAB
data_in_odd[12] => wavelet_data_odd_input.DATAB
data_in_odd[13] => wavelet_data_odd_input.DATAB
data_in_odd[14] => wavelet_data_odd_input.DATAB
data_in_odd[15] => wavelet_data_odd_input.DATAB
data_in_even[0] => wavelet_data_even_input.DATAB
data_in_even[1] => wavelet_data_even_input.DATAB
data_in_even[2] => wavelet_data_even_input.DATAB
data_in_even[3] => wavelet_data_even_input.DATAB
data_in_even[4] => wavelet_data_even_input.DATAB
data_in_even[5] => wavelet_data_even_input.DATAB
data_in_even[6] => wavelet_data_even_input.DATAB
data_in_even[7] => wavelet_data_even_input.DATAB
data_in_even[8] => wavelet_data_even_input.DATAB
data_in_even[9] => wavelet_data_even_input.DATAB
data_in_even[10] => wavelet_data_even_input.DATAB
data_in_even[11] => wavelet_data_even_input.DATAB
data_in_even[12] => wavelet_data_even_input.DATAB
data_in_even[13] => wavelet_data_even_input.DATAB
data_in_even[14] => wavelet_data_even_input.DATAB
data_in_even[15] => wavelet_data_even_input.DATAB
ram_inst1_data_in_odd[0] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[1] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[2] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[3] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[4] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[5] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[6] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[7] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[8] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[9] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[10] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[11] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[12] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[13] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[14] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_odd[15] => wavelet_data_odd_input.DATAB
ram_inst1_data_in_even[0] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[1] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[2] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[3] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[4] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[5] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[6] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[7] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[8] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[9] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[10] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[11] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[12] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[13] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[14] => wavelet_data_even_input.DATAB
ram_inst1_data_in_even[15] => wavelet_data_even_input.DATAB
ram_inst2_data_in_odd[0] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[1] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[2] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[3] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[4] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[5] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[6] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[7] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[8] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[9] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[10] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[11] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[12] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[13] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[14] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_odd[15] => wavelet_data_odd_input.DATAB
ram_inst2_data_in_even[0] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[1] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[2] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[3] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[4] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[5] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[6] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[7] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[8] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[9] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[10] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[11] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[12] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[13] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[14] => wavelet_data_even_input.DATAB
ram_inst2_data_in_even[15] => wavelet_data_even_input.DATAB
wavlet_odd_address[0] => ram1_address_a.DATAB
wavlet_odd_address[0] => ram2_address_a.DATAB
wavlet_odd_address[1] => ram1_address_a.DATAB
wavlet_odd_address[1] => ram2_address_a.DATAB
wavlet_odd_address[2] => ram1_address_a.DATAB
wavlet_odd_address[2] => ram2_address_a.DATAB
wavlet_odd_address[3] => ram1_address_a.DATAB
wavlet_odd_address[3] => ram2_address_a.DATAB
wavlet_odd_address[4] => ram1_address_a.DATAB
wavlet_odd_address[4] => ram2_address_a.DATAB
wavlet_odd_address[5] => ram1_address_a.DATAB
wavlet_odd_address[5] => ram2_address_a.DATAB
wavlet_odd_address[6] => ram1_address_a.DATAB
wavlet_odd_address[6] => ram2_address_a.DATAB
wavlet_odd_address[7] => ram1_address_a.DATAB
wavlet_odd_address[7] => ram2_address_a.DATAB
wavlet_odd_address[8] => ram1_address_a.DATAB
wavlet_odd_address[8] => ram2_address_a.DATAB
wavlet_odd_address[9] => ram1_address_a.DATAB
wavlet_odd_address[9] => ram2_address_a.DATAB
wavlet_odd_address[10] => ram1_address_a.DATAB
wavlet_odd_address[10] => ram2_address_a.DATAB
wavlet_odd_address[11] => ram1_address_a.DATAB
wavlet_odd_address[11] => ram2_address_a.DATAB
wavlet_even_address[0] => ram1_address_b.DATAB
wavlet_even_address[0] => ram2_address_b.DATAB
wavlet_even_address[1] => ram1_address_b.DATAB
wavlet_even_address[1] => ram2_address_b.DATAB
wavlet_even_address[2] => ram1_address_b.DATAB
wavlet_even_address[2] => ram2_address_b.DATAB
wavlet_even_address[3] => ram1_address_b.DATAB
wavlet_even_address[3] => ram2_address_b.DATAB
wavlet_even_address[4] => ram1_address_b.DATAB
wavlet_even_address[4] => ram2_address_b.DATAB
wavlet_even_address[5] => ram1_address_b.DATAB
wavlet_even_address[5] => ram2_address_b.DATAB
wavlet_even_address[6] => ram1_address_b.DATAB
wavlet_even_address[6] => ram2_address_b.DATAB
wavlet_even_address[7] => ram1_address_b.DATAB
wavlet_even_address[7] => ram2_address_b.DATAB
wavlet_even_address[8] => ram1_address_b.DATAB
wavlet_even_address[8] => ram2_address_b.DATAB
wavlet_even_address[9] => ram1_address_b.DATAB
wavlet_even_address[9] => ram2_address_b.DATAB
wavlet_even_address[10] => ram1_address_b.DATAB
wavlet_even_address[10] => ram2_address_b.DATAB
wavlet_even_address[11] => ram1_address_b.DATAB
wavlet_even_address[11] => ram2_address_b.DATAB
wavelet_stop_flag => Selector24.IN5
wavelet_stop_flag => Selector18.IN5
wavelet_stop_flag => Selector12.IN5
wavelet_stop_flag => Selector6.IN2
wavelet_stop_flag => Selector10.IN2
wavelet_stop_flag => Selector16.IN2
wavelet_stop_flag => Selector22.IN2
wavelet_stop_flag => Selector26.IN2
address_a_input[0] => ram2_address_a.DATAB
address_a_input[1] => ram2_address_a.DATAB
address_a_input[2] => ram2_address_a.DATAB
address_a_input[3] => ram2_address_a.DATAB
address_a_input[4] => ram2_address_a.DATAB
address_a_input[5] => ram2_address_a.DATAB
address_a_input[6] => ram2_address_a.DATAB
address_a_input[7] => ram2_address_a.DATAB
address_a_input[8] => ram2_address_a.DATAB
address_a_input[9] => ram2_address_a.DATAB
address_a_input[10] => ram2_address_a.DATAB
address_a_input[11] => ram2_address_a.DATAB
address_b_input[0] => ram2_address_b.DATAB
address_b_input[1] => ram2_address_b.DATAB
address_b_input[2] => ram2_address_b.DATAB
address_b_input[3] => ram2_address_b.DATAB
address_b_input[4] => ram2_address_b.DATAB
address_b_input[5] => ram2_address_b.DATAB
address_b_input[6] => ram2_address_b.DATAB
address_b_input[7] => ram2_address_b.DATAB
address_b_input[8] => ram2_address_b.DATAB
address_b_input[9] => ram2_address_b.DATAB
address_b_input[10] => ram2_address_b.DATAB
address_b_input[11] => ram2_address_b.DATAB
wavelet_rst <= wavelet_rst.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[0] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[1] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[2] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[3] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[4] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[5] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[6] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[7] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[8] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[9] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[10] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[11] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[12] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[13] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[14] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_odd_input[15] <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[0] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[1] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[2] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[3] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[4] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[5] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[6] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[7] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[8] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[9] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[10] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[11] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[12] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[13] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[14] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavelet_data_even_input[15] <= wavelet_data_even_input.DB_MAX_OUTPUT_PORT_TYPE
wavlet_wrreq <= wavlet_wrreq.DB_MAX_OUTPUT_PORT_TYPE
wavelet_lineaddress[0] <= <GND>
wavelet_lineaddress[1] <= <GND>
wavelet_lineaddress[2] <= <GND>
wavelet_lineaddress[3] <= <GND>
wavelet_lineaddress[4] <= <GND>
wavelet_lineaddress[5] <= <GND>
wavelet_lineaddress[6] <= <GND>
wavelet_lineaddress[7] <= <GND>
ram1_wren <= ram1_wren.DB_MAX_OUTPUT_PORT_TYPE
ram1_rden <= ram1_rden.DB_MAX_OUTPUT_PORT_TYPE
ram2_wren <= wavelet_data_odd_input.DB_MAX_OUTPUT_PORT_TYPE
ram2_rden <= ram2_rden.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[0] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[1] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[2] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[3] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[4] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[5] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[6] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[7] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[8] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[9] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[10] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_a[11] <= ram1_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[0] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[1] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[2] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[3] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[4] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[5] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[6] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[7] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[8] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[9] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[10] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram1_address_b[11] <= ram1_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[0] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[1] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[2] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[3] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[4] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[5] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[6] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[7] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[8] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[9] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[10] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_a[11] <= ram2_address_a.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[0] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[1] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[2] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[3] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[4] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[5] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[6] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[7] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[8] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[9] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[10] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
ram2_address_b[11] <= ram2_address_b.DB_MAX_OUTPUT_PORT_TYPE
wavelet_mode <= wavelet_mode.DB_MAX_OUTPUT_PORT_TYPE
end_flag <= step_next.END_973.DB_MAX_OUTPUT_PORT_TYPE


|wavelet_transform|ram:b2v_ram_inst1
aclr => aclr.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
enable => enable.IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|wavelet_transform|ram:b2v_ram_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_j5l2:auto_generated.wren_a
rden_a => altsyncram_j5l2:auto_generated.rden_a
wren_b => altsyncram_j5l2:auto_generated.wren_b
rden_b => altsyncram_j5l2:auto_generated.rden_b
data_a[0] => altsyncram_j5l2:auto_generated.data_a[0]
data_a[1] => altsyncram_j5l2:auto_generated.data_a[1]
data_a[2] => altsyncram_j5l2:auto_generated.data_a[2]
data_a[3] => altsyncram_j5l2:auto_generated.data_a[3]
data_a[4] => altsyncram_j5l2:auto_generated.data_a[4]
data_a[5] => altsyncram_j5l2:auto_generated.data_a[5]
data_a[6] => altsyncram_j5l2:auto_generated.data_a[6]
data_a[7] => altsyncram_j5l2:auto_generated.data_a[7]
data_a[8] => altsyncram_j5l2:auto_generated.data_a[8]
data_a[9] => altsyncram_j5l2:auto_generated.data_a[9]
data_a[10] => altsyncram_j5l2:auto_generated.data_a[10]
data_a[11] => altsyncram_j5l2:auto_generated.data_a[11]
data_a[12] => altsyncram_j5l2:auto_generated.data_a[12]
data_a[13] => altsyncram_j5l2:auto_generated.data_a[13]
data_a[14] => altsyncram_j5l2:auto_generated.data_a[14]
data_a[15] => altsyncram_j5l2:auto_generated.data_a[15]
data_b[0] => altsyncram_j5l2:auto_generated.data_b[0]
data_b[1] => altsyncram_j5l2:auto_generated.data_b[1]
data_b[2] => altsyncram_j5l2:auto_generated.data_b[2]
data_b[3] => altsyncram_j5l2:auto_generated.data_b[3]
data_b[4] => altsyncram_j5l2:auto_generated.data_b[4]
data_b[5] => altsyncram_j5l2:auto_generated.data_b[5]
data_b[6] => altsyncram_j5l2:auto_generated.data_b[6]
data_b[7] => altsyncram_j5l2:auto_generated.data_b[7]
data_b[8] => altsyncram_j5l2:auto_generated.data_b[8]
data_b[9] => altsyncram_j5l2:auto_generated.data_b[9]
data_b[10] => altsyncram_j5l2:auto_generated.data_b[10]
data_b[11] => altsyncram_j5l2:auto_generated.data_b[11]
data_b[12] => altsyncram_j5l2:auto_generated.data_b[12]
data_b[13] => altsyncram_j5l2:auto_generated.data_b[13]
data_b[14] => altsyncram_j5l2:auto_generated.data_b[14]
data_b[15] => altsyncram_j5l2:auto_generated.data_b[15]
address_a[0] => altsyncram_j5l2:auto_generated.address_a[0]
address_a[1] => altsyncram_j5l2:auto_generated.address_a[1]
address_a[2] => altsyncram_j5l2:auto_generated.address_a[2]
address_a[3] => altsyncram_j5l2:auto_generated.address_a[3]
address_a[4] => altsyncram_j5l2:auto_generated.address_a[4]
address_a[5] => altsyncram_j5l2:auto_generated.address_a[5]
address_a[6] => altsyncram_j5l2:auto_generated.address_a[6]
address_a[7] => altsyncram_j5l2:auto_generated.address_a[7]
address_a[8] => altsyncram_j5l2:auto_generated.address_a[8]
address_a[9] => altsyncram_j5l2:auto_generated.address_a[9]
address_a[10] => altsyncram_j5l2:auto_generated.address_a[10]
address_a[11] => altsyncram_j5l2:auto_generated.address_a[11]
address_b[0] => altsyncram_j5l2:auto_generated.address_b[0]
address_b[1] => altsyncram_j5l2:auto_generated.address_b[1]
address_b[2] => altsyncram_j5l2:auto_generated.address_b[2]
address_b[3] => altsyncram_j5l2:auto_generated.address_b[3]
address_b[4] => altsyncram_j5l2:auto_generated.address_b[4]
address_b[5] => altsyncram_j5l2:auto_generated.address_b[5]
address_b[6] => altsyncram_j5l2:auto_generated.address_b[6]
address_b[7] => altsyncram_j5l2:auto_generated.address_b[7]
address_b[8] => altsyncram_j5l2:auto_generated.address_b[8]
address_b[9] => altsyncram_j5l2:auto_generated.address_b[9]
address_b[10] => altsyncram_j5l2:auto_generated.address_b[10]
address_b[11] => altsyncram_j5l2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j5l2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j5l2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j5l2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j5l2:auto_generated.q_a[0]
q_a[1] <= altsyncram_j5l2:auto_generated.q_a[1]
q_a[2] <= altsyncram_j5l2:auto_generated.q_a[2]
q_a[3] <= altsyncram_j5l2:auto_generated.q_a[3]
q_a[4] <= altsyncram_j5l2:auto_generated.q_a[4]
q_a[5] <= altsyncram_j5l2:auto_generated.q_a[5]
q_a[6] <= altsyncram_j5l2:auto_generated.q_a[6]
q_a[7] <= altsyncram_j5l2:auto_generated.q_a[7]
q_a[8] <= altsyncram_j5l2:auto_generated.q_a[8]
q_a[9] <= altsyncram_j5l2:auto_generated.q_a[9]
q_a[10] <= altsyncram_j5l2:auto_generated.q_a[10]
q_a[11] <= altsyncram_j5l2:auto_generated.q_a[11]
q_a[12] <= altsyncram_j5l2:auto_generated.q_a[12]
q_a[13] <= altsyncram_j5l2:auto_generated.q_a[13]
q_a[14] <= altsyncram_j5l2:auto_generated.q_a[14]
q_a[15] <= altsyncram_j5l2:auto_generated.q_a[15]
q_b[0] <= altsyncram_j5l2:auto_generated.q_b[0]
q_b[1] <= altsyncram_j5l2:auto_generated.q_b[1]
q_b[2] <= altsyncram_j5l2:auto_generated.q_b[2]
q_b[3] <= altsyncram_j5l2:auto_generated.q_b[3]
q_b[4] <= altsyncram_j5l2:auto_generated.q_b[4]
q_b[5] <= altsyncram_j5l2:auto_generated.q_b[5]
q_b[6] <= altsyncram_j5l2:auto_generated.q_b[6]
q_b[7] <= altsyncram_j5l2:auto_generated.q_b[7]
q_b[8] <= altsyncram_j5l2:auto_generated.q_b[8]
q_b[9] <= altsyncram_j5l2:auto_generated.q_b[9]
q_b[10] <= altsyncram_j5l2:auto_generated.q_b[10]
q_b[11] <= altsyncram_j5l2:auto_generated.q_b[11]
q_b[12] <= altsyncram_j5l2:auto_generated.q_b[12]
q_b[13] <= altsyncram_j5l2:auto_generated.q_b[13]
q_b[14] <= altsyncram_j5l2:auto_generated.q_b[14]
q_b[15] <= altsyncram_j5l2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|wavelet_transform|ram:b2v_ram_inst1|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|wavelet_transform|ram:b2v_ram_inst2
aclr => aclr.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
enable => enable.IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|wavelet_transform|ram:b2v_ram_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_j5l2:auto_generated.wren_a
rden_a => altsyncram_j5l2:auto_generated.rden_a
wren_b => altsyncram_j5l2:auto_generated.wren_b
rden_b => altsyncram_j5l2:auto_generated.rden_b
data_a[0] => altsyncram_j5l2:auto_generated.data_a[0]
data_a[1] => altsyncram_j5l2:auto_generated.data_a[1]
data_a[2] => altsyncram_j5l2:auto_generated.data_a[2]
data_a[3] => altsyncram_j5l2:auto_generated.data_a[3]
data_a[4] => altsyncram_j5l2:auto_generated.data_a[4]
data_a[5] => altsyncram_j5l2:auto_generated.data_a[5]
data_a[6] => altsyncram_j5l2:auto_generated.data_a[6]
data_a[7] => altsyncram_j5l2:auto_generated.data_a[7]
data_a[8] => altsyncram_j5l2:auto_generated.data_a[8]
data_a[9] => altsyncram_j5l2:auto_generated.data_a[9]
data_a[10] => altsyncram_j5l2:auto_generated.data_a[10]
data_a[11] => altsyncram_j5l2:auto_generated.data_a[11]
data_a[12] => altsyncram_j5l2:auto_generated.data_a[12]
data_a[13] => altsyncram_j5l2:auto_generated.data_a[13]
data_a[14] => altsyncram_j5l2:auto_generated.data_a[14]
data_a[15] => altsyncram_j5l2:auto_generated.data_a[15]
data_b[0] => altsyncram_j5l2:auto_generated.data_b[0]
data_b[1] => altsyncram_j5l2:auto_generated.data_b[1]
data_b[2] => altsyncram_j5l2:auto_generated.data_b[2]
data_b[3] => altsyncram_j5l2:auto_generated.data_b[3]
data_b[4] => altsyncram_j5l2:auto_generated.data_b[4]
data_b[5] => altsyncram_j5l2:auto_generated.data_b[5]
data_b[6] => altsyncram_j5l2:auto_generated.data_b[6]
data_b[7] => altsyncram_j5l2:auto_generated.data_b[7]
data_b[8] => altsyncram_j5l2:auto_generated.data_b[8]
data_b[9] => altsyncram_j5l2:auto_generated.data_b[9]
data_b[10] => altsyncram_j5l2:auto_generated.data_b[10]
data_b[11] => altsyncram_j5l2:auto_generated.data_b[11]
data_b[12] => altsyncram_j5l2:auto_generated.data_b[12]
data_b[13] => altsyncram_j5l2:auto_generated.data_b[13]
data_b[14] => altsyncram_j5l2:auto_generated.data_b[14]
data_b[15] => altsyncram_j5l2:auto_generated.data_b[15]
address_a[0] => altsyncram_j5l2:auto_generated.address_a[0]
address_a[1] => altsyncram_j5l2:auto_generated.address_a[1]
address_a[2] => altsyncram_j5l2:auto_generated.address_a[2]
address_a[3] => altsyncram_j5l2:auto_generated.address_a[3]
address_a[4] => altsyncram_j5l2:auto_generated.address_a[4]
address_a[5] => altsyncram_j5l2:auto_generated.address_a[5]
address_a[6] => altsyncram_j5l2:auto_generated.address_a[6]
address_a[7] => altsyncram_j5l2:auto_generated.address_a[7]
address_a[8] => altsyncram_j5l2:auto_generated.address_a[8]
address_a[9] => altsyncram_j5l2:auto_generated.address_a[9]
address_a[10] => altsyncram_j5l2:auto_generated.address_a[10]
address_a[11] => altsyncram_j5l2:auto_generated.address_a[11]
address_b[0] => altsyncram_j5l2:auto_generated.address_b[0]
address_b[1] => altsyncram_j5l2:auto_generated.address_b[1]
address_b[2] => altsyncram_j5l2:auto_generated.address_b[2]
address_b[3] => altsyncram_j5l2:auto_generated.address_b[3]
address_b[4] => altsyncram_j5l2:auto_generated.address_b[4]
address_b[5] => altsyncram_j5l2:auto_generated.address_b[5]
address_b[6] => altsyncram_j5l2:auto_generated.address_b[6]
address_b[7] => altsyncram_j5l2:auto_generated.address_b[7]
address_b[8] => altsyncram_j5l2:auto_generated.address_b[8]
address_b[9] => altsyncram_j5l2:auto_generated.address_b[9]
address_b[10] => altsyncram_j5l2:auto_generated.address_b[10]
address_b[11] => altsyncram_j5l2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j5l2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j5l2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_j5l2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j5l2:auto_generated.q_a[0]
q_a[1] <= altsyncram_j5l2:auto_generated.q_a[1]
q_a[2] <= altsyncram_j5l2:auto_generated.q_a[2]
q_a[3] <= altsyncram_j5l2:auto_generated.q_a[3]
q_a[4] <= altsyncram_j5l2:auto_generated.q_a[4]
q_a[5] <= altsyncram_j5l2:auto_generated.q_a[5]
q_a[6] <= altsyncram_j5l2:auto_generated.q_a[6]
q_a[7] <= altsyncram_j5l2:auto_generated.q_a[7]
q_a[8] <= altsyncram_j5l2:auto_generated.q_a[8]
q_a[9] <= altsyncram_j5l2:auto_generated.q_a[9]
q_a[10] <= altsyncram_j5l2:auto_generated.q_a[10]
q_a[11] <= altsyncram_j5l2:auto_generated.q_a[11]
q_a[12] <= altsyncram_j5l2:auto_generated.q_a[12]
q_a[13] <= altsyncram_j5l2:auto_generated.q_a[13]
q_a[14] <= altsyncram_j5l2:auto_generated.q_a[14]
q_a[15] <= altsyncram_j5l2:auto_generated.q_a[15]
q_b[0] <= altsyncram_j5l2:auto_generated.q_b[0]
q_b[1] <= altsyncram_j5l2:auto_generated.q_b[1]
q_b[2] <= altsyncram_j5l2:auto_generated.q_b[2]
q_b[3] <= altsyncram_j5l2:auto_generated.q_b[3]
q_b[4] <= altsyncram_j5l2:auto_generated.q_b[4]
q_b[5] <= altsyncram_j5l2:auto_generated.q_b[5]
q_b[6] <= altsyncram_j5l2:auto_generated.q_b[6]
q_b[7] <= altsyncram_j5l2:auto_generated.q_b[7]
q_b[8] <= altsyncram_j5l2:auto_generated.q_b[8]
q_b[9] <= altsyncram_j5l2:auto_generated.q_b[9]
q_b[10] <= altsyncram_j5l2:auto_generated.q_b[10]
q_b[11] <= altsyncram_j5l2:auto_generated.q_b[11]
q_b[12] <= altsyncram_j5l2:auto_generated.q_b[12]
q_b[13] <= altsyncram_j5l2:auto_generated.q_b[13]
q_b[14] <= altsyncram_j5l2:auto_generated.q_b[14]
q_b[15] <= altsyncram_j5l2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|wavelet_transform|ram:b2v_ram_inst2|altsyncram:altsyncram_component|altsyncram_j5l2:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1
clk => clk.IN3
rst_n => rst_n.IN1
wrreq => wrreq.IN2
wavelet_mode => wavelet_mode.IN1
data_in_even[0] => data_in_even[0].IN1
data_in_even[1] => data_in_even[1].IN1
data_in_even[2] => data_in_even[2].IN1
data_in_even[3] => data_in_even[3].IN1
data_in_even[4] => data_in_even[4].IN1
data_in_even[5] => data_in_even[5].IN1
data_in_even[6] => data_in_even[6].IN1
data_in_even[7] => data_in_even[7].IN1
data_in_even[8] => data_in_even[8].IN1
data_in_even[9] => data_in_even[9].IN1
data_in_even[10] => data_in_even[10].IN1
data_in_even[11] => data_in_even[11].IN1
data_in_even[12] => data_in_even[12].IN1
data_in_even[13] => data_in_even[13].IN1
data_in_even[14] => data_in_even[14].IN1
data_in_even[15] => data_in_even[15].IN1
data_in_odd[0] => data_in_odd[0].IN1
data_in_odd[1] => data_in_odd[1].IN1
data_in_odd[2] => data_in_odd[2].IN1
data_in_odd[3] => data_in_odd[3].IN1
data_in_odd[4] => data_in_odd[4].IN1
data_in_odd[5] => data_in_odd[5].IN1
data_in_odd[6] => data_in_odd[6].IN1
data_in_odd[7] => data_in_odd[7].IN1
data_in_odd[8] => data_in_odd[8].IN1
data_in_odd[9] => data_in_odd[9].IN1
data_in_odd[10] => data_in_odd[10].IN1
data_in_odd[11] => data_in_odd[11].IN1
data_in_odd[12] => data_in_odd[12].IN1
data_in_odd[13] => data_in_odd[13].IN1
data_in_odd[14] => data_in_odd[14].IN1
data_in_odd[15] => data_in_odd[15].IN1
line_address[0] => line_address[0].IN1
line_address[1] => line_address[1].IN1
line_address[2] => line_address[2].IN1
line_address[3] => line_address[3].IN1
line_address[4] => line_address[4].IN1
line_address[5] => line_address[5].IN1
line_address[6] => line_address[6].IN1
line_address[7] => line_address[7].IN1
output_valid <= wavelet_fast:b2v_inst.output_valid
stop_flag <= wavelet_fast:b2v_inst.stop_flag
data_out_even[0] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[1] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[2] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[3] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[4] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[5] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[6] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[7] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[8] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[9] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[10] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[11] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[12] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[13] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[14] <= wavelet_fast:b2v_inst.data_out_even
data_out_even[15] <= wavelet_fast:b2v_inst.data_out_even
data_out_odd[0] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[1] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[2] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[3] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[4] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[5] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[6] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[7] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[8] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[9] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[10] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[11] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[12] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[13] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[14] <= wavelet_fast:b2v_inst.data_out_odd
data_out_odd[15] <= wavelet_fast:b2v_inst.data_out_odd
even_address[0] <= wavelet_fast:b2v_inst.even_address
even_address[1] <= wavelet_fast:b2v_inst.even_address
even_address[2] <= wavelet_fast:b2v_inst.even_address
even_address[3] <= wavelet_fast:b2v_inst.even_address
even_address[4] <= wavelet_fast:b2v_inst.even_address
even_address[5] <= wavelet_fast:b2v_inst.even_address
even_address[6] <= wavelet_fast:b2v_inst.even_address
even_address[7] <= wavelet_fast:b2v_inst.even_address
even_address[8] <= wavelet_fast:b2v_inst.even_address
even_address[9] <= wavelet_fast:b2v_inst.even_address
even_address[10] <= wavelet_fast:b2v_inst.even_address
even_address[11] <= wavelet_fast:b2v_inst.even_address
odd_address[0] <= wavelet_fast:b2v_inst.odd_address
odd_address[1] <= wavelet_fast:b2v_inst.odd_address
odd_address[2] <= wavelet_fast:b2v_inst.odd_address
odd_address[3] <= wavelet_fast:b2v_inst.odd_address
odd_address[4] <= wavelet_fast:b2v_inst.odd_address
odd_address[5] <= wavelet_fast:b2v_inst.odd_address
odd_address[6] <= wavelet_fast:b2v_inst.odd_address
odd_address[7] <= wavelet_fast:b2v_inst.odd_address
odd_address[8] <= wavelet_fast:b2v_inst.odd_address
odd_address[9] <= wavelet_fast:b2v_inst.odd_address
odd_address[10] <= wavelet_fast:b2v_inst.odd_address
odd_address[11] <= wavelet_fast:b2v_inst.odd_address


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component
data[0] => scfifo_ij31:auto_generated.data[0]
data[1] => scfifo_ij31:auto_generated.data[1]
data[2] => scfifo_ij31:auto_generated.data[2]
data[3] => scfifo_ij31:auto_generated.data[3]
data[4] => scfifo_ij31:auto_generated.data[4]
data[5] => scfifo_ij31:auto_generated.data[5]
data[6] => scfifo_ij31:auto_generated.data[6]
data[7] => scfifo_ij31:auto_generated.data[7]
data[8] => scfifo_ij31:auto_generated.data[8]
data[9] => scfifo_ij31:auto_generated.data[9]
data[10] => scfifo_ij31:auto_generated.data[10]
data[11] => scfifo_ij31:auto_generated.data[11]
data[12] => scfifo_ij31:auto_generated.data[12]
data[13] => scfifo_ij31:auto_generated.data[13]
data[14] => scfifo_ij31:auto_generated.data[14]
data[15] => scfifo_ij31:auto_generated.data[15]
q[0] <= scfifo_ij31:auto_generated.q[0]
q[1] <= scfifo_ij31:auto_generated.q[1]
q[2] <= scfifo_ij31:auto_generated.q[2]
q[3] <= scfifo_ij31:auto_generated.q[3]
q[4] <= scfifo_ij31:auto_generated.q[4]
q[5] <= scfifo_ij31:auto_generated.q[5]
q[6] <= scfifo_ij31:auto_generated.q[6]
q[7] <= scfifo_ij31:auto_generated.q[7]
q[8] <= scfifo_ij31:auto_generated.q[8]
q[9] <= scfifo_ij31:auto_generated.q[9]
q[10] <= scfifo_ij31:auto_generated.q[10]
q[11] <= scfifo_ij31:auto_generated.q[11]
q[12] <= scfifo_ij31:auto_generated.q[12]
q[13] <= scfifo_ij31:auto_generated.q[13]
q[14] <= scfifo_ij31:auto_generated.q[14]
q[15] <= scfifo_ij31:auto_generated.q[15]
wrreq => scfifo_ij31:auto_generated.wrreq
rdreq => scfifo_ij31:auto_generated.rdreq
clock => scfifo_ij31:auto_generated.clock
aclr => scfifo_ij31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ij31:auto_generated.empty
full <= scfifo_ij31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated
aclr => a_dpfifo_pp31:dpfifo.aclr
clock => a_dpfifo_pp31:dpfifo.clock
data[0] => a_dpfifo_pp31:dpfifo.data[0]
data[1] => a_dpfifo_pp31:dpfifo.data[1]
data[2] => a_dpfifo_pp31:dpfifo.data[2]
data[3] => a_dpfifo_pp31:dpfifo.data[3]
data[4] => a_dpfifo_pp31:dpfifo.data[4]
data[5] => a_dpfifo_pp31:dpfifo.data[5]
data[6] => a_dpfifo_pp31:dpfifo.data[6]
data[7] => a_dpfifo_pp31:dpfifo.data[7]
data[8] => a_dpfifo_pp31:dpfifo.data[8]
data[9] => a_dpfifo_pp31:dpfifo.data[9]
data[10] => a_dpfifo_pp31:dpfifo.data[10]
data[11] => a_dpfifo_pp31:dpfifo.data[11]
data[12] => a_dpfifo_pp31:dpfifo.data[12]
data[13] => a_dpfifo_pp31:dpfifo.data[13]
data[14] => a_dpfifo_pp31:dpfifo.data[14]
data[15] => a_dpfifo_pp31:dpfifo.data[15]
empty <= a_dpfifo_pp31:dpfifo.empty
full <= a_dpfifo_pp31:dpfifo.full
q[0] <= a_dpfifo_pp31:dpfifo.q[0]
q[1] <= a_dpfifo_pp31:dpfifo.q[1]
q[2] <= a_dpfifo_pp31:dpfifo.q[2]
q[3] <= a_dpfifo_pp31:dpfifo.q[3]
q[4] <= a_dpfifo_pp31:dpfifo.q[4]
q[5] <= a_dpfifo_pp31:dpfifo.q[5]
q[6] <= a_dpfifo_pp31:dpfifo.q[6]
q[7] <= a_dpfifo_pp31:dpfifo.q[7]
q[8] <= a_dpfifo_pp31:dpfifo.q[8]
q[9] <= a_dpfifo_pp31:dpfifo.q[9]
q[10] <= a_dpfifo_pp31:dpfifo.q[10]
q[11] <= a_dpfifo_pp31:dpfifo.q[11]
q[12] <= a_dpfifo_pp31:dpfifo.q[12]
q[13] <= a_dpfifo_pp31:dpfifo.q[13]
q[14] <= a_dpfifo_pp31:dpfifo.q[14]
q[15] <= a_dpfifo_pp31:dpfifo.q[15]
rdreq => a_dpfifo_pp31:dpfifo.rreq
wrreq => a_dpfifo_pp31:dpfifo.wreq


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo
aclr => a_fefifo_t7e:fifo_state.aclr
aclr => cntr_4ob:rd_ptr_count.aclr
aclr => cntr_4ob:wr_ptr.aclr
clock => a_fefifo_t7e:fifo_state.clock
clock => dpram_k811:FIFOram.inclock
clock => dpram_k811:FIFOram.outclock
clock => cntr_4ob:rd_ptr_count.clock
clock => cntr_4ob:wr_ptr.clock
data[0] => dpram_k811:FIFOram.data[0]
data[1] => dpram_k811:FIFOram.data[1]
data[2] => dpram_k811:FIFOram.data[2]
data[3] => dpram_k811:FIFOram.data[3]
data[4] => dpram_k811:FIFOram.data[4]
data[5] => dpram_k811:FIFOram.data[5]
data[6] => dpram_k811:FIFOram.data[6]
data[7] => dpram_k811:FIFOram.data[7]
data[8] => dpram_k811:FIFOram.data[8]
data[9] => dpram_k811:FIFOram.data[9]
data[10] => dpram_k811:FIFOram.data[10]
data[11] => dpram_k811:FIFOram.data[11]
data[12] => dpram_k811:FIFOram.data[12]
data[13] => dpram_k811:FIFOram.data[13]
data[14] => dpram_k811:FIFOram.data[14]
data[15] => dpram_k811:FIFOram.data[15]
empty <= a_fefifo_t7e:fifo_state.empty
full <= a_fefifo_t7e:fifo_state.full
q[0] <= dpram_k811:FIFOram.q[0]
q[1] <= dpram_k811:FIFOram.q[1]
q[2] <= dpram_k811:FIFOram.q[2]
q[3] <= dpram_k811:FIFOram.q[3]
q[4] <= dpram_k811:FIFOram.q[4]
q[5] <= dpram_k811:FIFOram.q[5]
q[6] <= dpram_k811:FIFOram.q[6]
q[7] <= dpram_k811:FIFOram.q[7]
q[8] <= dpram_k811:FIFOram.q[8]
q[9] <= dpram_k811:FIFOram.q[9]
q[10] <= dpram_k811:FIFOram.q[10]
q[11] <= dpram_k811:FIFOram.q[11]
q[12] <= dpram_k811:FIFOram.q[12]
q[13] <= dpram_k811:FIFOram.q[13]
q[14] <= dpram_k811:FIFOram.q[14]
q[15] <= dpram_k811:FIFOram.q[15]
rreq => a_fefifo_t7e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_4ob:rd_ptr_count.sclr
sclr => cntr_4ob:wr_ptr.sclr
wreq => a_fefifo_t7e:fifo_state.wreq
wreq => valid_wreq.IN0


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_go7:count_usedw.aclr
clock => cntr_go7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_go7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram
data[0] => altsyncram_s3k1:altsyncram1.data_a[0]
data[1] => altsyncram_s3k1:altsyncram1.data_a[1]
data[2] => altsyncram_s3k1:altsyncram1.data_a[2]
data[3] => altsyncram_s3k1:altsyncram1.data_a[3]
data[4] => altsyncram_s3k1:altsyncram1.data_a[4]
data[5] => altsyncram_s3k1:altsyncram1.data_a[5]
data[6] => altsyncram_s3k1:altsyncram1.data_a[6]
data[7] => altsyncram_s3k1:altsyncram1.data_a[7]
data[8] => altsyncram_s3k1:altsyncram1.data_a[8]
data[9] => altsyncram_s3k1:altsyncram1.data_a[9]
data[10] => altsyncram_s3k1:altsyncram1.data_a[10]
data[11] => altsyncram_s3k1:altsyncram1.data_a[11]
data[12] => altsyncram_s3k1:altsyncram1.data_a[12]
data[13] => altsyncram_s3k1:altsyncram1.data_a[13]
data[14] => altsyncram_s3k1:altsyncram1.data_a[14]
data[15] => altsyncram_s3k1:altsyncram1.data_a[15]
inclock => altsyncram_s3k1:altsyncram1.clock0
outclock => altsyncram_s3k1:altsyncram1.clock1
outclocken => altsyncram_s3k1:altsyncram1.clocken1
q[0] <= altsyncram_s3k1:altsyncram1.q_b[0]
q[1] <= altsyncram_s3k1:altsyncram1.q_b[1]
q[2] <= altsyncram_s3k1:altsyncram1.q_b[2]
q[3] <= altsyncram_s3k1:altsyncram1.q_b[3]
q[4] <= altsyncram_s3k1:altsyncram1.q_b[4]
q[5] <= altsyncram_s3k1:altsyncram1.q_b[5]
q[6] <= altsyncram_s3k1:altsyncram1.q_b[6]
q[7] <= altsyncram_s3k1:altsyncram1.q_b[7]
q[8] <= altsyncram_s3k1:altsyncram1.q_b[8]
q[9] <= altsyncram_s3k1:altsyncram1.q_b[9]
q[10] <= altsyncram_s3k1:altsyncram1.q_b[10]
q[11] <= altsyncram_s3k1:altsyncram1.q_b[11]
q[12] <= altsyncram_s3k1:altsyncram1.q_b[12]
q[13] <= altsyncram_s3k1:altsyncram1.q_b[13]
q[14] <= altsyncram_s3k1:altsyncram1.q_b[14]
q[15] <= altsyncram_s3k1:altsyncram1.q_b[15]
rdaddress[0] => altsyncram_s3k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_s3k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_s3k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_s3k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_s3k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_s3k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_s3k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_s3k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_s3k1:altsyncram1.address_b[8]
wraddress[0] => altsyncram_s3k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_s3k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_s3k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_s3k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_s3k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_s3k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_s3k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_s3k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_s3k1:altsyncram1.address_a[8]
wren => altsyncram_s3k1:altsyncram1.wren_a


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_even|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component
data[0] => scfifo_ij31:auto_generated.data[0]
data[1] => scfifo_ij31:auto_generated.data[1]
data[2] => scfifo_ij31:auto_generated.data[2]
data[3] => scfifo_ij31:auto_generated.data[3]
data[4] => scfifo_ij31:auto_generated.data[4]
data[5] => scfifo_ij31:auto_generated.data[5]
data[6] => scfifo_ij31:auto_generated.data[6]
data[7] => scfifo_ij31:auto_generated.data[7]
data[8] => scfifo_ij31:auto_generated.data[8]
data[9] => scfifo_ij31:auto_generated.data[9]
data[10] => scfifo_ij31:auto_generated.data[10]
data[11] => scfifo_ij31:auto_generated.data[11]
data[12] => scfifo_ij31:auto_generated.data[12]
data[13] => scfifo_ij31:auto_generated.data[13]
data[14] => scfifo_ij31:auto_generated.data[14]
data[15] => scfifo_ij31:auto_generated.data[15]
q[0] <= scfifo_ij31:auto_generated.q[0]
q[1] <= scfifo_ij31:auto_generated.q[1]
q[2] <= scfifo_ij31:auto_generated.q[2]
q[3] <= scfifo_ij31:auto_generated.q[3]
q[4] <= scfifo_ij31:auto_generated.q[4]
q[5] <= scfifo_ij31:auto_generated.q[5]
q[6] <= scfifo_ij31:auto_generated.q[6]
q[7] <= scfifo_ij31:auto_generated.q[7]
q[8] <= scfifo_ij31:auto_generated.q[8]
q[9] <= scfifo_ij31:auto_generated.q[9]
q[10] <= scfifo_ij31:auto_generated.q[10]
q[11] <= scfifo_ij31:auto_generated.q[11]
q[12] <= scfifo_ij31:auto_generated.q[12]
q[13] <= scfifo_ij31:auto_generated.q[13]
q[14] <= scfifo_ij31:auto_generated.q[14]
q[15] <= scfifo_ij31:auto_generated.q[15]
wrreq => scfifo_ij31:auto_generated.wrreq
rdreq => scfifo_ij31:auto_generated.rdreq
clock => scfifo_ij31:auto_generated.clock
aclr => scfifo_ij31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ij31:auto_generated.empty
full <= scfifo_ij31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated
aclr => a_dpfifo_pp31:dpfifo.aclr
clock => a_dpfifo_pp31:dpfifo.clock
data[0] => a_dpfifo_pp31:dpfifo.data[0]
data[1] => a_dpfifo_pp31:dpfifo.data[1]
data[2] => a_dpfifo_pp31:dpfifo.data[2]
data[3] => a_dpfifo_pp31:dpfifo.data[3]
data[4] => a_dpfifo_pp31:dpfifo.data[4]
data[5] => a_dpfifo_pp31:dpfifo.data[5]
data[6] => a_dpfifo_pp31:dpfifo.data[6]
data[7] => a_dpfifo_pp31:dpfifo.data[7]
data[8] => a_dpfifo_pp31:dpfifo.data[8]
data[9] => a_dpfifo_pp31:dpfifo.data[9]
data[10] => a_dpfifo_pp31:dpfifo.data[10]
data[11] => a_dpfifo_pp31:dpfifo.data[11]
data[12] => a_dpfifo_pp31:dpfifo.data[12]
data[13] => a_dpfifo_pp31:dpfifo.data[13]
data[14] => a_dpfifo_pp31:dpfifo.data[14]
data[15] => a_dpfifo_pp31:dpfifo.data[15]
empty <= a_dpfifo_pp31:dpfifo.empty
full <= a_dpfifo_pp31:dpfifo.full
q[0] <= a_dpfifo_pp31:dpfifo.q[0]
q[1] <= a_dpfifo_pp31:dpfifo.q[1]
q[2] <= a_dpfifo_pp31:dpfifo.q[2]
q[3] <= a_dpfifo_pp31:dpfifo.q[3]
q[4] <= a_dpfifo_pp31:dpfifo.q[4]
q[5] <= a_dpfifo_pp31:dpfifo.q[5]
q[6] <= a_dpfifo_pp31:dpfifo.q[6]
q[7] <= a_dpfifo_pp31:dpfifo.q[7]
q[8] <= a_dpfifo_pp31:dpfifo.q[8]
q[9] <= a_dpfifo_pp31:dpfifo.q[9]
q[10] <= a_dpfifo_pp31:dpfifo.q[10]
q[11] <= a_dpfifo_pp31:dpfifo.q[11]
q[12] <= a_dpfifo_pp31:dpfifo.q[12]
q[13] <= a_dpfifo_pp31:dpfifo.q[13]
q[14] <= a_dpfifo_pp31:dpfifo.q[14]
q[15] <= a_dpfifo_pp31:dpfifo.q[15]
rdreq => a_dpfifo_pp31:dpfifo.rreq
wrreq => a_dpfifo_pp31:dpfifo.wreq


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo
aclr => a_fefifo_t7e:fifo_state.aclr
aclr => cntr_4ob:rd_ptr_count.aclr
aclr => cntr_4ob:wr_ptr.aclr
clock => a_fefifo_t7e:fifo_state.clock
clock => dpram_k811:FIFOram.inclock
clock => dpram_k811:FIFOram.outclock
clock => cntr_4ob:rd_ptr_count.clock
clock => cntr_4ob:wr_ptr.clock
data[0] => dpram_k811:FIFOram.data[0]
data[1] => dpram_k811:FIFOram.data[1]
data[2] => dpram_k811:FIFOram.data[2]
data[3] => dpram_k811:FIFOram.data[3]
data[4] => dpram_k811:FIFOram.data[4]
data[5] => dpram_k811:FIFOram.data[5]
data[6] => dpram_k811:FIFOram.data[6]
data[7] => dpram_k811:FIFOram.data[7]
data[8] => dpram_k811:FIFOram.data[8]
data[9] => dpram_k811:FIFOram.data[9]
data[10] => dpram_k811:FIFOram.data[10]
data[11] => dpram_k811:FIFOram.data[11]
data[12] => dpram_k811:FIFOram.data[12]
data[13] => dpram_k811:FIFOram.data[13]
data[14] => dpram_k811:FIFOram.data[14]
data[15] => dpram_k811:FIFOram.data[15]
empty <= a_fefifo_t7e:fifo_state.empty
full <= a_fefifo_t7e:fifo_state.full
q[0] <= dpram_k811:FIFOram.q[0]
q[1] <= dpram_k811:FIFOram.q[1]
q[2] <= dpram_k811:FIFOram.q[2]
q[3] <= dpram_k811:FIFOram.q[3]
q[4] <= dpram_k811:FIFOram.q[4]
q[5] <= dpram_k811:FIFOram.q[5]
q[6] <= dpram_k811:FIFOram.q[6]
q[7] <= dpram_k811:FIFOram.q[7]
q[8] <= dpram_k811:FIFOram.q[8]
q[9] <= dpram_k811:FIFOram.q[9]
q[10] <= dpram_k811:FIFOram.q[10]
q[11] <= dpram_k811:FIFOram.q[11]
q[12] <= dpram_k811:FIFOram.q[12]
q[13] <= dpram_k811:FIFOram.q[13]
q[14] <= dpram_k811:FIFOram.q[14]
q[15] <= dpram_k811:FIFOram.q[15]
rreq => a_fefifo_t7e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_4ob:rd_ptr_count.sclr
sclr => cntr_4ob:wr_ptr.sclr
wreq => a_fefifo_t7e:fifo_state.wreq
wreq => valid_wreq.IN0


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_go7:count_usedw.aclr
clock => cntr_go7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_go7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram
data[0] => altsyncram_s3k1:altsyncram1.data_a[0]
data[1] => altsyncram_s3k1:altsyncram1.data_a[1]
data[2] => altsyncram_s3k1:altsyncram1.data_a[2]
data[3] => altsyncram_s3k1:altsyncram1.data_a[3]
data[4] => altsyncram_s3k1:altsyncram1.data_a[4]
data[5] => altsyncram_s3k1:altsyncram1.data_a[5]
data[6] => altsyncram_s3k1:altsyncram1.data_a[6]
data[7] => altsyncram_s3k1:altsyncram1.data_a[7]
data[8] => altsyncram_s3k1:altsyncram1.data_a[8]
data[9] => altsyncram_s3k1:altsyncram1.data_a[9]
data[10] => altsyncram_s3k1:altsyncram1.data_a[10]
data[11] => altsyncram_s3k1:altsyncram1.data_a[11]
data[12] => altsyncram_s3k1:altsyncram1.data_a[12]
data[13] => altsyncram_s3k1:altsyncram1.data_a[13]
data[14] => altsyncram_s3k1:altsyncram1.data_a[14]
data[15] => altsyncram_s3k1:altsyncram1.data_a[15]
inclock => altsyncram_s3k1:altsyncram1.clock0
outclock => altsyncram_s3k1:altsyncram1.clock1
outclocken => altsyncram_s3k1:altsyncram1.clocken1
q[0] <= altsyncram_s3k1:altsyncram1.q_b[0]
q[1] <= altsyncram_s3k1:altsyncram1.q_b[1]
q[2] <= altsyncram_s3k1:altsyncram1.q_b[2]
q[3] <= altsyncram_s3k1:altsyncram1.q_b[3]
q[4] <= altsyncram_s3k1:altsyncram1.q_b[4]
q[5] <= altsyncram_s3k1:altsyncram1.q_b[5]
q[6] <= altsyncram_s3k1:altsyncram1.q_b[6]
q[7] <= altsyncram_s3k1:altsyncram1.q_b[7]
q[8] <= altsyncram_s3k1:altsyncram1.q_b[8]
q[9] <= altsyncram_s3k1:altsyncram1.q_b[9]
q[10] <= altsyncram_s3k1:altsyncram1.q_b[10]
q[11] <= altsyncram_s3k1:altsyncram1.q_b[11]
q[12] <= altsyncram_s3k1:altsyncram1.q_b[12]
q[13] <= altsyncram_s3k1:altsyncram1.q_b[13]
q[14] <= altsyncram_s3k1:altsyncram1.q_b[14]
q[15] <= altsyncram_s3k1:altsyncram1.q_b[15]
rdaddress[0] => altsyncram_s3k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_s3k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_s3k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_s3k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_s3k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_s3k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_s3k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_s3k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_s3k1:altsyncram1.address_b[8]
wraddress[0] => altsyncram_s3k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_s3k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_s3k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_s3k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_s3k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_s3k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_s3k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_s3k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_s3k1:altsyncram1.address_a[8]
wren => altsyncram_s3k1:altsyncram1.wren_a


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|dpram_k811:FIFOram|altsyncram_s3k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:rd_ptr_count
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|fifo:b2v_fifo_odd|scfifo:scfifo_component|scfifo_ij31:auto_generated|a_dpfifo_pp31:dpfifo|cntr_4ob:wr_ptr
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst
clk => line_offset[0].CLK
clk => line_offset[1].CLK
clk => line_offset[2].CLK
clk => line_offset[3].CLK
clk => line_offset[4].CLK
clk => line_offset[5].CLK
clk => line_offset[6].CLK
clk => output_counter[0].CLK
clk => output_counter[1].CLK
clk => output_counter[2].CLK
clk => output_counter[3].CLK
clk => output_counter[4].CLK
clk => output_counter[5].CLK
clk => odd_offset[0].CLK
clk => odd_offset[1].CLK
clk => odd_offset[2].CLK
clk => odd_offset[3].CLK
clk => odd_offset[4].CLK
clk => odd_offset[5].CLK
clk => odd_offset[6].CLK
clk => odd_offset[7].CLK
clk => even_offset[0].CLK
clk => even_offset[1].CLK
clk => even_offset[2].CLK
clk => even_offset[3].CLK
clk => even_offset[4].CLK
clk => even_offset[5].CLK
clk => even_offset[6].CLK
clk => even_offset[7].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => data_reg[64].CLK
clk => input_counter[0].CLK
clk => input_counter[1].CLK
clk => input_counter[2].CLK
clk => input_counter[3].CLK
clk => input_counter[4].CLK
clk => input_counter[5].CLK
clk => input_counter[6].CLK
clk => input_counter[7].CLK
clk => step~1.DATAIN
rst_n => line_offset[0].ACLR
rst_n => line_offset[1].ACLR
rst_n => line_offset[2].ACLR
rst_n => line_offset[3].ACLR
rst_n => line_offset[4].ACLR
rst_n => line_offset[5].ACLR
rst_n => line_offset[6].ACLR
rst_n => output_counter[0].ACLR
rst_n => output_counter[1].ACLR
rst_n => output_counter[2].ACLR
rst_n => output_counter[3].ACLR
rst_n => output_counter[4].ACLR
rst_n => output_counter[5].ACLR
rst_n => odd_offset[0].ACLR
rst_n => odd_offset[1].ACLR
rst_n => odd_offset[2].ACLR
rst_n => odd_offset[3].ACLR
rst_n => odd_offset[4].ALOAD
rst_n => odd_offset[5].ALOAD
rst_n => odd_offset[6].ACLR
rst_n => odd_offset[7].ACLR
rst_n => even_offset[0].ACLR
rst_n => even_offset[1].ACLR
rst_n => even_offset[2].ACLR
rst_n => even_offset[3].ACLR
rst_n => even_offset[4].ACLR
rst_n => even_offset[5].ACLR
rst_n => even_offset[6].ACLR
rst_n => even_offset[7].ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_reg[8].ACLR
rst_n => data_reg[9].ACLR
rst_n => data_reg[10].ACLR
rst_n => data_reg[11].ACLR
rst_n => data_reg[12].ACLR
rst_n => data_reg[13].ACLR
rst_n => data_reg[14].ACLR
rst_n => data_reg[15].ACLR
rst_n => data_reg[16].ACLR
rst_n => data_reg[17].ACLR
rst_n => data_reg[18].ACLR
rst_n => data_reg[19].ACLR
rst_n => data_reg[20].ACLR
rst_n => data_reg[21].ACLR
rst_n => data_reg[22].ACLR
rst_n => data_reg[23].ACLR
rst_n => data_reg[24].ACLR
rst_n => data_reg[25].ACLR
rst_n => data_reg[26].ACLR
rst_n => data_reg[27].ACLR
rst_n => data_reg[28].ACLR
rst_n => data_reg[29].ACLR
rst_n => data_reg[30].ACLR
rst_n => data_reg[31].ACLR
rst_n => data_reg[32].ACLR
rst_n => data_reg[33].ACLR
rst_n => data_reg[34].ACLR
rst_n => data_reg[35].ACLR
rst_n => data_reg[36].ACLR
rst_n => data_reg[37].ACLR
rst_n => data_reg[38].ACLR
rst_n => data_reg[39].ACLR
rst_n => data_reg[40].ACLR
rst_n => data_reg[41].ACLR
rst_n => data_reg[42].ACLR
rst_n => data_reg[43].ACLR
rst_n => data_reg[44].ACLR
rst_n => data_reg[45].ACLR
rst_n => data_reg[46].ACLR
rst_n => data_reg[47].ACLR
rst_n => data_reg[48].ACLR
rst_n => data_reg[49].ACLR
rst_n => data_reg[50].ACLR
rst_n => data_reg[51].ACLR
rst_n => data_reg[52].ACLR
rst_n => data_reg[53].ACLR
rst_n => data_reg[54].ACLR
rst_n => data_reg[55].ACLR
rst_n => data_reg[56].ACLR
rst_n => data_reg[57].ACLR
rst_n => data_reg[58].ACLR
rst_n => data_reg[59].ACLR
rst_n => data_reg[60].ACLR
rst_n => data_reg[61].ACLR
rst_n => data_reg[62].ACLR
rst_n => data_reg[63].ACLR
rst_n => data_reg[64].ACLR
rst_n => input_counter[0].ACLR
rst_n => input_counter[1].ACLR
rst_n => input_counter[2].ACLR
rst_n => input_counter[3].ACLR
rst_n => input_counter[4].ACLR
rst_n => input_counter[5].ACLR
rst_n => input_counter[6].ACLR
rst_n => input_counter[7].ACLR
rst_n => step~3.DATAIN
data_valid => Selector102.IN5
data_valid => Selector104.IN1
data_in_odd[0] => ShiftLeft1.IN78
data_in_odd[0] => Add21.IN32
data_in_odd[1] => ShiftLeft1.IN77
data_in_odd[1] => Add21.IN31
data_in_odd[2] => ShiftLeft1.IN76
data_in_odd[2] => Add21.IN30
data_in_odd[3] => ShiftLeft1.IN75
data_in_odd[3] => Add21.IN29
data_in_odd[4] => ShiftLeft1.IN74
data_in_odd[4] => Add21.IN28
data_in_odd[5] => ShiftLeft1.IN73
data_in_odd[5] => Add21.IN27
data_in_odd[6] => ShiftLeft1.IN72
data_in_odd[6] => Add21.IN26
data_in_odd[7] => ShiftLeft1.IN71
data_in_odd[7] => Add21.IN25
data_in_odd[8] => ShiftLeft1.IN70
data_in_odd[8] => Add21.IN24
data_in_odd[9] => ShiftLeft1.IN69
data_in_odd[9] => Add21.IN23
data_in_odd[10] => ShiftLeft1.IN68
data_in_odd[10] => Add21.IN22
data_in_odd[11] => ShiftLeft1.IN67
data_in_odd[11] => Add21.IN21
data_in_odd[12] => ShiftLeft1.IN66
data_in_odd[12] => Add21.IN20
data_in_odd[13] => ShiftLeft1.IN65
data_in_odd[13] => Add21.IN19
data_in_odd[14] => ShiftLeft1.IN64
data_in_odd[14] => Add21.IN18
data_in_odd[15] => ShiftLeft1.IN63
data_in_odd[15] => Add21.IN17
data_in_even[0] => Add1.IN16
data_in_even[0] => ShiftLeft0.IN69
data_in_even[0] => Add20.IN32
data_in_even[1] => Add1.IN15
data_in_even[1] => ShiftLeft0.IN68
data_in_even[1] => Add20.IN31
data_in_even[2] => Add1.IN14
data_in_even[2] => ShiftLeft0.IN67
data_in_even[2] => Add20.IN30
data_in_even[3] => Add1.IN13
data_in_even[3] => ShiftLeft0.IN66
data_in_even[3] => Add20.IN29
data_in_even[4] => Add1.IN12
data_in_even[4] => ShiftLeft0.IN65
data_in_even[4] => Add20.IN28
data_in_even[5] => Add1.IN11
data_in_even[5] => ShiftLeft0.IN64
data_in_even[5] => Add20.IN27
data_in_even[6] => Add1.IN10
data_in_even[6] => ShiftLeft0.IN63
data_in_even[6] => Add20.IN26
data_in_even[7] => Add1.IN9
data_in_even[7] => ShiftLeft0.IN62
data_in_even[7] => Add20.IN25
data_in_even[8] => Add1.IN8
data_in_even[8] => ShiftLeft0.IN61
data_in_even[8] => Add20.IN24
data_in_even[9] => Add1.IN7
data_in_even[9] => ShiftLeft0.IN60
data_in_even[9] => Add20.IN23
data_in_even[10] => Add1.IN6
data_in_even[10] => ShiftLeft0.IN59
data_in_even[10] => Add20.IN22
data_in_even[11] => Add1.IN5
data_in_even[11] => ShiftLeft0.IN58
data_in_even[11] => Add20.IN21
data_in_even[12] => Add1.IN4
data_in_even[12] => ShiftLeft0.IN57
data_in_even[12] => Add20.IN20
data_in_even[13] => Add1.IN3
data_in_even[13] => ShiftLeft0.IN56
data_in_even[13] => Add20.IN19
data_in_even[14] => Add1.IN2
data_in_even[14] => ShiftLeft0.IN55
data_in_even[14] => Add20.IN18
data_in_even[15] => Add1.IN1
data_in_even[15] => ShiftLeft0.IN54
data_in_even[15] => Add20.IN17
line_address[0] => ~NO_FANOUT~
line_address[1] => ~NO_FANOUT~
line_address[2] => ~NO_FANOUT~
line_address[3] => ~NO_FANOUT~
line_address[4] => ~NO_FANOUT~
line_address[5] => ~NO_FANOUT~
line_address[6] => ~NO_FANOUT~
line_address[7] => ~NO_FANOUT~
wavelet_mode => odd_offset[4].ADATA
wavelet_mode => Selector83.IN2
wavelet_mode => Selector83.IN3
wavelet_mode => Selector82.IN0
wavelet_mode => Selector82.IN1
wavelet_mode => odd_offset[5].ADATA
wavelet_mode => step_next.OUTPUTSELECT
wavelet_mode => step_next.OUTPUTSELECT
wavelet_mode => step_next.OUTPUTSELECT
wavelet_mode => step_next.OUTPUTSELECT
data_out_odd[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_odd[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[0] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[1] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[2] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[3] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[4] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[5] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[6] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[7] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[8] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[9] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[10] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[11] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[12] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[13] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[14] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_out_even[15] <= data_out_even.DB_MAX_OUTPUT_PORT_TYPE
data_loading <= data_loading.DB_MAX_OUTPUT_PORT_TYPE
output_valid <= <GND>
odd_address[0] <= odd_offset[0].DB_MAX_OUTPUT_PORT_TYPE
odd_address[1] <= odd_offset[1].DB_MAX_OUTPUT_PORT_TYPE
odd_address[2] <= odd_offset[2].DB_MAX_OUTPUT_PORT_TYPE
odd_address[3] <= odd_offset[3].DB_MAX_OUTPUT_PORT_TYPE
odd_address[4] <= odd_offset[4].DB_MAX_OUTPUT_PORT_TYPE
odd_address[5] <= odd_offset[5].DB_MAX_OUTPUT_PORT_TYPE
odd_address[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
odd_address[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
odd_address[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
odd_address[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
odd_address[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
odd_address[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
even_address[0] <= even_offset[0].DB_MAX_OUTPUT_PORT_TYPE
even_address[1] <= even_offset[1].DB_MAX_OUTPUT_PORT_TYPE
even_address[2] <= even_offset[2].DB_MAX_OUTPUT_PORT_TYPE
even_address[3] <= even_offset[3].DB_MAX_OUTPUT_PORT_TYPE
even_address[4] <= even_offset[4].DB_MAX_OUTPUT_PORT_TYPE
even_address[5] <= even_offset[5].DB_MAX_OUTPUT_PORT_TYPE
even_address[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
even_address[7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
even_address[8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
even_address[9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
even_address[10] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
even_address[11] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
stop_flag <= step_next.STOP_1655.DB_MAX_OUTPUT_PORT_TYPE


