;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 101, <200
	SUB @0, @2
	SUB -10, 1
	SUB @127, 106
	JMP 0, #2
	JMP 0, #2
	SUB @-127, 100
	SUB -10, 1
	SUB -10, 1
	SLT 123, @56
	SUB @127, 106
	JMP 732, #10
	CMP 30, 100
	SUB @0, @2
	CMP 30, 100
	SLT 0, @100
	SUB @127, 106
	DAT #210, #60
	DAT #210, #60
	CMP 732, @10
	CMP 732, @10
	ADD 10, 24
	SUB -7, <-20
	SUB -0, 0
	SUB @127, 106
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-121, 106
	DAT #210, #60
	SUB #12, -205
	SUB @121, 106
	SUB @127, 106
	SLT 210, 60
	SUB @127, 106
	SUB #12, -205
	SUB @121, 103
	JMP -1, @-20
	JMZ <0, #2
	SUB @0, @2
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <753
	SUB @0, @2
