#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15990e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15e4820 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1597410 .functor NOT 1, L_0x160ee30, C4<0>, C4<0>, C4<0>;
L_0x15b09d0 .functor XOR 8, L_0x160e9c0, L_0x160eb80, C4<00000000>, C4<00000000>;
L_0x15e5c40 .functor XOR 8, L_0x15b09d0, L_0x160ecc0, C4<00000000>, C4<00000000>;
v0x160c5a0_0 .net *"_ivl_10", 7 0, L_0x160ecc0;  1 drivers
v0x160c6a0_0 .net *"_ivl_12", 7 0, L_0x15e5c40;  1 drivers
v0x160c780_0 .net *"_ivl_2", 7 0, L_0x160e920;  1 drivers
v0x160c840_0 .net *"_ivl_4", 7 0, L_0x160e9c0;  1 drivers
v0x160c920_0 .net *"_ivl_6", 7 0, L_0x160eb80;  1 drivers
v0x160ca50_0 .net *"_ivl_8", 7 0, L_0x15b09d0;  1 drivers
v0x160cb30_0 .net "areset", 0 0, L_0x1597820;  1 drivers
v0x160cbd0_0 .var "clk", 0 0;
v0x160cc70_0 .net "predict_history_dut", 6 0, v0x160b930_0;  1 drivers
v0x160cdc0_0 .net "predict_history_ref", 6 0, L_0x160e790;  1 drivers
v0x160ce60_0 .net "predict_pc", 6 0, L_0x160da20;  1 drivers
v0x160cf00_0 .net "predict_taken_dut", 0 0, v0x160bb70_0;  1 drivers
v0x160cfa0_0 .net "predict_taken_ref", 0 0, L_0x160e5d0;  1 drivers
v0x160d040_0 .net "predict_valid", 0 0, v0x1608c40_0;  1 drivers
v0x160d0e0_0 .var/2u "stats1", 223 0;
v0x160d180_0 .var/2u "strobe", 0 0;
v0x160d240_0 .net "tb_match", 0 0, L_0x160ee30;  1 drivers
v0x160d3f0_0 .net "tb_mismatch", 0 0, L_0x1597410;  1 drivers
v0x160d490_0 .net "train_history", 6 0, L_0x160dfd0;  1 drivers
v0x160d550_0 .net "train_mispredicted", 0 0, L_0x160de70;  1 drivers
v0x160d5f0_0 .net "train_pc", 6 0, L_0x160e160;  1 drivers
v0x160d6b0_0 .net "train_taken", 0 0, L_0x160dc50;  1 drivers
v0x160d750_0 .net "train_valid", 0 0, v0x16095c0_0;  1 drivers
v0x160d7f0_0 .net "wavedrom_enable", 0 0, v0x1609690_0;  1 drivers
v0x160d890_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1609730_0;  1 drivers
v0x160d930_0 .net "wavedrom_title", 511 0, v0x1609810_0;  1 drivers
L_0x160e920 .concat [ 7 1 0 0], L_0x160e790, L_0x160e5d0;
L_0x160e9c0 .concat [ 7 1 0 0], L_0x160e790, L_0x160e5d0;
L_0x160eb80 .concat [ 7 1 0 0], v0x160b930_0, v0x160bb70_0;
L_0x160ecc0 .concat [ 7 1 0 0], L_0x160e790, L_0x160e5d0;
L_0x160ee30 .cmp/eeq 8, L_0x160e920, L_0x15e5c40;
S_0x1596790 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x15e4820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x159b150 .param/l "LNT" 0 3 22, C4<01>;
P_0x159b190 .param/l "LT" 0 3 22, C4<10>;
P_0x159b1d0 .param/l "SNT" 0 3 22, C4<00>;
P_0x159b210 .param/l "ST" 0 3 22, C4<11>;
P_0x159b250 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1597d00 .functor XOR 7, v0x1606de0_0, L_0x160da20, C4<0000000>, C4<0000000>;
L_0x15c1c60 .functor XOR 7, L_0x160dfd0, L_0x160e160, C4<0000000>, C4<0000000>;
v0x15d4730_0 .net *"_ivl_11", 0 0, L_0x160e4e0;  1 drivers
L_0x7f6e9ff181c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15d4a00_0 .net *"_ivl_12", 0 0, L_0x7f6e9ff181c8;  1 drivers
L_0x7f6e9ff18210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1597480_0 .net *"_ivl_16", 6 0, L_0x7f6e9ff18210;  1 drivers
v0x15976c0_0 .net *"_ivl_4", 1 0, L_0x160e2f0;  1 drivers
v0x1597890_0 .net *"_ivl_6", 8 0, L_0x160e3f0;  1 drivers
L_0x7f6e9ff18180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1597df0_0 .net *"_ivl_9", 1 0, L_0x7f6e9ff18180;  1 drivers
v0x1606ac0_0 .net "areset", 0 0, L_0x1597820;  alias, 1 drivers
v0x1606b80_0 .net "clk", 0 0, v0x160cbd0_0;  1 drivers
v0x1606c40 .array "pht", 0 127, 1 0;
v0x1606d00_0 .net "predict_history", 6 0, L_0x160e790;  alias, 1 drivers
v0x1606de0_0 .var "predict_history_r", 6 0;
v0x1606ec0_0 .net "predict_index", 6 0, L_0x1597d00;  1 drivers
v0x1606fa0_0 .net "predict_pc", 6 0, L_0x160da20;  alias, 1 drivers
v0x1607080_0 .net "predict_taken", 0 0, L_0x160e5d0;  alias, 1 drivers
v0x1607140_0 .net "predict_valid", 0 0, v0x1608c40_0;  alias, 1 drivers
v0x1607200_0 .net "train_history", 6 0, L_0x160dfd0;  alias, 1 drivers
v0x16072e0_0 .net "train_index", 6 0, L_0x15c1c60;  1 drivers
v0x16073c0_0 .net "train_mispredicted", 0 0, L_0x160de70;  alias, 1 drivers
v0x1607480_0 .net "train_pc", 6 0, L_0x160e160;  alias, 1 drivers
v0x1607560_0 .net "train_taken", 0 0, L_0x160dc50;  alias, 1 drivers
v0x1607620_0 .net "train_valid", 0 0, v0x16095c0_0;  alias, 1 drivers
E_0x15a7650 .event posedge, v0x1606ac0_0, v0x1606b80_0;
L_0x160e2f0 .array/port v0x1606c40, L_0x160e3f0;
L_0x160e3f0 .concat [ 7 2 0 0], L_0x1597d00, L_0x7f6e9ff18180;
L_0x160e4e0 .part L_0x160e2f0, 1, 1;
L_0x160e5d0 .functor MUXZ 1, L_0x7f6e9ff181c8, L_0x160e4e0, v0x1608c40_0, C4<>;
L_0x160e790 .functor MUXZ 7, L_0x7f6e9ff18210, v0x1606de0_0, v0x1608c40_0, C4<>;
S_0x15c0f90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1596790;
 .timescale -12 -12;
v0x15d4310_0 .var/i "i", 31 0;
S_0x1607840 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x15e4820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x16079f0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1597820 .functor BUFZ 1, v0x1608d10_0, C4<0>, C4<0>, C4<0>;
L_0x7f6e9ff180a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16084d0_0 .net *"_ivl_10", 0 0, L_0x7f6e9ff180a8;  1 drivers
L_0x7f6e9ff180f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16085b0_0 .net *"_ivl_14", 6 0, L_0x7f6e9ff180f0;  1 drivers
L_0x7f6e9ff18138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1608690_0 .net *"_ivl_18", 6 0, L_0x7f6e9ff18138;  1 drivers
L_0x7f6e9ff18018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1608750_0 .net *"_ivl_2", 6 0, L_0x7f6e9ff18018;  1 drivers
L_0x7f6e9ff18060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1608830_0 .net *"_ivl_6", 0 0, L_0x7f6e9ff18060;  1 drivers
v0x1608960_0 .net "areset", 0 0, L_0x1597820;  alias, 1 drivers
v0x1608a00_0 .net "clk", 0 0, v0x160cbd0_0;  alias, 1 drivers
v0x1608ad0_0 .net "predict_pc", 6 0, L_0x160da20;  alias, 1 drivers
v0x1608ba0_0 .var "predict_pc_r", 6 0;
v0x1608c40_0 .var "predict_valid", 0 0;
v0x1608d10_0 .var "reset", 0 0;
v0x1608db0_0 .net "tb_match", 0 0, L_0x160ee30;  alias, 1 drivers
v0x1608e70_0 .net "train_history", 6 0, L_0x160dfd0;  alias, 1 drivers
v0x1608f60_0 .var "train_history_r", 6 0;
v0x1609020_0 .net "train_mispredicted", 0 0, L_0x160de70;  alias, 1 drivers
v0x16090f0_0 .var "train_mispredicted_r", 0 0;
v0x1609190_0 .net "train_pc", 6 0, L_0x160e160;  alias, 1 drivers
v0x1609390_0 .var "train_pc_r", 6 0;
v0x1609450_0 .net "train_taken", 0 0, L_0x160dc50;  alias, 1 drivers
v0x1609520_0 .var "train_taken_r", 0 0;
v0x16095c0_0 .var "train_valid", 0 0;
v0x1609690_0 .var "wavedrom_enable", 0 0;
v0x1609730_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1609810_0 .var "wavedrom_title", 511 0;
E_0x15a6af0/0 .event negedge, v0x1606b80_0;
E_0x15a6af0/1 .event posedge, v0x1606b80_0;
E_0x15a6af0 .event/or E_0x15a6af0/0, E_0x15a6af0/1;
L_0x160da20 .functor MUXZ 7, L_0x7f6e9ff18018, v0x1608ba0_0, v0x1608c40_0, C4<>;
L_0x160dc50 .functor MUXZ 1, L_0x7f6e9ff18060, v0x1609520_0, v0x16095c0_0, C4<>;
L_0x160de70 .functor MUXZ 1, L_0x7f6e9ff180a8, v0x16090f0_0, v0x16095c0_0, C4<>;
L_0x160dfd0 .functor MUXZ 7, L_0x7f6e9ff180f0, v0x1608f60_0, v0x16095c0_0, C4<>;
L_0x160e160 .functor MUXZ 7, L_0x7f6e9ff18138, v0x1609390_0, v0x16095c0_0, C4<>;
S_0x1607ab0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1607840;
 .timescale -12 -12;
v0x1607d10_0 .var/2u "arfail", 0 0;
v0x1607df0_0 .var "async", 0 0;
v0x1607eb0_0 .var/2u "datafail", 0 0;
v0x1607f50_0 .var/2u "srfail", 0 0;
E_0x15a68a0 .event posedge, v0x1606b80_0;
E_0x15899f0 .event negedge, v0x1606b80_0;
TD_tb.stim1.reset_test ;
    %wait E_0x15a68a0;
    %wait E_0x15a68a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1608d10_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15a68a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x15899f0;
    %load/vec4 v0x1608db0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1607eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1608d10_0, 0;
    %wait E_0x15a68a0;
    %load/vec4 v0x1608db0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1607d10_0, 0, 1;
    %wait E_0x15a68a0;
    %load/vec4 v0x1608db0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1607f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1608d10_0, 0;
    %load/vec4 v0x1607f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1607d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1607df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1607eb0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1607df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1608010 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1607840;
 .timescale -12 -12;
v0x1608210_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16082f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1607840;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1609a90 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x15e4820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1609c50 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x160a5b0_0 .net "areset", 0 0, L_0x1597820;  alias, 1 drivers
v0x160a6c0_0 .net "clk", 0 0, v0x160cbd0_0;  alias, 1 drivers
v0x160a7d0_0 .var "global_history", 6 0;
v0x160a870 .array "pht", 0 127, 1 0;
v0x160b930_0 .var "predict_history", 6 0;
v0x160ba60_0 .net "predict_pc", 6 0, L_0x160da20;  alias, 1 drivers
v0x160bb70_0 .var "predict_taken", 0 0;
v0x160bc30_0 .net "predict_valid", 0 0, v0x1608c40_0;  alias, 1 drivers
v0x160bd20_0 .net "train_history", 6 0, L_0x160dfd0;  alias, 1 drivers
v0x160bde0_0 .net "train_mispredicted", 0 0, L_0x160de70;  alias, 1 drivers
v0x160bed0_0 .net "train_pc", 6 0, L_0x160e160;  alias, 1 drivers
v0x160bfe0_0 .net "train_taken", 0 0, L_0x160dc50;  alias, 1 drivers
v0x160c0d0_0 .net "train_valid", 0 0, v0x16095c0_0;  alias, 1 drivers
v0x160a870_0 .array/port v0x160a870, 0;
E_0x15ec6a0/0 .event anyedge, v0x1607140_0, v0x1606fa0_0, v0x160a7d0_0, v0x160a870_0;
v0x160a870_1 .array/port v0x160a870, 1;
v0x160a870_2 .array/port v0x160a870, 2;
v0x160a870_3 .array/port v0x160a870, 3;
v0x160a870_4 .array/port v0x160a870, 4;
E_0x15ec6a0/1 .event anyedge, v0x160a870_1, v0x160a870_2, v0x160a870_3, v0x160a870_4;
v0x160a870_5 .array/port v0x160a870, 5;
v0x160a870_6 .array/port v0x160a870, 6;
v0x160a870_7 .array/port v0x160a870, 7;
v0x160a870_8 .array/port v0x160a870, 8;
E_0x15ec6a0/2 .event anyedge, v0x160a870_5, v0x160a870_6, v0x160a870_7, v0x160a870_8;
v0x160a870_9 .array/port v0x160a870, 9;
v0x160a870_10 .array/port v0x160a870, 10;
v0x160a870_11 .array/port v0x160a870, 11;
v0x160a870_12 .array/port v0x160a870, 12;
E_0x15ec6a0/3 .event anyedge, v0x160a870_9, v0x160a870_10, v0x160a870_11, v0x160a870_12;
v0x160a870_13 .array/port v0x160a870, 13;
v0x160a870_14 .array/port v0x160a870, 14;
v0x160a870_15 .array/port v0x160a870, 15;
v0x160a870_16 .array/port v0x160a870, 16;
E_0x15ec6a0/4 .event anyedge, v0x160a870_13, v0x160a870_14, v0x160a870_15, v0x160a870_16;
v0x160a870_17 .array/port v0x160a870, 17;
v0x160a870_18 .array/port v0x160a870, 18;
v0x160a870_19 .array/port v0x160a870, 19;
v0x160a870_20 .array/port v0x160a870, 20;
E_0x15ec6a0/5 .event anyedge, v0x160a870_17, v0x160a870_18, v0x160a870_19, v0x160a870_20;
v0x160a870_21 .array/port v0x160a870, 21;
v0x160a870_22 .array/port v0x160a870, 22;
v0x160a870_23 .array/port v0x160a870, 23;
v0x160a870_24 .array/port v0x160a870, 24;
E_0x15ec6a0/6 .event anyedge, v0x160a870_21, v0x160a870_22, v0x160a870_23, v0x160a870_24;
v0x160a870_25 .array/port v0x160a870, 25;
v0x160a870_26 .array/port v0x160a870, 26;
v0x160a870_27 .array/port v0x160a870, 27;
v0x160a870_28 .array/port v0x160a870, 28;
E_0x15ec6a0/7 .event anyedge, v0x160a870_25, v0x160a870_26, v0x160a870_27, v0x160a870_28;
v0x160a870_29 .array/port v0x160a870, 29;
v0x160a870_30 .array/port v0x160a870, 30;
v0x160a870_31 .array/port v0x160a870, 31;
v0x160a870_32 .array/port v0x160a870, 32;
E_0x15ec6a0/8 .event anyedge, v0x160a870_29, v0x160a870_30, v0x160a870_31, v0x160a870_32;
v0x160a870_33 .array/port v0x160a870, 33;
v0x160a870_34 .array/port v0x160a870, 34;
v0x160a870_35 .array/port v0x160a870, 35;
v0x160a870_36 .array/port v0x160a870, 36;
E_0x15ec6a0/9 .event anyedge, v0x160a870_33, v0x160a870_34, v0x160a870_35, v0x160a870_36;
v0x160a870_37 .array/port v0x160a870, 37;
v0x160a870_38 .array/port v0x160a870, 38;
v0x160a870_39 .array/port v0x160a870, 39;
v0x160a870_40 .array/port v0x160a870, 40;
E_0x15ec6a0/10 .event anyedge, v0x160a870_37, v0x160a870_38, v0x160a870_39, v0x160a870_40;
v0x160a870_41 .array/port v0x160a870, 41;
v0x160a870_42 .array/port v0x160a870, 42;
v0x160a870_43 .array/port v0x160a870, 43;
v0x160a870_44 .array/port v0x160a870, 44;
E_0x15ec6a0/11 .event anyedge, v0x160a870_41, v0x160a870_42, v0x160a870_43, v0x160a870_44;
v0x160a870_45 .array/port v0x160a870, 45;
v0x160a870_46 .array/port v0x160a870, 46;
v0x160a870_47 .array/port v0x160a870, 47;
v0x160a870_48 .array/port v0x160a870, 48;
E_0x15ec6a0/12 .event anyedge, v0x160a870_45, v0x160a870_46, v0x160a870_47, v0x160a870_48;
v0x160a870_49 .array/port v0x160a870, 49;
v0x160a870_50 .array/port v0x160a870, 50;
v0x160a870_51 .array/port v0x160a870, 51;
v0x160a870_52 .array/port v0x160a870, 52;
E_0x15ec6a0/13 .event anyedge, v0x160a870_49, v0x160a870_50, v0x160a870_51, v0x160a870_52;
v0x160a870_53 .array/port v0x160a870, 53;
v0x160a870_54 .array/port v0x160a870, 54;
v0x160a870_55 .array/port v0x160a870, 55;
v0x160a870_56 .array/port v0x160a870, 56;
E_0x15ec6a0/14 .event anyedge, v0x160a870_53, v0x160a870_54, v0x160a870_55, v0x160a870_56;
v0x160a870_57 .array/port v0x160a870, 57;
v0x160a870_58 .array/port v0x160a870, 58;
v0x160a870_59 .array/port v0x160a870, 59;
v0x160a870_60 .array/port v0x160a870, 60;
E_0x15ec6a0/15 .event anyedge, v0x160a870_57, v0x160a870_58, v0x160a870_59, v0x160a870_60;
v0x160a870_61 .array/port v0x160a870, 61;
v0x160a870_62 .array/port v0x160a870, 62;
v0x160a870_63 .array/port v0x160a870, 63;
v0x160a870_64 .array/port v0x160a870, 64;
E_0x15ec6a0/16 .event anyedge, v0x160a870_61, v0x160a870_62, v0x160a870_63, v0x160a870_64;
v0x160a870_65 .array/port v0x160a870, 65;
v0x160a870_66 .array/port v0x160a870, 66;
v0x160a870_67 .array/port v0x160a870, 67;
v0x160a870_68 .array/port v0x160a870, 68;
E_0x15ec6a0/17 .event anyedge, v0x160a870_65, v0x160a870_66, v0x160a870_67, v0x160a870_68;
v0x160a870_69 .array/port v0x160a870, 69;
v0x160a870_70 .array/port v0x160a870, 70;
v0x160a870_71 .array/port v0x160a870, 71;
v0x160a870_72 .array/port v0x160a870, 72;
E_0x15ec6a0/18 .event anyedge, v0x160a870_69, v0x160a870_70, v0x160a870_71, v0x160a870_72;
v0x160a870_73 .array/port v0x160a870, 73;
v0x160a870_74 .array/port v0x160a870, 74;
v0x160a870_75 .array/port v0x160a870, 75;
v0x160a870_76 .array/port v0x160a870, 76;
E_0x15ec6a0/19 .event anyedge, v0x160a870_73, v0x160a870_74, v0x160a870_75, v0x160a870_76;
v0x160a870_77 .array/port v0x160a870, 77;
v0x160a870_78 .array/port v0x160a870, 78;
v0x160a870_79 .array/port v0x160a870, 79;
v0x160a870_80 .array/port v0x160a870, 80;
E_0x15ec6a0/20 .event anyedge, v0x160a870_77, v0x160a870_78, v0x160a870_79, v0x160a870_80;
v0x160a870_81 .array/port v0x160a870, 81;
v0x160a870_82 .array/port v0x160a870, 82;
v0x160a870_83 .array/port v0x160a870, 83;
v0x160a870_84 .array/port v0x160a870, 84;
E_0x15ec6a0/21 .event anyedge, v0x160a870_81, v0x160a870_82, v0x160a870_83, v0x160a870_84;
v0x160a870_85 .array/port v0x160a870, 85;
v0x160a870_86 .array/port v0x160a870, 86;
v0x160a870_87 .array/port v0x160a870, 87;
v0x160a870_88 .array/port v0x160a870, 88;
E_0x15ec6a0/22 .event anyedge, v0x160a870_85, v0x160a870_86, v0x160a870_87, v0x160a870_88;
v0x160a870_89 .array/port v0x160a870, 89;
v0x160a870_90 .array/port v0x160a870, 90;
v0x160a870_91 .array/port v0x160a870, 91;
v0x160a870_92 .array/port v0x160a870, 92;
E_0x15ec6a0/23 .event anyedge, v0x160a870_89, v0x160a870_90, v0x160a870_91, v0x160a870_92;
v0x160a870_93 .array/port v0x160a870, 93;
v0x160a870_94 .array/port v0x160a870, 94;
v0x160a870_95 .array/port v0x160a870, 95;
v0x160a870_96 .array/port v0x160a870, 96;
E_0x15ec6a0/24 .event anyedge, v0x160a870_93, v0x160a870_94, v0x160a870_95, v0x160a870_96;
v0x160a870_97 .array/port v0x160a870, 97;
v0x160a870_98 .array/port v0x160a870, 98;
v0x160a870_99 .array/port v0x160a870, 99;
v0x160a870_100 .array/port v0x160a870, 100;
E_0x15ec6a0/25 .event anyedge, v0x160a870_97, v0x160a870_98, v0x160a870_99, v0x160a870_100;
v0x160a870_101 .array/port v0x160a870, 101;
v0x160a870_102 .array/port v0x160a870, 102;
v0x160a870_103 .array/port v0x160a870, 103;
v0x160a870_104 .array/port v0x160a870, 104;
E_0x15ec6a0/26 .event anyedge, v0x160a870_101, v0x160a870_102, v0x160a870_103, v0x160a870_104;
v0x160a870_105 .array/port v0x160a870, 105;
v0x160a870_106 .array/port v0x160a870, 106;
v0x160a870_107 .array/port v0x160a870, 107;
v0x160a870_108 .array/port v0x160a870, 108;
E_0x15ec6a0/27 .event anyedge, v0x160a870_105, v0x160a870_106, v0x160a870_107, v0x160a870_108;
v0x160a870_109 .array/port v0x160a870, 109;
v0x160a870_110 .array/port v0x160a870, 110;
v0x160a870_111 .array/port v0x160a870, 111;
v0x160a870_112 .array/port v0x160a870, 112;
E_0x15ec6a0/28 .event anyedge, v0x160a870_109, v0x160a870_110, v0x160a870_111, v0x160a870_112;
v0x160a870_113 .array/port v0x160a870, 113;
v0x160a870_114 .array/port v0x160a870, 114;
v0x160a870_115 .array/port v0x160a870, 115;
v0x160a870_116 .array/port v0x160a870, 116;
E_0x15ec6a0/29 .event anyedge, v0x160a870_113, v0x160a870_114, v0x160a870_115, v0x160a870_116;
v0x160a870_117 .array/port v0x160a870, 117;
v0x160a870_118 .array/port v0x160a870, 118;
v0x160a870_119 .array/port v0x160a870, 119;
v0x160a870_120 .array/port v0x160a870, 120;
E_0x15ec6a0/30 .event anyedge, v0x160a870_117, v0x160a870_118, v0x160a870_119, v0x160a870_120;
v0x160a870_121 .array/port v0x160a870, 121;
v0x160a870_122 .array/port v0x160a870, 122;
v0x160a870_123 .array/port v0x160a870, 123;
v0x160a870_124 .array/port v0x160a870, 124;
E_0x15ec6a0/31 .event anyedge, v0x160a870_121, v0x160a870_122, v0x160a870_123, v0x160a870_124;
v0x160a870_125 .array/port v0x160a870, 125;
v0x160a870_126 .array/port v0x160a870, 126;
v0x160a870_127 .array/port v0x160a870, 127;
E_0x15ec6a0/32 .event anyedge, v0x160a870_125, v0x160a870_126, v0x160a870_127;
E_0x15ec6a0 .event/or E_0x15ec6a0/0, E_0x15ec6a0/1, E_0x15ec6a0/2, E_0x15ec6a0/3, E_0x15ec6a0/4, E_0x15ec6a0/5, E_0x15ec6a0/6, E_0x15ec6a0/7, E_0x15ec6a0/8, E_0x15ec6a0/9, E_0x15ec6a0/10, E_0x15ec6a0/11, E_0x15ec6a0/12, E_0x15ec6a0/13, E_0x15ec6a0/14, E_0x15ec6a0/15, E_0x15ec6a0/16, E_0x15ec6a0/17, E_0x15ec6a0/18, E_0x15ec6a0/19, E_0x15ec6a0/20, E_0x15ec6a0/21, E_0x15ec6a0/22, E_0x15ec6a0/23, E_0x15ec6a0/24, E_0x15ec6a0/25, E_0x15ec6a0/26, E_0x15ec6a0/27, E_0x15ec6a0/28, E_0x15ec6a0/29, E_0x15ec6a0/30, E_0x15ec6a0/31, E_0x15ec6a0/32;
S_0x160a2b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x1609a90;
 .timescale 0 0;
v0x160a4b0_0 .var/2s "i", 31 0;
S_0x160c380 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x15e4820;
 .timescale -12 -12;
E_0x15ec990 .event anyedge, v0x160d180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x160d180_0;
    %nor/r;
    %assign/vec4 v0x160d180_0, 0;
    %wait E_0x15ec990;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1607840;
T_4 ;
    %wait E_0x15a68a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1608d10_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1608d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1608c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16090f0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1608f60_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1609390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1609520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1608c40_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1608ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1607df0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1607ab0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16082f0;
    %join;
    %wait E_0x15a68a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1608d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1608c40_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1608ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1608c40_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1608f60_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1609390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1609520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16090f0_0, 0;
    %wait E_0x15899f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1608d10_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1608f60_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15a68a0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1608f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1609520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15a68a0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16082f0;
    %join;
    %wait E_0x15a68a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1608d10_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1608ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1608c40_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1608f60_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1609390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1609520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16090f0_0, 0;
    %wait E_0x15899f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1608d10_0, 0;
    %wait E_0x15a68a0;
    %wait E_0x15a68a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1608f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1609520_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15a68a0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1608f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1609520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1608f60_0, 0;
    %wait E_0x15a68a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16095c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15a68a0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16082f0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15a6af0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x16095c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1609520_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1609390_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1608ba0_0, 0;
    %assign/vec4 v0x1608c40_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1608f60_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x16090f0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1596790;
T_5 ;
    %wait E_0x15a7650;
    %load/vec4 v0x1606ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x15c0f90;
    %jmp t_0;
    .scope S_0x15c0f90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15d4310_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x15d4310_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x15d4310_0;
    %store/vec4a v0x1606c40, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x15d4310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15d4310_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1596790;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1606de0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1607140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1606de0_0;
    %load/vec4 v0x1607080_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1606de0_0, 0;
T_5.5 ;
    %load/vec4 v0x1607620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x16072e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1606c40, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1607560_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x16072e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1606c40, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x16072e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1606c40, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x16072e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1606c40, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1607560_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x16072e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1606c40, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x16072e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1606c40, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x16073c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1607200_0;
    %load/vec4 v0x1607560_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1606de0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1609a90;
T_6 ;
    %wait E_0x15ec6a0;
    %load/vec4 v0x160bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x160ba60_0;
    %load/vec4 v0x160a7d0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x160a870, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x160bb70_0, 0, 1;
    %load/vec4 v0x160a7d0_0;
    %store/vec4 v0x160b930_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160bb70_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x160b930_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1609a90;
T_7 ;
    %wait E_0x15a7650;
    %load/vec4 v0x160a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x160a7d0_0, 0;
    %fork t_3, S_0x160a2b0;
    %jmp t_2;
    .scope S_0x160a2b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x160a4b0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x160a4b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x160a4b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160a870, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x160a4b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x160a4b0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1609a90;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x160c0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x160bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x160bed0_0;
    %load/vec4 v0x160bd20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x160a870, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x160bed0_0;
    %load/vec4 v0x160bd20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x160a870, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x160bed0_0;
    %load/vec4 v0x160bd20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160a870, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x160bed0_0;
    %load/vec4 v0x160bd20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x160a870, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x160bed0_0;
    %load/vec4 v0x160bd20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x160a870, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x160bed0_0;
    %load/vec4 v0x160bd20_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x160a870, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x160bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x160bd20_0;
    %assign/vec4 v0x160a7d0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x160a7d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x160bfe0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x160a7d0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15e4820;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160cbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x160d180_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x15e4820;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x160cbd0_0;
    %inv;
    %store/vec4 v0x160cbd0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x15e4820;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1608a00_0, v0x160d3f0_0, v0x160cbd0_0, v0x160cb30_0, v0x160d040_0, v0x160ce60_0, v0x160d750_0, v0x160d6b0_0, v0x160d550_0, v0x160d490_0, v0x160d5f0_0, v0x160cfa0_0, v0x160cf00_0, v0x160cdc0_0, v0x160cc70_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x15e4820;
T_11 ;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x15e4820;
T_12 ;
    %wait E_0x15a6af0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x160d0e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160d0e0_0, 4, 32;
    %load/vec4 v0x160d240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160d0e0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x160d0e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160d0e0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x160cfa0_0;
    %load/vec4 v0x160cfa0_0;
    %load/vec4 v0x160cf00_0;
    %xor;
    %load/vec4 v0x160cfa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160d0e0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160d0e0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x160cdc0_0;
    %load/vec4 v0x160cdc0_0;
    %load/vec4 v0x160cc70_0;
    %xor;
    %load/vec4 v0x160cdc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160d0e0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x160d0e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x160d0e0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/gshare/iter0/response4/top_module.sv";
