#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025c37e444d0 .scope module, "tb_cpu" "tb_cpu" 2 2;
 .timescale -9 -12;
v0000025c37ea45f0_0 .var "clk", 0 0;
v0000025c37ea4690_0 .var "reset", 0 0;
S_0000025c37df2ca0 .scope module, "uut" "cpu" 2 6, 3 1 0, S_0000025c37e444d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000025c37e9b070_0 .net *"_ivl_13", 0 0, L_0000025c37ea4af0;  1 drivers
v0000025c37e9b430_0 .net *"_ivl_14", 15 0, L_0000025c37ea4b90;  1 drivers
L_0000025c37ee0088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025c37e9b890_0 .net/2u *"_ivl_18", 5 0, L_0000025c37ee0088;  1 drivers
L_0000025c37ee00d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025c37e9a030_0 .net/2u *"_ivl_22", 5 0, L_0000025c37ee00d0;  1 drivers
L_0000025c37ee0160 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025c37e9ab70_0 .net/2u *"_ivl_28", 5 0, L_0000025c37ee0160;  1 drivers
v0000025c37e9a0d0_0 .net *"_ivl_30", 0 0, L_0000025c37ea5630;  1 drivers
L_0000025c37ee01a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025c37e9a2b0_0 .net/2u *"_ivl_32", 1 0, L_0000025c37ee01a8;  1 drivers
L_0000025c37ee01f0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000025c37e9bd90_0 .net/2u *"_ivl_34", 5 0, L_0000025c37ee01f0;  1 drivers
v0000025c37e9b6b0_0 .net *"_ivl_36", 0 0, L_0000025c37ea4870;  1 drivers
L_0000025c37ee0238 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025c37e9b9d0_0 .net/2u *"_ivl_38", 1 0, L_0000025c37ee0238;  1 drivers
L_0000025c37ee0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025c37e9b110_0 .net/2u *"_ivl_40", 1 0, L_0000025c37ee0280;  1 drivers
v0000025c37e9ba70_0 .net *"_ivl_42", 1 0, L_0000025c37ea4910;  1 drivers
L_0000025c37ee02c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000025c37e9ac10_0 .net/2u *"_ivl_50", 31 0, L_0000025c37ee02c8;  1 drivers
v0000025c37e99ef0_0 .net "alu_control", 3 0, v0000025c37e99f90_0;  1 drivers
v0000025c37e9a170_0 .net "alu_op", 1 0, L_0000025c37ea4cd0;  1 drivers
v0000025c37ea5770_0 .net "alu_result", 31 0, v0000025c37e21e00_0;  1 drivers
v0000025c37ea4370_0 .net "alu_src", 0 0, L_0000025c37ea54f0;  1 drivers
v0000025c37ea5310_0 .net "alu_src2", 31 0, L_0000025c37ea4d70;  1 drivers
v0000025c37ea3fb0_0 .net "clk", 0 0, v0000025c37ea45f0_0;  1 drivers
v0000025c37ea4410_0 .net "funct", 5 0, L_0000025c37ea53b0;  1 drivers
v0000025c37ea5810_0 .net "imm", 15 0, L_0000025c37ea5bd0;  1 drivers
v0000025c37ea4730_0 .net "instr", 31 0, L_0000025c37ea5130;  1 drivers
v0000025c37ea4050_0 .net "opcode", 5 0, L_0000025c37ea5950;  1 drivers
v0000025c37ea40f0_0 .net "pc_in", 31 0, L_0000025c37ea4eb0;  1 drivers
v0000025c37ea59f0_0 .net "pc_out", 31 0, v0000025c37e9a490_0;  1 drivers
v0000025c37ea4190_0 .net "rd", 4 0, L_0000025c37ea5d10;  1 drivers
v0000025c37ea5c70_0 .net "read_data1", 31 0, L_0000025c37e36a90;  1 drivers
v0000025c37ea5b30_0 .net "read_data2", 31 0, L_0000025c37e36e10;  1 drivers
v0000025c37ea44b0_0 .net "reg_dst", 0 0, L_0000025c37ea47d0;  1 drivers
L_0000025c37ee0118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025c37ea4230_0 .net "reg_write", 0 0, L_0000025c37ee0118;  1 drivers
v0000025c37ea4550_0 .net "reset", 0 0, v0000025c37ea4690_0;  1 drivers
v0000025c37ea3f10_0 .net "rs", 4 0, L_0000025c37ea5a90;  1 drivers
v0000025c37ea42d0_0 .net "rt", 4 0, L_0000025c37ea4a50;  1 drivers
v0000025c37ea5450_0 .net "sign_ext_imm", 31 0, L_0000025c37ea4c30;  1 drivers
v0000025c37ea49b0_0 .net "write_reg", 4 0, L_0000025c37ea4e10;  1 drivers
L_0000025c37ea5950 .part L_0000025c37ea5130, 26, 6;
L_0000025c37ea5a90 .part L_0000025c37ea5130, 21, 5;
L_0000025c37ea4a50 .part L_0000025c37ea5130, 16, 5;
L_0000025c37ea5d10 .part L_0000025c37ea5130, 11, 5;
L_0000025c37ea5bd0 .part L_0000025c37ea5130, 0, 16;
L_0000025c37ea53b0 .part L_0000025c37ea5130, 0, 6;
L_0000025c37ea4af0 .part L_0000025c37ea5bd0, 15, 1;
LS_0000025c37ea4b90_0_0 .concat [ 1 1 1 1], L_0000025c37ea4af0, L_0000025c37ea4af0, L_0000025c37ea4af0, L_0000025c37ea4af0;
LS_0000025c37ea4b90_0_4 .concat [ 1 1 1 1], L_0000025c37ea4af0, L_0000025c37ea4af0, L_0000025c37ea4af0, L_0000025c37ea4af0;
LS_0000025c37ea4b90_0_8 .concat [ 1 1 1 1], L_0000025c37ea4af0, L_0000025c37ea4af0, L_0000025c37ea4af0, L_0000025c37ea4af0;
LS_0000025c37ea4b90_0_12 .concat [ 1 1 1 1], L_0000025c37ea4af0, L_0000025c37ea4af0, L_0000025c37ea4af0, L_0000025c37ea4af0;
L_0000025c37ea4b90 .concat [ 4 4 4 4], LS_0000025c37ea4b90_0_0, LS_0000025c37ea4b90_0_4, LS_0000025c37ea4b90_0_8, LS_0000025c37ea4b90_0_12;
L_0000025c37ea4c30 .concat [ 16 16 0 0], L_0000025c37ea5bd0, L_0000025c37ea4b90;
L_0000025c37ea54f0 .cmp/ne 6, L_0000025c37ea5950, L_0000025c37ee0088;
L_0000025c37ea47d0 .cmp/eq 6, L_0000025c37ea5950, L_0000025c37ee00d0;
L_0000025c37ea5630 .cmp/eq 6, L_0000025c37ea5950, L_0000025c37ee0160;
L_0000025c37ea4870 .cmp/eq 6, L_0000025c37ea5950, L_0000025c37ee01f0;
L_0000025c37ea4910 .functor MUXZ 2, L_0000025c37ee0280, L_0000025c37ee0238, L_0000025c37ea4870, C4<>;
L_0000025c37ea4cd0 .functor MUXZ 2, L_0000025c37ea4910, L_0000025c37ee01a8, L_0000025c37ea5630, C4<>;
L_0000025c37ea4d70 .functor MUXZ 32, L_0000025c37e36e10, L_0000025c37ea4c30, L_0000025c37ea54f0, C4<>;
L_0000025c37ea4e10 .functor MUXZ 5, L_0000025c37ea4a50, L_0000025c37ea5d10, L_0000025c37ea47d0, C4<>;
L_0000025c37ea4eb0 .arith/sum 32, v0000025c37e9a490_0, L_0000025c37ee02c8;
S_0000025c37df2e30 .scope module, "alu0" "alu" 3 72, 4 1 0, S_0000025c37df2ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000025c37ee0478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c37e21720_0 .net/2u *"_ivl_0", 31 0, L_0000025c37ee0478;  1 drivers
v0000025c37e21900_0 .net "alu_control", 3 0, v0000025c37e99f90_0;  alias, 1 drivers
v0000025c37e21b80_0 .net "input1", 31 0, L_0000025c37e36a90;  alias, 1 drivers
v0000025c37e21cc0_0 .net "input2", 31 0, L_0000025c37ea4d70;  alias, 1 drivers
v0000025c37e21e00_0 .var "result", 31 0;
v0000025c37e9a3f0_0 .net "zero", 0 0, L_0000025c37eb7620;  1 drivers
E_0000025c37e205e0 .event anyedge, v0000025c37e21900_0, v0000025c37e21b80_0, v0000025c37e21cc0_0;
L_0000025c37eb7620 .cmp/eeq 32, v0000025c37e21e00_0, L_0000025c37ee0478;
S_0000025c37e3f640 .scope module, "alu_ctrl" "alu_control" 3 65, 5 1 0, S_0000025c37df2ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0000025c37e99f90_0 .var "alu_control", 3 0;
v0000025c37e9bb10_0 .net "alu_op", 1 0, L_0000025c37ea4cd0;  alias, 1 drivers
v0000025c37e9acb0_0 .net "funct", 5 0, L_0000025c37ea53b0;  alias, 1 drivers
E_0000025c37e20860 .event anyedge, v0000025c37e9bb10_0, v0000025c37e9acb0_0;
S_0000025c37e3f7d0 .scope module, "imem" "instr_mem" 3 50, 6 1 0, S_0000025c37df2ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v0000025c37e9b1b0_0 .net *"_ivl_1", 29 0, L_0000025c37ea5db0;  1 drivers
v0000025c37e9aad0_0 .net *"_ivl_10", 31 0, L_0000025c37ea4ff0;  1 drivers
v0000025c37e9ad50_0 .net *"_ivl_13", 29 0, L_0000025c37ea5090;  1 drivers
L_0000025c37ee03a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025c37e9a530_0 .net/2u *"_ivl_14", 31 0, L_0000025c37ee03a0;  1 drivers
v0000025c37e9a850_0 .net *"_ivl_2", 31 0, L_0000025c37ea5590;  1 drivers
L_0000025c37ee0310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025c37e9b930_0 .net *"_ivl_5", 1 0, L_0000025c37ee0310;  1 drivers
L_0000025c37ee0358 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000025c37e9a5d0_0 .net/2u *"_ivl_6", 31 0, L_0000025c37ee0358;  1 drivers
v0000025c37e9bbb0_0 .net *"_ivl_8", 0 0, L_0000025c37ea4f50;  1 drivers
v0000025c37e9adf0_0 .net "addr", 31 0, v0000025c37e9a490_0;  alias, 1 drivers
v0000025c37e9b4d0_0 .net "instr", 31 0, L_0000025c37ea5130;  alias, 1 drivers
v0000025c37e9a350 .array "memory", 63 0, 31 0;
L_0000025c37ea5db0 .part v0000025c37e9a490_0, 2, 30;
L_0000025c37ea5590 .concat [ 30 2 0 0], L_0000025c37ea5db0, L_0000025c37ee0310;
L_0000025c37ea4f50 .cmp/gt 32, L_0000025c37ee0358, L_0000025c37ea5590;
L_0000025c37ea4ff0 .array/port v0000025c37e9a350, L_0000025c37ea5090;
L_0000025c37ea5090 .part v0000025c37e9a490_0, 2, 30;
L_0000025c37ea5130 .functor MUXZ 32, L_0000025c37ee03a0, L_0000025c37ea4ff0, L_0000025c37ea4f50, C4<>;
S_0000025c37e3de60 .scope module, "pc0" "pc" 3 46, 7 1 0, S_0000025c37df2ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0000025c37e9a210_0 .net "clk", 0 0, v0000025c37ea45f0_0;  alias, 1 drivers
v0000025c37e9b7f0_0 .net "pc_in", 31 0, L_0000025c37ea4eb0;  alias, 1 drivers
v0000025c37e9a490_0 .var "pc_out", 31 0;
v0000025c37e9b570_0 .net "reset", 0 0, v0000025c37ea4690_0;  alias, 1 drivers
E_0000025c37e202e0 .event posedge, v0000025c37e9b570_0, v0000025c37e9a210_0;
S_0000025c37e3dff0 .scope module, "regs" "reg_file" 3 53, 8 1 0, S_0000025c37df2ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0000025c37e9aa30_10 .array/port v0000025c37e9aa30, 10;
L_0000025c37e37120 .functor BUFZ 32, v0000025c37e9aa30_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025c37e36a90 .functor BUFZ 32, L_0000025c37ea51d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025c37e36e10 .functor BUFZ 32, L_0000025c37ea56d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025c37e9bc50_0 .net *"_ivl_11", 31 0, L_0000025c37ea56d0;  1 drivers
v0000025c37e9b750_0 .net *"_ivl_13", 6 0, L_0000025c37ea58b0;  1 drivers
L_0000025c37ee0430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025c37e9b250_0 .net *"_ivl_16", 1 0, L_0000025c37ee0430;  1 drivers
v0000025c37e9a670_0 .net *"_ivl_3", 31 0, L_0000025c37ea51d0;  1 drivers
v0000025c37e9ae90_0 .net *"_ivl_5", 6 0, L_0000025c37ea5270;  1 drivers
L_0000025c37ee03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025c37e9a710_0 .net *"_ivl_8", 1 0, L_0000025c37ee03e8;  1 drivers
v0000025c37e9b610_0 .net "clk", 0 0, v0000025c37ea45f0_0;  alias, 1 drivers
v0000025c37e9a990_0 .net "read_data1", 31 0, L_0000025c37e36a90;  alias, 1 drivers
v0000025c37e9af30_0 .net "read_data2", 31 0, L_0000025c37e36e10;  alias, 1 drivers
v0000025c37e9a7b0_0 .net "read_reg1", 4 0, L_0000025c37ea5a90;  alias, 1 drivers
v0000025c37e9bcf0_0 .net "read_reg2", 4 0, L_0000025c37ea4a50;  alias, 1 drivers
v0000025c37e9a8f0_0 .net "reg_t2", 31 0, L_0000025c37e37120;  1 drivers
v0000025c37e9b2f0_0 .net "reg_write", 0 0, L_0000025c37ee0118;  alias, 1 drivers
v0000025c37e9aa30 .array "registers", 31 0, 31 0;
v0000025c37e9b390_0 .net "write_data", 31 0, v0000025c37e21e00_0;  alias, 1 drivers
v0000025c37e9afd0_0 .net "write_reg", 4 0, L_0000025c37ea4e10;  alias, 1 drivers
E_0000025c37e209e0 .event posedge, v0000025c37e9a210_0;
L_0000025c37ea51d0 .array/port v0000025c37e9aa30, L_0000025c37ea5270;
L_0000025c37ea5270 .concat [ 5 2 0 0], L_0000025c37ea5a90, L_0000025c37ee03e8;
L_0000025c37ea56d0 .array/port v0000025c37e9aa30, L_0000025c37ea58b0;
L_0000025c37ea58b0 .concat [ 5 2 0 0], L_0000025c37ea4a50, L_0000025c37ee0430;
    .scope S_0000025c37e3de60;
T_0 ;
    %wait E_0000025c37e202e0;
    %load/vec4 v0000025c37e9b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025c37e9a490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025c37e9b7f0_0;
    %assign/vec4 v0000025c37e9a490_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025c37e3f7d0;
T_1 ;
    %pushi/vec4 537395205, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c37e9a350, 4, 0;
    %pushi/vec4 537460746, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c37e9a350, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c37e9a350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c37e9a350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c37e9a350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c37e9a350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c37e9a350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025c37e9a350, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000025c37e3dff0;
T_2 ;
    %wait E_0000025c37e209e0;
    %load/vec4 v0000025c37e9b2f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000025c37e9afd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000025c37e9b390_0;
    %load/vec4 v0000025c37e9afd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c37e9aa30, 0, 4;
    %vpi_call 8 23 "$display", "[$time] registrador[%0d] <= %d", v0000025c37e9afd0_0, v0000025c37e9b390_0 {0 0 0};
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025c37e9aa30, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025c37e3f640;
T_3 ;
    %wait E_0000025c37e20860;
    %load/vec4 v0000025c37e9bb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025c37e99f90_0, 0, 4;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025c37e99f90_0, 0, 4;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000025c37e99f90_0, 0, 4;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000025c37e9acb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025c37e99f90_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025c37e99f90_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000025c37e99f90_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025c37e99f90_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025c37e99f90_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000025c37e99f90_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025c37df2e30;
T_4 ;
    %wait E_0000025c37e205e0;
    %load/vec4 v0000025c37e21900_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025c37e21e00_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0000025c37e21b80_0;
    %load/vec4 v0000025c37e21cc0_0;
    %add;
    %store/vec4 v0000025c37e21e00_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0000025c37e21b80_0;
    %load/vec4 v0000025c37e21cc0_0;
    %sub;
    %store/vec4 v0000025c37e21e00_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000025c37e21b80_0;
    %load/vec4 v0000025c37e21cc0_0;
    %and;
    %store/vec4 v0000025c37e21e00_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000025c37e21b80_0;
    %load/vec4 v0000025c37e21cc0_0;
    %or;
    %store/vec4 v0000025c37e21e00_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000025c37e21b80_0;
    %load/vec4 v0000025c37e21cc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v0000025c37e21e00_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000025c37e444d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c37ea45f0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000025c37e444d0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0000025c37ea45f0_0;
    %inv;
    %store/vec4 v0000025c37ea45f0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000025c37e444d0;
T_7 ;
    %vpi_call 2 11 "$dumpfile", "sim/dump_cpu.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025c37e444d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025c37ea4690_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025c37ea4690_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb/tb_cpu.v";
    "src/cpu.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/instr_mem.v";
    "src/pc.v";
    "src/reg_file.v";
