\doxysection{stm32f4xx\+\_\+rcc.\+h}
\hypertarget{stm32f4xx__rcc_8h_source}{}\label{stm32f4xx__rcc_8h_source}\index{Core/Inc/stm32f4xx\_rcc.h@{Core/Inc/stm32f4xx\_rcc.h}}
\mbox{\hyperlink{stm32f4xx__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00022}00022\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00024}00024\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00025}00025\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00026}00026\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00027}00027\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00028}00028\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00030}00030\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00031}00031\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00041}00041\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00042}\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{00042}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00043}00043\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00044}\mbox{\hyperlink{struct_r_c_c___clocks_type_def_a2ba325067f3d464ad7955358932563d8}{00044}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clocks_type_def_a2ba325067f3d464ad7955358932563d8}{SYSCLK\_Frequency}};\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00045}\mbox{\hyperlink{struct_r_c_c___clocks_type_def_a41b9859d33954117daf7fab42f804b92}{00045}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clocks_type_def_a41b9859d33954117daf7fab42f804b92}{HCLK\_Frequency}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00046}\mbox{\hyperlink{struct_r_c_c___clocks_type_def_add4cfc63c35178d187107edc764e0b8f}{00046}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clocks_type_def_add4cfc63c35178d187107edc764e0b8f}{PCLK1\_Frequency}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00047}\mbox{\hyperlink{struct_r_c_c___clocks_type_def_ad854f0b70a6c4cf6de6dbbdcbc99b856}{00047}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clocks_type_def_ad854f0b70a6c4cf6de6dbbdcbc99b856}{PCLK2\_Frequency}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00048}00048\ \}\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\_ClocksTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00049}00049\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00050}00050\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00051}00051\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00059}00059\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00060}00060\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00061}00061\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_Bypass\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x05)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00062}00062\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSE(HSE)\ (((HSE)\ ==\ RCC\_HSE\_OFF)\ ||\ ((HSE)\ ==\ RCC\_HSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00063}00063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HSE)\ ==\ RCC\_HSE\_Bypass))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00071}00071\ \textcolor{preprocessor}{\#define\ RCC\_PLLSource\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00072}00072\ \textcolor{preprocessor}{\#define\ RCC\_PLLSource\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00073}00073\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_PLLSource\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00074}00074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_PLLSource\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00075}00075\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLM\_VALUE(VALUE)\ ((VALUE)\ <=\ 63)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00076}00076\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLN\_VALUE(VALUE)\ ((192\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 432))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00077}00077\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLP\_VALUE(VALUE)\ (((VALUE)\ ==\ 2)\ ||\ ((VALUE)\ ==\ 4)\ ||\ ((VALUE)\ ==\ 6)\ ||\ ((VALUE)\ ==\ 8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00078}00078\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLQ\_VALUE(VALUE)\ ((4\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 15))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00079}00079\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00080}00080\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SN\_VALUE(VALUE)\ ((192\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 432))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00081}00081\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SR\_VALUE(VALUE)\ ((2\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7))\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00089}00089\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSource\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00090}00090\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSource\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00091}00091\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSource\_PLLCLK\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00092}00092\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLK\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_SYSCLKSource\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSource\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00094}00094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSource\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00102}00102\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00103}00103\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00104}00104\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000090)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00105}00105\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000A0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00106}00106\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000B0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00107}00107\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00108}00108\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000D0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00109}00109\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000E0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00110}00110\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000F0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00111}00111\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HCLK(HCLK)\ (((HCLK)\ ==\ RCC\_SYSCLK\_Div1)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00112}00112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div4)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00113}00113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div16)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div64)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00114}00114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div128)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00115}00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div512))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_Div1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00124}00124\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_Div2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00125}00125\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_Div4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001400)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00126}00126\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_Div8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001800)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00127}00127\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_Div16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001C00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00128}00128\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PCLK(PCLK)\ (((PCLK)\ ==\ RCC\_HCLK\_Div1)\ ||\ ((PCLK)\ ==\ RCC\_HCLK\_Div2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00129}00129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK)\ ==\ RCC\_HCLK\_Div4)\ ||\ ((PCLK)\ ==\ RCC\_HCLK\_Div8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00130}00130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK)\ ==\ RCC\_HCLK\_Div16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00138}00138\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00139}00139\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00140}00140\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x04)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00141}00141\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x08)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00142}00142\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x10)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00143}00143\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLI2SRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x20)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00144}00144\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x80)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00145}00145\ \textcolor{preprocessor}{\#define\ IS\_RCC\_IT(IT)\ ((((IT)\ \&\ (uint8\_t)0xC0)\ ==\ 0x00)\ \&\&\ ((IT)\ !=\ 0x00))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00146}00146\ \textcolor{preprocessor}{\#define\ IS\_RCC\_GET\_IT(IT)\ (((IT)\ ==\ RCC\_IT\_LSIRDY)\ ||\ ((IT)\ ==\ RCC\_IT\_LSERDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ RCC\_IT\_HSIRDY)\ ||\ ((IT)\ ==\ RCC\_IT\_HSERDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00148}00148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ RCC\_IT\_PLLRDY)\ ||\ ((IT)\ ==\ RCC\_IT\_CSS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00149}00149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ RCC\_IT\_PLLI2SRDY))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00150}00150\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLEAR\_IT(IT)\ ((((IT)\ \&\ (uint8\_t)0x40)\ ==\ 0x00)\ \&\&\ ((IT)\ !=\ 0x00))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00158}00158\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00159}00159\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00160}00160\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_Bypass\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x04)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00161}00161\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(LSE)\ (((LSE)\ ==\ RCC\_LSE\_OFF)\ ||\ ((LSE)\ ==\ RCC\_LSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00162}00162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LSE)\ ==\ RCC\_LSE\_Bypass))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00170}00170\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00171}00171\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00172}00172\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div2\ \ \ \ \ \ \ \ ((uint32\_t)0x00020300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00173}00173\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div3\ \ \ \ \ \ \ \ ((uint32\_t)0x00030300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00174}00174\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div4\ \ \ \ \ \ \ \ ((uint32\_t)0x00040300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00175}00175\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div5\ \ \ \ \ \ \ \ ((uint32\_t)0x00050300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00176}00176\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div6\ \ \ \ \ \ \ \ ((uint32\_t)0x00060300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00177}00177\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div7\ \ \ \ \ \ \ \ ((uint32\_t)0x00070300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00178}00178\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div8\ \ \ \ \ \ \ \ ((uint32\_t)0x00080300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00179}00179\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div9\ \ \ \ \ \ \ \ ((uint32\_t)0x00090300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00180}00180\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div10\ \ \ \ \ \ \ ((uint32\_t)0x000A0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00181}00181\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div11\ \ \ \ \ \ \ ((uint32\_t)0x000B0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00182}00182\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div12\ \ \ \ \ \ \ ((uint32\_t)0x000C0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00183}00183\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div13\ \ \ \ \ \ \ ((uint32\_t)0x000D0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00184}00184\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div14\ \ \ \ \ \ \ ((uint32\_t)0x000E0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00185}00185\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div15\ \ \ \ \ \ \ ((uint32\_t)0x000F0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00186}00186\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div16\ \ \ \ \ \ \ ((uint32\_t)0x00100300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00187}00187\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div17\ \ \ \ \ \ \ ((uint32\_t)0x00110300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00188}00188\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div18\ \ \ \ \ \ \ ((uint32\_t)0x00120300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00189}00189\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div19\ \ \ \ \ \ \ ((uint32\_t)0x00130300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00190}00190\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div20\ \ \ \ \ \ \ ((uint32\_t)0x00140300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00191}00191\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div21\ \ \ \ \ \ \ ((uint32\_t)0x00150300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div22\ \ \ \ \ \ \ ((uint32\_t)0x00160300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00193}00193\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div23\ \ \ \ \ \ \ ((uint32\_t)0x00170300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div24\ \ \ \ \ \ \ ((uint32\_t)0x00180300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div25\ \ \ \ \ \ \ ((uint32\_t)0x00190300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00196}00196\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div26\ \ \ \ \ \ \ ((uint32\_t)0x001A0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00197}00197\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div27\ \ \ \ \ \ \ ((uint32\_t)0x001B0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div28\ \ \ \ \ \ \ ((uint32\_t)0x001C0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00199}00199\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div29\ \ \ \ \ \ \ ((uint32\_t)0x001D0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00200}00200\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div30\ \ \ \ \ \ \ ((uint32\_t)0x001E0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00201}00201\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div31\ \ \ \ \ \ \ ((uint32\_t)0x001F0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00202}00202\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RTCCLK\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_RTCCLKSource\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00203}00203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00204}00204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00205}00205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00206}00206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00207}00207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00208}00208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00209}00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00210}00210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00211}00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00212}00212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00213}00213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00214}00214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00215}00215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00216}00216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div14)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00217}00217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00218}00218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00219}00219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00220}00220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div18)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00221}00221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div19)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00222}00222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div20)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00223}00223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div21)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00224}00224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div22)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00225}00225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div23)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00226}00226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div24)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00227}00227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00228}00228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div26)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00229}00229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div27)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00230}00230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div28)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00231}00231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div29)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00232}00232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div30)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00233}00233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div31))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00241}00241\ \textcolor{preprocessor}{\#define\ RCC\_I2S2CLKSource\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00242}00242\ \textcolor{preprocessor}{\#define\ RCC\_I2S2CLKSource\_Ext\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00244}00244\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SCLK\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_I2S2CLKSource\_PLLI2S)\ ||\ ((SOURCE)\ ==\ RCC\_I2S2CLKSource\_Ext))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00252}00252\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOA\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00253}00253\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOB\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00254}00254\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOC\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00255}00255\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOD\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00256}00256\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOE\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00257}00257\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOF\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00258}00258\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOG\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00259}00259\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOH\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00260}00260\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOI\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00261}00261\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00262}00262\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_FLITF\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00263}00263\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_SRAM1\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00264}00264\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_SRAM2\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00265}00265\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_BKPSRAM\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00266}00266\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_CCMDATARAMEN\ \ \ \ \ \ ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00267}00267\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_DMA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00268}00268\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_DMA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00269}00269\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_ETH\_MAC\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00270}00270\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_ETH\_MAC\_Tx\ \ \ \ \ \ \ \ ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00271}00271\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_ETH\_MAC\_Rx\ \ \ \ \ \ \ \ ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00272}00272\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_ETH\_MAC\_PTP\ \ \ \ \ \ \ ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00273}00273\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_OTG\_HS\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00274}00274\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_OTG\_HS\_ULPI\ \ \ \ \ \ \ ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00275}00275\ \textcolor{preprocessor}{\#define\ IS\_RCC\_AHB1\_CLOCK\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0x818BEE00)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00276}00276\ \textcolor{preprocessor}{\#define\ IS\_RCC\_AHB1\_RESET\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xDD9FEE00)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00277}00277\ \textcolor{preprocessor}{\#define\ IS\_RCC\_AHB1\_LPMODE\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0x81986E00)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00285}00285\ \textcolor{preprocessor}{\#define\ RCC\_AHB2Periph\_DCMI\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00286}00286\ \textcolor{preprocessor}{\#define\ RCC\_AHB2Periph\_CRYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00287}00287\ \textcolor{preprocessor}{\#define\ RCC\_AHB2Periph\_HASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00288}00288\ \textcolor{preprocessor}{\#define\ RCC\_AHB2Periph\_RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00289}00289\ \textcolor{preprocessor}{\#define\ RCC\_AHB2Periph\_OTG\_FS\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00290}00290\ \textcolor{preprocessor}{\#define\ IS\_RCC\_AHB2\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xFFFFFF0E)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00298}00298\ \textcolor{preprocessor}{\#define\ RCC\_AHB3Periph\_FSMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00299}00299\ \textcolor{preprocessor}{\#define\ IS\_RCC\_AHB3\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xFFFFFFFE)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00307}00307\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00308}00308\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00309}00309\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00310}00310\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00311}00311\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00312}00312\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00313}00313\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM12\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00314}00314\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM13\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00315}00315\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM14\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00316}00316\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_WWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00317}00317\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_SPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00318}00318\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_SPI3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00319}00319\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_USART2\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00320}00320\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_USART3\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00321}00321\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_UART4\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00322}00322\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_UART5\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00323}00323\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00324}00324\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00325}00325\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00326}00326\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_CAN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00327}00327\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_CAN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00328}00328\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_PWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00329}00329\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_DAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00330}00330\ \textcolor{preprocessor}{\#define\ IS\_RCC\_APB1\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xC9013600)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00338}00338\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_TIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00339}00339\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_TIM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00340}00340\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_USART1\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00341}00341\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_USART6\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00342}00342\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00343}00343\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_ADC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00344}00344\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_ADC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00345}00345\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_ADC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00346}00346\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00347}00347\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00348}00348\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00349}00349\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_TIM9\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00350}00350\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_TIM10\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00351}00351\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_TIM11\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00352}00352\ \textcolor{preprocessor}{\#define\ IS\_RCC\_APB2\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xFFF8A0CC)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00353}00353\ \textcolor{preprocessor}{\#define\ IS\_RCC\_APB2\_RESET\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xFFF8A6CC)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00361}00361\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Source\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00362}00362\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Source\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00363}00363\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Source\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00364}00364\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Source\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00600000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00365}00365\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Div\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00366}00366\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Div\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00367}00367\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Div\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x05000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00368}00368\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Div\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x06000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00369}00369\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Div\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x07000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00370}00370\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO1Source\_HSI)\ ||\ ((SOURCE)\ ==\ RCC\_MCO1Source\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00371}00371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1Source\_HSE)\ ||\ ((SOURCE)\ ==\ RCC\_MCO1Source\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00372}00372\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00373}00373\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1DIV(DIV)\ (((DIV)\ ==\ RCC\_MCO1Div\_1)\ ||\ ((DIV)\ ==\ RCC\_MCO1Div\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00374}00374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCO1Div\_3)\ ||\ ((DIV)\ ==\ RCC\_MCO1Div\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00375}00375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCO1Div\_5))\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00383}00383\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Source\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00384}00384\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Source\_PLLI2SCLK\ \ \ \ \ \ \ \ \ ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00385}00385\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Source\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00386}00386\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Source\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0xC0000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00387}00387\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Div\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00388}00388\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Div\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00389}00389\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Div\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x28000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00390}00390\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Div\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x30000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00391}00391\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Div\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x38000000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00392}00392\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO2Source\_SYSCLK)\ ||\ ((SOURCE)\ ==\ RCC\_MCO2Source\_PLLI2SCLK)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00393}00393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO2Source\_HSE)\ ||\ ((SOURCE)\ ==\ RCC\_MCO2Source\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00394}00394\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00395}00395\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2DIV(DIV)\ (((DIV)\ ==\ RCC\_MCO2Div\_1)\ ||\ ((DIV)\ ==\ RCC\_MCO2Div\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00396}00396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCO2Div\_3)\ ||\ ((DIV)\ ==\ RCC\_MCO2Div\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00397}00397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCO2Div\_5))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00405}00405\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x21)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00406}00406\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x31)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00407}00407\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x39)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00408}00408\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLI2SRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x3B)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00409}00409\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x41)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00410}00410\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x61)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00411}00411\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_BORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x79)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00412}00412\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PINRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7A)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00413}00413\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7B)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00414}00414\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7C)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00415}00415\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_IWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7D)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00416}00416\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7E)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00417}00417\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LPWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7F)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00418}00418\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FLAG(FLAG)\ (((FLAG)\ ==\ RCC\_FLAG\_HSIRDY)\ ||\ ((FLAG)\ ==\ RCC\_FLAG\_HSERDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00419}00419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PLLRDY)\ ||\ ((FLAG)\ ==\ RCC\_FLAG\_LSERDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00420}00420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_LSIRDY)\ ||\ ((FLAG)\ ==\ RCC\_FLAG\_BORRST)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00421}00421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PINRST)\ ||\ ((FLAG)\ ==\ RCC\_FLAG\_PORRST)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00422}00422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_SFTRST)\ ||\ ((FLAG)\ ==\ RCC\_FLAG\_IWDGRST)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00423}00423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_WWDGRST)||\ ((FLAG)\ ==\ RCC\_FLAG\_LPWRRST)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00424}00424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PLLI2SRDY))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00425}00425\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CALIBRATION\_VALUE(VALUE)\ ((VALUE)\ <=\ 0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00434}00434\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00435}00435\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00436}00436\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00437}00437\ \textcolor{comment}{/*\ Function\ used\ to\ set\ the\ RCC\ clock\ configuration\ to\ the\ default\ reset\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00438}00438\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga413f6422be11b1334abe60b3bff2e062}{RCC\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00439}00439\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00440}00440\ \textcolor{comment}{/*\ Internal/external\ clocks,\ PLL,\ CSS\ and\ MCO\ configuration\ functions\ *********/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00441}00441\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga523b06e73f6aa8a03e42299c855066a8}{RCC\_HSEConfig}}(uint8\_t\ RCC\_HSE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00442}00442\ ErrorStatus\ \mbox{\hyperlink{group___r_c_c_gae0f15692614dd048ee4110a056f001dc}{RCC\_WaitForHSEStartUp}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00443}00443\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_gaa2d6a35f5c2e0f86317c3beb222677fc}{RCC\_AdjustHSICalibrationValue}}(uint8\_t\ HSICalibrationValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00444}00444\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga0c6772a1e43765909495f57815ef69e2}{RCC\_HSICmd}}(FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00445}00445\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga65209ab5c3589b249c7d70f978735ca6}{RCC\_LSEConfig}}(uint8\_t\ RCC\_LSE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00446}00446\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga81e3ca29fd154ac2019bba6936d6d5ed}{RCC\_LSICmd}}(FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00447}00447\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00448}00448\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga154b93e90bfdede2a874244a1ff1002e}{RCC\_PLLConfig}}(uint32\_t\ RCC\_PLLSource,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP,\ uint32\_t\ PLLQ);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00449}00449\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga84dee53c75e58fdb53571716593c2272}{RCC\_PLLCmd}}(FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00450}00450\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga4c15157382939a693c15620a4867e6ad}{RCC\_PLLI2SConfig}}(uint32\_t\ PLLI2SN,\ uint32\_t\ PLLI2SR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00451}00451\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga2efe493a6337d5e0034bfcdfb0f541e4}{RCC\_PLLI2SCmd}}(FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00452}00452\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00453}00453\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{RCC\_ClockSecuritySystemCmd}}(FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00454}00454\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga15c9ecb6ef015ed008cb28e5b7a50531}{RCC\_MCO1Config}}(uint32\_t\ RCC\_MCO1Source,\ uint32\_t\ RCC\_MCO1Div);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00455}00455\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_gaf50f10675b747de60c739e44e5c22aee}{RCC\_MCO2Config}}(uint32\_t\ RCC\_MCO2Source,\ uint32\_t\ RCC\_MCO2Div);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00456}00456\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00457}00457\ \textcolor{comment}{/*\ System,\ AHB\ and\ APB\ busses\ clocks\ configuration\ functions\ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00458}00458\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga3551a36a8f0a3dc96a74d6b939048337}{RCC\_SYSCLKConfig}}(uint32\_t\ RCC\_SYSCLKSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00459}00459\ uint8\_t\ \mbox{\hyperlink{group___r_c_c_gaaeb32311c208b2a980841c9c884a41ea}{RCC\_GetSYSCLKSource}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00460}00460\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga9d0aec72e236c6cdf3a3a82dfb525491}{RCC\_HCLKConfig}}(uint32\_t\ RCC\_SYSCLK);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00461}00461\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga448137346d4292985d4e7a61dd1a824f}{RCC\_PCLK1Config}}(uint32\_t\ RCC\_HCLK);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00462}00462\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga09f9c010a4adca9e036da42c2ca6126a}{RCC\_PCLK2Config}}(uint32\_t\ RCC\_HCLK);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00463}00463\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga3e9944fd1ed734275222bbb3e3f29993}{RCC\_GetClocksFreq}}(\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\_ClocksTypeDef}}*\ RCC\_Clocks);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00464}00464\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00465}00465\ \textcolor{comment}{/*\ Peripheral\ clocks\ configuration\ functions\ **********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00466}00466\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga1473d8a5a020642966359611c44181b0}{RCC\_RTCCLKConfig}}(uint32\_t\ RCC\_RTCCLKSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00467}00467\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga9802f84846df2cea8e369234ed13b159}{RCC\_RTCCLKCmd}}(FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00468}00468\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga636c3b72f35391e67f12a551b15fa54a}{RCC\_BackupResetCmd}}(FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00469}00469\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga6c56f8529988fcc8f4dbffbc1bab27d0}{RCC\_I2SCLKConfig}}(uint32\_t\ RCC\_I2SCLKSource);\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00470}00470\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00471}00471\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga80c89116820d48bb38db2e7d5e5a49b9}{RCC\_AHB1PeriphClockCmd}}(uint32\_t\ RCC\_AHB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00472}00472\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_gaadffedbd87e796f01d9776b8ee01ff5e}{RCC\_AHB2PeriphClockCmd}}(uint32\_t\ RCC\_AHB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00473}00473\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga4eb8c119f2e9bf2bd2e042d27f151338}{RCC\_AHB3PeriphClockCmd}}(uint32\_t\ RCC\_AHB3Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00474}00474\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_gaee7cc5d73af7fe1986fceff8afd3973e}{RCC\_APB1PeriphClockCmd}}(uint32\_t\ RCC\_APB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00475}00475\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga56ff55caf8d835351916b40dd030bc87}{RCC\_APB2PeriphClockCmd}}(uint32\_t\ RCC\_APB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00476}00476\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00477}00477\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_gaa7c450567f4731d4f0615f63586cad86}{RCC\_AHB1PeriphResetCmd}}(uint32\_t\ RCC\_AHB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00478}00478\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_gafb119d6d1955d1b8c361e8140845ac5a}{RCC\_AHB2PeriphResetCmd}}(uint32\_t\ RCC\_AHB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00479}00479\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_gaee44f159a1ca9ebdd7117bff387cd592}{RCC\_AHB3PeriphResetCmd}}(uint32\_t\ RCC\_AHB3Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00480}00480\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_gab197ae4369c10b92640a733b40ed2801}{RCC\_APB1PeriphResetCmd}}(uint32\_t\ RCC\_APB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00481}00481\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_gad94553850ac07106a27ee85fec37efdf}{RCC\_APB2PeriphResetCmd}}(uint32\_t\ RCC\_APB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00482}00482\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00483}00483\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga5cd0d5adbc7496d7005b208bd19ce255}{RCC\_AHB1PeriphClockLPModeCmd}}(uint32\_t\ RCC\_AHB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00484}00484\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga1ac5bb9676ae9b48e50d6a95de922ce3}{RCC\_AHB2PeriphClockLPModeCmd}}(uint32\_t\ RCC\_AHB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00485}00485\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga4e1df07cdfd81c068902d9d35fcc3911}{RCC\_AHB3PeriphClockLPModeCmd}}(uint32\_t\ RCC\_AHB3Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00486}00486\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga84dd64badb84768cbcf19e241cadff50}{RCC\_APB1PeriphClockLPModeCmd}}(uint32\_t\ RCC\_APB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00487}00487\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga30365b9e0b4c5d7e98c2675c862ddd7e}{RCC\_APB2PeriphClockLPModeCmd}}(uint32\_t\ RCC\_APB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00488}00488\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00489}00489\ \textcolor{comment}{/*\ Interrupts\ and\ flags\ management\ functions\ **********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00490}00490\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_gaa953aa226e9ce45300d535941e4dfe2f}{RCC\_ITConfig}}(uint8\_t\ RCC\_IT,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00491}00491\ FlagStatus\ \mbox{\hyperlink{group___r_c_c_ga2897bdc52f272031c44fb1f72205d295}{RCC\_GetFlagStatus}}(uint8\_t\ RCC\_FLAG);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00492}00492\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga53f909dbb15a54124419084ebda97d72}{RCC\_ClearFlag}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00493}00493\ ITStatus\ \mbox{\hyperlink{group___r_c_c_ga6126c99f398ee4be410ad76ae3aee18f}{RCC\_GetITStatus}}(uint8\_t\ RCC\_IT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00494}00494\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ga529842d165910f8f87e26115da36089b}{RCC\_ClearITPendingBit}}(uint8\_t\ RCC\_IT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00495}00495\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00496}00496\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00497}00497\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00498}00498\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00499}00499\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00500}00500\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00501}00501\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__rcc_8h_source_l00510}00510\ \textcolor{comment}{/*******************\ (C)\ COPYRIGHT\ 2011\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
