Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Jul 16 16:07:17 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file rs485_top_timing_summary_routed.rpt -pb rs485_top_timing_summary_routed.pb -rpx rs485_top_timing_summary_routed.rpx -warn_on_violation
| Design            : rs485_top
| Device            : xazu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.391        0.000                      0                  686        0.038        0.000                      0                  686        1.957        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.391        0.000                      0                  686        0.038        0.000                      0                  686        1.957        0.000                       0                   349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.957ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m1/uart_tx_inst/tx_data_latch_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.911ns (38.536%)  route 1.453ns (61.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 6.499 - 5.000 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.001ns, distribution 0.953ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.954     1.889    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E2                                     r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[8])
                                                      0.911     2.800 r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOUTADOUT[8]
                         net (fo=1, routed)           1.453     4.253    rs485_m1/uart_tx_inst/D[2]
    SLICE_X23Y80         FDCE                                         r  rs485_m1/uart_tx_inst/tx_data_latch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.698     6.499    rs485_m1/uart_tx_inst/sys_clk_BUFG
    SLICE_X23Y80         FDCE                                         r  rs485_m1/uart_tx_inst/tx_data_latch_reg[2]/C
                         clock pessimism              0.153     6.652    
                         clock uncertainty           -0.035     6.617    
    SLICE_X23Y80         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.644    rs485_m1/uart_tx_inst/tx_data_latch_reg[2]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/uart_tx_inst/cycle_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.521ns (23.490%)  route 1.697ns (76.510%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 6.508 - 5.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.001ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.707ns (routing 0.001ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.809     1.744    rs485_m0/uart_tx_inst/sys_clk_BUFG
    SLICE_X23Y104        FDPE                                         r  rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.840 r  rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.685     2.525    rs485_m0/uart_tx_inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X22Y106        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.699 r  rs485_m0/uart_tx_inst/tx_data_latch[7]_i_1/O
                         net (fo=9, routed)           0.679     3.378    rs485_m0/uart_tx_inst/tx_data_latch0
    SLICE_X25Y104        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     3.478 f  rs485_m0/uart_tx_inst/cycle_cnt[15]_i_3__0/O
                         net (fo=16, routed)          0.265     3.743    rs485_m0/uart_tx_inst/cycle_cnt[15]_i_3__0_n_0
    SLICE_X24Y104        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     3.894 r  rs485_m0/uart_tx_inst/cycle_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.068     3.962    rs485_m0/uart_tx_inst/cycle_cnt[1]_i_1__0_n_0
    SLICE_X24Y104        FDCE                                         r  rs485_m0/uart_tx_inst/cycle_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.707     6.508    rs485_m0/uart_tx_inst/sys_clk_BUFG
    SLICE_X24Y104        FDCE                                         r  rs485_m0/uart_tx_inst/cycle_cnt_reg[1]/C
                         clock pessimism              0.150     6.659    
                         clock uncertainty           -0.035     6.623    
    SLICE_X24Y104        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027     6.650    rs485_m0/uart_tx_inst/cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 rs485_m0/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.881ns (41.992%)  route 1.217ns (58.008%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 6.627 - 5.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.973ns (routing 0.001ns, distribution 0.972ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.001ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.973     1.908    rs485_m0/sys_clk_BUFG
    SLICE_X21Y108        FDCE                                         r  rs485_m0/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y108        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.004 f  rs485_m0/data_count_reg[1]/Q
                         net (fo=7, routed)           0.247     2.251    rs485_m0/data_count[1]
    SLICE_X22Y111        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.446 r  rs485_m0/state0_carry_i_10/O
                         net (fo=1, routed)           0.157     2.603    rs485_m0/state0_carry_i_10_n_0
    SLICE_X21Y111        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     2.781 r  rs485_m0/state0_carry_i_7/O
                         net (fo=1, routed)           0.018     2.799    rs485_m0/state0_carry_i_7_n_0
    SLICE_X21Y111        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.037 r  rs485_m0/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.065    rs485_m0/state0_carry_n_0
    SLICE_X21Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.138 r  rs485_m0/state0_carry__0/CO[2]
                         net (fo=11, routed)          0.323     3.461    rs485_m0/uart_rx_inst/CO[0]
    SLICE_X22Y109        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     3.500 r  rs485_m0/uart_rx_inst/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.197     3.697    rs485_m0/uart_tx_inst/FSM_sequential_state_reg[0]_3
    SLICE_X21Y109        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.759 r  rs485_m0/uart_tx_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.247     4.006    rs485_m0/uart_tx_inst_n_2
    SLICE_X20Y109        FDCE                                         r  rs485_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.826     6.627    rs485_m0/sys_clk_BUFG
    SLICE_X20Y109        FDCE                                         r  rs485_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.157     6.784    
                         clock uncertainty           -0.035     6.749    
    SLICE_X20Y109        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042     6.707    rs485_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 rs485_m0/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.881ns (42.012%)  route 1.216ns (57.988%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 6.627 - 5.000 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.973ns (routing 0.001ns, distribution 0.972ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.001ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.973     1.908    rs485_m0/sys_clk_BUFG
    SLICE_X21Y108        FDCE                                         r  rs485_m0/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y108        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.004 f  rs485_m0/data_count_reg[1]/Q
                         net (fo=7, routed)           0.247     2.251    rs485_m0/data_count[1]
    SLICE_X22Y111        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.446 r  rs485_m0/state0_carry_i_10/O
                         net (fo=1, routed)           0.157     2.603    rs485_m0/state0_carry_i_10_n_0
    SLICE_X21Y111        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     2.781 r  rs485_m0/state0_carry_i_7/O
                         net (fo=1, routed)           0.018     2.799    rs485_m0/state0_carry_i_7_n_0
    SLICE_X21Y111        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.037 r  rs485_m0/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.065    rs485_m0/state0_carry_n_0
    SLICE_X21Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.073     3.138 r  rs485_m0/state0_carry__0/CO[2]
                         net (fo=11, routed)          0.323     3.461    rs485_m0/uart_rx_inst/CO[0]
    SLICE_X22Y109        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     3.500 r  rs485_m0/uart_rx_inst/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.197     3.697    rs485_m0/uart_tx_inst/FSM_sequential_state_reg[0]_3
    SLICE_X21Y109        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.759 r  rs485_m0/uart_tx_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.246     4.005    rs485_m0/uart_tx_inst_n_2
    SLICE_X20Y109        FDCE                                         r  rs485_m0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.826     6.627    rs485_m0/sys_clk_BUFG
    SLICE_X20Y109        FDCE                                         r  rs485_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.157     6.784    
                         clock uncertainty           -0.035     6.749    
    SLICE_X20Y109        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     6.706    rs485_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 rs485_m1/uart_rx_inst/cycle_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m1/uart_rx_inst/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.747ns (35.571%)  route 1.353ns (64.429%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 6.622 - 5.000 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.001ns, distribution 0.927ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.928     1.863    rs485_m1/uart_rx_inst/sys_clk_BUFG
    SLICE_X20Y90         FDCE                                         r  rs485_m1/uart_rx_inst/cycle_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     1.959 r  rs485_m1/uart_rx_inst/cycle_cnt_reg[7]/Q
                         net (fo=9, routed)           0.318     2.277    rs485_m1/uart_rx_inst/cycle_cnt[7]
    SLICE_X18Y91         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     2.472 f  rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_3__0/O
                         net (fo=2, routed)           0.268     2.740    rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_3__0_n_0
    SLICE_X18Y91         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.840 f  rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_2/O
                         net (fo=9, routed)           0.204     3.044    rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_2_n_0
    SLICE_X19Y89         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     3.222 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_3__2/O
                         net (fo=18, routed)          0.223     3.445    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_3__2_n_0
    SLICE_X19Y89         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     3.623 r  rs485_m1/uart_rx_inst/rx_data[7]_i_1__0/O
                         net (fo=8, routed)           0.340     3.963    rs485_m1/uart_rx_inst/rx_data_valid01_out
    SLICE_X19Y88         FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.821     6.622    rs485_m1/uart_rx_inst/sys_clk_BUFG
    SLICE_X19Y88         FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[6]/C
                         clock pessimism              0.157     6.779    
                         clock uncertainty           -0.035     6.744    
    SLICE_X19Y88         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     6.702    rs485_m1/uart_rx_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -3.963    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/uart_tx_inst/cycle_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.470ns (21.729%)  route 1.693ns (78.271%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 6.507 - 5.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.001ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.706ns (routing 0.001ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.809     1.744    rs485_m0/uart_tx_inst/sys_clk_BUFG
    SLICE_X23Y104        FDPE                                         r  rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.840 r  rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.685     2.525    rs485_m0/uart_tx_inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X22Y106        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.699 r  rs485_m0/uart_tx_inst/tx_data_latch[7]_i_1/O
                         net (fo=9, routed)           0.679     3.378    rs485_m0/uart_tx_inst/tx_data_latch0
    SLICE_X25Y104        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     3.478 f  rs485_m0/uart_tx_inst/cycle_cnt[15]_i_3__0/O
                         net (fo=16, routed)          0.259     3.737    rs485_m0/uart_tx_inst/cycle_cnt[15]_i_3__0_n_0
    SLICE_X24Y103        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.837 r  rs485_m0/uart_tx_inst/cycle_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.070     3.907    rs485_m0/uart_tx_inst/cycle_cnt[7]_i_1__0_n_0
    SLICE_X24Y103        FDCE                                         r  rs485_m0/uart_tx_inst/cycle_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.706     6.507    rs485_m0/uart_tx_inst/sys_clk_BUFG
    SLICE_X24Y103        FDCE                                         r  rs485_m0/uart_tx_inst/cycle_cnt_reg[7]/C
                         clock pessimism              0.150     6.658    
                         clock uncertainty           -0.035     6.622    
    SLICE_X24Y103        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027     6.649    rs485_m0/uart_tx_inst/cycle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/uart_tx_inst/cycle_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.408ns (18.924%)  route 1.748ns (81.076%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 6.501 - 5.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.001ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.809     1.744    rs485_m0/uart_tx_inst/sys_clk_BUFG
    SLICE_X23Y104        FDPE                                         r  rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.840 r  rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.685     2.525    rs485_m0/uart_tx_inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X22Y106        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.699 r  rs485_m0/uart_tx_inst/tx_data_latch[7]_i_1/O
                         net (fo=9, routed)           0.679     3.378    rs485_m0/uart_tx_inst/tx_data_latch0
    SLICE_X25Y104        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     3.478 f  rs485_m0/uart_tx_inst/cycle_cnt[15]_i_3__0/O
                         net (fo=16, routed)          0.307     3.785    rs485_m0/uart_tx_inst/cycle_cnt[15]_i_3__0_n_0
    SLICE_X24Y102        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.823 r  rs485_m0/uart_tx_inst/cycle_cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.077     3.900    rs485_m0/uart_tx_inst/cycle_cnt[14]_i_1__0_n_0
    SLICE_X24Y102        FDCE                                         r  rs485_m0/uart_tx_inst/cycle_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.700     6.501    rs485_m0/uart_tx_inst/sys_clk_BUFG
    SLICE_X24Y102        FDCE                                         r  rs485_m0/uart_tx_inst/cycle_cnt_reg[14]/C
                         clock pessimism              0.150     6.652    
                         clock uncertainty           -0.035     6.616    
    SLICE_X24Y102        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.027     6.643    rs485_m0/uart_tx_inst/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/uart_tx_inst/cycle_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.409ns (19.050%)  route 1.738ns (80.950%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 6.501 - 5.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.001ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.809     1.744    rs485_m0/uart_tx_inst/sys_clk_BUFG
    SLICE_X23Y104        FDPE                                         r  rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.840 r  rs485_m0/uart_tx_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.685     2.525    rs485_m0/uart_tx_inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X22Y106        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.699 r  rs485_m0/uart_tx_inst/tx_data_latch[7]_i_1/O
                         net (fo=9, routed)           0.679     3.378    rs485_m0/uart_tx_inst/tx_data_latch0
    SLICE_X25Y104        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     3.478 f  rs485_m0/uart_tx_inst/cycle_cnt[15]_i_3__0/O
                         net (fo=16, routed)          0.304     3.782    rs485_m0/uart_tx_inst/cycle_cnt[15]_i_3__0_n_0
    SLICE_X24Y102        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     3.821 r  rs485_m0/uart_tx_inst/cycle_cnt[15]_i_1__2/O
                         net (fo=1, routed)           0.070     3.891    rs485_m0/uart_tx_inst/cycle_cnt[15]_i_1__2_n_0
    SLICE_X24Y102        FDCE                                         r  rs485_m0/uart_tx_inst/cycle_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.700     6.501    rs485_m0/uart_tx_inst/sys_clk_BUFG
    SLICE_X24Y102        FDCE                                         r  rs485_m0/uart_tx_inst/cycle_cnt_reg[15]/C
                         clock pessimism              0.150     6.652    
                         clock uncertainty           -0.035     6.616    
    SLICE_X24Y102        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027     6.643    rs485_m0/uart_tx_inst/cycle_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 rs485_m0/fifo_rden_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.232ns (14.129%)  route 1.410ns (85.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 6.544 - 5.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.001ns, distribution 0.961ns)
  Clock Net Delay (Destination): 0.743ns (routing 0.001ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.962     1.897    rs485_m0/sys_clk_BUFG
    SLICE_X21Y109        FDCE                                         r  rs485_m0/fifo_rden_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.993 r  rs485_m0/fifo_rden_reg/Q
                         net (fo=5, routed)           0.872     2.865    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/rd_en
    SLICE_X27Y110        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.001 r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.538     3.539    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X0Y42         RAMB18E2                                     r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.743     6.544    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y42         RAMB18E2                                     r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.155     6.700    
                         clock uncertainty           -0.035     6.664    
    RAMB18_X0Y42         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.361     6.303    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.303    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 rs485_m1/uart_tx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m1/uart_tx_inst/cycle_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.550ns (25.629%)  route 1.596ns (74.371%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 6.616 - 5.000 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.001ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.975     1.910    rs485_m1/uart_tx_inst/sys_clk_BUFG
    SLICE_X21Y81         FDCE                                         r  rs485_m1/uart_tx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.005 r  rs485_m1/uart_tx_inst/cycle_cnt_reg[9]/Q
                         net (fo=4, routed)           0.348     2.353    rs485_m1/uart_tx_inst/cycle_cnt_reg_n_0_[9]
    SLICE_X22Y82         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     2.467 r  rs485_m1/uart_tx_inst/FSM_onehot_state[3]_i_3__0/O
                         net (fo=1, routed)           0.051     2.518    rs485_m1/uart_tx_inst/FSM_onehot_state[3]_i_3__0_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     2.582 r  rs485_m1/uart_tx_inst/FSM_onehot_state[3]_i_2__0/O
                         net (fo=8, routed)           0.429     3.011    rs485_m1/uart_tx_inst/FSM_onehot_state[3]_i_2__0_n_0
    SLICE_X23Y80         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     3.111 r  rs485_m1/uart_tx_inst/cycle_cnt[15]_i_2__1/O
                         net (fo=16, routed)          0.708     3.819    rs485_m1/uart_tx_inst/cycle_cnt[15]_i_2__1_n_0
    SLICE_X22Y83         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.996 r  rs485_m1/uart_tx_inst/cycle_cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.060     4.056    rs485_m1/uart_tx_inst/cycle_cnt[15]_i_1__0_n_0
    SLICE_X22Y83         FDCE                                         r  rs485_m1/uart_tx_inst/cycle_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.815     6.616    rs485_m1/uart_tx_inst/sys_clk_BUFG
    SLICE_X22Y83         FDCE                                         r  rs485_m1/uart_tx_inst/cycle_cnt_reg[15]/C
                         clock pessimism              0.222     6.839    
                         clock uncertainty           -0.035     6.803    
    SLICE_X22Y83         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.830    rs485_m1/uart_tx_inst/cycle_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                  2.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.216%)  route 0.062ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.417     0.891    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y107        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.931 r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.062     0.993    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[4]
    SLICE_X27Y108        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.476     1.098    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y108        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.189     0.909    
    SLICE_X27Y108        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.956    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rs485_m0/uart_tx_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/uart_tx_inst/cycle_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.053ns (38.686%)  route 0.084ns (61.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.410ns (routing 0.000ns, distribution 0.410ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.410     0.884    rs485_m0/uart_tx_inst/sys_clk_BUFG
    SLICE_X23Y102        FDCE                                         r  rs485_m0/uart_tx_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y102        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.923 r  rs485_m0/uart_tx_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=24, routed)          0.063     0.986    rs485_m0/uart_tx_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X24Y103        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     1.000 r  rs485_m0/uart_tx_inst/cycle_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.021     1.021    rs485_m0/uart_tx_inst/cycle_cnt[7]_i_1__0_n_0
    SLICE_X24Y103        FDCE                                         r  rs485_m0/uart_tx_inst/cycle_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.473     1.095    rs485_m0/uart_tx_inst/sys_clk_BUFG
    SLICE_X24Y103        FDCE                                         r  rs485_m0/uart_tx_inst/cycle_cnt_reg[7]/C
                         clock pessimism             -0.159     0.935    
    SLICE_X24Y103        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.981    rs485_m0/uart_tx_inst/cycle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rs485_m0/uart_rx_inst/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/fifo_wdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      0.483ns (routing 0.000ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.553ns (routing 0.001ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.483     0.957    rs485_m0/uart_rx_inst/sys_clk_BUFG
    SLICE_X21Y108        FDCE                                         r  rs485_m0/uart_rx_inst/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y108        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.996 r  rs485_m0/uart_rx_inst/rx_data_reg[3]/Q
                         net (fo=3, routed)           0.070     1.066    rs485_m0/rx_data[3]
    SLICE_X21Y107        FDCE                                         r  rs485_m0/fifo_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.553     1.175    rs485_m0/sys_clk_BUFG
    SLICE_X21Y107        FDCE                                         r  rs485_m0/fifo_wdata_reg[3]/C
                         clock pessimism             -0.197     0.978    
    SLICE_X21Y107        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.025    rs485_m0/fifo_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/wr_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/wr_rst_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      0.409ns (routing 0.000ns, distribution 0.409ns)
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.409     0.883    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/clk
    SLICE_X26Y83         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.922 f  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.026     0.948    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/wr_rst_reg_reg_0
    SLICE_X26Y83         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.962 r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.017     0.979    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/wr_rst_reg_i_1_n_0
    SLICE_X26Y83         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.468     1.090    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/clk
    SLICE_X26Y83         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/wr_rst_reg_reg/C
                         clock pessimism             -0.200     0.889    
    SLICE_X26Y83         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.935    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rs485_m1/tx_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m1/tx_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      0.466ns (routing 0.000ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.532ns (routing 0.001ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.466     0.940    rs485_m1/sys_clk_BUFG
    SLICE_X22Y89         FDCE                                         r  rs485_m1/tx_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.979 r  rs485_m1/tx_cnt_reg[4]/Q
                         net (fo=6, routed)           0.029     1.008    rs485_m1/tx_cnt_reg_n_0_[4]
    SLICE_X22Y89         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.023 r  rs485_m1/tx_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.015     1.038    rs485_m1/tx_cnt[4]_i_1__0_n_0
    SLICE_X22Y89         FDCE                                         r  rs485_m1/tx_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.532     1.154    rs485_m1/sys_clk_BUFG
    SLICE_X22Y89         FDCE                                         r  rs485_m1/tx_cnt_reg[4]/C
                         clock pessimism             -0.207     0.946    
    SLICE_X22Y89         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.992    rs485_m1/tx_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rs485_m1/uart_tx_inst/cycle_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m1/uart_tx_inst/cycle_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      0.478ns (routing 0.000ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.478     0.952    rs485_m1/uart_tx_inst/sys_clk_BUFG
    SLICE_X22Y81         FDCE                                         r  rs485_m1/uart_tx_inst/cycle_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.991 f  rs485_m1/uart_tx_inst/cycle_cnt_reg[0]/Q
                         net (fo=8, routed)           0.029     1.020    rs485_m1/uart_tx_inst/cycle_cnt_reg_n_0_[0]
    SLICE_X22Y81         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.034 r  rs485_m1/uart_tx_inst/cycle_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.016     1.050    rs485_m1/uart_tx_inst/cycle_cnt[0]_i_1__1_n_0
    SLICE_X22Y81         FDCE                                         r  rs485_m1/uart_tx_inst/cycle_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.547     1.169    rs485_m1/uart_tx_inst/sys_clk_BUFG
    SLICE_X22Y81         FDCE                                         r  rs485_m1/uart_tx_inst/cycle_cnt_reg[0]/C
                         clock pessimism             -0.210     0.958    
    SLICE_X22Y81         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.004    rs485_m1/uart_tx_inst/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.415     0.889    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y85         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.928 r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.072     1.000    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[7]
    SLICE_X27Y84         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.475     1.097    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y84         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.189     0.907    
    SLICE_X27Y84         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.953    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.420ns (routing 0.000ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.545ns (routing 0.001ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.420     0.894    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y107        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.933 r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.099     1.032    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X0Y42         RAMB18E2                                     r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.545     1.167    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y42         RAMB18E2                                     r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.188     0.978    
    RAMB18_X0Y42         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                      0.006     0.984    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rs485_m0/rx_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/rx_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      0.475ns (routing 0.000ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.001ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.475     0.949    rs485_m0/sys_clk_BUFG
    SLICE_X22Y112        FDCE                                         r  rs485_m0/rx_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.988 r  rs485_m0/rx_cnt_reg[4]/Q
                         net (fo=4, routed)           0.032     1.020    rs485_m0/rx_cnt_reg[4]
    SLICE_X22Y112        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.034 r  rs485_m0/rx_cnt[4]_i_1/O
                         net (fo=1, routed)           0.017     1.051    rs485_m0/rx_cnt[4]_i_1_n_0
    SLICE_X22Y112        FDCE                                         r  rs485_m0/rx_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.542     1.164    rs485_m0/sys_clk_BUFG
    SLICE_X22Y112        FDCE                                         r  rs485_m0/rx_cnt_reg[4]/C
                         clock pessimism             -0.208     0.955    
    SLICE_X22Y112        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.001    rs485_m0/rx_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.420ns (routing 0.000ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.420     0.894    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y107        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.933 r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.064     0.997    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X27Y107        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=348, routed)         0.480     1.102    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y107        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.201     0.900    
    SLICE_X27Y107        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.946    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         5.000       3.450      RAMB18_X0Y42   rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         5.000       3.450      RAMB18_X0Y42   rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         5.000       3.450      RAMB18_X0Y32   rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         5.000       3.450      RAMB18_X0Y32   rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X0Y26   sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X20Y109  rs485_m0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X20Y109  rs485_m0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X21Y109  rs485_m0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X22Y110  rs485_m0/data_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X26Y107  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y42   rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y42   rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y32   rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y32   rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y42   rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y42   rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y32   rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y32   rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.275         2.500       2.225      SLICE_X20Y109  rs485_m0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         2.500       2.225      SLICE_X20Y109  rs485_m0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y42   rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y42   rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y42   rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y32   rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y32   rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y32   rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y42   rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         2.500       1.957      RAMB18_X0Y32   rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         2.500       2.225      SLICE_X20Y109  rs485_m0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         2.500       2.225      SLICE_X20Y109  rs485_m0/FSM_sequential_state_reg[1]/C



