<!DOCTYPE html>
<html>
<head>
<link rel="stylesheet">

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Xcrg Code Coverage Report - Module </title>	
<link type="text/css" rel="stylesheet" href="cssCodeCov/mod.css">


</head>
<body>

<div class='header'>
<a  class='logo'>  </a>
<div class='header-right'>
<a href='dashboard.html'>Dashboard</a>
<a href='files.html'>Files</a>
<a href='modules.html'>Modules</a>
</div>
</div>
<br clear=all>

<div class=fader>

<div class = modHTMLlayout>

<div class = layout>

<div class = leftPane>
<div class='moduleSummary'>
<font size='2' face='verdana' padding-left:'2px'><b> Module Summary of  <div class='tooltip'> bus_matrix_wb(REGION_MAP_FLAT=132'b011 .. </b> </font> <span class='tooltiptext'> bus_matrix_wb(REGION_MAP_FLAT=132'b0111111111111111111111111111100000100000000000000000000000000000001111111111111111111111111111110) </span> </div> 
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 14px'>
<table class='moduleSummaryTable'>
<tr>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Instance count</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Statement Score</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='50px'> Branch Score</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Condition Score</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Toggle Score</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Module definition in File ID</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='90px' align='centre'> Show Coverage </td>
</tr>
<tr>
<td class='moduleSummaryTable'>5</td>
<td class='moduleSummaryTable'>100</td>
<td class='moduleSummaryTable'>90</td>
<td class='moduleSummaryTable'>0</td>
<td class='moduleSummaryTable'>41.62</td>
<td class='moduleSummaryTable'>5</td>
<td class='moduleSummaryTable' align='left'>
<label class = 'moduleLineCovContainer'>
<input type='checkbox' id='checkbox_module_linecov' onclick="checkdisplay('checkbox_module_linecov', 'module_linecov');
openFileContent('button_module_linecov');">
<span class='moduleLineCovCheckmark'> </span> </label>
 &nbsp; Statement &nbsp;
<br clear=all>
<label class = 'moduleBranchCovContainer'>
<input type='checkbox' id='checkbox_module_branchcov' onclick="checkdisplay('checkbox_module_branchcov', 'module_branchcov');
openFileContent('button_module_branchcov');">
<span class='moduleBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'moduleCondCovContainer'>
<input type='checkbox' id='checkbox_module_condcov' onclick="checkdisplay('checkbox_module_condcov', 'module_condcov');
openFileContent('button_module_condcov');">
<span class='moduleCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
<label class = 'moduleToggleCovContainer'>
<input type='checkbox' id='checkbox_module_togglecov' onclick="checkdisplay('checkbox_module_togglecov', 'module_togglecov');
openFileContent('button_module_togglecov');">
<span class='moduleToggleCovCheckmark'> </span> </label>
 &nbsp; Toggle &nbsp;
<br clear=all>
</td>
</tr>
</table>
</font>
<br clear=all>
<hr align='left' width='500'>
<br clear=all>
</div>

<div class='instancesSummary'>
<font size='2' face='verdana' padding-left:2px ><b> Summary of Instance[s] of module -  <div class='tooltip'> bus_matrix_wb(REGION_MAP_FLAT=132'b011 .. </b> </font> <span class='tooltiptext'> bus_matrix_wb(REGION_MAP_FLAT=132'b0111111111111111111111111111100000100000000000000000000000000000001111111111111111111111111111110) </span> </div> 
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 12px'>
<table class='instancesSummaryTable'>
<tr>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='90px'> Instance Name</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='60px'> Statement Score</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='50px'> Branch Score</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='60px'> Condition Score</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='66px'> Instance declaration in File ID</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='100px' align='centre'> Show Coverage </td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_bus_matrix.dut_wb </td>
<td class='instancesSummaryTable'>56</td>
<td class='instancesSummaryTable'>40</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>7</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceLineCovContainer'>
 <input type='checkbox' id='checkbox_instance1_linecov' onclick="checkdisplay('checkbox_instance1_linecov', 'instance1_linecov');
openFileContent('button_instance1_linecov');">
<span class='instanceLineCovCheckmark'> </span> </label>
 Statement 
<br clear=all>
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance1_branchcov' onclick="checkdisplay('checkbox_instance1_branchcov', 'instance1_branchcov');
openFileContent('button_instance1_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 Branch 
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance1_condcov' onclick="checkdisplay('checkbox_instance1_condcov', 'instance1_condcov');
openFileContent('button_instance1_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 Condition 
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_bus_matrix.dut_wb_mcopy1 </td>
<td class='instancesSummaryTable'>100</td>
<td class='instancesSummaryTable'>90</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>7</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceLineCovContainer'>
 <input type='checkbox' id='checkbox_instance2_linecov' onclick="checkdisplay('checkbox_instance2_linecov', 'instance2_linecov');
openFileContent('button_instance2_linecov');">
<span class='instanceLineCovCheckmark'> </span> </label>
 Statement 
<br clear=all>
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance2_branchcov' onclick="checkdisplay('checkbox_instance2_branchcov', 'instance2_branchcov');
openFileContent('button_instance2_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 Branch 
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance2_condcov' onclick="checkdisplay('checkbox_instance2_condcov', 'instance2_condcov');
openFileContent('button_instance2_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 Condition 
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_bus_matrix.dut_wb_mcopy2 </td>
<td class='instancesSummaryTable'>64</td>
<td class='instancesSummaryTable'>60</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>7</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceLineCovContainer'>
 <input type='checkbox' id='checkbox_instance3_linecov' onclick="checkdisplay('checkbox_instance3_linecov', 'instance3_linecov');
openFileContent('button_instance3_linecov');">
<span class='instanceLineCovCheckmark'> </span> </label>
 Statement 
<br clear=all>
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance3_branchcov' onclick="checkdisplay('checkbox_instance3_branchcov', 'instance3_branchcov');
openFileContent('button_instance3_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 Branch 
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance3_condcov' onclick="checkdisplay('checkbox_instance3_condcov', 'instance3_condcov');
openFileContent('button_instance3_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 Condition 
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_bus_matrix.dut_wb_mcopy3 </td>
<td class='instancesSummaryTable'>56</td>
<td class='instancesSummaryTable'>40</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>7</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceLineCovContainer'>
 <input type='checkbox' id='checkbox_instance4_linecov' onclick="checkdisplay('checkbox_instance4_linecov', 'instance4_linecov');
openFileContent('button_instance4_linecov');">
<span class='instanceLineCovCheckmark'> </span> </label>
 Statement 
<br clear=all>
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance4_branchcov' onclick="checkdisplay('checkbox_instance4_branchcov', 'instance4_branchcov');
openFileContent('button_instance4_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 Branch 
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance4_condcov' onclick="checkdisplay('checkbox_instance4_condcov', 'instance4_condcov');
openFileContent('button_instance4_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 Condition 
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_bus_matrix.dut_wb_mcopy4 </td>
<td class='instancesSummaryTable'>56</td>
<td class='instancesSummaryTable'>40</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>7</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceLineCovContainer'>
 <input type='checkbox' id='checkbox_instance5_linecov' onclick="checkdisplay('checkbox_instance5_linecov', 'instance5_linecov');
openFileContent('button_instance5_linecov');">
<span class='instanceLineCovCheckmark'> </span> </label>
 Statement 
<br clear=all>
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance5_branchcov' onclick="checkdisplay('checkbox_instance5_branchcov', 'instance5_branchcov');
openFileContent('button_instance5_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 Branch 
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance5_condcov' onclick="checkdisplay('checkbox_instance5_condcov', 'instance5_condcov');
openFileContent('button_instance5_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 Condition 
<br clear=all>
</td>
</tr>
</table>
</font>
</div>
</div>

<div class=rightPane>
<div style='display:none' id='module_linecov'>
<button class='modFileCollapsible' id='button_module_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of Module : bus_matrix_wb(REGION_MAP_FLAT=132'b0111111111111111111111111111100000100000000000000000000000000000001111111111111111111111111111110) </button> 
<div class='modFileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Statement Coverage Summary for Module : bus_matrix_wb(REGION_MAP_FLAT=132'b0111111111111111111111111111100000100000000000000000000000000000001111111111111111111111111111110)
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Lines </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>16</td>
<td class='fileScoreTable'>50</td>
<td class='fileScoreTable' bgcolor='#98FF98'>50</td>
<td class='fileScoreTable' bgcolor='#98FF98'> 0 </td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Module Name : bus_matrix_wb(REGION_MAP_FLAT=132'b0111111111111111111111111111100000100000000000000000000000000000001111111111111111111111111111110)
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Module definition in File : 5  /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_wb.sv</font>
<br clear=all>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' width=''> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegreen'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'>3415</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegreen'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'>3415</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegreen'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'>3415</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegreen'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>2282</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre> </td>
<td class='lineTable'>2282</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegreen'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'>392</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegreen'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'>392</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegreen'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'>392</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegreen'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'>392</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegreen'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'>1190</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre> </td>
<td class='lineTable'>1190</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegreen'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'>525</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegreen'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'>1330</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre> </td>
<td class='lineTable'>1330</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegreen'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'>150</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegreen'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'>150</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>

<div style='display:none' id='module_branchcov'>
<button class='modBranchCollapsible' id='button_module_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Module : bus_matrix_wb(REGION_MAP_FLAT=132'b0111111111111111111111111111100000100000000000000000000000000000001111111111111111111111111111110) </button> 
<div class='modBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Branch Coverage Summary for Module : bus_matrix_wb(REGION_MAP_FLAT=132'b0111111111111111111111111111100000100000000000000000000000000000001111111111111111111111111111110)
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>10</td>
<td class='fileScoreTable'>9</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#98FF98'>90</td>
</tr>
</table>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>import bus_matrix_pkg::*;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// File: bus_matrix_wb.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>// Module: bus_matrix_wb</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//   Wishbone Host/Slave Wrapper for the Bus Matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   Instantiates Input/Output Register Slices (optional), Decoders, and Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   to form a full N-Master x M-Slave crossbar.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   - N_MASTERS, M_SLAVES: Dimensions of the matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   - DATA_WIDTH, ADDR_WIDTH: Bus widths.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   - REGION_MAP_FLAT: Memory map configuration (passed to decoders).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>//   - INPUT/OUTPUT_PIPE_STAGES: Enable pipelining.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>//   - MASTER_SECURE_MASK: Static security attribute for each master.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>// Signals:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>//   Standard Wishbone B4 interfaces (wb_cyc, wb_stb, wb_we, wb_adr, wb_dat, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegrey'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegrey'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegrey'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegrey'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>1092</td>
<td class='lineTable'>0T 1092F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 1092</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'>1190</td>
<td class='lineTable'>98T 1092F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 1092</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegrey'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegrey'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegrey'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegrey'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegrey'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'>590</td>
<td class='lineTable'>256T 334F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'>600</td>
<td class='lineTable'>269T 331F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegrey'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegrey'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'>668</td>
<td class='lineTable'>45T 623F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 623</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>662</td>
<td class='lineTable'>30T 632F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 632</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegrey'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegrey'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='module_condcov'>
<button class='modCondCollapsible' id='button_module_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Module 1 : bus_matrix_wb(REGION_MAP_FLAT=132'b0111111111111111111111111111100000100000000000000000000000000000001111111111111111111111111111110)</button> 
<div class='modCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 No Conditions in Module 
<br clear=all>
</font>
</div>
<br clear=all>
</div>
<div style='display:none' id='module_togglecov'>
<button class='modToggleCollapsible' id='button_module_togglecov'> <font size='4' color=#9999bb> &#8376; </font>
 Toggle Coverage of Module 1 : bus_matrix_wb(REGION_MAP_FLAT=132'b0111111111111111111111111111100000100000000000000000000000000000001111111111111111111111111111110)</button> 
<div class='modToggleContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Toggle Coverage Summary for Module : bus_matrix_wb(REGION_MAP_FLAT=132'b0111111111111111111111111111100000100000000000000000000000000000001111111111111111111111111111110)
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Toggles Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Score </th>
</tr>
<tr>
<td class='fileScoreTable'>43</td>
<td class='fileScoreTable'>12</td>
<td class='fileScoreTable'>31</td>
<td class='fileScoreTable' bgcolor='#FFD2D2'>27.9</td>
</tr>
</table>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Toggle Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Total Bits </font> </td>
<td class='fileScoreTable'> <font size='2'>1564</font> </td>
<td class='fileScoreTable'> <font size='2'>651</font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>41.62</td>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Bits 0->1 </font> </td>
<td class='fileScoreTable'> <font size='2'>782</font> </td>
<td class='fileScoreTable'> <font size='2'>326 </font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>41.68</font> </td>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Bits 1->0 </font> </td>
<td class='fileScoreTable'> <font size='2'>782</font> </td>
<td class='fileScoreTable'> <font size='2'>325</font> </td>
<td class='fileScoreTable' bgcolor='#FFFFC2'> <font size='2'>41.56</font> </td>
</tr>
</table>
<br clear=all>
<div class='toggleCoverageTable'>
<table class='lineTable' id='sortable1'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:1;' width='80px' onclick='sortTable(1,0)'> LineNumber <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#FFDD99; line-height:1;' width='80px' onclick='sortTable(1,1)'> Variable Type <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' onclick='sortTable(1,2)'> Variable <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Toggle 0->1 </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Toggle 1->0 </th>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>35</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of clk</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>36</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codered'>rst_n</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>45</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of wb_ack_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>46</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [0:3]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [5:7]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [9:13]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [15:19]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [21:23]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [25:29]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [31:35]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [37:39]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [41:45]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [47:51]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [53:55]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [57:61]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>wb_dat_o [63]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>46</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of wb_dat_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>47</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'> All bits of wb_err_o</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>50</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>slv_cyc_o [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>50</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of slv_cyc_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>51</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>slv_stb_o [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>51</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of slv_stb_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>52</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>slv_we_o [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>52</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of slv_we_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>53</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>slv_adr_o [34:59]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>53</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of slv_adr_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>54</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>slv_dat_o [32:63]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>54</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of slv_dat_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>55</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>slv_sel_o [4:7]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>55</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of slv_sel_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>66</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of m_cyc</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>66</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of m_stb</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>66</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of m_we</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>66</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of m_ack</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>66</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of m_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>67</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_adr [2:31]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>67</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_adr [34:63]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>67</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of m_adr</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>68</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of m_wdat</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>68</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [0:3]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [5:7]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [9:13]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [15:19]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [21:23]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [25:29]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [31:35]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [37:39]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [41:45]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [47:51]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [53:55]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [57:61]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>m_rdat [63]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>68</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of m_rdat</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>69</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of m_sel</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>124</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>master_req_matrix [0] [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable' style='color:white;opacity:0'>124</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codegreen'>master_req_matrix [1] [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>124</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of master_req_matrix</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>125</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of master_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>129</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>GEN_DECODERS[0].s_sel [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>129</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of GEN_DECODERS[0].s_sel</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>130</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_DECODERS[0].dec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>130</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_DECODERS[0].sec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>129</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>GEN_DECODERS[1].s_sel [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>129</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of GEN_DECODERS[1].s_sel</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>130</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_DECODERS[1].dec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>130</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_DECODERS[1].sec_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>149</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>slave_req_vector [1] [0:1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>149</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of slave_req_vector</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>150</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>slave_gnt_vector [1] [0:1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>150</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of slave_gnt_vector</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>173</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>s_cyc_int [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>173</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of s_cyc_int</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>173</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>s_stb_int [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>173</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of s_stb_int</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>173</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>s_we_int [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>173</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of s_we_int</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>173</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of s_ack_int</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>173</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of s_err_int</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>174</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>s_adr_int [34:59]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>174</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of s_adr_int</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>175</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>s_wdat_int [32:63]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>175</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of s_wdat_int</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>175</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of s_rdat_int</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>176</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>s_sel_int [4:7]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>176</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of s_sel_int</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>185</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>185</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>185</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>185</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>241</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>241</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>241</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>241</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance1_linecov'>
<button class='instFileCollapsible' id='button_instance1_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of Instance 1 : tb_bus_matrix.dut_wb </button> 
<div class='instFileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Statement Coverage Summary for Instance : tb_bus_matrix.dut_wb
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Lines </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>16</td>
<td class='fileScoreTable'>50</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>28</td>
<td class='fileScoreTable' bgcolor='#FFD2D2'>22</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>56</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_bus_matrix.dut_wb
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 7 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_bus_matrix.sv &nbsp;&nbsp;  at Line Number 171</font>
<br clear=all>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' width=''> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegreen'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'>4</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegreen'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'>4</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegreen'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'>4</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegreen'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>8</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre> </td>
<td class='lineTable'>8</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codered'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codered'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codered'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codered'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegreen'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'>6</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre> </td>
<td class='lineTable'>6</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codered'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegreen'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'>12</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre> </td>
<td class='lineTable'>12</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codered'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codered'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>

<div style='display:none' id='instance2_linecov'>
<button class='instFileCollapsible' id='button_instance2_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of Instance 2 : tb_bus_matrix.dut_wb_mcopy1 </button> 
<div class='instFileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Statement Coverage Summary for Instance : tb_bus_matrix.dut_wb_mcopy1
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Lines </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>16</td>
<td class='fileScoreTable'>50</td>
<td class='fileScoreTable' bgcolor='#98FF98'>50</td>
<td class='fileScoreTable' bgcolor='#98FF98'> 0 </td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_bus_matrix.dut_wb_mcopy1
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 7 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_bus_matrix.sv &nbsp;&nbsp;  at Line Number 171</font>
<br clear=all>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' width=''> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegreen'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'>1111</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegreen'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'>1111</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegreen'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'>1111</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegreen'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>2222</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre> </td>
<td class='lineTable'>2222</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegreen'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'>98</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegreen'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'>98</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegreen'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'>98</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegreen'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'>98</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegreen'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'>1156</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre> </td>
<td class='lineTable'>1156</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegreen'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'>523</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegreen'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'>1266</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre> </td>
<td class='lineTable'>1266</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegreen'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'>75</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegreen'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'>75</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>

<div style='display:none' id='instance3_linecov'>
<button class='instFileCollapsible' id='button_instance3_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of Instance 3 : tb_bus_matrix.dut_wb_mcopy2 </button> 
<div class='instFileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Statement Coverage Summary for Instance : tb_bus_matrix.dut_wb_mcopy2
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Lines </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>16</td>
<td class='fileScoreTable'>50</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>32</td>
<td class='fileScoreTable' bgcolor='#FFD2D2'>18</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>64</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_bus_matrix.dut_wb_mcopy2
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 7 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_bus_matrix.sv &nbsp;&nbsp;  at Line Number 171</font>
<br clear=all>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' width=''> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegreen'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'>14</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegreen'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'>14</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegreen'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'>14</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegreen'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>28</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre> </td>
<td class='lineTable'>28</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codered'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codered'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codered'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codered'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegreen'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'>12</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre> </td>
<td class='lineTable'>12</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegreen'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'>2</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegreen'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'>20</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre> </td>
<td class='lineTable'>20</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codered'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codered'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>

<div style='display:none' id='instance4_linecov'>
<button class='instFileCollapsible' id='button_instance4_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of Instance 4 : tb_bus_matrix.dut_wb_mcopy3 </button> 
<div class='instFileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Statement Coverage Summary for Instance : tb_bus_matrix.dut_wb_mcopy3
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Lines </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>16</td>
<td class='fileScoreTable'>50</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>28</td>
<td class='fileScoreTable' bgcolor='#FFD2D2'>22</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>56</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_bus_matrix.dut_wb_mcopy3
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 7 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_bus_matrix.sv &nbsp;&nbsp;  at Line Number 171</font>
<br clear=all>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' width=''> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegreen'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'>6</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegreen'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'>6</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegreen'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'>6</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegreen'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>12</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre> </td>
<td class='lineTable'>12</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codered'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codered'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codered'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codered'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegreen'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'>8</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre> </td>
<td class='lineTable'>8</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codered'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegreen'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'>16</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre> </td>
<td class='lineTable'>16</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codered'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codered'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>

<div style='display:none' id='instance5_linecov'>
<button class='instFileCollapsible' id='button_instance5_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of Instance 5 : tb_bus_matrix.dut_wb_mcopy4 </button> 
<div class='instFileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Statement Coverage Summary for Instance : tb_bus_matrix.dut_wb_mcopy4
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Lines </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements</th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>16</td>
<td class='fileScoreTable'>50</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>28</td>
<td class='fileScoreTable' bgcolor='#FFD2D2'>22</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>56</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_bus_matrix.dut_wb_mcopy4
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 7 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_bus_matrix.sv &nbsp;&nbsp;  at Line Number 171</font>
<br clear=all>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' width=''> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegreen'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'>6</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegreen'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'>6</td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegreen'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'>6</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegreen'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>12</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre> </td>
<td class='lineTable'>12</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codered'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codered'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codered'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codered'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegreen'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'>8</td>
<td class='lineTable'>6</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre> </td>
<td class='lineTable'>8</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codered'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegreen'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'>16</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre> </td>
<td class='lineTable'>16</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codered'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>4</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codered'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>

<div style='display:none' id='instance1_branchcov'>
<button class='instBranchCollapsible' id='button_instance1_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 1 : tb_bus_matrix.dut_wb </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_bus_matrix.dut_wb
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>10</td>
<td class='fileScoreTable'>4</td>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>40</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_bus_matrix.dut_wb
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 7 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_bus_matrix.sv &nbsp;&nbsp;  at Line Number 171</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>import bus_matrix_pkg::*;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// File: bus_matrix_wb.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>// Module: bus_matrix_wb</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//   Wishbone Host/Slave Wrapper for the Bus Matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   Instantiates Input/Output Register Slices (optional), Decoders, and Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   to form a full N-Master x M-Slave crossbar.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   - N_MASTERS, M_SLAVES: Dimensions of the matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   - DATA_WIDTH, ADDR_WIDTH: Bus widths.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   - REGION_MAP_FLAT: Memory map configuration (passed to decoders).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>//   - INPUT/OUTPUT_PIPE_STAGES: Enable pipelining.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>//   - MASTER_SECURE_MASK: Static security attribute for each master.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>// Signals:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>//   Standard Wishbone B4 interfaces (wb_cyc, wb_stb, wb_we, wb_adr, wb_dat, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegrey'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegrey'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegrey'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegrey'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>4</td>
<td class='lineTable'>0T 4F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 4</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'>4</td>
<td class='lineTable'>0T 4F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 4</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegrey'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegrey'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegrey'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegrey'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegrey'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'>3</td>
<td class='lineTable'>0T 3F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'>3</td>
<td class='lineTable'>0T 3F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegrey'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegrey'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'>6</td>
<td class='lineTable'>0T 6F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>6</td>
<td class='lineTable'>0T 6F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 6</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegrey'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegrey'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance2_branchcov'>
<button class='instBranchCollapsible' id='button_instance2_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 2 : tb_bus_matrix.dut_wb_mcopy1 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_bus_matrix.dut_wb_mcopy1
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>10</td>
<td class='fileScoreTable'>9</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#98FF98'>90</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_bus_matrix.dut_wb_mcopy1
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 7 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_bus_matrix.sv &nbsp;&nbsp;  at Line Number 171</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>import bus_matrix_pkg::*;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// File: bus_matrix_wb.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>// Module: bus_matrix_wb</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//   Wishbone Host/Slave Wrapper for the Bus Matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   Instantiates Input/Output Register Slices (optional), Decoders, and Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   to form a full N-Master x M-Slave crossbar.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   - N_MASTERS, M_SLAVES: Dimensions of the matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   - DATA_WIDTH, ADDR_WIDTH: Bus widths.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   - REGION_MAP_FLAT: Memory map configuration (passed to decoders).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>//   - INPUT/OUTPUT_PIPE_STAGES: Enable pipelining.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>//   - MASTER_SECURE_MASK: Static security attribute for each master.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>// Signals:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>//   Standard Wishbone B4 interfaces (wb_cyc, wb_stb, wb_we, wb_adr, wb_dat, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegrey'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegrey'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegrey'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegrey'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>1062</td>
<td class='lineTable'>0T 1062F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 1062</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'>1160</td>
<td class='lineTable'>98T 1062F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 1062</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegrey'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegrey'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegrey'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegrey'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegrey'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'>573</td>
<td class='lineTable'>255T 318F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'>583</td>
<td class='lineTable'>268T 315F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegrey'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegrey'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'>636</td>
<td class='lineTable'>45T 591F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 591</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>630</td>
<td class='lineTable'>30T 600F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 600</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegrey'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegrey'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance3_branchcov'>
<button class='instBranchCollapsible' id='button_instance3_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 3 : tb_bus_matrix.dut_wb_mcopy2 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_bus_matrix.dut_wb_mcopy2
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>10</td>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable'>4</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>60</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_bus_matrix.dut_wb_mcopy2
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 7 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_bus_matrix.sv &nbsp;&nbsp;  at Line Number 171</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>import bus_matrix_pkg::*;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// File: bus_matrix_wb.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>// Module: bus_matrix_wb</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//   Wishbone Host/Slave Wrapper for the Bus Matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   Instantiates Input/Output Register Slices (optional), Decoders, and Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   to form a full N-Master x M-Slave crossbar.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   - N_MASTERS, M_SLAVES: Dimensions of the matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   - DATA_WIDTH, ADDR_WIDTH: Bus widths.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   - REGION_MAP_FLAT: Memory map configuration (passed to decoders).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>//   - INPUT/OUTPUT_PIPE_STAGES: Enable pipelining.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>//   - MASTER_SECURE_MASK: Static security attribute for each master.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>// Signals:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>//   Standard Wishbone B4 interfaces (wb_cyc, wb_stb, wb_we, wb_adr, wb_dat, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegrey'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegrey'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegrey'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegrey'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>14</td>
<td class='lineTable'>0T 14F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 14</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'>14</td>
<td class='lineTable'>0T 14F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 14</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegrey'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegrey'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegrey'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegrey'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegrey'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'>6</td>
<td class='lineTable'>1T 5F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'>6</td>
<td class='lineTable'>1T 5F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegrey'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegrey'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'>10</td>
<td class='lineTable'>0T 10F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 10</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>10</td>
<td class='lineTable'>0T 10F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 10</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegrey'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegrey'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance4_branchcov'>
<button class='instBranchCollapsible' id='button_instance4_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 4 : tb_bus_matrix.dut_wb_mcopy3 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_bus_matrix.dut_wb_mcopy3
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>10</td>
<td class='fileScoreTable'>4</td>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>40</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_bus_matrix.dut_wb_mcopy3
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 7 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_bus_matrix.sv &nbsp;&nbsp;  at Line Number 171</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>import bus_matrix_pkg::*;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// File: bus_matrix_wb.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>// Module: bus_matrix_wb</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//   Wishbone Host/Slave Wrapper for the Bus Matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   Instantiates Input/Output Register Slices (optional), Decoders, and Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   to form a full N-Master x M-Slave crossbar.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   - N_MASTERS, M_SLAVES: Dimensions of the matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   - DATA_WIDTH, ADDR_WIDTH: Bus widths.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   - REGION_MAP_FLAT: Memory map configuration (passed to decoders).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>//   - INPUT/OUTPUT_PIPE_STAGES: Enable pipelining.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>//   - MASTER_SECURE_MASK: Static security attribute for each master.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>// Signals:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>//   Standard Wishbone B4 interfaces (wb_cyc, wb_stb, wb_we, wb_adr, wb_dat, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegrey'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegrey'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegrey'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegrey'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>6</td>
<td class='lineTable'>0T 6F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'>6</td>
<td class='lineTable'>0T 6F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 6</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegrey'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegrey'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegrey'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegrey'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegrey'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'>4</td>
<td class='lineTable'>0T 4F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'>4</td>
<td class='lineTable'>0T 4F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegrey'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegrey'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'>8</td>
<td class='lineTable'>0T 8F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 8</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>8</td>
<td class='lineTable'>0T 8F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 8</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegrey'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegrey'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance5_branchcov'>
<button class='instBranchCollapsible' id='button_instance5_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 5 : tb_bus_matrix.dut_wb_mcopy4 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_bus_matrix.dut_wb_mcopy4
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>10</td>
<td class='fileScoreTable'>4</td>
<td class='fileScoreTable'>6</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>40</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_bus_matrix.dut_wb_mcopy4
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 7 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/verif/uvm/tb/tb_bus_matrix.sv &nbsp;&nbsp;  at Line Number 171</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>import bus_matrix_pkg::*;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// File: bus_matrix_wb.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>// Module: bus_matrix_wb</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//   Wishbone Host/Slave Wrapper for the Bus Matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   Instantiates Input/Output Register Slices (optional), Decoders, and Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   to form a full N-Master x M-Slave crossbar.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   - N_MASTERS, M_SLAVES: Dimensions of the matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   - DATA_WIDTH, ADDR_WIDTH: Bus widths.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   - REGION_MAP_FLAT: Memory map configuration (passed to decoders).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>//   - INPUT/OUTPUT_PIPE_STAGES: Enable pipelining.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>//   - MASTER_SECURE_MASK: Static security attribute for each master.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>// Signals:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>//   Standard Wishbone B4 interfaces (wb_cyc, wb_stb, wb_we, wb_adr, wb_dat, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   for both Master Ports (from Masters) and Slave Ports (to Slaves).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_wb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit [N_MASTERS-1:0] MASTER_SECURE_MASK = '0, // Bitmask: 1=Secure Master, 0=Non-Secure</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    // Pipielining Config</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,  // Enable Input Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0  // Enable Output Register Slices</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input logic clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    input logic rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_cyc_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_stb_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  wb_we_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       wb_adr_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*(DATA_WIDTH/8)-1:0]   wb_sel_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_ack_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       wb_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  wb_err_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_cyc_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_stb_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   slv_we_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        slv_adr_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*(DATA_WIDTH/8)-1:0]    slv_sel_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_ack_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        slv_dat_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   slv_err_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. INPUT SLICES (Master -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]                m_cyc, m_stb, m_we, m_ack, m_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*ADDR_WIDTH-1:0]     m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*DATA_WIDTH-1:0]     m_wdat, m_rdat;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS*(DATA_WIDTH/8)-1:0] m_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_IN_SLICE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>            // Wishbone is not purely Valid/Ready, but CYC/STB can map to Valid, ACK to Ready.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>            // Simplified: Just registering signals if enabled for timing break.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>            // Using register slice on Request path (CYC/STB/ADR/DAT) and Response path (ACK/DAT/ERR)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>            // NOTE: Full skid buffering WB is generic.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>            // For now, assuming direct wire if 0, simple reg if 1 (with wait state penalty).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>            if (INPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>                 // Simple Pipeline Implementation for WB Request</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= '0; m_stb[m] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m] &lt= '0; m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>                        // Stall logic omitted for brevity in this step, simple delay</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                        m_cyc[m] &lt= wb_cyc_i[m]; m_stb[m] &lt= wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                        m_we[m]  &lt= wb_we_i[m];  m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] &lt= wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                        m_wdat[m*DATA_WIDTH+:DATA_WIDTH] &lt= wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                        m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                 // Response Path </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                 always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= '0; wb_err_o[m] &lt= '0; wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_ack_o[m] &lt= m_ack[m]; wb_err_o[m] &lt= m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                         wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] &lt= m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>                // Direct Connect</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_cyc[m] = wb_cyc_i[m]; assign m_stb[m] = wb_stb_i[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_we[m]  = wb_we_i[m];  assign m_adr[m*ADDR_WIDTH+:ADDR_WIDTH] = wb_adr_i[m*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_wdat[m*DATA_WIDTH+:DATA_WIDTH] = wb_dat_i[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>                assign m_sel[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = wb_sel_i[m*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_ack_o[m] = m_ack[m]; assign wb_err_o[m] = m_err[m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>                assign wb_dat_o[m*DATA_WIDTH+:DATA_WIDTH] = m_rdat[m*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. CORE MATRIX LOGIC (using m_* signals)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>    // Decoder Outputs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_err; // Combined Dec+Sec Error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>             logic [M_SLAVES-1:0] s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>             logic dec_err, sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>             </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>             bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES), .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT), .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE), .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr[m*ADDR_WIDTH +: ADDR_WIDTH]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_cyc[m] & m_stb[m]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(MASTER_SECURE_MASK[m]), // Use static trust levels for WB</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(s_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(dec_err),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o(sec_err)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_req_matrix[m] = s_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_err[m] = dec_err | sec_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // Arbiter</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(.N_REQ(N_MASTERS), .SCHEME(0)) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(clk), .rst_n(rst_n),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(slv_cyc_o[s] & !slv_ack_i[s]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. OUPUT SLICES & MUXING (Internal -&gt Slave / Slave -&gt Internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>    // =================================================================================</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>    // Simplified: Applying Mux logic then optional slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0]                s_cyc_int, s_stb_int, s_we_int, s_ack_int, s_err_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*ADDR_WIDTH-1:0]     s_adr_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*DATA_WIDTH-1:0]     s_wdat_int, s_rdat_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES*(DATA_WIDTH/8)-1:0] s_sel_int;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Masters -&gt Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_S_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegrey'>                s_cyc_int[s] = 0; s_stb_int[s] = 0; s_we_int[s] = 0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegrey'>                s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = '0; s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = '0; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegrey'>                s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegrey'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector[s][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>6</td>
<td class='lineTable'>0T 6F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 6</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'>6</td>
<td class='lineTable'>0T 6F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 6</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegrey'>                        s_cyc_int[s] = m_cyc[i]; s_stb_int[s] = m_stb[i]; s_we_int[s] = m_we[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegrey'>                        s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH] = m_adr[i*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegrey'>                        s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH] = m_wdat[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegrey'>                        s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = m_sel[i*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>            // Output Slice</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>            if (OUTPUT_PIPE_STAGES) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= '0; slv_stb_o[s] &lt= '0; slv_we_o[s] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_cyc_o[s] &lt= s_cyc_int[s]; slv_stb_o[s] &lt= s_stb_int[s]; slv_we_o[s] &lt= s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] &lt= s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] &lt= s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'>                         slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] &lt= s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>                // Response Return Pipe (from global inputs to internal)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>                always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>                    if (!rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= '0; s_err_int[s] &lt= '0; s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                    end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                        s_ack_int[s] &lt= slv_ack_i[s]; s_err_int[s] &lt= slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                        s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] &lt= slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>            end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_cyc_o[s] = s_cyc_int[s]; assign slv_stb_o[s] = s_stb_int[s]; assign slv_we_o[s] = s_we_int[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_adr_o[s*ADDR_WIDTH+:ADDR_WIDTH] = s_adr_int[s*ADDR_WIDTH+:ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_dat_o[s*DATA_WIDTH+:DATA_WIDTH] = s_wdat_int[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>                assign slv_sel_o[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)] = s_sel_int[s*(DATA_WIDTH/8)+:(DATA_WIDTH/8)];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_ack_int[s] = slv_ack_i[s]; assign s_err_int[s] = slv_err_i[s]; </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>                assign s_rdat_int[s*DATA_WIDTH+:DATA_WIDTH] = slv_dat_i[s*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>    // Mux Return</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_M_RET</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegrey'>                 m_ack[m] = '0; m_err[m] = '0; m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegrey'>                 // $info("WB Mux Check m=%0d: master_err=%b", m, master_err[m]);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegreen'>                 if (master_err[m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'>4</td>
<td class='lineTable'>0T 4F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'>4</td>
<td class='lineTable'>0T 4F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     // $info("WB Mux: Master Error Detected for m=%0d. Asserting ERR, Deasserting ACK.", m);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegrey'>                     m_err[m] = 1'b1; m_ack[m] = 1'b1; // Error Resp: Assert ACK+ERR to satisfy simple masters/BFMs</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                 end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegrey'>                     for (int i=0; i&ltM_SLAVES; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegreen'>                         if (slave_gnt_vector[i][m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'>8</td>
<td class='lineTable'>0T 8F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 8</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'>8</td>
<td class='lineTable'>0T 8F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 8</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegrey'>                             m_ack[m] = s_ack_int[i]; m_err[m] = s_err_int[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegrey'>                             m_rdat[m*DATA_WIDTH+:DATA_WIDTH] = s_rdat_int[i*DATA_WIDTH+:DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                         end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                     end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                 end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance1_condcov'>
<button class='instCondCollapsible' id='button_instance1_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 1 : tb_bus_matrix.dut_wb </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 No Conditions in Instance 
<br clear=all>
</font>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance2_condcov'>
<button class='instCondCollapsible' id='button_instance2_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 2 : tb_bus_matrix.dut_wb_mcopy1 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 No Conditions in Instance 
<br clear=all>
</font>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance3_condcov'>
<button class='instCondCollapsible' id='button_instance3_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 3 : tb_bus_matrix.dut_wb_mcopy2 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 No Conditions in Instance 
<br clear=all>
</font>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance4_condcov'>
<button class='instCondCollapsible' id='button_instance4_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 4 : tb_bus_matrix.dut_wb_mcopy3 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 No Conditions in Instance 
<br clear=all>
</font>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance5_condcov'>
<button class='instCondCollapsible' id='button_instance5_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 5 : tb_bus_matrix.dut_wb_mcopy4 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 No Conditions in Instance 
<br clear=all>
</font>
</div>
<br clear=all>
</div>
</div>

</div>
</div>
</div>
<script type='text/javascript' src='jsCodeCov/modFileCollapse.js'></script>
<script type='text/javascript' src='jsCodeCov/instFileCollapse.js'></script>
<script type='text/javascript' src='jsCodeCov/checkdisplay.js'></script>
<script> function openFileContent(id) {document.getElementById(id).click();} </script>
<script> sortTable(1,0) </script>
</body>
</html>
