

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:32:47 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.374 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       13|       13| 65.000 ns | 65.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_12_6_s_fu_265  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_270  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_275  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_280  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_285  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_290  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_295  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_300  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_305  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_310  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_315  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_320  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_325  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_330  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_335  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_340  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_345  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     28|        -|        -|    -|
|Expression           |        -|      8|        0|      960|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     7259|    34578|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1556|      224|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     70|     8815|    35798|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      3|        1|        9|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      1|    ~0   |        3|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_12_6_s_fu_265  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_270  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_275  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_280  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_285  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_290  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_295  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_300  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_305  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_310  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_315  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_320  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_325  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_330  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_335  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_340  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    |grp_generic_sincos_12_6_s_fu_345  |generic_sincos_12_6_s  |        0|      2|  427|  2034|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |Total                             |                       |        0|     34| 7259| 34578|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------------+------------------------------------------------+-----------------------+
    |                      Instance                      |                     Module                     |       Expression      |
    +----------------------------------------------------+------------------------------------------------+-----------------------+
    |myproject_am_addmul_13s_13s_18s_32_1_1_U28          |myproject_am_addmul_13s_13s_18s_32_1_1          |     (i0 + i1) * i2    |
    |myproject_am_addmul_7s_12s_26_1_1_U22               |myproject_am_addmul_7s_12s_26_1_1               | (i0 + i1) * (i0 + i1) |
    |myproject_am_addmul_8s_8s_9s_18_1_1_U24             |myproject_am_addmul_8s_8s_9s_18_1_1             |     (i0 + i1) * i2    |
    |myproject_ama_addmuladd_8s_8s_5ns_8s_13_1_1_U29     |myproject_ama_addmuladd_8s_8s_5ns_8s_13_1_1     |  i0 + i1 * (i2 + i3)  |
    |myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1_U26  |myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1  |  i0 - (i1 + i2) * i3  |
    |myproject_mac_muladd_12s_12s_13s_18_1_1_U17         |myproject_mac_muladd_12s_12s_13s_18_1_1         |      i0 + i1 * i1     |
    |myproject_mac_muladd_12s_24s_24ns_24_1_1_U18        |myproject_mac_muladd_12s_24s_24ns_24_1_1        |      i0 * i1 + i2     |
    |myproject_mac_muladd_13s_20s_25s_30_1_1_U32         |myproject_mac_muladd_13s_20s_25s_30_1_1         |      i0 + i1 * i2     |
    |myproject_mac_muladd_6ns_8s_10s_13_1_1_U25          |myproject_mac_muladd_6ns_8s_10s_13_1_1          |      i0 + i1 * i2     |
    |myproject_mac_muladd_7ns_12s_14ns_18_1_1_U12        |myproject_mac_muladd_7ns_12s_14ns_18_1_1        |      i0 + i1 * i2     |
    |myproject_mac_muladd_7s_12s_18ns_18_1_1_U7          |myproject_mac_muladd_7s_12s_18ns_18_1_1         |      i0 * i1 + i2     |
    |myproject_mac_muladd_7s_12s_18s_18_1_1_U20          |myproject_mac_muladd_7s_12s_18s_18_1_1          |      i0 + i1 * i2     |
    |myproject_mac_muladd_8s_26s_25s_30_1_1_U34          |myproject_mac_muladd_8s_26s_25s_30_1_1          |      i0 + i1 * i2     |
    |myproject_mac_muladd_8s_8s_11s_16_1_1_U23           |myproject_mac_muladd_8s_8s_11s_16_1_1           |      i0 + i1 * i1     |
    |myproject_mac_muladd_8s_8s_15s_16_1_1_U31           |myproject_mac_muladd_8s_8s_15s_16_1_1           |      i0 * i0 + i1     |
    |myproject_mac_muladd_8s_8s_19s_20_1_1_U30           |myproject_mac_muladd_8s_8s_19s_20_1_1           |      i0 * i0 + i1     |
    |myproject_mac_muladd_9ns_24s_24ns_24_1_1_U14        |myproject_mac_muladd_9ns_24s_24ns_24_1_1        |      i0 * i1 + i2     |
    |myproject_mul_mul_10ns_12s_18_1_1_U15               |myproject_mul_mul_10ns_12s_18_1_1               |        i0 * i1        |
    |myproject_mul_mul_10s_16s_26_1_1_U33                |myproject_mul_mul_10s_16s_26_1_1                |        i0 * i1        |
    |myproject_mul_mul_12s_12s_18_1_1_U8                 |myproject_mul_mul_12s_12s_18_1_1                |        i0 * i0        |
    |myproject_mul_mul_12s_12s_24_1_1_U10                |myproject_mul_mul_12s_12s_24_1_1                |        i0 * i0        |
    |myproject_mul_mul_12s_12s_24_1_1_U13                |myproject_mul_mul_12s_12s_24_1_1                |        i0 * i0        |
    |myproject_mul_mul_16s_27s_42_1_1_U27                |myproject_mul_mul_16s_27s_42_1_1                |        i0 * i1        |
    |myproject_mul_mul_18s_18s_36_1_1_U16                |myproject_mul_mul_18s_18s_36_1_1                |        i0 * i0        |
    |myproject_mul_mul_19s_19s_36_1_1_U9                 |myproject_mul_mul_19s_19s_36_1_1                |        i0 * i0        |
    |myproject_mul_mul_7ns_12s_18_1_1_U19                |myproject_mul_mul_7ns_12s_18_1_1                |        i0 * i1        |
    |myproject_mul_mul_7ns_12s_18_1_1_U21                |myproject_mul_mul_7ns_12s_18_1_1                |        i0 * i1        |
    |myproject_mul_mul_9ns_12s_18_1_1_U11                |myproject_mul_mul_9ns_12s_18_1_1                |        i0 * i1        |
    +----------------------------------------------------+------------------------------------------------+-----------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_3_fu_1232_p2                |     *    |      2|  0|  20|           8|          32|
    |mul_ln700_1_fu_1221_p2                 |     *    |      2|  0|  26|          13|          42|
    |r_V_37_fu_635_p2                       |     *    |      2|  0|  24|           8|          36|
    |r_V_43_fu_756_p2                       |     *    |      2|  0|  24|           9|          36|
    |add_ln1192_15_fu_570_p2                |     +    |      0|  0|  18|          13|          19|
    |add_ln1192_17_fu_976_p2                |     +    |      0|  0|  18|          30|          30|
    |add_ln1192_18_fu_1023_p2               |     +    |      0|  0|  18|          30|          30|
    |add_ln1192_19_fu_1071_p2               |     +    |      0|  0|  18|          30|          30|
    |add_ln1192_28_fu_586_p2                |     +    |      0|  0|  18|          18|          18|
    |add_ln1192_30_fu_580_p2                |     +    |      0|  0|  18|          14|          18|
    |add_ln1192_7_fu_456_p2                 |     +    |      0|  0|  25|          11|          18|
    |add_ln1192_8_fu_433_p2                 |     +    |      0|  0|  25|          18|          18|
    |add_ln1192_fu_1124_p2                  |     +    |      0|  0|  18|           8|          13|
    |grp_generic_sincos_12_6_s_fu_305_in_V  |     +    |      0|  0|  19|           7|          12|
    |grp_generic_sincos_12_6_s_fu_315_in_V  |     +    |      0|  0|  19|          12|          12|
    |grp_generic_sincos_12_6_s_fu_340_in_V  |     +    |      0|  0|  19|           7|          12|
    |r_V_34_fu_1005_p2                      |     +    |      0|  0|  21|          14|          14|
    |r_V_35_fu_520_p2                       |     +    |      0|  0|  25|          18|          18|
    |r_V_36_fu_550_p2                       |     +    |      0|  0|  25|          18|          18|
    |r_V_38_fu_1053_p2                      |     +    |      0|  0|  21|          14|          14|
    |ret_V_10_fu_904_p2                     |     +    |      0|  0|  16|           7|           9|
    |ret_V_13_fu_857_p2                     |     +    |      0|  0|  18|          16|          16|
    |ret_V_1_fu_886_p2                      |     +    |      0|  0|  18|          17|          27|
    |ret_V_22_fu_1175_p2                    |     +    |      0|  0|  18|          15|          20|
    |ret_V_28_fu_1272_p2                    |     +    |      0|  0|  17|           4|          10|
    |ret_V_33_fu_774_p2                     |     +    |      0|  0|  25|          12|          18|
    |ret_V_35_fu_618_p2                     |     +    |      0|  0|  18|          14|          18|
    |ret_V_36_fu_1238_p2                    |     +    |      0|  0|  43|          31|          36|
    |ret_V_37_fu_473_p2                     |     +    |      0|  0|  25|          14|          18|
    |ret_V_39_fu_1077_p2                    |     +    |      0|  0|  18|          25|          30|
    |ret_V_40_fu_664_p2                     |     +    |      0|  0|  31|          24|          24|
    |ret_V_42_fu_1099_p2                    |     +    |      0|  0|  20|          13|          13|
    |ret_V_44_fu_1170_p2                    |     +    |      0|  0|  18|          20|          20|
    |r_V_31_fu_937_p2                       |     -    |      0|  0|  18|          17|          17|
    |r_V_32_fu_817_p2                       |     -    |      0|  0|  18|          16|          16|
    |r_V_33_fu_847_p2                       |     -    |      0|  0|  19|          12|          12|
    |r_V_40_fu_735_p2                       |     -    |      0|  0|  24|          17|          17|
    |r_V_41_fu_1184_p2                      |     -    |      0|  0|  16|           1|           9|
    |ret_V_32_fu_1118_p2                    |     -    |      0|  0|  18|          13|          13|
    |ret_V_34_fu_1297_p2                    |     -    |      0|  0|  49|          42|          42|
    |ret_V_38_fu_564_p2                     |     -    |      0|  0|  18|          19|          19|
    |ret_V_47_fu_1212_p2                    |     -    |      0|  0|  16|           9|           9|
    |sub_ln1118_fu_931_p2                   |     -    |      0|  0|  18|           1|          17|
    |sub_ln1192_fu_613_p2                   |     -    |      0|  0|  18|          18|          18|
    |sub_ln1193_fu_880_p2                   |     -    |      0|  0|  18|          27|          27|
    |ap_block_pp0_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      8|  0| 960|         707|         919|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  192|        384|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  195|        390|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add_ln1192_12_reg_1765              |   13|   0|   13|          0|
    |add_ln1192_8_reg_1599               |   18|   0|   18|          0|
    |add_ln1192_reg_1816                 |   13|   0|   13|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |mul_ln1118_5_reg_1659               |   36|   0|   36|          0|
    |mul_ln1118_reg_1614                 |   36|   0|   36|          0|
    |mul_ln1192_2_reg_1694               |   18|   0|   18|          0|
    |mul_ln700_1_reg_1846                |   42|   0|   42|          0|
    |mul_ln700_3_reg_1624                |   18|   0|   18|          0|
    |mul_ln700_reg_1811                  |   42|   0|   42|          0|
    |mul_ln728_reg_1745                  |   18|   0|   18|          0|
    |outsin_V_10_reg_1786                |    8|   0|    8|          0|
    |outsin_V_13_reg_1714                |    8|   0|    8|          0|
    |outsin_V_16_reg_1866                |    8|   0|    8|          0|
    |outsin_V_19_reg_1724                |    8|   0|    8|          0|
    |outsin_V_20_reg_1729                |    8|   0|    8|          0|
    |outsin_V_21_reg_1796                |    8|   0|    8|          0|
    |outsin_V_22_reg_1801                |    8|   0|    8|          0|
    |outsin_V_24_reg_1806                |    8|   0|    8|          0|
    |outsin_V_5_reg_1709                 |    8|   0|    8|          0|
    |outsin_V_5_reg_1709_pp0_iter9_reg   |    8|   0|    8|          0|
    |outsin_V_6_reg_1770                 |    8|   0|    8|          0|
    |outsin_V_6_reg_1770_pp0_iter11_reg  |    8|   0|    8|          0|
    |outsin_V_9_reg_1781                 |    8|   0|    8|          0|
    |outsin_V_reg_1719                   |    8|   0|    8|          0|
    |p_Val2_13_reg_1546                  |   12|   0|   12|          0|
    |p_Val2_13_reg_1546_pp0_iter1_reg    |   12|   0|   12|          0|
    |p_Val2_1_reg_1560                   |   12|   0|   12|          0|
    |p_Val2_4_reg_1574                   |   12|   0|   12|          0|
    |p_Val2_5_reg_1580                   |   12|   0|   12|          0|
    |p_Val2_s_reg_1539                   |   12|   0|   12|          0|
    |r_V_19_reg_1619                     |   24|   0|   24|          0|
    |r_V_28_reg_1861                     |   26|   0|   26|          0|
    |r_V_30_reg_1734                     |   12|   0|   13|          1|
    |r_V_30_reg_1734_pp0_iter10_reg      |   12|   0|   13|          1|
    |r_V_5_reg_1639                      |   24|   0|   24|          0|
    |r_V_7_reg_1760                      |   18|   0|   18|          0|
    |r_V_8_reg_1821                      |   32|   0|   32|          0|
    |ret_V_13_reg_1740                   |   15|   0|   16|          1|
    |ret_V_18_reg_1826                   |   13|   0|   13|          0|
    |ret_V_1_reg_1750                    |   27|   0|   27|          0|
    |ret_V_22_reg_1831                   |   20|   0|   20|          0|
    |ret_V_24_reg_1836                   |   16|   0|   16|          0|
    |ret_V_25_reg_1634                   |   18|   0|   18|          0|
    |ret_V_3_reg_1755                    |   16|   0|   16|          0|
    |ret_V_42_reg_1791                   |   13|   0|   13|          0|
    |ret_V_47_reg_1841                   |    9|   0|    9|          0|
    |sext_ln728_1_reg_1593               |   18|   0|   18|          0|
    |sext_ln728_reg_1553                 |   18|   0|   18|          0|
    |trunc_ln708_10_reg_1856             |   12|   0|   12|          0|
    |trunc_ln708_13_reg_1689             |   12|   0|   12|          0|
    |trunc_ln708_14_reg_1664             |   12|   0|   12|          0|
    |trunc_ln708_1_reg_1669              |   12|   0|   12|          0|
    |trunc_ln708_2_reg_1699              |   12|   0|   12|          0|
    |trunc_ln708_6_reg_1851              |   12|   0|   12|          0|
    |trunc_ln708_7_reg_1609              |   12|   0|   12|          0|
    |trunc_ln708_8_reg_1649              |   12|   0|   12|          0|
    |trunc_ln708_9_reg_1776              |   12|   0|   12|          0|
    |trunc_ln708_s_reg_1654              |   12|   0|   12|          0|
    |trunc_ln_reg_1569                   |   12|   0|   12|          0|
    |x_V_ap_vld_preg                     |    1|   0|    1|          0|
    |x_V_preg                            |  192|   0|  192|          0|
    |outsin_V_13_reg_1714                |   64|  32|    8|          0|
    |p_Val2_1_reg_1560                   |   64|  32|   12|          0|
    |p_Val2_4_reg_1574                   |   64|  32|   12|          0|
    |p_Val2_5_reg_1580                   |   64|  32|   12|          0|
    |p_Val2_s_reg_1539                   |   64|  32|   12|          0|
    |sext_ln728_1_reg_1593               |   64|  32|   18|          0|
    |trunc_ln708_9_reg_1776              |   64|  32|   12|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1556| 224| 1197|          3|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  192|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   12|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   12|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   12|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   12|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   12|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 15 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %p_Val2_13 to i18" [firmware/myproject.cpp:53]   --->   Operation 18 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_1, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 20 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1193 = mul i18 -39, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 21 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = add i18 %mul_ln1193, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 22 'add' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_30, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:50]   --->   Operation 24 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 25 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i12 %p_Val2_s to i18" [firmware/myproject.cpp:52]   --->   Operation 26 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_5, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 27 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i18 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 28 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln1192_8 = add i18 %mul_ln1192_5, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 29 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_PartSelect.i11.i192.i32.i32(i192 %x_V_read, i32 36, i32 46)" [firmware/myproject.cpp:51]   --->   Operation 30 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_V_s = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %tmp_6, i7 0)" [firmware/myproject.cpp:51]   --->   Operation 31 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln1192_7 = add i18 -896, %r_V_s" [firmware/myproject.cpp:51]   --->   Operation 32 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_7, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 33 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [9/9] (3.57ns)   --->   "%outsin_V_5 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 34 'call' 'outsin_V_5' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%ret_V_37 = add i18 -4544, %mul_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 35 'add' 'ret_V_37' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_37, i32 6, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 36 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_18 = sext i12 %p_Val2_1 to i24" [firmware/myproject.cpp:52]   --->   Operation 37 'sext' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i12 %p_Val2_1 to i18" [firmware/myproject.cpp:54]   --->   Operation 38 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_1, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 39 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i17 %shl_ln1118_7 to i18" [firmware/myproject.cpp:52]   --->   Operation 40 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 41 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i15 %shl_ln1118_8 to i18" [firmware/myproject.cpp:52]   --->   Operation 42 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%r_V_35 = add i18 %sext_ln1118_14, %sext_ln1118_15" [firmware/myproject.cpp:52]   --->   Operation 43 'add' 'r_V_35' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_13, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 44 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i17 %shl_ln1118_9 to i18" [firmware/myproject.cpp:52]   --->   Operation 45 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_13, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 46 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i15 %shl_ln1118_s to i18" [firmware/myproject.cpp:52]   --->   Operation 47 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%r_V_36 = add i18 %sext_ln1118_16, %sext_ln1118_17" [firmware/myproject.cpp:52]   --->   Operation 48 'add' 'r_V_36' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i18 %r_V_35 to i19" [firmware/myproject.cpp:52]   --->   Operation 49 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i18 %r_V_36 to i19" [firmware/myproject.cpp:52]   --->   Operation 50 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_38 = sub i19 %sext_ln703_6, %sext_ln703_7" [firmware/myproject.cpp:52]   --->   Operation 51 'sub' 'ret_V_38' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_15 = add i19 4096, %ret_V_38" [firmware/myproject.cpp:52]   --->   Operation 52 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i19 %add_ln1192_15 to i36" [firmware/myproject.cpp:52]   --->   Operation 53 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i36 %sext_ln1118_18, %sext_ln1118_18" [firmware/myproject.cpp:52]   --->   Operation 54 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i24 %r_V_18, %r_V_18" [firmware/myproject.cpp:53]   --->   Operation 55 'mul' 'r_V_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i18 210, %sext_ln703_5" [firmware/myproject.cpp:53]   --->   Operation 56 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i18 -6976, %r_V_s" [firmware/myproject.cpp:54]   --->   Operation 57 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i18 %lhs_V_1, %add_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 58 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_28, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 59 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [9/9] (3.57ns)   --->   "%outsin_V_13 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 60 'call' 'outsin_V_13' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 61 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln703_1 = mul i18 59, %sext_ln703_5" [firmware/myproject.cpp:54]   --->   Operation 61 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = add i18 4096, %mul_ln703_1" [firmware/myproject.cpp:54]   --->   Operation 62 'add' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 63 [9/9] (3.57ns)   --->   "%outsin_V = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 63 'call' 'outsin_V' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_4 = sext i12 %p_Val2_4 to i24" [firmware/myproject.cpp:50]   --->   Operation 64 'sext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i24 %r_V_4, %r_V_4" [firmware/myproject.cpp:50]   --->   Operation 65 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [9/9] (3.57ns)   --->   "%outsin_V_19 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 66 'call' 'outsin_V_19' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_13, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 67 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i18 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 68 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_35 = add i18 -6400, %sub_ln1192" [firmware/myproject.cpp:51]   --->   Operation 69 'add' 'ret_V_35' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_35, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 70 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [9/9] (3.57ns)   --->   "%outsin_V_20 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 71 'call' 'outsin_V_20' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [8/9] (4.27ns)   --->   "%outsin_V_5 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 72 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 73 [9/9] (3.57ns)   --->   "%outsin_V_7 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 73 'call' 'outsin_V_7' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 74 [1/1] (3.07ns)   --->   "%r_V_37 = mul i36 156, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 74 'mul' 'r_V_37' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %r_V_37, i32 24, i32 35)" [firmware/myproject.cpp:52]   --->   Operation 75 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_2 = mul i24 210, %r_V_19" [firmware/myproject.cpp:53]   --->   Operation 76 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln700_3, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 77 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i24 %mul_ln700_2, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 78 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i18 420, %sext_ln728" [firmware/myproject.cpp:53]   --->   Operation 79 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln728_1, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 80 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.83ns)   --->   "%ret_V_40 = add i24 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 81 'add' 'ret_V_40' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_40, i32 12, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 82 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [8/9] (4.27ns)   --->   "%outsin_V_13 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 83 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i18 %ret_V_25 to i36" [firmware/myproject.cpp:54]   --->   Operation 84 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i36 %sext_ln1118_23, %sext_ln1118_23" [firmware/myproject.cpp:54]   --->   Operation 85 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_7 = mul i18 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 86 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i18 -2112, %mul_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 87 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_46, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 88 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 89 [8/9] (4.27ns)   --->   "%outsin_V = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 89 'call' 'outsin_V' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_6 = sext i12 %p_Val2_s to i24" [firmware/myproject.cpp:50]   --->   Operation 90 'sext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.49ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln1192 = mul i24 %r_V_6, %r_V_5" [firmware/myproject.cpp:50]   --->   Operation 91 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %p_Val2_5, i12 0)" [firmware/myproject.cpp:50]   --->   Operation 92 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_31 = add i24 %mul_ln1192, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 93 'add' 'ret_V_31' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_31, i32 12, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 94 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [8/9] (4.27ns)   --->   "%outsin_V_19 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 95 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 96 [8/9] (4.27ns)   --->   "%outsin_V_20 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 96 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %p_Val2_5 to i17" [firmware/myproject.cpp:51]   --->   Operation 97 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [7/9] (4.27ns)   --->   "%outsin_V_5 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 98 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [9/9] (3.57ns)   --->   "%outsin_V_6 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 99 'call' 'outsin_V_6' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [8/9] (4.27ns)   --->   "%outsin_V_7 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 100 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 101 [9/9] (3.57ns)   --->   "%outsin_V_8 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 101 'call' 'outsin_V_8' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 102 [1/1] (0.74ns)   --->   "%add_ln703 = add i12 -45, %p_Val2_13" [firmware/myproject.cpp:53]   --->   Operation 102 'add' 'add_ln703' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [9/9] (3.57ns)   --->   "%outsin_V_9 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 103 'call' 'outsin_V_9' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 104 [9/9] (3.57ns)   --->   "%outsin_V_10 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 104 'call' 'outsin_V_10' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 105 [1/1] (0.74ns)   --->   "%add_ln703_1 = add i12 %p_Val2_5, %p_Val2_13" [firmware/myproject.cpp:53]   --->   Operation 105 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [9/9] (3.57ns)   --->   "%outsin_V_21 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 106 'call' 'outsin_V_21' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_5, i4 0)" [firmware/myproject.cpp:54]   --->   Operation 107 'bitconcatenate' 'shl_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i16 %shl_ln1118_12 to i17" [firmware/myproject.cpp:54]   --->   Operation 108 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.78ns)   --->   "%r_V_40 = sub i17 %sext_ln1118_22, %sext_ln1118_2" [firmware/myproject.cpp:54]   --->   Operation 109 'sub' 'r_V_40' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i11 @_ssdm_op_PartSelect.i11.i17.i32.i32(i17 %r_V_40, i32 6, i32 16)" [firmware/myproject.cpp:54]   --->   Operation 110 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i11 %trunc_ln708_11 to i12" [firmware/myproject.cpp:54]   --->   Operation 111 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [9/9] (3.57ns)   --->   "%outsin_V_22 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 112 'call' 'outsin_V_22' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [7/9] (4.27ns)   --->   "%outsin_V_13 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 113 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [1/1] (3.07ns)   --->   "%r_V_43 = mul i36 293, %mul_ln1118_5" [firmware/myproject.cpp:54]   --->   Operation 114 'mul' 'r_V_43' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %r_V_43, i32 24, i32 35)" [firmware/myproject.cpp:54]   --->   Operation 115 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [9/9] (3.57ns)   --->   "%outsin_V_24 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 116 'call' 'outsin_V_24' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.27>
ST_4 : Operation 117 [7/9] (4.27ns)   --->   "%outsin_V = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 117 'call' 'outsin_V' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [9/9] (3.57ns)   --->   "%outsin_V_17 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 118 'call' 'outsin_V_17' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i18 49, %sext_ln728_1" [firmware/myproject.cpp:50]   --->   Operation 119 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [7/9] (4.27ns)   --->   "%outsin_V_19 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 120 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [7/9] (4.27ns)   --->   "%outsin_V_20 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 121 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [6/9] (4.27ns)   --->   "%outsin_V_5 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 122 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [8/9] (4.27ns)   --->   "%outsin_V_6 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 123 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [7/9] (4.27ns)   --->   "%outsin_V_7 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 124 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [8/9] (4.27ns)   --->   "%outsin_V_8 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 125 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [8/9] (4.27ns)   --->   "%outsin_V_9 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 126 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [8/9] (4.27ns)   --->   "%outsin_V_10 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 127 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [8/9] (4.27ns)   --->   "%outsin_V_21 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 128 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [8/9] (4.27ns)   --->   "%outsin_V_22 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 129 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [6/9] (4.27ns)   --->   "%outsin_V_13 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 130 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [9/9] (3.57ns)   --->   "%outsin_V_23 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 131 'call' 'outsin_V_23' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [8/9] (4.27ns)   --->   "%outsin_V_24 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 132 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.32>
ST_5 : Operation 133 [6/9] (4.27ns)   --->   "%outsin_V = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 133 'call' 'outsin_V' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [8/9] (4.27ns)   --->   "%outsin_V_17 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 134 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %p_Val2_5 to i18" [firmware/myproject.cpp:50]   --->   Operation 135 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_1 = mul i18 -49, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 136 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 137 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i18 %mul_ln1192_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 137 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [1/1] (0.79ns)   --->   "%ret_V_33 = add i18 3136, %add_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 138 'add' 'ret_V_33' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_33, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 139 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [6/9] (4.27ns)   --->   "%outsin_V_19 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 140 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [6/9] (4.27ns)   --->   "%outsin_V_20 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 141 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 142 [5/9] (4.27ns)   --->   "%outsin_V_5 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 142 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [7/9] (4.27ns)   --->   "%outsin_V_6 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 143 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 144 [6/9] (4.27ns)   --->   "%outsin_V_7 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 144 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [7/9] (4.27ns)   --->   "%outsin_V_8 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 145 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [7/9] (4.27ns)   --->   "%outsin_V_9 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 146 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 147 [7/9] (4.27ns)   --->   "%outsin_V_10 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 147 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [7/9] (4.27ns)   --->   "%outsin_V_21 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 148 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [7/9] (4.27ns)   --->   "%outsin_V_22 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 149 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 150 [5/9] (4.27ns)   --->   "%outsin_V_13 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 150 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 151 [8/9] (4.27ns)   --->   "%outsin_V_23 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 151 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 152 [7/9] (4.27ns)   --->   "%outsin_V_24 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 152 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 153 [1/1] (0.74ns)   --->   "%add_ln703_2 = add i12 94, %p_Val2_1" [firmware/myproject.cpp:54]   --->   Operation 153 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [9/9] (3.57ns)   --->   "%outsin_V_16 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 154 'call' 'outsin_V_16' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.27>
ST_6 : Operation 155 [5/9] (4.27ns)   --->   "%outsin_V = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 155 'call' 'outsin_V' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [7/9] (4.27ns)   --->   "%outsin_V_17 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 156 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 157 [9/9] (3.57ns)   --->   "%outsin_V_18 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 157 'call' 'outsin_V_18' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [5/9] (4.27ns)   --->   "%outsin_V_19 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 158 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [5/9] (4.27ns)   --->   "%outsin_V_20 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 159 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 160 [4/9] (4.27ns)   --->   "%outsin_V_5 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 160 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 161 [6/9] (4.27ns)   --->   "%outsin_V_6 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 161 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 162 [5/9] (4.27ns)   --->   "%outsin_V_7 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 162 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 163 [6/9] (4.27ns)   --->   "%outsin_V_8 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 163 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 164 [6/9] (4.27ns)   --->   "%outsin_V_9 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 164 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 165 [6/9] (4.27ns)   --->   "%outsin_V_10 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 165 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [6/9] (4.27ns)   --->   "%outsin_V_21 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 166 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 167 [6/9] (4.27ns)   --->   "%outsin_V_22 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 167 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 168 [4/9] (4.27ns)   --->   "%outsin_V_13 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 168 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 169 [7/9] (4.27ns)   --->   "%outsin_V_23 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 169 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 170 [6/9] (4.27ns)   --->   "%outsin_V_24 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 170 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 171 [8/9] (4.27ns)   --->   "%outsin_V_16 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 171 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.27>
ST_7 : Operation 172 [4/9] (4.27ns)   --->   "%outsin_V = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 172 'call' 'outsin_V' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 173 [6/9] (4.27ns)   --->   "%outsin_V_17 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 173 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [8/9] (4.27ns)   --->   "%outsin_V_18 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 174 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [4/9] (4.27ns)   --->   "%outsin_V_19 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 175 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 176 [4/9] (4.27ns)   --->   "%outsin_V_20 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 176 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [3/9] (4.27ns)   --->   "%outsin_V_5 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 177 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 178 [5/9] (4.27ns)   --->   "%outsin_V_6 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 178 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 179 [4/9] (4.27ns)   --->   "%outsin_V_7 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 179 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 180 [5/9] (4.27ns)   --->   "%outsin_V_8 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 180 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 181 [5/9] (4.27ns)   --->   "%outsin_V_9 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 181 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 182 [5/9] (4.27ns)   --->   "%outsin_V_10 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 182 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 183 [5/9] (4.27ns)   --->   "%outsin_V_21 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 183 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 184 [5/9] (4.27ns)   --->   "%outsin_V_22 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 184 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 185 [3/9] (4.27ns)   --->   "%outsin_V_13 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 185 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 186 [6/9] (4.27ns)   --->   "%outsin_V_23 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 186 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 187 [5/9] (4.27ns)   --->   "%outsin_V_24 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 187 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 188 [7/9] (4.27ns)   --->   "%outsin_V_16 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 188 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.27>
ST_8 : Operation 189 [3/9] (4.27ns)   --->   "%outsin_V = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 189 'call' 'outsin_V' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 190 [5/9] (4.27ns)   --->   "%outsin_V_17 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 190 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 191 [7/9] (4.27ns)   --->   "%outsin_V_18 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 191 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 192 [3/9] (4.27ns)   --->   "%outsin_V_19 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 192 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 193 [3/9] (4.27ns)   --->   "%outsin_V_20 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 193 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 194 [2/9] (4.27ns)   --->   "%outsin_V_5 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 194 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 195 [4/9] (4.27ns)   --->   "%outsin_V_6 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 195 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 196 [3/9] (4.27ns)   --->   "%outsin_V_7 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 196 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 197 [4/9] (4.27ns)   --->   "%outsin_V_8 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 197 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 198 [4/9] (4.27ns)   --->   "%outsin_V_9 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 198 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 199 [4/9] (4.27ns)   --->   "%outsin_V_10 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 199 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 200 [4/9] (4.27ns)   --->   "%outsin_V_21 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 200 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 201 [4/9] (4.27ns)   --->   "%outsin_V_22 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 201 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 202 [2/9] (4.27ns)   --->   "%outsin_V_13 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 202 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 203 [5/9] (4.27ns)   --->   "%outsin_V_23 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 203 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 204 [4/9] (4.27ns)   --->   "%outsin_V_24 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 204 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 205 [6/9] (4.27ns)   --->   "%outsin_V_16 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 205 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.27>
ST_9 : Operation 206 [2/9] (4.27ns)   --->   "%outsin_V = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 206 'call' 'outsin_V' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 207 [4/9] (4.27ns)   --->   "%outsin_V_17 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 207 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 208 [6/9] (4.27ns)   --->   "%outsin_V_18 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 208 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 209 [2/9] (4.27ns)   --->   "%outsin_V_19 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 209 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 210 [2/9] (4.27ns)   --->   "%outsin_V_20 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 210 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 211 [1/9] (2.07ns)   --->   "%outsin_V_5 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 211 'call' 'outsin_V_5' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 212 [3/9] (4.27ns)   --->   "%outsin_V_6 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 212 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 213 [2/9] (4.27ns)   --->   "%outsin_V_7 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 213 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 214 [3/9] (4.27ns)   --->   "%outsin_V_8 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 214 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 215 [3/9] (4.27ns)   --->   "%outsin_V_9 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 215 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 216 [3/9] (4.27ns)   --->   "%outsin_V_10 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 216 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 217 [3/9] (4.27ns)   --->   "%outsin_V_21 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 217 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 218 [3/9] (4.27ns)   --->   "%outsin_V_22 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 218 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 219 [1/9] (2.07ns)   --->   "%outsin_V_13 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 219 'call' 'outsin_V_13' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 220 [4/9] (4.27ns)   --->   "%outsin_V_23 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 220 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 221 [3/9] (4.27ns)   --->   "%outsin_V_24 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 221 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 222 [5/9] (4.27ns)   --->   "%outsin_V_16 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 222 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.27>
ST_10 : Operation 223 [1/9] (2.07ns)   --->   "%outsin_V = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 223 'call' 'outsin_V' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 224 [3/9] (4.27ns)   --->   "%outsin_V_17 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 224 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 225 [5/9] (4.27ns)   --->   "%outsin_V_18 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 225 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 226 [1/9] (2.07ns)   --->   "%outsin_V_19 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 226 'call' 'outsin_V_19' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 227 [1/9] (2.07ns)   --->   "%outsin_V_20 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 227 'call' 'outsin_V_20' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%r_V_30 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_Val2_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 228 'bitconcatenate' 'r_V_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i13 %r_V_30 to i16" [firmware/myproject.cpp:51]   --->   Operation 229 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [2/9] (4.27ns)   --->   "%outsin_V_6 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 230 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_5, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 231 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i15 %shl_ln1118_2 to i16" [firmware/myproject.cpp:52]   --->   Operation 232 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_32 = sub i16 %sext_ln1118_8, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 233 'sub' 'r_V_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 234 [1/9] (2.07ns)   --->   "%outsin_V_7 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 234 'call' 'outsin_V_7' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %outsin_V_7, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 235 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i11 %shl_ln1118_3 to i12" [firmware/myproject.cpp:52]   --->   Operation 236 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %outsin_V_7, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 237 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i9 %shl_ln1118_4 to i12" [firmware/myproject.cpp:52]   --->   Operation 238 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.73ns)   --->   "%r_V_33 = sub i12 %sext_ln1118_9, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 239 'sub' 'r_V_33' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %r_V_33 to i16" [firmware/myproject.cpp:52]   --->   Operation 240 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_13 = add i16 %sext_ln703_4, %r_V_32" [firmware/myproject.cpp:52]   --->   Operation 241 'add' 'ret_V_13' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 242 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i18 35, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 242 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 243 [2/9] (4.27ns)   --->   "%outsin_V_8 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 243 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 244 [2/9] (4.27ns)   --->   "%outsin_V_9 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 244 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 245 [2/9] (4.27ns)   --->   "%outsin_V_10 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 245 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 246 [2/9] (4.27ns)   --->   "%outsin_V_21 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 246 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 247 [2/9] (4.27ns)   --->   "%outsin_V_22 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 247 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 248 [3/9] (4.27ns)   --->   "%outsin_V_23 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 248 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 249 [2/9] (4.27ns)   --->   "%outsin_V_24 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 249 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 250 [4/9] (4.27ns)   --->   "%outsin_V_16 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 250 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.27>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %p_Val2_s to i13" [firmware/myproject.cpp:50]   --->   Operation 251 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i13 -59, %lhs_V" [firmware/myproject.cpp:50]   --->   Operation 252 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i13 %ret_V to i26" [firmware/myproject.cpp:50]   --->   Operation 253 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i26 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 254 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i26 %r_V_1 to i27" [firmware/myproject.cpp:50]   --->   Operation 255 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln1193 = trunc i26 %r_V_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 256 'trunc' 'trunc_ln1193' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%p_shl = call i27 @_ssdm_op_BitConcatenate.i27.i24.i3(i24 %trunc_ln1193, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 257 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193 = sub i27 %sext_ln1118, %p_shl" [firmware/myproject.cpp:50]   --->   Operation 258 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 259 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i27 110592, %sub_ln1193" [firmware/myproject.cpp:50]   --->   Operation 259 'add' 'ret_V_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i12 %p_Val2_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 260 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%r_V_2 = sext i8 %outsin_V to i16" [firmware/myproject.cpp:50]   --->   Operation 261 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_29 = mul i16 %r_V_2, %r_V_2" [firmware/myproject.cpp:50]   --->   Operation 262 'mul' 'r_V_29' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 263 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i16 -576, %r_V_29" [firmware/myproject.cpp:50]   --->   Operation 263 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 264 [2/9] (4.27ns)   --->   "%outsin_V_17 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 264 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 265 [4/9] (4.27ns)   --->   "%outsin_V_18 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 265 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %outsin_V_19 to i9" [firmware/myproject.cpp:51]   --->   Operation 266 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns) (grouped into DSP with root node r_V_7)   --->   "%ret_V_8 = add i9 -88, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 267 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i8 %outsin_V_20 to i9" [firmware/myproject.cpp:51]   --->   Operation 268 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.70ns)   --->   "%ret_V_10 = add i9 -60, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 269 'add' 'ret_V_10' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.00ns) (grouped into DSP with root node r_V_7)   --->   "%sext_ln1116 = sext i9 %ret_V_8 to i18" [firmware/myproject.cpp:51]   --->   Operation 270 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %ret_V_10 to i18" [firmware/myproject.cpp:51]   --->   Operation 271 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_7 = mul i18 %sext_ln1116, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 272 'mul' 'r_V_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i13 %r_V_30 to i18" [firmware/myproject.cpp:51]   --->   Operation 273 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i8 %outsin_V_5 to i13" [firmware/myproject.cpp:51]   --->   Operation 274 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln703 = mul i13 19, %sext_ln703_2" [firmware/myproject.cpp:51]   --->   Operation 275 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 276 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i13 -384, %mul_ln703" [firmware/myproject.cpp:51]   --->   Operation 276 'add' 'add_ln1192_12' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 277 [1/9] (2.07ns)   --->   "%outsin_V_6 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 277 'call' 'outsin_V_6' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_1, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 278 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %shl_ln to i17" [firmware/myproject.cpp:52]   --->   Operation 279 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i17 0, %sext_ln1118_6" [firmware/myproject.cpp:52]   --->   Operation 280 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 281 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_31 = sub i17 %sub_ln1118, %sext_ln727" [firmware/myproject.cpp:52]   --->   Operation 281 'sub' 'r_V_31' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_5, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 282 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i17 %shl_ln1118_1 to i18" [firmware/myproject.cpp:52]   --->   Operation 283 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%r_V_10 = add i18 %sext_ln1118_7, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 284 'add' 'r_V_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 285 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%sext_ln1192_6 = sext i18 %r_V_10 to i30" [firmware/myproject.cpp:52]   --->   Operation 285 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i16 %ret_V_13 to i30" [firmware/myproject.cpp:52]   --->   Operation 286 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%mul_ln1192_4 = mul i30 %sext_ln1192_6, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 287 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %r_V_31, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 288 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i29 %lhs_V_4 to i30" [firmware/myproject.cpp:52]   --->   Operation 289 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_1 = sub i30 %sext_ln1192_8, %mul_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 290 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %mul_ln728, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 291 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_17 = add i30 %sub_ln1192_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 292 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %outsin_V_6, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 293 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i13 %shl_ln1118_5 to i14" [firmware/myproject.cpp:52]   --->   Operation 294 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %outsin_V_6, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 295 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i9 %shl_ln1118_6 to i14" [firmware/myproject.cpp:52]   --->   Operation 296 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.75ns)   --->   "%r_V_34 = add i14 %sext_ln1118_11, %sext_ln1118_12" [firmware/myproject.cpp:52]   --->   Operation 297 'add' 'r_V_34' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i26 @_ssdm_op_BitConcatenate.i26.i14.i12(i14 %r_V_34, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 298 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i26 %rhs_V_3 to i30" [firmware/myproject.cpp:52]   --->   Operation 299 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_18 = add i30 %add_ln1192_17, %sext_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 300 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 301 [1/9] (2.07ns)   --->   "%outsin_V_8 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 301 'call' 'outsin_V_8' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %outsin_V_8, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 302 'bitconcatenate' 'shl_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i13 %shl_ln1118_10 to i14" [firmware/myproject.cpp:52]   --->   Operation 303 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %outsin_V_8, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 304 'bitconcatenate' 'shl_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i9 %shl_ln1118_11 to i14" [firmware/myproject.cpp:52]   --->   Operation 305 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.75ns)   --->   "%r_V_38 = add i14 %sext_ln1118_19, %sext_ln1118_20" [firmware/myproject.cpp:52]   --->   Operation 306 'add' 'r_V_38' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i26 @_ssdm_op_BitConcatenate.i26.i14.i12(i14 %r_V_38, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 307 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i26 %rhs_V_4 to i30" [firmware/myproject.cpp:52]   --->   Operation 308 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i30 %add_ln1192_18, %sext_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 309 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 310 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_39 = add i30 -11010048, %add_ln1192_19" [firmware/myproject.cpp:52]   --->   Operation 310 'add' 'ret_V_39' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_39, i32 18, i32 29)" [firmware/myproject.cpp:52]   --->   Operation 311 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/9] (2.07ns)   --->   "%outsin_V_9 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 312 'call' 'outsin_V_9' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 313 [1/9] (2.07ns)   --->   "%outsin_V_10 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 313 'call' 'outsin_V_10' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i12 %p_Val2_1 to i13" [firmware/myproject.cpp:53]   --->   Operation 314 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i12 %p_Val2_5 to i13" [firmware/myproject.cpp:53]   --->   Operation 315 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.74ns)   --->   "%ret_V_42 = add nsw i13 %lhs_V_5, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 316 'add' 'ret_V_42' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 317 [1/9] (2.07ns)   --->   "%outsin_V_21 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 317 'call' 'outsin_V_21' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 318 [1/9] (2.07ns)   --->   "%outsin_V_22 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 318 'call' 'outsin_V_22' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 319 [2/9] (4.27ns)   --->   "%outsin_V_23 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 319 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 320 [1/9] (2.07ns)   --->   "%outsin_V_24 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 320 'call' 'outsin_V_24' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 321 [3/9] (4.27ns)   --->   "%outsin_V_16 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 321 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.27>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i27 %ret_V_1 to i42" [firmware/myproject.cpp:50]   --->   Operation 322 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i16 %ret_V_3 to i42" [firmware/myproject.cpp:50]   --->   Operation 323 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i42 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 324 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 325 [1/9] (2.07ns)   --->   "%outsin_V_17 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 325 'call' 'outsin_V_17' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %p_Val2_4 to i13" [firmware/myproject.cpp:50]   --->   Operation 326 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i8 %outsin_V_17 to i13" [firmware/myproject.cpp:50]   --->   Operation 327 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_32 = sub i13 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 328 'sub' 'ret_V_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 329 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i13 250, %ret_V_32" [firmware/myproject.cpp:50]   --->   Operation 329 'add' 'add_ln1192' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 330 [3/9] (4.27ns)   --->   "%outsin_V_18 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 330 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i13 %r_V_30 to i14" [firmware/myproject.cpp:51]   --->   Operation 331 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i13 %add_ln1192_12 to i14" [firmware/myproject.cpp:51]   --->   Operation 332 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns) (grouped into DSP with root node r_V_8)   --->   "%add_ln1192_9 = add i14 %sext_ln703_3, %sext_ln1192" [firmware/myproject.cpp:51]   --->   Operation 333 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i18 %r_V_7 to i32" [firmware/myproject.cpp:51]   --->   Operation 334 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns) (grouped into DSP with root node r_V_8)   --->   "%sext_ln1118_13 = sext i14 %add_ln1192_9 to i32" [firmware/myproject.cpp:51]   --->   Operation 335 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i32 %sext_ln1118_13, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 336 'mul' 'r_V_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i8 %outsin_V_9 to i9" [firmware/myproject.cpp:53]   --->   Operation 337 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i8 %outsin_V_10 to i9" [firmware/myproject.cpp:53]   --->   Operation 338 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%add_ln1192_22 = add i9 %sext_ln1116_4, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 339 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 340 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%sext_ln1192_17 = sext i9 %add_ln1192_22 to i13" [firmware/myproject.cpp:53]   --->   Operation 340 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.49ns) (grouped into DSP with root node ret_V_18)   --->   "%ret_V_41 = mul i13 11, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 341 'mul' 'ret_V_41' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 342 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_18 = add i13 -128, %ret_V_41" [firmware/myproject.cpp:53]   --->   Operation 342 'add' 'ret_V_18' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%r_V_20 = sext i8 %outsin_V_6 to i16" [firmware/myproject.cpp:53]   --->   Operation 343 'sext' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%r_V_39 = mul i16 %r_V_20, %r_V_20" [firmware/myproject.cpp:53]   --->   Operation 344 'mul' 'r_V_39' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i19 @_ssdm_op_BitConcatenate.i19.i13.i6(i13 %ret_V_42, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 345 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i19 %lhs_V_6 to i20" [firmware/myproject.cpp:53]   --->   Operation 346 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns) (grouped into DSP with root node ret_V_43)   --->   "%rhs_V_7 = sext i16 %r_V_39 to i20" [firmware/myproject.cpp:53]   --->   Operation 347 'sext' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add nsw i20 %rhs_V_7, %sext_ln728_3" [firmware/myproject.cpp:53]   --->   Operation 348 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %outsin_V_21, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 349 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i14 %rhs_V_8 to i20" [firmware/myproject.cpp:53]   --->   Operation 350 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_44 = add i20 %ret_V_43, %sext_ln728_4" [firmware/myproject.cpp:53]   --->   Operation 351 'add' 'ret_V_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 352 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_22 = add i20 -15232, %ret_V_44" [firmware/myproject.cpp:53]   --->   Operation 352 'add' 'ret_V_22' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%r_V_23 = sext i8 %outsin_V_22 to i9" [firmware/myproject.cpp:54]   --->   Operation 353 'sext' 'r_V_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.70ns)   --->   "%r_V_41 = sub i9 0, %r_V_23" [firmware/myproject.cpp:54]   --->   Operation 354 'sub' 'r_V_41' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%r_V_25 = sext i8 %outsin_V_13 to i16" [firmware/myproject.cpp:54]   --->   Operation 355 'sext' 'r_V_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.49ns) (grouped into DSP with root node ret_V_24)   --->   "%r_V_42 = mul i16 %r_V_25, %r_V_25" [firmware/myproject.cpp:54]   --->   Operation 356 'mul' 'r_V_42' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %r_V_41, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 357 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i15 %lhs_V_7 to i16" [firmware/myproject.cpp:54]   --->   Operation 358 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_24 = add i16 %r_V_42, %sext_ln728_5" [firmware/myproject.cpp:54]   --->   Operation 359 'add' 'ret_V_24' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 360 [1/9] (2.07ns)   --->   "%outsin_V_23 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 360 'call' 'outsin_V_23' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i8 %outsin_V_23 to i9" [firmware/myproject.cpp:54]   --->   Operation 361 'sext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i8 %outsin_V_24 to i9" [firmware/myproject.cpp:54]   --->   Operation 362 'sext' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.70ns)   --->   "%ret_V_47 = sub i9 %lhs_V_8, %rhs_V_9" [firmware/myproject.cpp:54]   --->   Operation 363 'sub' 'ret_V_47' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 364 [2/9] (4.27ns)   --->   "%outsin_V_16 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 364 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.27>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i13 %add_ln1192 to i42" [firmware/myproject.cpp:50]   --->   Operation 365 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 366 [1/1] (3.53ns)   --->   "%mul_ln700_1 = mul i42 %sext_ln700_2, %mul_ln700" [firmware/myproject.cpp:50]   --->   Operation 366 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [2/9] (4.27ns)   --->   "%outsin_V_18 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 367 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i32 %r_V_8 to i36" [firmware/myproject.cpp:51]   --->   Operation 368 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i8 %outsin_V_6 to i36" [firmware/myproject.cpp:51]   --->   Operation 369 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 370 [1/1] (3.17ns)   --->   "%mul_ln1192_3 = mul i36 %sext_ln1192_5, %sext_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 370 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.92ns)   --->   "%ret_V_36 = add i36 -922746880, %mul_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 371 'add' 'ret_V_36' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %ret_V_36, i32 24, i32 35)" [firmware/myproject.cpp:51]   --->   Operation 372 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i13 %ret_V_18 to i30" [firmware/myproject.cpp:53]   --->   Operation 373 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i20 %ret_V_22 to i30" [firmware/myproject.cpp:53]   --->   Operation 374 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_6 = mul i30 %sext_ln1192_11, %sext_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 375 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 376 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i30 -15990784, %mul_ln1192_6" [firmware/myproject.cpp:53]   --->   Operation 376 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_45, i32 18, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 377 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i9 %ret_V_47 to i10" [firmware/myproject.cpp:54]   --->   Operation 378 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (0.71ns)   --->   "%ret_V_28 = add i10 14, %sext_ln703_14" [firmware/myproject.cpp:54]   --->   Operation 379 'add' 'ret_V_28' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i16 %ret_V_24 to i26" [firmware/myproject.cpp:54]   --->   Operation 380 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i10 %ret_V_28 to i26" [firmware/myproject.cpp:54]   --->   Operation 381 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_28 = mul i26 %sext_ln1118_25, %sext_ln1118_24" [firmware/myproject.cpp:54]   --->   Operation 382 'mul' 'r_V_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 383 [1/9] (2.07ns)   --->   "%outsin_V_16 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 383 'call' 'outsin_V_16' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.03>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !254"   --->   Operation 384 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !260"   --->   Operation 385 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !266"   --->   Operation 386 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !272"   --->   Operation 387 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !278"   --->   Operation 388 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !284"   --->   Operation 389 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 390 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 391 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 392 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 393 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/9] (2.07ns)   --->   "%outsin_V_18 = call fastcc i8 @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 394 'call' 'outsin_V_18' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%rhs_V = call i38 @_ssdm_op_BitConcatenate.i38.i8.i30(i8 %outsin_V_18, i30 0)" [firmware/myproject.cpp:50]   --->   Operation 395 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i38 %rhs_V to i42" [firmware/myproject.cpp:50]   --->   Operation 396 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (0.96ns)   --->   "%ret_V_34 = sub i42 %mul_ln700_1, %sext_ln728_2" [firmware/myproject.cpp:50]   --->   Operation 397 'sub' 'ret_V_34' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i42.i32.i32(i42 %ret_V_34, i32 30, i32 41)" [firmware/myproject.cpp:50]   --->   Operation 398 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 399 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 400 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %trunc_ln708_6)" [firmware/myproject.cpp:51]   --->   Operation 400 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 401 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_10)" [firmware/myproject.cpp:53]   --->   Operation 402 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i26 %r_V_28 to i30" [firmware/myproject.cpp:54]   --->   Operation 403 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i8 %outsin_V_16 to i30" [firmware/myproject.cpp:54]   --->   Operation 404 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (0.49ns) (grouped into DSP with root node ret_V_48)   --->   "%mul_ln1192_8 = mul i30 %sext_ln1192_14, %sext_ln1192_13" [firmware/myproject.cpp:54]   --->   Operation 405 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 406 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_48 = add i30 -14417920, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 406 'add' 'ret_V_48' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_48, i32 18, i32 29)" [firmware/myproject.cpp:54]   --->   Operation 407 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 408 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %trunc_ln708_15)" [firmware/myproject.cpp:54]   --->   Operation 408 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 409 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000000000000000]
p_Val2_s           (partselect    ) [ 011111111111000]
p_Val2_13          (partselect    ) [ 011100000000000]
sext_ln728         (sext          ) [ 011000000000000]
p_Val2_1           (partselect    ) [ 011111111111000]
lhs_V_1            (bitconcatenate) [ 000000000000000]
mul_ln1193         (mul           ) [ 000000000000000]
ret_V_30           (add           ) [ 000000000000000]
trunc_ln           (partselect    ) [ 011111111110000]
p_Val2_4           (partselect    ) [ 011111111111100]
p_Val2_5           (partselect    ) [ 011111111111000]
sext_ln728_1       (sext          ) [ 011111111110000]
lhs_V_3            (bitconcatenate) [ 000000000000000]
mul_ln1192_5       (mul           ) [ 000000000000000]
add_ln1192_8       (add           ) [ 011000000000000]
tmp_6              (partselect    ) [ 000000000000000]
r_V_s              (bitconcatenate) [ 000000000000000]
add_ln1192_7       (add           ) [ 000000000000000]
trunc_ln708_5      (partselect    ) [ 011111111100000]
ret_V_37           (add           ) [ 000000000000000]
trunc_ln708_7      (partselect    ) [ 011111111110000]
r_V_18             (sext          ) [ 000000000000000]
sext_ln703_5       (sext          ) [ 000000000000000]
shl_ln1118_7       (bitconcatenate) [ 000000000000000]
sext_ln1118_14     (sext          ) [ 000000000000000]
shl_ln1118_8       (bitconcatenate) [ 000000000000000]
sext_ln1118_15     (sext          ) [ 000000000000000]
r_V_35             (add           ) [ 000000000000000]
shl_ln1118_9       (bitconcatenate) [ 000000000000000]
sext_ln1118_16     (sext          ) [ 000000000000000]
shl_ln1118_s       (bitconcatenate) [ 000000000000000]
sext_ln1118_17     (sext          ) [ 000000000000000]
r_V_36             (add           ) [ 000000000000000]
sext_ln703_6       (sext          ) [ 000000000000000]
sext_ln703_7       (sext          ) [ 000000000000000]
ret_V_38           (sub           ) [ 000000000000000]
add_ln1192_15      (add           ) [ 000000000000000]
sext_ln1118_18     (sext          ) [ 000000000000000]
mul_ln1118         (mul           ) [ 011000000000000]
r_V_19             (mul           ) [ 011000000000000]
mul_ln700_3        (mul           ) [ 011000000000000]
add_ln1192_30      (add           ) [ 000000000000000]
add_ln1192_28      (add           ) [ 000000000000000]
trunc_ln708_12     (partselect    ) [ 011111111100000]
mul_ln703_1        (mul           ) [ 000000000000000]
ret_V_25           (add           ) [ 011000000000000]
r_V_4              (sext          ) [ 000000000000000]
r_V_5              (mul           ) [ 010100000000000]
rhs_V_1            (bitconcatenate) [ 000000000000000]
sub_ln1192         (sub           ) [ 000000000000000]
ret_V_35           (add           ) [ 000000000000000]
trunc_ln708_4      (partselect    ) [ 010111111110000]
r_V_37             (mul           ) [ 000000000000000]
trunc_ln708_8      (partselect    ) [ 010111111111000]
mul_ln700_2        (mul           ) [ 000000000000000]
shl_ln1            (bitconcatenate) [ 000000000000000]
add_ln700          (add           ) [ 000000000000000]
mul_ln728_1        (mul           ) [ 000000000000000]
rhs_V_5            (bitconcatenate) [ 000000000000000]
ret_V_40           (add           ) [ 000000000000000]
trunc_ln708_s      (partselect    ) [ 010111111111000]
sext_ln1118_23     (sext          ) [ 000000000000000]
mul_ln1118_5       (mul           ) [ 010100000000000]
mul_ln1192_7       (mul           ) [ 000000000000000]
ret_V_46           (add           ) [ 000000000000000]
trunc_ln708_14     (partselect    ) [ 010111111111000]
r_V_6              (sext          ) [ 000000000000000]
mul_ln1192         (mul           ) [ 000000000000000]
lhs_V_2            (bitconcatenate) [ 000000000000000]
ret_V_31           (add           ) [ 000000000000000]
trunc_ln708_1      (partselect    ) [ 010011111111100]
sext_ln1118_2      (sext          ) [ 000000000000000]
add_ln703          (add           ) [ 010011111111000]
add_ln703_1        (add           ) [ 010011111111000]
shl_ln1118_12      (bitconcatenate) [ 000000000000000]
sext_ln1118_22     (sext          ) [ 000000000000000]
r_V_40             (sub           ) [ 000000000000000]
trunc_ln708_11     (partselect    ) [ 000000000000000]
sext_ln708         (sext          ) [ 010011111111000]
r_V_43             (mul           ) [ 000000000000000]
trunc_ln708_13     (partselect    ) [ 010011111111100]
mul_ln1192_2       (mul           ) [ 010001000000000]
sext_ln1192_3      (sext          ) [ 000000000000000]
mul_ln1192_1       (mul           ) [ 000000000000000]
add_ln1192_4       (add           ) [ 000000000000000]
ret_V_33           (add           ) [ 000000000000000]
trunc_ln708_2      (partselect    ) [ 010000111111111]
add_ln703_2        (add           ) [ 010000111111110]
outsin_V_5         (call          ) [ 010000000011000]
outsin_V_13        (call          ) [ 010000000011100]
outsin_V           (call          ) [ 010000000001000]
outsin_V_19        (call          ) [ 010000000001000]
outsin_V_20        (call          ) [ 010000000001000]
r_V_30             (bitconcatenate) [ 010000000001100]
sext_ln1118_4      (sext          ) [ 000000000000000]
shl_ln1118_2       (bitconcatenate) [ 000000000000000]
sext_ln1118_8      (sext          ) [ 000000000000000]
r_V_32             (sub           ) [ 000000000000000]
outsin_V_7         (call          ) [ 000000000000000]
shl_ln1118_3       (bitconcatenate) [ 000000000000000]
sext_ln1118_9      (sext          ) [ 000000000000000]
shl_ln1118_4       (bitconcatenate) [ 000000000000000]
sext_ln1118_10     (sext          ) [ 000000000000000]
r_V_33             (sub           ) [ 000000000000000]
sext_ln703_4       (sext          ) [ 000000000000000]
ret_V_13           (add           ) [ 010000000001000]
mul_ln728          (mul           ) [ 010000000001000]
lhs_V              (sext          ) [ 000000000000000]
ret_V              (add           ) [ 000000000000000]
r_V                (sext          ) [ 000000000000000]
r_V_1              (mul           ) [ 000000000000000]
sext_ln1118        (sext          ) [ 000000000000000]
trunc_ln1193       (trunc         ) [ 000000000000000]
p_shl              (bitconcatenate) [ 000000000000000]
sub_ln1193         (sub           ) [ 000000000000000]
ret_V_1            (add           ) [ 010000000000100]
sext_ln727         (sext          ) [ 000000000000000]
r_V_2              (sext          ) [ 000000000000000]
r_V_29             (mul           ) [ 000000000000000]
ret_V_3            (add           ) [ 010000000000100]
sext_ln703         (sext          ) [ 000000000000000]
ret_V_8            (add           ) [ 000000000000000]
sext_ln703_1       (sext          ) [ 000000000000000]
ret_V_10           (add           ) [ 000000000000000]
sext_ln1116        (sext          ) [ 000000000000000]
sext_ln1118_1      (sext          ) [ 000000000000000]
r_V_7              (mul           ) [ 010000000000100]
sext_ln1118_3      (sext          ) [ 000000000000000]
sext_ln703_2       (sext          ) [ 000000000000000]
mul_ln703          (mul           ) [ 000000000000000]
add_ln1192_12      (add           ) [ 010000000000100]
outsin_V_6         (call          ) [ 010000000000110]
shl_ln             (bitconcatenate) [ 000000000000000]
sext_ln1118_6      (sext          ) [ 000000000000000]
sub_ln1118         (sub           ) [ 000000000000000]
r_V_31             (sub           ) [ 000000000000000]
shl_ln1118_1       (bitconcatenate) [ 000000000000000]
sext_ln1118_7      (sext          ) [ 000000000000000]
r_V_10             (add           ) [ 000000000000000]
sext_ln1192_6      (sext          ) [ 000000000000000]
sext_ln1192_7      (sext          ) [ 000000000000000]
mul_ln1192_4       (mul           ) [ 000000000000000]
lhs_V_4            (bitconcatenate) [ 000000000000000]
sext_ln1192_8      (sext          ) [ 000000000000000]
sub_ln1192_1       (sub           ) [ 000000000000000]
rhs_V_2            (bitconcatenate) [ 000000000000000]
add_ln1192_17      (add           ) [ 000000000000000]
shl_ln1118_5       (bitconcatenate) [ 000000000000000]
sext_ln1118_11     (sext          ) [ 000000000000000]
shl_ln1118_6       (bitconcatenate) [ 000000000000000]
sext_ln1118_12     (sext          ) [ 000000000000000]
r_V_34             (add           ) [ 000000000000000]
rhs_V_3            (bitconcatenate) [ 000000000000000]
sext_ln1192_9      (sext          ) [ 000000000000000]
add_ln1192_18      (add           ) [ 000000000000000]
outsin_V_8         (call          ) [ 000000000000000]
shl_ln1118_10      (bitconcatenate) [ 000000000000000]
sext_ln1118_19     (sext          ) [ 000000000000000]
shl_ln1118_11      (bitconcatenate) [ 000000000000000]
sext_ln1118_20     (sext          ) [ 000000000000000]
r_V_38             (add           ) [ 000000000000000]
rhs_V_4            (bitconcatenate) [ 000000000000000]
sext_ln1192_10     (sext          ) [ 000000000000000]
add_ln1192_19      (add           ) [ 000000000000000]
ret_V_39           (add           ) [ 000000000000000]
trunc_ln708_9      (partselect    ) [ 010000000000111]
outsin_V_9         (call          ) [ 010000000000100]
outsin_V_10        (call          ) [ 010000000000100]
lhs_V_5            (sext          ) [ 000000000000000]
rhs_V_6            (sext          ) [ 000000000000000]
ret_V_42           (add           ) [ 010000000000100]
outsin_V_21        (call          ) [ 010000000000100]
outsin_V_22        (call          ) [ 010000000000100]
outsin_V_24        (call          ) [ 010000000000100]
sext_ln700         (sext          ) [ 000000000000000]
sext_ln700_1       (sext          ) [ 000000000000000]
mul_ln700          (mul           ) [ 010000000000010]
outsin_V_17        (call          ) [ 000000000000000]
sext_ln1192_1      (sext          ) [ 000000000000000]
sext_ln1192_2      (sext          ) [ 000000000000000]
ret_V_32           (sub           ) [ 000000000000000]
add_ln1192         (add           ) [ 010000000000010]
sext_ln703_3       (sext          ) [ 000000000000000]
sext_ln1192        (sext          ) [ 000000000000000]
add_ln1192_9       (add           ) [ 000000000000000]
sext_ln1118_5      (sext          ) [ 000000000000000]
sext_ln1118_13     (sext          ) [ 000000000000000]
r_V_8              (mul           ) [ 010000000000010]
sext_ln1116_4      (sext          ) [ 000000000000000]
sext_ln1192_16     (sext          ) [ 000000000000000]
add_ln1192_22      (add           ) [ 000000000000000]
sext_ln1192_17     (sext          ) [ 000000000000000]
ret_V_41           (mul           ) [ 000000000000000]
ret_V_18           (add           ) [ 010000000000010]
r_V_20             (sext          ) [ 000000000000000]
r_V_39             (mul           ) [ 000000000000000]
lhs_V_6            (bitconcatenate) [ 000000000000000]
sext_ln728_3       (sext          ) [ 000000000000000]
rhs_V_7            (sext          ) [ 000000000000000]
ret_V_43           (add           ) [ 000000000000000]
rhs_V_8            (bitconcatenate) [ 000000000000000]
sext_ln728_4       (sext          ) [ 000000000000000]
ret_V_44           (add           ) [ 000000000000000]
ret_V_22           (add           ) [ 010000000000010]
r_V_23             (sext          ) [ 000000000000000]
r_V_41             (sub           ) [ 000000000000000]
r_V_25             (sext          ) [ 000000000000000]
r_V_42             (mul           ) [ 000000000000000]
lhs_V_7            (bitconcatenate) [ 000000000000000]
sext_ln728_5       (sext          ) [ 000000000000000]
ret_V_24           (add           ) [ 010000000000010]
outsin_V_23        (call          ) [ 000000000000000]
lhs_V_8            (sext          ) [ 000000000000000]
rhs_V_9            (sext          ) [ 000000000000000]
ret_V_47           (sub           ) [ 010000000000010]
sext_ln700_2       (sext          ) [ 000000000000000]
mul_ln700_1        (mul           ) [ 010000000000001]
sext_ln1192_4      (sext          ) [ 000000000000000]
sext_ln1192_5      (sext          ) [ 000000000000000]
mul_ln1192_3       (mul           ) [ 000000000000000]
ret_V_36           (add           ) [ 000000000000000]
trunc_ln708_6      (partselect    ) [ 010000000000001]
sext_ln1192_11     (sext          ) [ 000000000000000]
sext_ln1192_12     (sext          ) [ 000000000000000]
mul_ln1192_6       (mul           ) [ 000000000000000]
ret_V_45           (add           ) [ 000000000000000]
trunc_ln708_10     (partselect    ) [ 010000000000001]
sext_ln703_14      (sext          ) [ 000000000000000]
ret_V_28           (add           ) [ 000000000000000]
sext_ln1118_24     (sext          ) [ 000000000000000]
sext_ln1118_25     (sext          ) [ 000000000000000]
r_V_28             (mul           ) [ 010000000000001]
outsin_V_16        (call          ) [ 010000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
spectopmodule_ln0  (spectopmodule ) [ 000000000000000]
specinterface_ln0  (specinterface ) [ 000000000000000]
specinterface_ln32 (specinterface ) [ 000000000000000]
specpipeline_ln33  (specpipeline  ) [ 000000000000000]
outsin_V_18        (call          ) [ 000000000000000]
rhs_V              (bitconcatenate) [ 000000000000000]
sext_ln728_2       (sext          ) [ 000000000000000]
ret_V_34           (sub           ) [ 000000000000000]
trunc_ln708_3      (partselect    ) [ 000000000000000]
write_ln50         (write         ) [ 000000000000000]
write_ln51         (write         ) [ 000000000000000]
write_ln52         (write         ) [ 000000000000000]
write_ln53         (write         ) [ 000000000000000]
sext_ln1192_13     (sext          ) [ 000000000000000]
sext_ln1192_14     (sext          ) [ 000000000000000]
mul_ln1192_8       (mul           ) [ 000000000000000]
ret_V_48           (add           ) [ 000000000000000]
trunc_ln708_15     (partselect    ) [ 000000000000000]
write_ln54         (write         ) [ 000000000000000]
ret_ln56           (ret           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i192P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i11.i7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<12, 6>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i18.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i17.i12"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i18.i12"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i14.i12"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i13.i6"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i8.i30"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i12P"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1004" name="x_V_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="192" slack="0"/>
<pin id="226" dir="0" index="1" bw="192" slack="0"/>
<pin id="227" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln50_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="12" slack="0"/>
<pin id="233" dir="0" index="2" bw="12" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/14 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln51_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="12" slack="0"/>
<pin id="240" dir="0" index="2" bw="12" slack="1"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/14 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln52_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="12" slack="0"/>
<pin id="247" dir="0" index="2" bw="12" slack="3"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/14 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln53_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="12" slack="0"/>
<pin id="254" dir="0" index="2" bw="12" slack="1"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/14 "/>
</bind>
</comp>

<comp id="258" class="1004" name="write_ln54_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="0"/>
<pin id="261" dir="0" index="2" bw="12" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/14 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_generic_sincos_12_6_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="12" slack="0"/>
<pin id="268" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_5/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_generic_sincos_12_6_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="12" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_13/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_generic_sincos_12_6_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="12" slack="1"/>
<pin id="278" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_generic_sincos_12_6_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="12" slack="1"/>
<pin id="283" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_19/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_generic_sincos_12_6_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="12" slack="0"/>
<pin id="288" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_20/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_generic_sincos_12_6_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="12" slack="1"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_7/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_generic_sincos_12_6_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="12" slack="2"/>
<pin id="298" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_6/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_generic_sincos_12_6_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="12" slack="1"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_8/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_generic_sincos_12_6_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="12" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_9/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_generic_sincos_12_6_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="12" slack="1"/>
<pin id="313" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_10/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_generic_sincos_12_6_s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="12" slack="0"/>
<pin id="318" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_21/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_generic_sincos_12_6_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_22/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_generic_sincos_12_6_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="12" slack="1"/>
<pin id="328" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_24/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_generic_sincos_12_6_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="12" slack="1"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_17/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_generic_sincos_12_6_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="12" slack="1"/>
<pin id="338" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_23/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_generic_sincos_12_6_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="12" slack="0"/>
<pin id="343" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_16/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_generic_sincos_12_6_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="1"/>
<pin id="348" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_18/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_Val2_s_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="0" index="1" bw="192" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Val2_13_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="0"/>
<pin id="362" dir="0" index="1" bw="192" slack="0"/>
<pin id="363" dir="0" index="2" bw="7" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln728_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Val2_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="0" index="1" bw="192" slack="0"/>
<pin id="377" dir="0" index="2" bw="9" slack="0"/>
<pin id="378" dir="0" index="3" bw="9" slack="0"/>
<pin id="379" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="lhs_V_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="18" slack="0"/>
<pin id="386" dir="0" index="1" bw="12" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="0" index="1" bw="18" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Val2_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="0" index="1" bw="192" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Val2_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="0"/>
<pin id="413" dir="0" index="1" bw="192" slack="0"/>
<pin id="414" dir="0" index="2" bw="9" slack="0"/>
<pin id="415" dir="0" index="3" bw="9" slack="0"/>
<pin id="416" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln728_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="lhs_V_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="18" slack="0"/>
<pin id="427" dir="0" index="1" bw="12" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln1192_8_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="18" slack="0"/>
<pin id="435" dir="0" index="1" bw="18" slack="0"/>
<pin id="436" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_6_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="0" index="1" bw="192" slack="0"/>
<pin id="441" dir="0" index="2" bw="7" slack="0"/>
<pin id="442" dir="0" index="3" bw="7" slack="0"/>
<pin id="443" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="r_V_s_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="18" slack="0"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln1192_7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="0" index="1" bw="18" slack="0"/>
<pin id="459" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln708_5_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="0" index="1" bw="18" slack="0"/>
<pin id="465" dir="0" index="2" bw="4" slack="0"/>
<pin id="466" dir="0" index="3" bw="6" slack="0"/>
<pin id="467" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="ret_V_37_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="14" slack="0"/>
<pin id="475" dir="0" index="1" bw="18" slack="0"/>
<pin id="476" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln708_7_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="0"/>
<pin id="480" dir="0" index="1" bw="18" slack="0"/>
<pin id="481" dir="0" index="2" bw="4" slack="0"/>
<pin id="482" dir="0" index="3" bw="6" slack="0"/>
<pin id="483" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="r_V_18_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="0"/>
<pin id="490" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_18/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln703_5_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln1118_7_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="17" slack="0"/>
<pin id="498" dir="0" index="1" bw="12" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln1118_14_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="17" slack="0"/>
<pin id="506" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="shl_ln1118_8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="15" slack="0"/>
<pin id="510" dir="0" index="1" bw="12" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln1118_15_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="15" slack="0"/>
<pin id="518" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="r_V_35_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="17" slack="0"/>
<pin id="522" dir="0" index="1" bw="15" slack="0"/>
<pin id="523" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_35/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="shl_ln1118_9_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="17" slack="0"/>
<pin id="528" dir="0" index="1" bw="12" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_9/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln1118_16_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="17" slack="0"/>
<pin id="536" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="shl_ln1118_s_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="15" slack="0"/>
<pin id="540" dir="0" index="1" bw="12" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln1118_17_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="15" slack="0"/>
<pin id="548" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="r_V_36_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="17" slack="0"/>
<pin id="552" dir="0" index="1" bw="15" slack="0"/>
<pin id="553" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_36/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sext_ln703_6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="18" slack="0"/>
<pin id="558" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln703_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="18" slack="0"/>
<pin id="562" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="ret_V_38_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="18" slack="0"/>
<pin id="566" dir="0" index="1" bw="18" slack="0"/>
<pin id="567" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_38/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln1192_15_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="14" slack="0"/>
<pin id="572" dir="0" index="1" bw="19" slack="0"/>
<pin id="573" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_15/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln1118_18_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="19" slack="0"/>
<pin id="578" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln1192_30_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="14" slack="0"/>
<pin id="582" dir="0" index="1" bw="18" slack="0"/>
<pin id="583" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln1192_28_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="18" slack="0"/>
<pin id="588" dir="0" index="1" bw="18" slack="0"/>
<pin id="589" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln708_12_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="12" slack="0"/>
<pin id="594" dir="0" index="1" bw="18" slack="0"/>
<pin id="595" dir="0" index="2" bw="4" slack="0"/>
<pin id="596" dir="0" index="3" bw="6" slack="0"/>
<pin id="597" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="r_V_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="1"/>
<pin id="605" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="rhs_V_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="18" slack="0"/>
<pin id="608" dir="0" index="1" bw="12" slack="1"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sub_ln1192_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="18" slack="1"/>
<pin id="615" dir="0" index="1" bw="18" slack="0"/>
<pin id="616" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="ret_V_35_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="14" slack="0"/>
<pin id="620" dir="0" index="1" bw="18" slack="0"/>
<pin id="621" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln708_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="0"/>
<pin id="626" dir="0" index="1" bw="18" slack="0"/>
<pin id="627" dir="0" index="2" bw="4" slack="0"/>
<pin id="628" dir="0" index="3" bw="6" slack="0"/>
<pin id="629" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="r_V_37_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="9" slack="0"/>
<pin id="637" dir="0" index="1" bw="36" slack="1"/>
<pin id="638" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln708_8_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="0"/>
<pin id="642" dir="0" index="1" bw="36" slack="0"/>
<pin id="643" dir="0" index="2" bw="6" slack="0"/>
<pin id="644" dir="0" index="3" bw="7" slack="0"/>
<pin id="645" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="shl_ln1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="24" slack="0"/>
<pin id="652" dir="0" index="1" bw="18" slack="1"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="rhs_V_5_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="24" slack="0"/>
<pin id="659" dir="0" index="1" bw="18" slack="0"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="ret_V_40_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="24" slack="0"/>
<pin id="666" dir="0" index="1" bw="24" slack="0"/>
<pin id="667" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln708_s_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="12" slack="0"/>
<pin id="671" dir="0" index="1" bw="24" slack="0"/>
<pin id="672" dir="0" index="2" bw="5" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln1118_23_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="18" slack="1"/>
<pin id="681" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="trunc_ln708_14_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="0"/>
<pin id="684" dir="0" index="1" bw="18" slack="0"/>
<pin id="685" dir="0" index="2" bw="4" slack="0"/>
<pin id="686" dir="0" index="3" bw="6" slack="0"/>
<pin id="687" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="r_V_6_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="12" slack="2"/>
<pin id="693" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_6/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="lhs_V_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="24" slack="0"/>
<pin id="696" dir="0" index="1" bw="12" slack="2"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln708_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="12" slack="0"/>
<pin id="703" dir="0" index="1" bw="24" slack="0"/>
<pin id="704" dir="0" index="2" bw="5" slack="0"/>
<pin id="705" dir="0" index="3" bw="6" slack="0"/>
<pin id="706" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sext_ln1118_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="12" slack="2"/>
<pin id="712" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln703_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="0" index="1" bw="12" slack="2"/>
<pin id="716" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln703_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="2"/>
<pin id="721" dir="0" index="1" bw="12" slack="2"/>
<pin id="722" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="shl_ln1118_12_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="0" index="1" bw="12" slack="2"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_12/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sext_ln1118_22_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_22/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="r_V_40_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="0"/>
<pin id="737" dir="0" index="1" bw="12" slack="0"/>
<pin id="738" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_40/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln708_11_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="0"/>
<pin id="743" dir="0" index="1" bw="17" slack="0"/>
<pin id="744" dir="0" index="2" bw="4" slack="0"/>
<pin id="745" dir="0" index="3" bw="6" slack="0"/>
<pin id="746" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln708_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="0"/>
<pin id="753" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="r_V_43_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="0" index="1" bw="36" slack="1"/>
<pin id="759" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_43/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="trunc_ln708_13_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="12" slack="0"/>
<pin id="763" dir="0" index="1" bw="36" slack="0"/>
<pin id="764" dir="0" index="2" bw="6" slack="0"/>
<pin id="765" dir="0" index="3" bw="7" slack="0"/>
<pin id="766" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln1192_3_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="4"/>
<pin id="773" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="ret_V_33_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="13" slack="0"/>
<pin id="776" dir="0" index="1" bw="18" slack="0"/>
<pin id="777" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln708_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="0"/>
<pin id="781" dir="0" index="1" bw="18" slack="0"/>
<pin id="782" dir="0" index="2" bw="4" slack="0"/>
<pin id="783" dir="0" index="3" bw="6" slack="0"/>
<pin id="784" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln703_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="0" index="1" bw="12" slack="4"/>
<pin id="792" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="r_V_30_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="13" slack="0"/>
<pin id="797" dir="0" index="1" bw="12" slack="9"/>
<pin id="798" dir="0" index="2" bw="1" slack="0"/>
<pin id="799" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_30/10 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sext_ln1118_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="13" slack="0"/>
<pin id="804" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="shl_ln1118_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="15" slack="0"/>
<pin id="808" dir="0" index="1" bw="12" slack="9"/>
<pin id="809" dir="0" index="2" bw="1" slack="0"/>
<pin id="810" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/10 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sext_ln1118_8_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="15" slack="0"/>
<pin id="815" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/10 "/>
</bind>
</comp>

<comp id="817" class="1004" name="r_V_32_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="15" slack="0"/>
<pin id="819" dir="0" index="1" bw="13" slack="0"/>
<pin id="820" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_32/10 "/>
</bind>
</comp>

<comp id="823" class="1004" name="shl_ln1118_3_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="11" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/10 "/>
</bind>
</comp>

<comp id="831" class="1004" name="sext_ln1118_9_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="11" slack="0"/>
<pin id="833" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="shl_ln1118_4_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="9" slack="0"/>
<pin id="837" dir="0" index="1" bw="8" slack="0"/>
<pin id="838" dir="0" index="2" bw="1" slack="0"/>
<pin id="839" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/10 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sext_ln1118_10_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="9" slack="0"/>
<pin id="845" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="r_V_33_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="11" slack="0"/>
<pin id="849" dir="0" index="1" bw="9" slack="0"/>
<pin id="850" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_33/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sext_ln703_4_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="12" slack="0"/>
<pin id="855" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/10 "/>
</bind>
</comp>

<comp id="857" class="1004" name="ret_V_13_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="12" slack="0"/>
<pin id="859" dir="0" index="1" bw="16" slack="0"/>
<pin id="860" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/10 "/>
</bind>
</comp>

<comp id="863" class="1004" name="lhs_V_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="12" slack="10"/>
<pin id="865" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sext_ln1118_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="26" slack="0"/>
<pin id="868" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln1193_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="26" slack="0"/>
<pin id="871" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1193/11 "/>
</bind>
</comp>

<comp id="872" class="1004" name="p_shl_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="27" slack="0"/>
<pin id="874" dir="0" index="1" bw="24" slack="0"/>
<pin id="875" dir="0" index="2" bw="1" slack="0"/>
<pin id="876" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/11 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sub_ln1193_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="26" slack="0"/>
<pin id="882" dir="0" index="1" bw="27" slack="0"/>
<pin id="883" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/11 "/>
</bind>
</comp>

<comp id="886" class="1004" name="ret_V_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="18" slack="0"/>
<pin id="888" dir="0" index="1" bw="27" slack="0"/>
<pin id="889" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/11 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln727_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="12" slack="10"/>
<pin id="894" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/11 "/>
</bind>
</comp>

<comp id="895" class="1004" name="r_V_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="1"/>
<pin id="897" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/11 "/>
</bind>
</comp>

<comp id="898" class="1004" name="sext_ln703_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="1"/>
<pin id="900" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/11 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sext_ln703_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="1"/>
<pin id="903" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/11 "/>
</bind>
</comp>

<comp id="904" class="1004" name="ret_V_10_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="7" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/11 "/>
</bind>
</comp>

<comp id="910" class="1004" name="sext_ln1118_1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="9" slack="0"/>
<pin id="912" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/11 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sext_ln1118_3_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="13" slack="1"/>
<pin id="916" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/11 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sext_ln703_2_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="2"/>
<pin id="919" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/11 "/>
</bind>
</comp>

<comp id="920" class="1004" name="shl_ln_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="0"/>
<pin id="922" dir="0" index="1" bw="12" slack="10"/>
<pin id="923" dir="0" index="2" bw="1" slack="0"/>
<pin id="924" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="927" class="1004" name="sext_ln1118_6_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="0"/>
<pin id="929" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/11 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sub_ln1118_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="16" slack="0"/>
<pin id="934" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/11 "/>
</bind>
</comp>

<comp id="937" class="1004" name="r_V_31_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="17" slack="0"/>
<pin id="939" dir="0" index="1" bw="12" slack="0"/>
<pin id="940" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_31/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="shl_ln1118_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="17" slack="0"/>
<pin id="945" dir="0" index="1" bw="12" slack="10"/>
<pin id="946" dir="0" index="2" bw="1" slack="0"/>
<pin id="947" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/11 "/>
</bind>
</comp>

<comp id="950" class="1004" name="sext_ln1118_7_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="17" slack="0"/>
<pin id="952" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/11 "/>
</bind>
</comp>

<comp id="954" class="1004" name="sext_ln1192_7_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="1"/>
<pin id="956" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="lhs_V_4_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="29" slack="0"/>
<pin id="959" dir="0" index="1" bw="17" slack="0"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/11 "/>
</bind>
</comp>

<comp id="965" class="1004" name="sext_ln1192_8_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="29" slack="0"/>
<pin id="967" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/11 "/>
</bind>
</comp>

<comp id="969" class="1004" name="rhs_V_2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="30" slack="0"/>
<pin id="971" dir="0" index="1" bw="18" slack="1"/>
<pin id="972" dir="0" index="2" bw="1" slack="0"/>
<pin id="973" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/11 "/>
</bind>
</comp>

<comp id="976" class="1004" name="add_ln1192_17_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="30" slack="0"/>
<pin id="978" dir="0" index="1" bw="30" slack="0"/>
<pin id="979" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/11 "/>
</bind>
</comp>

<comp id="981" class="1004" name="shl_ln1118_5_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="13" slack="0"/>
<pin id="983" dir="0" index="1" bw="8" slack="0"/>
<pin id="984" dir="0" index="2" bw="1" slack="0"/>
<pin id="985" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/11 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sext_ln1118_11_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="13" slack="0"/>
<pin id="991" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/11 "/>
</bind>
</comp>

<comp id="993" class="1004" name="shl_ln1118_6_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="9" slack="0"/>
<pin id="995" dir="0" index="1" bw="8" slack="0"/>
<pin id="996" dir="0" index="2" bw="1" slack="0"/>
<pin id="997" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/11 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sext_ln1118_12_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="9" slack="0"/>
<pin id="1003" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/11 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="r_V_34_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="13" slack="0"/>
<pin id="1007" dir="0" index="1" bw="9" slack="0"/>
<pin id="1008" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_34/11 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="rhs_V_3_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="26" slack="0"/>
<pin id="1013" dir="0" index="1" bw="14" slack="0"/>
<pin id="1014" dir="0" index="2" bw="1" slack="0"/>
<pin id="1015" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/11 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln1192_9_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="26" slack="0"/>
<pin id="1021" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/11 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="add_ln1192_18_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="30" slack="0"/>
<pin id="1025" dir="0" index="1" bw="26" slack="0"/>
<pin id="1026" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/11 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="shl_ln1118_10_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="13" slack="0"/>
<pin id="1031" dir="0" index="1" bw="8" slack="0"/>
<pin id="1032" dir="0" index="2" bw="1" slack="0"/>
<pin id="1033" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_10/11 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="sext_ln1118_19_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="13" slack="0"/>
<pin id="1039" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/11 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="shl_ln1118_11_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="9" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="0"/>
<pin id="1044" dir="0" index="2" bw="1" slack="0"/>
<pin id="1045" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_11/11 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="sext_ln1118_20_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="9" slack="0"/>
<pin id="1051" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/11 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="r_V_38_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="13" slack="0"/>
<pin id="1055" dir="0" index="1" bw="9" slack="0"/>
<pin id="1056" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_38/11 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="rhs_V_4_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="26" slack="0"/>
<pin id="1061" dir="0" index="1" bw="14" slack="0"/>
<pin id="1062" dir="0" index="2" bw="1" slack="0"/>
<pin id="1063" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/11 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="sext_ln1192_10_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="26" slack="0"/>
<pin id="1069" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/11 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="add_ln1192_19_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="30" slack="0"/>
<pin id="1073" dir="0" index="1" bw="26" slack="0"/>
<pin id="1074" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/11 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="ret_V_39_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="25" slack="0"/>
<pin id="1079" dir="0" index="1" bw="30" slack="0"/>
<pin id="1080" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_39/11 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="trunc_ln708_9_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="12" slack="0"/>
<pin id="1085" dir="0" index="1" bw="30" slack="0"/>
<pin id="1086" dir="0" index="2" bw="6" slack="0"/>
<pin id="1087" dir="0" index="3" bw="6" slack="0"/>
<pin id="1088" dir="1" index="4" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/11 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="lhs_V_5_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="12" slack="10"/>
<pin id="1095" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/11 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="rhs_V_6_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="12" slack="10"/>
<pin id="1098" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/11 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="ret_V_42_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="12" slack="0"/>
<pin id="1101" dir="0" index="1" bw="12" slack="0"/>
<pin id="1102" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/11 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="sext_ln700_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="27" slack="1"/>
<pin id="1107" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/12 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln700_1_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="1"/>
<pin id="1110" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/12 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="sext_ln1192_1_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="12" slack="11"/>
<pin id="1113" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/12 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="sext_ln1192_2_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="0"/>
<pin id="1116" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/12 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="ret_V_32_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="0" index="1" bw="12" slack="0"/>
<pin id="1121" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_32/12 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="add_ln1192_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="9" slack="0"/>
<pin id="1126" dir="0" index="1" bw="13" slack="0"/>
<pin id="1127" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/12 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="sext_ln703_3_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="13" slack="2"/>
<pin id="1132" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/12 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sext_ln1192_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="13" slack="1"/>
<pin id="1135" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/12 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="sext_ln1118_5_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="18" slack="1"/>
<pin id="1138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/12 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sext_ln1116_4_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="1"/>
<pin id="1141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/12 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="sext_ln1192_16_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="1"/>
<pin id="1144" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/12 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="r_V_20_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="1"/>
<pin id="1147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_20/12 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="lhs_V_6_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="19" slack="0"/>
<pin id="1150" dir="0" index="1" bw="13" slack="1"/>
<pin id="1151" dir="0" index="2" bw="1" slack="0"/>
<pin id="1152" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/12 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="sext_ln728_3_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="19" slack="0"/>
<pin id="1157" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/12 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="rhs_V_8_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="14" slack="0"/>
<pin id="1161" dir="0" index="1" bw="8" slack="1"/>
<pin id="1162" dir="0" index="2" bw="1" slack="0"/>
<pin id="1163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/12 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="sext_ln728_4_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="14" slack="0"/>
<pin id="1168" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/12 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="ret_V_44_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="20" slack="0"/>
<pin id="1172" dir="0" index="1" bw="14" slack="0"/>
<pin id="1173" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/12 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="ret_V_22_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="15" slack="0"/>
<pin id="1177" dir="0" index="1" bw="20" slack="0"/>
<pin id="1178" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/12 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="r_V_23_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="1"/>
<pin id="1183" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_23/12 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="r_V_41_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="8" slack="0"/>
<pin id="1187" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_41/12 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="r_V_25_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="3"/>
<pin id="1192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_25/12 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="lhs_V_7_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="15" slack="0"/>
<pin id="1195" dir="0" index="1" bw="9" slack="0"/>
<pin id="1196" dir="0" index="2" bw="1" slack="0"/>
<pin id="1197" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/12 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="sext_ln728_5_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="15" slack="0"/>
<pin id="1203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/12 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="lhs_V_8_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="0"/>
<pin id="1207" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_8/12 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="rhs_V_9_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="8" slack="1"/>
<pin id="1211" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_9/12 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="ret_V_47_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="0"/>
<pin id="1214" dir="0" index="1" bw="8" slack="0"/>
<pin id="1215" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_47/12 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="sext_ln700_2_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="13" slack="1"/>
<pin id="1220" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/13 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="mul_ln700_1_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="13" slack="0"/>
<pin id="1223" dir="0" index="1" bw="42" slack="1"/>
<pin id="1224" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/13 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="sext_ln1192_4_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="1"/>
<pin id="1228" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/13 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="sext_ln1192_5_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="2"/>
<pin id="1231" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/13 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="mul_ln1192_3_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="0"/>
<pin id="1234" dir="0" index="1" bw="32" slack="0"/>
<pin id="1235" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/13 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="ret_V_36_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="31" slack="0"/>
<pin id="1240" dir="0" index="1" bw="36" slack="0"/>
<pin id="1241" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/13 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="trunc_ln708_6_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="12" slack="0"/>
<pin id="1246" dir="0" index="1" bw="36" slack="0"/>
<pin id="1247" dir="0" index="2" bw="6" slack="0"/>
<pin id="1248" dir="0" index="3" bw="7" slack="0"/>
<pin id="1249" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/13 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="sext_ln1192_11_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="13" slack="1"/>
<pin id="1256" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/13 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="sext_ln1192_12_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="20" slack="1"/>
<pin id="1259" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/13 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="trunc_ln708_10_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="12" slack="0"/>
<pin id="1262" dir="0" index="1" bw="30" slack="0"/>
<pin id="1263" dir="0" index="2" bw="6" slack="0"/>
<pin id="1264" dir="0" index="3" bw="6" slack="0"/>
<pin id="1265" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/13 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="sext_ln703_14_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="9" slack="1"/>
<pin id="1271" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_14/13 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="ret_V_28_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="5" slack="0"/>
<pin id="1274" dir="0" index="1" bw="9" slack="0"/>
<pin id="1275" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/13 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="sext_ln1118_24_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="16" slack="1"/>
<pin id="1280" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/13 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="sext_ln1118_25_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="10" slack="0"/>
<pin id="1283" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_25/13 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="rhs_V_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="38" slack="0"/>
<pin id="1287" dir="0" index="1" bw="8" slack="0"/>
<pin id="1288" dir="0" index="2" bw="1" slack="0"/>
<pin id="1289" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/14 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="sext_ln728_2_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="38" slack="0"/>
<pin id="1295" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/14 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="ret_V_34_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="42" slack="1"/>
<pin id="1299" dir="0" index="1" bw="38" slack="0"/>
<pin id="1300" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_34/14 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="trunc_ln708_3_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="12" slack="0"/>
<pin id="1304" dir="0" index="1" bw="42" slack="0"/>
<pin id="1305" dir="0" index="2" bw="6" slack="0"/>
<pin id="1306" dir="0" index="3" bw="7" slack="0"/>
<pin id="1307" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/14 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="sext_ln1192_13_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="26" slack="1"/>
<pin id="1315" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/14 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="sext_ln1192_14_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="8" slack="1"/>
<pin id="1318" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/14 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="trunc_ln708_15_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="12" slack="0"/>
<pin id="1321" dir="0" index="1" bw="30" slack="0"/>
<pin id="1322" dir="0" index="2" bw="6" slack="0"/>
<pin id="1323" dir="0" index="3" bw="6" slack="0"/>
<pin id="1324" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_15/14 "/>
</bind>
</comp>

<comp id="1329" class="1007" name="grp_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="18" slack="0"/>
<pin id="1331" dir="0" index="1" bw="12" slack="0"/>
<pin id="1332" dir="0" index="2" bw="18" slack="0"/>
<pin id="1333" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/1 ret_V_30/1 "/>
</bind>
</comp>

<comp id="1338" class="1007" name="mul_ln1192_5_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="12" slack="0"/>
<pin id="1340" dir="0" index="1" bw="12" slack="0"/>
<pin id="1341" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/1 "/>
</bind>
</comp>

<comp id="1346" class="1007" name="mul_ln1118_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="19" slack="0"/>
<pin id="1348" dir="0" index="1" bw="19" slack="0"/>
<pin id="1349" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="1352" class="1007" name="r_V_19_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="12" slack="0"/>
<pin id="1354" dir="0" index="1" bw="12" slack="0"/>
<pin id="1355" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/1 "/>
</bind>
</comp>

<comp id="1358" class="1007" name="mul_ln700_3_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="18" slack="0"/>
<pin id="1360" dir="0" index="1" bw="12" slack="0"/>
<pin id="1361" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/1 "/>
</bind>
</comp>

<comp id="1364" class="1007" name="grp_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="18" slack="0"/>
<pin id="1366" dir="0" index="1" bw="12" slack="0"/>
<pin id="1367" dir="0" index="2" bw="18" slack="0"/>
<pin id="1368" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/1 ret_V_25/1 "/>
</bind>
</comp>

<comp id="1372" class="1007" name="r_V_5_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="12" slack="0"/>
<pin id="1374" dir="0" index="1" bw="12" slack="0"/>
<pin id="1375" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="1378" class="1007" name="grp_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="24" slack="0"/>
<pin id="1380" dir="0" index="1" bw="24" slack="1"/>
<pin id="1381" dir="0" index="2" bw="24" slack="0"/>
<pin id="1382" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_2/2 add_ln700/2 "/>
</bind>
</comp>

<comp id="1386" class="1007" name="mul_ln728_1_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="18" slack="0"/>
<pin id="1388" dir="0" index="1" bw="12" slack="1"/>
<pin id="1389" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/2 "/>
</bind>
</comp>

<comp id="1392" class="1007" name="mul_ln1118_5_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="18" slack="0"/>
<pin id="1394" dir="0" index="1" bw="18" slack="0"/>
<pin id="1395" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/2 "/>
</bind>
</comp>

<comp id="1398" class="1007" name="grp_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="12" slack="1"/>
<pin id="1400" dir="0" index="1" bw="12" slack="1"/>
<pin id="1401" dir="0" index="2" bw="18" slack="0"/>
<pin id="1402" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/2 ret_V_46/2 "/>
</bind>
</comp>

<comp id="1405" class="1007" name="grp_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="12" slack="0"/>
<pin id="1407" dir="0" index="1" bw="24" slack="1"/>
<pin id="1408" dir="0" index="2" bw="24" slack="0"/>
<pin id="1409" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/3 ret_V_31/3 "/>
</bind>
</comp>

<comp id="1413" class="1007" name="mul_ln1192_2_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="18" slack="0"/>
<pin id="1415" dir="0" index="1" bw="12" slack="3"/>
<pin id="1416" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/4 "/>
</bind>
</comp>

<comp id="1418" class="1007" name="grp_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="18" slack="0"/>
<pin id="1420" dir="0" index="1" bw="12" slack="0"/>
<pin id="1421" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1422" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/5 add_ln1192_4/5 "/>
</bind>
</comp>

<comp id="1426" class="1007" name="mul_ln728_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="18" slack="0"/>
<pin id="1428" dir="0" index="1" bw="12" slack="9"/>
<pin id="1429" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/10 "/>
</bind>
</comp>

<comp id="1431" class="1007" name="grp_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="13" slack="0"/>
<pin id="1433" dir="0" index="1" bw="12" slack="0"/>
<pin id="1434" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/11 r_V/11 r_V_1/11 "/>
</bind>
</comp>

<comp id="1439" class="1007" name="grp_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="0"/>
<pin id="1441" dir="0" index="1" bw="8" slack="0"/>
<pin id="1442" dir="0" index="2" bw="16" slack="0"/>
<pin id="1443" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_29/11 ret_V_3/11 "/>
</bind>
</comp>

<comp id="1447" class="1007" name="grp_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="9" slack="0"/>
<pin id="1449" dir="0" index="1" bw="8" slack="0"/>
<pin id="1450" dir="0" index="2" bw="9" slack="0"/>
<pin id="1451" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_8/11 sext_ln1116/11 r_V_7/11 "/>
</bind>
</comp>

<comp id="1455" class="1007" name="grp_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="13" slack="0"/>
<pin id="1457" dir="0" index="1" bw="8" slack="0"/>
<pin id="1458" dir="0" index="2" bw="13" slack="0"/>
<pin id="1459" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/11 add_ln1192_12/11 "/>
</bind>
</comp>

<comp id="1463" class="1007" name="grp_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="17" slack="0"/>
<pin id="1465" dir="0" index="1" bw="13" slack="0"/>
<pin id="1466" dir="0" index="2" bw="16" slack="0"/>
<pin id="1467" dir="0" index="3" bw="29" slack="0"/>
<pin id="1468" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="r_V_10/11 sext_ln1192_6/11 mul_ln1192_4/11 sub_ln1192_1/11 "/>
</bind>
</comp>

<comp id="1474" class="1007" name="mul_ln700_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="16" slack="0"/>
<pin id="1476" dir="0" index="1" bw="27" slack="0"/>
<pin id="1477" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/12 "/>
</bind>
</comp>

<comp id="1480" class="1007" name="grp_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="13" slack="0"/>
<pin id="1482" dir="0" index="1" bw="13" slack="0"/>
<pin id="1483" dir="0" index="2" bw="18" slack="0"/>
<pin id="1484" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln1192_9/12 sext_ln1118_13/12 r_V_8/12 "/>
</bind>
</comp>

<comp id="1488" class="1007" name="grp_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="8" slack="0"/>
<pin id="1490" dir="0" index="1" bw="8" slack="0"/>
<pin id="1491" dir="0" index="2" bw="13" slack="0"/>
<pin id="1492" dir="0" index="3" bw="13" slack="0"/>
<pin id="1493" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_22/12 sext_ln1192_17/12 ret_V_41/12 ret_V_18/12 "/>
</bind>
</comp>

<comp id="1498" class="1007" name="grp_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="0"/>
<pin id="1500" dir="0" index="1" bw="8" slack="0"/>
<pin id="1501" dir="0" index="2" bw="19" slack="0"/>
<pin id="1502" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_39/12 rhs_V_7/12 ret_V_43/12 "/>
</bind>
</comp>

<comp id="1507" class="1007" name="grp_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="8" slack="0"/>
<pin id="1509" dir="0" index="1" bw="8" slack="0"/>
<pin id="1510" dir="0" index="2" bw="15" slack="0"/>
<pin id="1511" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_42/12 ret_V_24/12 "/>
</bind>
</comp>

<comp id="1515" class="1007" name="grp_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="13" slack="0"/>
<pin id="1517" dir="0" index="1" bw="20" slack="0"/>
<pin id="1518" dir="0" index="2" bw="30" slack="0"/>
<pin id="1519" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/13 ret_V_45/13 "/>
</bind>
</comp>

<comp id="1524" class="1007" name="r_V_28_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="10" slack="0"/>
<pin id="1526" dir="0" index="1" bw="16" slack="0"/>
<pin id="1527" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/13 "/>
</bind>
</comp>

<comp id="1530" class="1007" name="grp_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="8" slack="0"/>
<pin id="1532" dir="0" index="1" bw="26" slack="0"/>
<pin id="1533" dir="0" index="2" bw="30" slack="0"/>
<pin id="1534" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/14 ret_V_48/14 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="p_Val2_s_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="12" slack="1"/>
<pin id="1541" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1546" class="1005" name="p_Val2_13_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="12" slack="1"/>
<pin id="1548" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="sext_ln728_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="18" slack="1"/>
<pin id="1555" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="p_Val2_1_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="12" slack="2"/>
<pin id="1562" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="trunc_ln_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="12" slack="1"/>
<pin id="1571" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1574" class="1005" name="p_Val2_4_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="12" slack="1"/>
<pin id="1576" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="p_Val2_5_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="12" slack="2"/>
<pin id="1582" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="sext_ln728_1_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="18" slack="3"/>
<pin id="1595" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln728_1 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="add_ln1192_8_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="18" slack="1"/>
<pin id="1601" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_8 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="trunc_ln708_5_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="12" slack="1"/>
<pin id="1606" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="trunc_ln708_7_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="12" slack="1"/>
<pin id="1611" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="mul_ln1118_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="36" slack="1"/>
<pin id="1616" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="r_V_19_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="24" slack="1"/>
<pin id="1621" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="mul_ln700_3_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="18" slack="1"/>
<pin id="1626" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_3 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="trunc_ln708_12_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="12" slack="1"/>
<pin id="1631" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="ret_V_25_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="18" slack="1"/>
<pin id="1636" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_25 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="r_V_5_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="24" slack="1"/>
<pin id="1641" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="trunc_ln708_4_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="12" slack="1"/>
<pin id="1646" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="trunc_ln708_8_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="12" slack="1"/>
<pin id="1651" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="trunc_ln708_s_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="12" slack="1"/>
<pin id="1656" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1659" class="1005" name="mul_ln1118_5_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="36" slack="1"/>
<pin id="1661" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_5 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="trunc_ln708_14_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="12" slack="1"/>
<pin id="1666" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_14 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="trunc_ln708_1_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="12" slack="1"/>
<pin id="1671" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="add_ln703_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="12" slack="1"/>
<pin id="1676" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="add_ln703_1_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="12" slack="1"/>
<pin id="1681" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="sext_ln708_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="12" slack="1"/>
<pin id="1686" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln708 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="trunc_ln708_13_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="12" slack="1"/>
<pin id="1691" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="mul_ln1192_2_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="18" slack="1"/>
<pin id="1696" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="trunc_ln708_2_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="12" slack="1"/>
<pin id="1701" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="add_ln703_2_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="12" slack="1"/>
<pin id="1706" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="outsin_V_5_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="8" slack="2"/>
<pin id="1711" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="outsin_V_13_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="8" slack="3"/>
<pin id="1716" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="outsin_V_13 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="outsin_V_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="8" slack="1"/>
<pin id="1721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V "/>
</bind>
</comp>

<comp id="1724" class="1005" name="outsin_V_19_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="8" slack="1"/>
<pin id="1726" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_19 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="outsin_V_20_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="8" slack="1"/>
<pin id="1731" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_20 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="r_V_30_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="13" slack="1"/>
<pin id="1736" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="ret_V_13_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="16" slack="1"/>
<pin id="1742" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_13 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="mul_ln728_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="18" slack="1"/>
<pin id="1747" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="ret_V_1_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="27" slack="1"/>
<pin id="1752" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="ret_V_3_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="16" slack="1"/>
<pin id="1757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="r_V_7_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="18" slack="1"/>
<pin id="1762" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="add_ln1192_12_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="13" slack="1"/>
<pin id="1767" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_12 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="outsin_V_6_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="8" slack="1"/>
<pin id="1772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="trunc_ln708_9_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="12" slack="3"/>
<pin id="1778" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="outsin_V_9_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="8" slack="1"/>
<pin id="1783" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_9 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="outsin_V_10_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="8" slack="1"/>
<pin id="1788" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_10 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="ret_V_42_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="13" slack="1"/>
<pin id="1793" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_42 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="outsin_V_21_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="8" slack="1"/>
<pin id="1798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_21 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="outsin_V_22_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="8" slack="1"/>
<pin id="1803" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_22 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="outsin_V_24_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="8" slack="1"/>
<pin id="1808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_24 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="mul_ln700_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="42" slack="1"/>
<pin id="1813" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="add_ln1192_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="13" slack="1"/>
<pin id="1818" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="r_V_8_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="32" slack="1"/>
<pin id="1823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="ret_V_18_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="13" slack="1"/>
<pin id="1828" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_18 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="ret_V_22_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="20" slack="1"/>
<pin id="1833" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="ret_V_24_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="16" slack="1"/>
<pin id="1838" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_24 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="ret_V_47_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="9" slack="1"/>
<pin id="1843" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_47 "/>
</bind>
</comp>

<comp id="1846" class="1005" name="mul_ln700_1_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="42" slack="1"/>
<pin id="1848" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="trunc_ln708_6_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="12" slack="1"/>
<pin id="1853" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1856" class="1005" name="trunc_ln708_10_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="12" slack="1"/>
<pin id="1858" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="r_V_28_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="26" slack="1"/>
<pin id="1863" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="outsin_V_16_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="8" slack="1"/>
<pin id="1868" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="228"><net_src comp="12" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="220" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="220" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="220" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="220" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="220" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="10" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="58" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="58" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="58" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="58" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="224" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="18" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="14" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="224" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="20" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="360" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="224" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="374" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="30" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="36" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="407"><net_src comp="14" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="224" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="417"><net_src comp="14" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="224" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="350" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="28" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="411" pin="4"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="30" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="224" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="20" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="453"><net_src comp="52" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="438" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="54" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="56" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="34" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="36" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="472"><net_src comp="462" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="473" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="36" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="38" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="491"><net_src comp="374" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="374" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="374" pin="4"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="64" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="66" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="374" pin="4"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="68" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="504" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="360" pin="4"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="64" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="360" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="68" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="534" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="546" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="520" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="550" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="556" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="70" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="74" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="448" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="384" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="34" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="36" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="38" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="602"><net_src comp="592" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="611"><net_src comp="28" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="30" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="80" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="630"><net_src comp="34" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="36" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="38" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="634"><net_src comp="624" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="639"><net_src comp="82" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="646"><net_src comp="84" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="635" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="16" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="18" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="655"><net_src comp="88" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="30" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="88" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="30" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="657" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="92" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="94" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="96" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="688"><net_src comp="34" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="36" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="690"><net_src comp="38" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="699"><net_src comp="100" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="102" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="707"><net_src comp="92" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="94" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="709"><net_src comp="96" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="717"><net_src comp="104" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="713" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="723"><net_src comp="719" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="729"><net_src comp="106" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="108" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="734"><net_src comp="724" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="710" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="747"><net_src comp="110" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="36" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="112" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="754"><net_src comp="741" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="760"><net_src comp="114" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="767"><net_src comp="84" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="756" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="16" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="18" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="778"><net_src comp="120" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="785"><net_src comp="34" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="774" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="787"><net_src comp="36" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="788"><net_src comp="38" pin="0"/><net_sink comp="779" pin=3"/></net>

<net id="793"><net_src comp="122" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="789" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="800"><net_src comp="124" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="126" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="805"><net_src comp="795" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="811"><net_src comp="66" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="68" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="816"><net_src comp="806" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="813" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="802" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="128" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="290" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="68" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="834"><net_src comp="823" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="840"><net_src comp="130" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="290" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="126" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="846"><net_src comp="835" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="831" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="817" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="877"><net_src comp="136" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="869" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="68" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="866" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="872" pin="3"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="138" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="880" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="908"><net_src comp="144" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="925"><net_src comp="106" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="108" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="930"><net_src comp="920" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="150" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="927" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="931" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="892" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="948"><net_src comp="62" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="64" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="953"><net_src comp="943" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="962"><net_src comp="152" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="937" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="102" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="957" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="974"><net_src comp="154" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="102" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="980"><net_src comp="969" pin="3"/><net_sink comp="976" pin=1"/></net>

<net id="986"><net_src comp="156" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="295" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="64" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="992"><net_src comp="981" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="998"><net_src comp="130" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="295" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="126" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1004"><net_src comp="993" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1009"><net_src comp="989" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="1001" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1016"><net_src comp="158" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="102" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1022"><net_src comp="1011" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="976" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1034"><net_src comp="156" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="300" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="64" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1040"><net_src comp="1029" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="130" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="300" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="126" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1052"><net_src comp="1041" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1037" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1064"><net_src comp="158" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="102" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1070"><net_src comp="1059" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="1023" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="160" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1089"><net_src comp="162" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1091"><net_src comp="164" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1092"><net_src comp="166" pin="0"/><net_sink comp="1083" pin=3"/></net>

<net id="1103"><net_src comp="1093" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1096" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1117"><net_src comp="330" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1122"><net_src comp="1114" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1111" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="168" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1118" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1153"><net_src comp="174" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="30" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1158"><net_src comp="1148" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1164"><net_src comp="176" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="30" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1169"><net_src comp="1159" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="1166" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1179"><net_src comp="178" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1170" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1188"><net_src comp="180" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="1181" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1198"><net_src comp="182" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="1184" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="30" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1204"><net_src comp="1193" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="335" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1216"><net_src comp="1205" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="1209" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1225"><net_src comp="1218" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1236"><net_src comp="1229" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="1226" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1242"><net_src comp="184" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="1232" pin="2"/><net_sink comp="1238" pin=1"/></net>

<net id="1250"><net_src comp="84" pin="0"/><net_sink comp="1244" pin=0"/></net>

<net id="1251"><net_src comp="1238" pin="2"/><net_sink comp="1244" pin=1"/></net>

<net id="1252"><net_src comp="16" pin="0"/><net_sink comp="1244" pin=2"/></net>

<net id="1253"><net_src comp="18" pin="0"/><net_sink comp="1244" pin=3"/></net>

<net id="1266"><net_src comp="162" pin="0"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="164" pin="0"/><net_sink comp="1260" pin=2"/></net>

<net id="1268"><net_src comp="166" pin="0"/><net_sink comp="1260" pin=3"/></net>

<net id="1276"><net_src comp="188" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1277"><net_src comp="1269" pin="1"/><net_sink comp="1272" pin=1"/></net>

<net id="1284"><net_src comp="1272" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1290"><net_src comp="210" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="345" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1292"><net_src comp="212" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1296"><net_src comp="1285" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1301"><net_src comp="1293" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1308"><net_src comp="214" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1309"><net_src comp="1297" pin="2"/><net_sink comp="1302" pin=1"/></net>

<net id="1310"><net_src comp="216" pin="0"/><net_sink comp="1302" pin=2"/></net>

<net id="1311"><net_src comp="218" pin="0"/><net_sink comp="1302" pin=3"/></net>

<net id="1312"><net_src comp="1302" pin="4"/><net_sink comp="230" pin=2"/></net>

<net id="1325"><net_src comp="162" pin="0"/><net_sink comp="1319" pin=0"/></net>

<net id="1326"><net_src comp="164" pin="0"/><net_sink comp="1319" pin=2"/></net>

<net id="1327"><net_src comp="166" pin="0"/><net_sink comp="1319" pin=3"/></net>

<net id="1328"><net_src comp="1319" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="1334"><net_src comp="32" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1335"><net_src comp="370" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1336"><net_src comp="384" pin="3"/><net_sink comp="1329" pin=2"/></net>

<net id="1337"><net_src comp="1329" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="1342"><net_src comp="421" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1343"><net_src comp="421" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1344"><net_src comp="1338" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="1345"><net_src comp="1338" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="1350"><net_src comp="576" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="576" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1356"><net_src comp="488" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="488" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="1362"><net_src comp="72" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1363"><net_src comp="492" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1369"><net_src comp="76" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1370"><net_src comp="492" pin="1"/><net_sink comp="1364" pin=1"/></net>

<net id="1371"><net_src comp="78" pin="0"/><net_sink comp="1364" pin=2"/></net>

<net id="1376"><net_src comp="603" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="603" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1383"><net_src comp="86" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1384"><net_src comp="650" pin="3"/><net_sink comp="1378" pin=2"/></net>

<net id="1385"><net_src comp="1378" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="1390"><net_src comp="90" pin="0"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="1386" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="1396"><net_src comp="679" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="679" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1403"><net_src comp="98" pin="0"/><net_sink comp="1398" pin=2"/></net>

<net id="1404"><net_src comp="1398" pin="3"/><net_sink comp="682" pin=1"/></net>

<net id="1410"><net_src comp="691" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1411"><net_src comp="694" pin="3"/><net_sink comp="1405" pin=2"/></net>

<net id="1412"><net_src comp="1405" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="1417"><net_src comp="116" pin="0"/><net_sink comp="1413" pin=0"/></net>

<net id="1423"><net_src comp="118" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1424"><net_src comp="771" pin="1"/><net_sink comp="1418" pin=1"/></net>

<net id="1425"><net_src comp="1418" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="1430"><net_src comp="132" pin="0"/><net_sink comp="1426" pin=0"/></net>

<net id="1435"><net_src comp="134" pin="0"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="863" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1437"><net_src comp="1431" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="1438"><net_src comp="1431" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="1444"><net_src comp="895" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1445"><net_src comp="895" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1446"><net_src comp="140" pin="0"/><net_sink comp="1439" pin=2"/></net>

<net id="1452"><net_src comp="142" pin="0"/><net_sink comp="1447" pin=0"/></net>

<net id="1453"><net_src comp="898" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="1454"><net_src comp="910" pin="1"/><net_sink comp="1447" pin=2"/></net>

<net id="1460"><net_src comp="146" pin="0"/><net_sink comp="1455" pin=0"/></net>

<net id="1461"><net_src comp="917" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1462"><net_src comp="148" pin="0"/><net_sink comp="1455" pin=2"/></net>

<net id="1469"><net_src comp="950" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1470"><net_src comp="914" pin="1"/><net_sink comp="1463" pin=1"/></net>

<net id="1471"><net_src comp="954" pin="1"/><net_sink comp="1463" pin=2"/></net>

<net id="1472"><net_src comp="965" pin="1"/><net_sink comp="1463" pin=3"/></net>

<net id="1473"><net_src comp="1463" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="1478"><net_src comp="1108" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1479"><net_src comp="1105" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1485"><net_src comp="1130" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1486"><net_src comp="1133" pin="1"/><net_sink comp="1480" pin=1"/></net>

<net id="1487"><net_src comp="1136" pin="1"/><net_sink comp="1480" pin=2"/></net>

<net id="1494"><net_src comp="1139" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1495"><net_src comp="1142" pin="1"/><net_sink comp="1488" pin=1"/></net>

<net id="1496"><net_src comp="170" pin="0"/><net_sink comp="1488" pin=2"/></net>

<net id="1497"><net_src comp="172" pin="0"/><net_sink comp="1488" pin=3"/></net>

<net id="1503"><net_src comp="1145" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1504"><net_src comp="1145" pin="1"/><net_sink comp="1498" pin=1"/></net>

<net id="1505"><net_src comp="1155" pin="1"/><net_sink comp="1498" pin=2"/></net>

<net id="1506"><net_src comp="1498" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1512"><net_src comp="1190" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1513"><net_src comp="1190" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="1514"><net_src comp="1201" pin="1"/><net_sink comp="1507" pin=2"/></net>

<net id="1520"><net_src comp="1254" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1521"><net_src comp="1257" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="1522"><net_src comp="186" pin="0"/><net_sink comp="1515" pin=2"/></net>

<net id="1523"><net_src comp="1515" pin="3"/><net_sink comp="1260" pin=1"/></net>

<net id="1528"><net_src comp="1281" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="1529"><net_src comp="1278" pin="1"/><net_sink comp="1524" pin=1"/></net>

<net id="1535"><net_src comp="1316" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1536"><net_src comp="1313" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="1537"><net_src comp="222" pin="0"/><net_sink comp="1530" pin=2"/></net>

<net id="1538"><net_src comp="1530" pin="3"/><net_sink comp="1319" pin=1"/></net>

<net id="1542"><net_src comp="350" pin="4"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1544"><net_src comp="1539" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1545"><net_src comp="1539" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1549"><net_src comp="360" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1552"><net_src comp="1546" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1556"><net_src comp="370" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="1386" pin=1"/></net>

<net id="1558"><net_src comp="1553" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1559"><net_src comp="1553" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1563"><net_src comp="374" pin="4"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1566"><net_src comp="1560" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1567"><net_src comp="1560" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1568"><net_src comp="1560" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1572"><net_src comp="392" pin="4"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1577"><net_src comp="401" pin="4"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1579"><net_src comp="1574" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1583"><net_src comp="411" pin="4"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1586"><net_src comp="1580" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1587"><net_src comp="1580" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1588"><net_src comp="1580" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1589"><net_src comp="1580" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1590"><net_src comp="1580" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1591"><net_src comp="1580" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1592"><net_src comp="1580" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1596"><net_src comp="421" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="1413" pin=1"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="1602"><net_src comp="433" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1607"><net_src comp="462" pin="4"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1612"><net_src comp="478" pin="4"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1617"><net_src comp="1346" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1622"><net_src comp="1352" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="1627"><net_src comp="1358" pin="2"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1632"><net_src comp="592" pin="4"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1637"><net_src comp="1364" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1642"><net_src comp="1372" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1647"><net_src comp="624" pin="4"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1652"><net_src comp="640" pin="4"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1657"><net_src comp="669" pin="4"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1662"><net_src comp="1392" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1667"><net_src comp="682" pin="4"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1672"><net_src comp="701" pin="4"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1677"><net_src comp="713" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1682"><net_src comp="719" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1687"><net_src comp="751" pin="1"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1692"><net_src comp="761" pin="4"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1697"><net_src comp="1413" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1702"><net_src comp="779" pin="4"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1707"><net_src comp="789" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="1712"><net_src comp="265" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1717"><net_src comp="270" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1722"><net_src comp="275" pin="2"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1727"><net_src comp="280" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1732"><net_src comp="285" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1737"><net_src comp="795" pin="3"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1739"><net_src comp="1734" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1743"><net_src comp="857" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1748"><net_src comp="1426" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1753"><net_src comp="886" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1758"><net_src comp="1439" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1763"><net_src comp="1447" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1768"><net_src comp="1455" pin="3"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1773"><net_src comp="295" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1775"><net_src comp="1770" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1779"><net_src comp="1083" pin="4"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1784"><net_src comp="305" pin="2"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1789"><net_src comp="310" pin="2"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1794"><net_src comp="1099" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1799"><net_src comp="315" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1804"><net_src comp="320" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1809"><net_src comp="325" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1814"><net_src comp="1474" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1819"><net_src comp="1124" pin="2"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1824"><net_src comp="1480" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1829"><net_src comp="1488" pin="4"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1834"><net_src comp="1175" pin="2"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1839"><net_src comp="1507" pin="3"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1844"><net_src comp="1212" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1849"><net_src comp="1221" pin="2"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1854"><net_src comp="1244" pin="4"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1859"><net_src comp="1260" pin="4"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1864"><net_src comp="1524" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1869"><net_src comp="340" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1316" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {14 }
	Port: y_1_V | {14 }
	Port: y_2_V | {14 }
	Port: y_3_V | {14 }
	Port: y_4_V | {14 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln728 : 1
		lhs_V_1 : 1
		mul_ln1193 : 2
		ret_V_30 : 3
		trunc_ln : 4
		sext_ln728_1 : 1
		lhs_V_3 : 1
		mul_ln1192_5 : 2
		add_ln1192_8 : 3
		r_V_s : 1
		add_ln1192_7 : 2
		trunc_ln708_5 : 3
		outsin_V_5 : 4
		ret_V_37 : 3
		trunc_ln708_7 : 4
		r_V_18 : 1
		sext_ln703_5 : 1
		shl_ln1118_7 : 1
		sext_ln1118_14 : 2
		shl_ln1118_8 : 1
		sext_ln1118_15 : 2
		r_V_35 : 3
		shl_ln1118_9 : 1
		sext_ln1118_16 : 2
		shl_ln1118_s : 1
		sext_ln1118_17 : 2
		r_V_36 : 3
		sext_ln703_6 : 4
		sext_ln703_7 : 4
		ret_V_38 : 5
		add_ln1192_15 : 6
		sext_ln1118_18 : 7
		mul_ln1118 : 8
		r_V_19 : 2
		mul_ln700_3 : 2
		add_ln1192_30 : 2
		add_ln1192_28 : 3
		trunc_ln708_12 : 4
		outsin_V_13 : 5
		mul_ln703_1 : 2
		ret_V_25 : 3
	State 2
		r_V_5 : 1
		sub_ln1192 : 1
		ret_V_35 : 2
		trunc_ln708_4 : 3
		outsin_V_20 : 4
		trunc_ln708_8 : 1
		add_ln700 : 1
		rhs_V_5 : 1
		ret_V_40 : 2
		trunc_ln708_s : 3
		mul_ln1118_5 : 1
		ret_V_46 : 1
		trunc_ln708_14 : 2
	State 3
		mul_ln1192 : 1
		ret_V_31 : 2
		trunc_ln708_1 : 3
		outsin_V_9 : 1
		outsin_V_21 : 1
		sext_ln1118_22 : 1
		r_V_40 : 2
		trunc_ln708_11 : 3
		sext_ln708 : 4
		outsin_V_22 : 5
		trunc_ln708_13 : 1
	State 4
	State 5
		mul_ln1192_1 : 1
		add_ln1192_4 : 2
		ret_V_33 : 3
		trunc_ln708_2 : 4
		outsin_V_16 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		sext_ln1118_4 : 1
		sext_ln1118_8 : 1
		r_V_32 : 2
		shl_ln1118_3 : 1
		sext_ln1118_9 : 2
		shl_ln1118_4 : 1
		sext_ln1118_10 : 2
		r_V_33 : 3
		sext_ln703_4 : 4
		ret_V_13 : 5
	State 11
		ret_V : 1
		r_V : 2
		r_V_1 : 3
		sext_ln1118 : 4
		trunc_ln1193 : 4
		p_shl : 5
		sub_ln1193 : 6
		ret_V_1 : 7
		r_V_29 : 1
		ret_V_3 : 2
		ret_V_8 : 1
		ret_V_10 : 1
		sext_ln1116 : 2
		sext_ln1118_1 : 2
		r_V_7 : 3
		mul_ln703 : 1
		add_ln1192_12 : 2
		sext_ln1118_6 : 1
		sub_ln1118 : 2
		r_V_31 : 3
		sext_ln1118_7 : 1
		r_V_10 : 2
		sext_ln1192_6 : 3
		mul_ln1192_4 : 4
		lhs_V_4 : 4
		sext_ln1192_8 : 5
		sub_ln1192_1 : 6
		add_ln1192_17 : 7
		shl_ln1118_5 : 1
		sext_ln1118_11 : 2
		shl_ln1118_6 : 1
		sext_ln1118_12 : 2
		r_V_34 : 3
		rhs_V_3 : 4
		sext_ln1192_9 : 5
		add_ln1192_18 : 8
		shl_ln1118_10 : 1
		sext_ln1118_19 : 2
		shl_ln1118_11 : 1
		sext_ln1118_20 : 2
		r_V_38 : 3
		rhs_V_4 : 4
		sext_ln1192_10 : 5
		add_ln1192_19 : 9
		ret_V_39 : 10
		trunc_ln708_9 : 11
		ret_V_42 : 1
	State 12
		mul_ln700 : 1
		sext_ln1192_2 : 1
		ret_V_32 : 2
		add_ln1192 : 3
		add_ln1192_9 : 1
		sext_ln1118_13 : 2
		r_V_8 : 3
		add_ln1192_22 : 1
		sext_ln1192_17 : 2
		ret_V_41 : 3
		ret_V_18 : 4
		r_V_39 : 1
		sext_ln728_3 : 1
		rhs_V_7 : 2
		ret_V_43 : 3
		sext_ln728_4 : 1
		ret_V_44 : 4
		ret_V_22 : 5
		r_V_41 : 1
		r_V_42 : 1
		lhs_V_7 : 2
		sext_ln728_5 : 3
		ret_V_24 : 4
		lhs_V_8 : 1
		ret_V_47 : 2
	State 13
		mul_ln700_1 : 1
		mul_ln1192_3 : 1
		ret_V_36 : 2
		trunc_ln708_6 : 3
		mul_ln1192_6 : 1
		ret_V_45 : 2
		trunc_ln708_10 : 3
		ret_V_28 : 1
		sext_ln1118_25 : 2
		r_V_28 : 3
	State 14
		rhs_V : 1
		sext_ln728_2 : 2
		ret_V_34 : 3
		trunc_ln708_3 : 4
		write_ln50 : 5
		mul_ln1192_8 : 1
		ret_V_48 : 2
		trunc_ln708_15 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          | grp_generic_sincos_12_6_s_fu_265 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_270 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_275 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_280 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_285 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_290 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_295 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_300 |    2    |   201   |   2023  |
|   call   | grp_generic_sincos_12_6_s_fu_305 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_310 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_315 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_320 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_325 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_330 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_335 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_340 |    2    |   201   |   2023  |
|          | grp_generic_sincos_12_6_s_fu_345 |    2    |   201   |   2023  |
|----------|----------------------------------|---------|---------|---------|
|          |        add_ln1192_8_fu_433       |    0    |    0    |    25   |
|          |        add_ln1192_7_fu_456       |    0    |    0    |    25   |
|          |          ret_V_37_fu_473         |    0    |    0    |    25   |
|          |           r_V_35_fu_520          |    0    |    0    |    24   |
|          |           r_V_36_fu_550          |    0    |    0    |    24   |
|          |       add_ln1192_15_fu_570       |    0    |    0    |    18   |
|          |       add_ln1192_30_fu_580       |    0    |    0    |    18   |
|          |       add_ln1192_28_fu_586       |    0    |    0    |    18   |
|          |          ret_V_35_fu_618         |    0    |    0    |    18   |
|          |          ret_V_40_fu_664         |    0    |    0    |    31   |
|          |         add_ln703_fu_713         |    0    |    0    |    19   |
|          |        add_ln703_1_fu_719        |    0    |    0    |    19   |
|          |          ret_V_33_fu_774         |    0    |    0    |    25   |
|          |        add_ln703_2_fu_789        |    0    |    0    |    19   |
|    add   |          ret_V_13_fu_857         |    0    |    0    |    18   |
|          |          ret_V_1_fu_886          |    0    |    0    |    18   |
|          |          ret_V_10_fu_904         |    0    |    0    |    15   |
|          |       add_ln1192_17_fu_976       |    0    |    0    |    18   |
|          |          r_V_34_fu_1005          |    0    |    0    |    20   |
|          |       add_ln1192_18_fu_1023      |    0    |    0    |    18   |
|          |          r_V_38_fu_1053          |    0    |    0    |    20   |
|          |       add_ln1192_19_fu_1071      |    0    |    0    |    18   |
|          |         ret_V_39_fu_1077         |    0    |    0    |    18   |
|          |         ret_V_42_fu_1099         |    0    |    0    |    19   |
|          |        add_ln1192_fu_1124        |    0    |    0    |    18   |
|          |         ret_V_44_fu_1170         |    0    |    0    |    18   |
|          |         ret_V_22_fu_1175         |    0    |    0    |    18   |
|          |         ret_V_36_fu_1238         |    0    |    0    |    43   |
|          |         ret_V_28_fu_1272         |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |          ret_V_38_fu_564         |    0    |    0    |    18   |
|          |         sub_ln1192_fu_613        |    0    |    0    |    18   |
|          |           r_V_40_fu_735          |    0    |    0    |    23   |
|          |           r_V_32_fu_817          |    0    |    0    |    18   |
|          |           r_V_33_fu_847          |    0    |    0    |    18   |
|    sub   |         sub_ln1193_fu_880        |    0    |    0    |    18   |
|          |         sub_ln1118_fu_931        |    0    |    0    |    18   |
|          |           r_V_31_fu_937          |    0    |    0    |    18   |
|          |         ret_V_32_fu_1118         |    0    |    0    |    18   |
|          |          r_V_41_fu_1184          |    0    |    0    |    15   |
|          |         ret_V_47_fu_1212         |    0    |    0    |    15   |
|          |         ret_V_34_fu_1297         |    0    |    0    |    49   |
|----------|----------------------------------|---------|---------|---------|
|          |           r_V_37_fu_635          |    2    |    0    |    24   |
|          |           r_V_43_fu_756          |    2    |    0    |    24   |
|          |        mul_ln700_1_fu_1221       |    2    |    0    |    26   |
|          |       mul_ln1192_3_fu_1232       |    2    |    0    |    20   |
|          |       mul_ln1192_5_fu_1338       |    1    |    0    |    0    |
|          |        mul_ln1118_fu_1346        |    1    |    0    |    0    |
|          |          r_V_19_fu_1352          |    1    |    0    |    0    |
|    mul   |        mul_ln700_3_fu_1358       |    1    |    0    |    0    |
|          |           r_V_5_fu_1372          |    1    |    0    |    0    |
|          |        mul_ln728_1_fu_1386       |    1    |    0    |    0    |
|          |       mul_ln1118_5_fu_1392       |    1    |    0    |    0    |
|          |       mul_ln1192_2_fu_1413       |    1    |    0    |    0    |
|          |         mul_ln728_fu_1426        |    1    |    0    |    0    |
|          |         mul_ln700_fu_1474        |    1    |    0    |    0    |
|          |          r_V_28_fu_1524          |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1329           |    1    |    0    |    0    |
|          |            grp_fu_1364           |    1    |    0    |    0    |
|          |            grp_fu_1378           |    1    |    0    |    0    |
|          |            grp_fu_1398           |    1    |    0    |    0    |
|          |            grp_fu_1405           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1418           |    1    |    0    |    0    |
|          |            grp_fu_1439           |    1    |    0    |    0    |
|          |            grp_fu_1455           |    1    |    0    |    0    |
|          |            grp_fu_1498           |    1    |    0    |    0    |
|          |            grp_fu_1507           |    1    |    0    |    0    |
|          |            grp_fu_1515           |    1    |    0    |    0    |
|          |            grp_fu_1530           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1431           |    1    |    0    |    0    |
|  addmul  |            grp_fu_1447           |    1    |    0    |    0    |
|          |            grp_fu_1480           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmulsub|            grp_fu_1463           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmuladd|            grp_fu_1488           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_224       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln50_write_fu_230     |    0    |    0    |    0    |
|          |      write_ln51_write_fu_237     |    0    |    0    |    0    |
|   write  |      write_ln52_write_fu_244     |    0    |    0    |    0    |
|          |      write_ln53_write_fu_251     |    0    |    0    |    0    |
|          |      write_ln54_write_fu_258     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_Val2_s_fu_350         |    0    |    0    |    0    |
|          |         p_Val2_13_fu_360         |    0    |    0    |    0    |
|          |          p_Val2_1_fu_374         |    0    |    0    |    0    |
|          |          trunc_ln_fu_392         |    0    |    0    |    0    |
|          |          p_Val2_4_fu_401         |    0    |    0    |    0    |
|          |          p_Val2_5_fu_411         |    0    |    0    |    0    |
|          |           tmp_6_fu_438           |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_462       |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_478       |    0    |    0    |    0    |
|          |       trunc_ln708_12_fu_592      |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_624       |    0    |    0    |    0    |
|partselect|       trunc_ln708_8_fu_640       |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_669       |    0    |    0    |    0    |
|          |       trunc_ln708_14_fu_682      |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_701       |    0    |    0    |    0    |
|          |       trunc_ln708_11_fu_741      |    0    |    0    |    0    |
|          |       trunc_ln708_13_fu_761      |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_779       |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_1083      |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_1244      |    0    |    0    |    0    |
|          |      trunc_ln708_10_fu_1260      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_1302      |    0    |    0    |    0    |
|          |      trunc_ln708_15_fu_1319      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln728_fu_370        |    0    |    0    |    0    |
|          |        sext_ln728_1_fu_421       |    0    |    0    |    0    |
|          |           r_V_18_fu_488          |    0    |    0    |    0    |
|          |        sext_ln703_5_fu_492       |    0    |    0    |    0    |
|          |       sext_ln1118_14_fu_504      |    0    |    0    |    0    |
|          |       sext_ln1118_15_fu_516      |    0    |    0    |    0    |
|          |       sext_ln1118_16_fu_534      |    0    |    0    |    0    |
|          |       sext_ln1118_17_fu_546      |    0    |    0    |    0    |
|          |        sext_ln703_6_fu_556       |    0    |    0    |    0    |
|          |        sext_ln703_7_fu_560       |    0    |    0    |    0    |
|          |       sext_ln1118_18_fu_576      |    0    |    0    |    0    |
|          |           r_V_4_fu_603           |    0    |    0    |    0    |
|          |       sext_ln1118_23_fu_679      |    0    |    0    |    0    |
|          |           r_V_6_fu_691           |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_710       |    0    |    0    |    0    |
|          |       sext_ln1118_22_fu_731      |    0    |    0    |    0    |
|          |         sext_ln708_fu_751        |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_771       |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_802       |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_813       |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_831       |    0    |    0    |    0    |
|          |       sext_ln1118_10_fu_843      |    0    |    0    |    0    |
|          |        sext_ln703_4_fu_853       |    0    |    0    |    0    |
|          |           lhs_V_fu_863           |    0    |    0    |    0    |
|          |        sext_ln1118_fu_866        |    0    |    0    |    0    |
|          |         sext_ln727_fu_892        |    0    |    0    |    0    |
|          |           r_V_2_fu_895           |    0    |    0    |    0    |
|          |         sext_ln703_fu_898        |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_901       |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_910       |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_914       |    0    |    0    |    0    |
|          |        sext_ln703_2_fu_917       |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_927       |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_950       |    0    |    0    |    0    |
|          |       sext_ln1192_7_fu_954       |    0    |    0    |    0    |
|   sext   |       sext_ln1192_8_fu_965       |    0    |    0    |    0    |
|          |       sext_ln1118_11_fu_989      |    0    |    0    |    0    |
|          |      sext_ln1118_12_fu_1001      |    0    |    0    |    0    |
|          |       sext_ln1192_9_fu_1019      |    0    |    0    |    0    |
|          |      sext_ln1118_19_fu_1037      |    0    |    0    |    0    |
|          |      sext_ln1118_20_fu_1049      |    0    |    0    |    0    |
|          |      sext_ln1192_10_fu_1067      |    0    |    0    |    0    |
|          |          lhs_V_5_fu_1093         |    0    |    0    |    0    |
|          |          rhs_V_6_fu_1096         |    0    |    0    |    0    |
|          |        sext_ln700_fu_1105        |    0    |    0    |    0    |
|          |       sext_ln700_1_fu_1108       |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_1111      |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_1114      |    0    |    0    |    0    |
|          |       sext_ln703_3_fu_1130       |    0    |    0    |    0    |
|          |        sext_ln1192_fu_1133       |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_1136      |    0    |    0    |    0    |
|          |       sext_ln1116_4_fu_1139      |    0    |    0    |    0    |
|          |      sext_ln1192_16_fu_1142      |    0    |    0    |    0    |
|          |          r_V_20_fu_1145          |    0    |    0    |    0    |
|          |       sext_ln728_3_fu_1155       |    0    |    0    |    0    |
|          |       sext_ln728_4_fu_1166       |    0    |    0    |    0    |
|          |          r_V_23_fu_1181          |    0    |    0    |    0    |
|          |          r_V_25_fu_1190          |    0    |    0    |    0    |
|          |       sext_ln728_5_fu_1201       |    0    |    0    |    0    |
|          |          lhs_V_8_fu_1205         |    0    |    0    |    0    |
|          |          rhs_V_9_fu_1209         |    0    |    0    |    0    |
|          |       sext_ln700_2_fu_1218       |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_1226      |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_1229      |    0    |    0    |    0    |
|          |      sext_ln1192_11_fu_1254      |    0    |    0    |    0    |
|          |      sext_ln1192_12_fu_1257      |    0    |    0    |    0    |
|          |       sext_ln703_14_fu_1269      |    0    |    0    |    0    |
|          |      sext_ln1118_24_fu_1278      |    0    |    0    |    0    |
|          |      sext_ln1118_25_fu_1281      |    0    |    0    |    0    |
|          |       sext_ln728_2_fu_1293       |    0    |    0    |    0    |
|          |      sext_ln1192_13_fu_1313      |    0    |    0    |    0    |
|          |      sext_ln1192_14_fu_1316      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          lhs_V_1_fu_384          |    0    |    0    |    0    |
|          |          lhs_V_3_fu_425          |    0    |    0    |    0    |
|          |           r_V_s_fu_448           |    0    |    0    |    0    |
|          |        shl_ln1118_7_fu_496       |    0    |    0    |    0    |
|          |        shl_ln1118_8_fu_508       |    0    |    0    |    0    |
|          |        shl_ln1118_9_fu_526       |    0    |    0    |    0    |
|          |        shl_ln1118_s_fu_538       |    0    |    0    |    0    |
|          |          rhs_V_1_fu_606          |    0    |    0    |    0    |
|          |          shl_ln1_fu_650          |    0    |    0    |    0    |
|          |          rhs_V_5_fu_657          |    0    |    0    |    0    |
|          |          lhs_V_2_fu_694          |    0    |    0    |    0    |
|          |       shl_ln1118_12_fu_724       |    0    |    0    |    0    |
|          |           r_V_30_fu_795          |    0    |    0    |    0    |
|          |        shl_ln1118_2_fu_806       |    0    |    0    |    0    |
|          |        shl_ln1118_3_fu_823       |    0    |    0    |    0    |
|bitconcatenate|        shl_ln1118_4_fu_835       |    0    |    0    |    0    |
|          |           p_shl_fu_872           |    0    |    0    |    0    |
|          |           shl_ln_fu_920          |    0    |    0    |    0    |
|          |        shl_ln1118_1_fu_943       |    0    |    0    |    0    |
|          |          lhs_V_4_fu_957          |    0    |    0    |    0    |
|          |          rhs_V_2_fu_969          |    0    |    0    |    0    |
|          |        shl_ln1118_5_fu_981       |    0    |    0    |    0    |
|          |        shl_ln1118_6_fu_993       |    0    |    0    |    0    |
|          |          rhs_V_3_fu_1011         |    0    |    0    |    0    |
|          |       shl_ln1118_10_fu_1029      |    0    |    0    |    0    |
|          |       shl_ln1118_11_fu_1041      |    0    |    0    |    0    |
|          |          rhs_V_4_fu_1059         |    0    |    0    |    0    |
|          |          lhs_V_6_fu_1148         |    0    |    0    |    0    |
|          |          rhs_V_8_fu_1159         |    0    |    0    |    0    |
|          |          lhs_V_7_fu_1193         |    0    |    0    |    0    |
|          |           rhs_V_fu_1285          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln1193_fu_869       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    70   |   3417  |  35334  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_12_reg_1765|   13   |
| add_ln1192_8_reg_1599 |   18   |
|  add_ln1192_reg_1816  |   13   |
|  add_ln703_1_reg_1679 |   12   |
|  add_ln703_2_reg_1704 |   12   |
|   add_ln703_reg_1674  |   12   |
| mul_ln1118_5_reg_1659 |   36   |
|  mul_ln1118_reg_1614  |   36   |
| mul_ln1192_2_reg_1694 |   18   |
|  mul_ln700_1_reg_1846 |   42   |
|  mul_ln700_3_reg_1624 |   18   |
|   mul_ln700_reg_1811  |   42   |
|   mul_ln728_reg_1745  |   18   |
|  outsin_V_10_reg_1786 |    8   |
|  outsin_V_13_reg_1714 |    8   |
|  outsin_V_16_reg_1866 |    8   |
|  outsin_V_19_reg_1724 |    8   |
|  outsin_V_20_reg_1729 |    8   |
|  outsin_V_21_reg_1796 |    8   |
|  outsin_V_22_reg_1801 |    8   |
|  outsin_V_24_reg_1806 |    8   |
|  outsin_V_5_reg_1709  |    8   |
|  outsin_V_6_reg_1770  |    8   |
|  outsin_V_9_reg_1781  |    8   |
|   outsin_V_reg_1719   |    8   |
|   p_Val2_13_reg_1546  |   12   |
|   p_Val2_1_reg_1560   |   12   |
|   p_Val2_4_reg_1574   |   12   |
|   p_Val2_5_reg_1580   |   12   |
|   p_Val2_s_reg_1539   |   12   |
|    r_V_19_reg_1619    |   24   |
|    r_V_28_reg_1861    |   26   |
|    r_V_30_reg_1734    |   13   |
|     r_V_5_reg_1639    |   24   |
|     r_V_7_reg_1760    |   18   |
|     r_V_8_reg_1821    |   32   |
|   ret_V_13_reg_1740   |   16   |
|   ret_V_18_reg_1826   |   13   |
|    ret_V_1_reg_1750   |   27   |
|   ret_V_22_reg_1831   |   20   |
|   ret_V_24_reg_1836   |   16   |
|   ret_V_25_reg_1634   |   18   |
|    ret_V_3_reg_1755   |   16   |
|   ret_V_42_reg_1791   |   13   |
|   ret_V_47_reg_1841   |    9   |
|  sext_ln708_reg_1684  |   12   |
| sext_ln728_1_reg_1593 |   18   |
|  sext_ln728_reg_1553  |   18   |
|trunc_ln708_10_reg_1856|   12   |
|trunc_ln708_12_reg_1629|   12   |
|trunc_ln708_13_reg_1689|   12   |
|trunc_ln708_14_reg_1664|   12   |
| trunc_ln708_1_reg_1669|   12   |
| trunc_ln708_2_reg_1699|   12   |
| trunc_ln708_4_reg_1644|   12   |
| trunc_ln708_5_reg_1604|   12   |
| trunc_ln708_6_reg_1851|   12   |
| trunc_ln708_7_reg_1609|   12   |
| trunc_ln708_8_reg_1649|   12   |
| trunc_ln708_9_reg_1776|   12   |
| trunc_ln708_s_reg_1654|   12   |
|   trunc_ln_reg_1569   |   12   |
+-----------------------+--------+
|         Total         |   947  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_12_6_s_fu_265 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_270 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_285 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_305 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_315 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_320 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_12_6_s_fu_340 |  p1  |   2  |  12  |   24   ||    9    |
|            grp_fu_1418           |  p0  |   2  |  18  |   36   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   202  ||  4.824  ||    72   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   70   |    -   |  3417  |  35334 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   72   |
|  Register |    -   |    -   |   947  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   70   |    4   |  4364  |  35406 |
+-----------+--------+--------+--------+--------+
