; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused__native_batch_norm_legit_convolution_relu_22(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %9 = shl i32 %8, 3, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = lshr i32 %10, 4, !dbg !12
  %12 = and i32 %11, 7, !dbg !12
  %13 = and i32 %10, 7, !dbg !12
  %14 = or disjoint i32 %9, %12, !dbg !13
  %15 = icmp slt i32 %14, 1024, !dbg !14
  %16 = shl i32 %10, 2, !dbg !15
  %17 = and i32 %16, 60, !dbg !15
  %18 = srem i32 %14, 256, !dbg !16
  %19 = shl i32 %14, 6, !dbg !17
  %20 = or disjoint i32 %19, %17, !dbg !18
  %21 = sext i32 %20 to i64, !dbg !19
  %22 = getelementptr float, ptr addrspace(1) %0, i64 %21, !dbg !19
  %23 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %22, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #5, !dbg !20
  %24 = extractvalue { i32, i32, i32, i32 } %23, 0, !dbg !20
  %25 = extractvalue { i32, i32, i32, i32 } %23, 1, !dbg !20
  %26 = extractvalue { i32, i32, i32, i32 } %23, 2, !dbg !20
  %27 = extractvalue { i32, i32, i32, i32 } %23, 3, !dbg !20
  %28 = bitcast i32 %24 to float, !dbg !20
  %29 = bitcast i32 %25 to float, !dbg !20
  %30 = bitcast i32 %26 to float, !dbg !20
  %31 = bitcast i32 %27 to float, !dbg !20
  %32 = sext i32 %18 to i64, !dbg !21
  %33 = getelementptr float, ptr addrspace(1) %1, i64 %32, !dbg !21
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 %15) #5, !dbg !22
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 %15) #5, !dbg !22
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 %15) #5, !dbg !22
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 %15) #5, !dbg !22
  %38 = bitcast i32 %37 to float, !dbg !22
  %39 = fadd float %28, %38, !dbg !23
  %40 = fadd float %29, %38, !dbg !23
  %41 = fadd float %30, %38, !dbg !23
  %42 = fadd float %31, %38, !dbg !23
  %43 = fadd float %39, %40, !dbg !24
  %44 = fadd float %41, %43, !dbg !24
  %45 = fadd float %42, %44, !dbg !24
  %46 = select i1 %15, float %45, float 0.000000e+00, !dbg !24
  %47 = bitcast float %46 to i32, !dbg !29
  %48 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %47, i32 8, i32 31), !dbg !29
  %49 = bitcast i32 %48 to float, !dbg !29
  %50 = fadd float %46, %49, !dbg !24
  %51 = bitcast float %50 to i32, !dbg !29
  %52 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %51, i32 4, i32 31), !dbg !29
  %53 = bitcast i32 %52 to float, !dbg !29
  %54 = fadd float %50, %53, !dbg !24
  %55 = bitcast float %54 to i32, !dbg !29
  %56 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %55, i32 2, i32 31), !dbg !29
  %57 = bitcast i32 %56 to float, !dbg !29
  %58 = fadd float %54, %57, !dbg !24
  %59 = bitcast float %58 to i32, !dbg !29
  %60 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %59, i32 1, i32 31), !dbg !29
  %61 = bitcast i32 %60 to float, !dbg !29
  %62 = fadd float %58, %61, !dbg !24
  %63 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !30
  %64 = bitcast float %62 to <1 x i32>, !dbg !30
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %63, <1 x i32> %64, i1 true) #5, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %65 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !30
  %66 = load float, ptr addrspace(3) %65, align 4, !dbg !30
  %67 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %66, float 6.400000e+01) #5, !dbg !30
  %68 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %62, float 6.400000e+01) #5, !dbg !30
  %69 = fsub float %39, %68, !dbg !31
  %70 = fsub float %40, %68, !dbg !31
  %71 = fsub float %41, %68, !dbg !31
  %72 = fsub float %42, %68, !dbg !31
  %73 = fmul float %69, %69, !dbg !32
  %74 = fmul float %70, %70, !dbg !32
  %75 = fmul float %71, %71, !dbg !32
  %76 = fmul float %72, %72, !dbg !32
  %77 = fadd float %73, %74, !dbg !33
  %78 = fadd float %75, %77, !dbg !33
  %79 = fadd float %76, %78, !dbg !33
  %80 = select i1 %15, float %79, float 0.000000e+00, !dbg !33
  %81 = bitcast float %80 to i32, !dbg !35
  %82 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %81, i32 8, i32 31), !dbg !35
  %83 = bitcast i32 %82 to float, !dbg !35
  %84 = fadd float %80, %83, !dbg !33
  %85 = bitcast float %84 to i32, !dbg !35
  %86 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %85, i32 4, i32 31), !dbg !35
  %87 = bitcast i32 %86 to float, !dbg !35
  %88 = fadd float %84, %87, !dbg !33
  %89 = bitcast float %88 to i32, !dbg !35
  %90 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %89, i32 2, i32 31), !dbg !35
  %91 = bitcast i32 %90 to float, !dbg !35
  %92 = fadd float %88, %91, !dbg !33
  %93 = bitcast float %92 to i32, !dbg !35
  %94 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %93, i32 1, i32 31), !dbg !35
  %95 = bitcast i32 %94 to float, !dbg !35
  %96 = fadd float %92, %95, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %97 = bitcast float %96 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %63, <1 x i32> %97, i1 true) #5, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %98 = load float, ptr addrspace(3) %65, align 4, !dbg !36
  %99 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %98, float 6.400000e+01) #5, !dbg !37
  %100 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %96, float 6.400000e+01) #5, !dbg !37
  %101 = fadd float %99, 0x3EE4F8B580000000, !dbg !38
  %102 = fadd float %100, 0x3EE4F8B580000000, !dbg !38
  %103 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !36
  %.not.i = icmp eq i32 %103, 0, !dbg !36
  br i1 %.not.i, label %106, label %104, !dbg !36

104:                                              ; preds = %7
  %105 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %101), !dbg !36
  br label %__nv_rsqrtf.exit, !dbg !36

106:                                              ; preds = %7
  %107 = tail call float @llvm.nvvm.rsqrt.approx.f(float %101), !dbg !36
  br label %__nv_rsqrtf.exit, !dbg !36

__nv_rsqrtf.exit:                                 ; preds = %104, %106
  %.0.i = phi float [ %105, %104 ], [ %107, %106 ], !dbg !36
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !36
  %109 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !36
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !36
  %111 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !36
  %.not.i10 = icmp eq i32 %111, 0, !dbg !36
  br i1 %.not.i10, label %114, label %112, !dbg !36

112:                                              ; preds = %__nv_rsqrtf.exit
  %113 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %102), !dbg !36
  br label %__nv_rsqrtf.exit12, !dbg !36

114:                                              ; preds = %__nv_rsqrtf.exit
  %115 = tail call float @llvm.nvvm.rsqrt.approx.f(float %102), !dbg !36
  br label %__nv_rsqrtf.exit12, !dbg !36

__nv_rsqrtf.exit12:                               ; preds = %112, %114
  %.0.i11 = phi float [ %113, %112 ], [ %115, %114 ], !dbg !36
  %116 = or disjoint i32 %9, %13, !dbg !13
  %117 = icmp slt i32 %116, 1024, !dbg !14
  %118 = fmul float %69, %.0.i11, !dbg !39
  %119 = fmul float %70, %.0.i11, !dbg !39
  %120 = fmul float %71, %.0.i11, !dbg !39
  %121 = fmul float %72, %.0.i11, !dbg !39
  %122 = fcmp olt float %118, 0.000000e+00, !dbg !40
  %123 = fcmp olt float %119, 0.000000e+00, !dbg !40
  %124 = fcmp olt float %120, 0.000000e+00, !dbg !40
  %125 = fcmp olt float %121, 0.000000e+00, !dbg !40
  %126 = select i1 %122, float 0.000000e+00, float %118, !dbg !44
  %127 = select i1 %123, float 0.000000e+00, float %119, !dbg !44
  %128 = select i1 %124, float 0.000000e+00, float %120, !dbg !44
  %129 = select i1 %125, float 0.000000e+00, float %121, !dbg !44
  %130 = bitcast float %39 to i32, !dbg !45
  %131 = bitcast float %40 to i32, !dbg !45
  %132 = bitcast float %41 to i32, !dbg !45
  %133 = bitcast float %42 to i32, !dbg !45
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %130, i32 %131, i32 %132, i32 %133, ptr addrspace(1) %22, i1 %15) #5, !dbg !45
  %134 = getelementptr float, ptr addrspace(1) %3, i64 %21, !dbg !46
  %135 = bitcast float %126 to i32, !dbg !47
  %136 = bitcast float %127 to i32, !dbg !47
  %137 = bitcast float %128 to i32, !dbg !47
  %138 = bitcast float %129 to i32, !dbg !47
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %135, i32 %136, i32 %137, i32 %138, ptr addrspace(1) %134, i1 %15) #5, !dbg !47
  %139 = sext i32 %116 to i64, !dbg !48
  %140 = getelementptr float, ptr addrspace(1) %4, i64 %139, !dbg !48
  %141 = and i32 %10, 120, !dbg !49
  %142 = icmp eq i32 %141, 0, !dbg !49
  %143 = bitcast float %.0.i to i32, !dbg !49
  %144 = and i1 %142, %117, !dbg !49
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %143, ptr addrspace(1) %140, i1 %144) #5, !dbg !49
  %145 = getelementptr float, ptr addrspace(1) %2, i64 %139, !dbg !50
  %146 = bitcast float %67 to i32, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %146, ptr addrspace(1) %145, i1 %144) #5, !dbg !51
  ret void, !dbg !52
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cqmabdl3wjwqswbqehxwnuijxzzfw2ncmmypyamkal3tsagwap2x.py", directory: "inductor_cache/qm")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_convolution_relu_22, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_convolution_relu_22, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_convolution_relu_22", linkageName: "triton_per_fused__native_batch_norm_legit_convolution_relu_22", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 19, scope: !7)
!17 = !DILocation(line: 32, column: 42, scope: !7)
!18 = !DILocation(line: 32, column: 39, scope: !7)
!19 = !DILocation(line: 32, column: 34, scope: !7)
!20 = !DILocation(line: 32, column: 47, scope: !7)
!21 = !DILocation(line: 33, column: 30, scope: !7)
!22 = !DILocation(line: 33, column: 35, scope: !7)
!23 = !DILocation(line: 34, column: 18, scope: !7)
!24 = !DILocation(line: 256, column: 15, scope: !25, inlinedAt: !28)
!25 = distinct !DILexicalBlockFile(scope: !27, file: !26, discriminator: 0)
!26 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!27 = distinct !DILexicalBlockFile(scope: !7, file: !26, discriminator: 0)
!28 = !DILocation(line: 39, column: 24, scope: !7)
!29 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !28)
!30 = !DILocation(line: 42, column: 19, scope: !7)
!31 = !DILocation(line: 43, column: 19, scope: !7)
!32 = !DILocation(line: 44, column: 20, scope: !7)
!33 = !DILocation(line: 256, column: 15, scope: !25, inlinedAt: !34)
!34 = !DILocation(line: 47, column: 26, scope: !7)
!35 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !34)
!36 = !DILocation(line: 53, column: 28, scope: !7)
!37 = !DILocation(line: 50, column: 20, scope: !7)
!38 = !DILocation(line: 52, column: 20, scope: !7)
!39 = !DILocation(line: 54, column: 20, scope: !7)
!40 = !DILocation(line: 118, column: 15, scope: !41, inlinedAt: !43)
!41 = distinct !DILexicalBlockFile(scope: !7, file: !42, discriminator: 0)
!42 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!43 = !DILocation(line: 56, column: 42, scope: !7)
!44 = !DILocation(line: 121, column: 29, scope: !41, inlinedAt: !43)
!45 = !DILocation(line: 57, column: 47, scope: !7)
!46 = !DILocation(line: 58, column: 25, scope: !7)
!47 = !DILocation(line: 58, column: 45, scope: !7)
!48 = !DILocation(line: 59, column: 25, scope: !7)
!49 = !DILocation(line: 59, column: 37, scope: !7)
!50 = !DILocation(line: 60, column: 25, scope: !7)
!51 = !DILocation(line: 60, column: 37, scope: !7)
!52 = !DILocation(line: 60, column: 4, scope: !7)
