Loading plugins phase: Elapsed time ==> 0s.217ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\Serial_PWM_2048.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.030ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.095ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Serial_PWM_2048.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\Serial_PWM_2048.cyprj -dcpsoc3 Serial_PWM_2048.v -verilog
======================================================================

======================================================================
Compiling:  Serial_PWM_2048.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\Serial_PWM_2048.cyprj -dcpsoc3 Serial_PWM_2048.v -verilog
======================================================================

======================================================================
Compiling:  Serial_PWM_2048.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\Serial_PWM_2048.cyprj -dcpsoc3 -verilog Serial_PWM_2048.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jul 19 10:05:03 2024


======================================================================
Compiling:  Serial_PWM_2048.v
Program  :   vpp
Options  :    -yv2 -q10 Serial_PWM_2048.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jul 19 10:05:03 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Serial_PWM_2048.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Serial_PWM_2048.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\Serial_PWM_2048.cyprj -dcpsoc3 -verilog Serial_PWM_2048.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jul 19 10:05:04 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\codegentemp\Serial_PWM_2048.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\codegentemp\Serial_PWM_2048.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Serial_PWM_2048.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\Serial_PWM_2048.cyprj -dcpsoc3 -verilog Serial_PWM_2048.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jul 19 10:05:05 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\codegentemp\Serial_PWM_2048.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\codegentemp\Serial_PWM_2048.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\RPWM:PWMUDB:km_run\
	\RPWM:PWMUDB:ctrl_cmpmode2_2\
	\RPWM:PWMUDB:ctrl_cmpmode2_1\
	\RPWM:PWMUDB:ctrl_cmpmode2_0\
	\RPWM:PWMUDB:ctrl_cmpmode1_2\
	\RPWM:PWMUDB:ctrl_cmpmode1_1\
	\RPWM:PWMUDB:ctrl_cmpmode1_0\
	\RPWM:PWMUDB:capt_rising\
	\RPWM:PWMUDB:capt_falling\
	\RPWM:PWMUDB:trig_rise\
	\RPWM:PWMUDB:trig_fall\
	\RPWM:PWMUDB:sc_kill\
	\RPWM:PWMUDB:min_kill\
	\RPWM:PWMUDB:km_tc\
	\RPWM:PWMUDB:db_tc\
	\RPWM:PWMUDB:dith_sel\
	\RPWM:PWMUDB:compare2\
	\RPWM:Net_101\
	Net_305
	Net_306
	\RPWM:PWMUDB:MODULE_1:b_31\
	\RPWM:PWMUDB:MODULE_1:b_30\
	\RPWM:PWMUDB:MODULE_1:b_29\
	\RPWM:PWMUDB:MODULE_1:b_28\
	\RPWM:PWMUDB:MODULE_1:b_27\
	\RPWM:PWMUDB:MODULE_1:b_26\
	\RPWM:PWMUDB:MODULE_1:b_25\
	\RPWM:PWMUDB:MODULE_1:b_24\
	\RPWM:PWMUDB:MODULE_1:b_23\
	\RPWM:PWMUDB:MODULE_1:b_22\
	\RPWM:PWMUDB:MODULE_1:b_21\
	\RPWM:PWMUDB:MODULE_1:b_20\
	\RPWM:PWMUDB:MODULE_1:b_19\
	\RPWM:PWMUDB:MODULE_1:b_18\
	\RPWM:PWMUDB:MODULE_1:b_17\
	\RPWM:PWMUDB:MODULE_1:b_16\
	\RPWM:PWMUDB:MODULE_1:b_15\
	\RPWM:PWMUDB:MODULE_1:b_14\
	\RPWM:PWMUDB:MODULE_1:b_13\
	\RPWM:PWMUDB:MODULE_1:b_12\
	\RPWM:PWMUDB:MODULE_1:b_11\
	\RPWM:PWMUDB:MODULE_1:b_10\
	\RPWM:PWMUDB:MODULE_1:b_9\
	\RPWM:PWMUDB:MODULE_1:b_8\
	\RPWM:PWMUDB:MODULE_1:b_7\
	\RPWM:PWMUDB:MODULE_1:b_6\
	\RPWM:PWMUDB:MODULE_1:b_5\
	\RPWM:PWMUDB:MODULE_1:b_4\
	\RPWM:PWMUDB:MODULE_1:b_3\
	\RPWM:PWMUDB:MODULE_1:b_2\
	\RPWM:PWMUDB:MODULE_1:b_1\
	\RPWM:PWMUDB:MODULE_1:b_0\
	\RPWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\RPWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\RPWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\RPWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\RPWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\RPWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\RPWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\RPWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\RPWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\RPWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_301
	Net_308
	\RPWM:Net_113\
	\RPWM:Net_107\
	\RPWM:Net_114\
	\LPWM:PWMUDB:km_run\
	\LPWM:PWMUDB:ctrl_cmpmode2_2\
	\LPWM:PWMUDB:ctrl_cmpmode2_1\
	\LPWM:PWMUDB:ctrl_cmpmode2_0\
	\LPWM:PWMUDB:ctrl_cmpmode1_2\
	\LPWM:PWMUDB:ctrl_cmpmode1_1\
	\LPWM:PWMUDB:ctrl_cmpmode1_0\
	\LPWM:PWMUDB:capt_rising\
	\LPWM:PWMUDB:capt_falling\
	\LPWM:PWMUDB:trig_rise\
	\LPWM:PWMUDB:trig_fall\
	\LPWM:PWMUDB:sc_kill\
	\LPWM:PWMUDB:min_kill\
	\LPWM:PWMUDB:km_tc\
	\LPWM:PWMUDB:db_tc\
	\LPWM:PWMUDB:dith_sel\
	\LPWM:PWMUDB:compare2\
	\LPWM:Net_101\
	Net_329
	Net_330
	\LPWM:PWMUDB:MODULE_2:b_31\
	\LPWM:PWMUDB:MODULE_2:b_30\
	\LPWM:PWMUDB:MODULE_2:b_29\
	\LPWM:PWMUDB:MODULE_2:b_28\
	\LPWM:PWMUDB:MODULE_2:b_27\
	\LPWM:PWMUDB:MODULE_2:b_26\
	\LPWM:PWMUDB:MODULE_2:b_25\
	\LPWM:PWMUDB:MODULE_2:b_24\
	\LPWM:PWMUDB:MODULE_2:b_23\
	\LPWM:PWMUDB:MODULE_2:b_22\
	\LPWM:PWMUDB:MODULE_2:b_21\
	\LPWM:PWMUDB:MODULE_2:b_20\
	\LPWM:PWMUDB:MODULE_2:b_19\
	\LPWM:PWMUDB:MODULE_2:b_18\
	\LPWM:PWMUDB:MODULE_2:b_17\
	\LPWM:PWMUDB:MODULE_2:b_16\
	\LPWM:PWMUDB:MODULE_2:b_15\
	\LPWM:PWMUDB:MODULE_2:b_14\
	\LPWM:PWMUDB:MODULE_2:b_13\
	\LPWM:PWMUDB:MODULE_2:b_12\
	\LPWM:PWMUDB:MODULE_2:b_11\
	\LPWM:PWMUDB:MODULE_2:b_10\
	\LPWM:PWMUDB:MODULE_2:b_9\
	\LPWM:PWMUDB:MODULE_2:b_8\
	\LPWM:PWMUDB:MODULE_2:b_7\
	\LPWM:PWMUDB:MODULE_2:b_6\
	\LPWM:PWMUDB:MODULE_2:b_5\
	\LPWM:PWMUDB:MODULE_2:b_4\
	\LPWM:PWMUDB:MODULE_2:b_3\
	\LPWM:PWMUDB:MODULE_2:b_2\
	\LPWM:PWMUDB:MODULE_2:b_1\
	\LPWM:PWMUDB:MODULE_2:b_0\
	\LPWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\LPWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\LPWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\LPWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\LPWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\LPWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\LPWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\LPWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\LPWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\LPWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_325
	Net_332
	\LPWM:Net_113\
	\LPWM:Net_107\
	\LPWM:Net_114\
	\UART:BUART:reset_sr\
	Net_42
	Net_37
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_33
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_7:lt\
	\UART:BUART:sRX:MODULE_7:eq\
	\UART:BUART:sRX:MODULE_7:gt\
	\UART:BUART:sRX:MODULE_7:gte\
	\UART:BUART:sRX:MODULE_7:lte\
	\I2C:udb_clk\
	Net_45
	\I2C:Net_973\
	Net_47
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_48
	\I2C:Net_975\
	Net_51
	Net_53
	\Timer1:Net_260\
	Net_339
	\Timer1:TimerUDB:ctrl_ten\
	\Timer1:TimerUDB:ctrl_cmode_0\
	\Timer1:TimerUDB:ctrl_tmode_1\
	\Timer1:TimerUDB:ctrl_tmode_0\
	\Timer1:TimerUDB:ctrl_ic_1\
	\Timer1:TimerUDB:ctrl_ic_0\
	Net_336
	\Timer1:TimerUDB:zeros_3\
	\Timer1:Net_102\
	\Timer1:Net_266\

    Synthesized names
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\RPWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\LPWM:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 317 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Button_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Button_net_0
Aliasing \RPWM:PWMUDB:hwCapture\ to zero
Aliasing \RPWM:PWMUDB:trig_out\ to tmpOE__Button_net_0
Aliasing Net_307 to zero
Aliasing \RPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RPWM:PWMUDB:ltch_kill_reg\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \RPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RPWM:PWMUDB:min_kill_reg\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \RPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RPWM:PWMUDB:final_kill\ to tmpOE__Button_net_0
Aliasing \RPWM:PWMUDB:dith_count_1\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \RPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RPWM:PWMUDB:dith_count_0\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \RPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RPWM:PWMUDB:status_6\ to zero
Aliasing \RPWM:PWMUDB:status_4\ to zero
Aliasing \RPWM:PWMUDB:cmp2\ to zero
Aliasing \RPWM:PWMUDB:cmp1_status_reg\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \RPWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RPWM:PWMUDB:cmp2_status_reg\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \RPWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RPWM:PWMUDB:final_kill_reg\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \RPWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RPWM:PWMUDB:cs_addr_0\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \RPWM:PWMUDB:pwm1_i\ to zero
Aliasing \RPWM:PWMUDB:pwm2_i\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Button_net_0
Aliasing tmpOE__R_PWM_net_0 to tmpOE__Button_net_0
Aliasing tmpOE__L_PWM_net_0 to tmpOE__Button_net_0
Aliasing \LPWM:PWMUDB:hwCapture\ to zero
Aliasing \LPWM:PWMUDB:trig_out\ to tmpOE__Button_net_0
Aliasing \LPWM:PWMUDB:runmode_enable\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \LPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \LPWM:PWMUDB:ltch_kill_reg\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \LPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \LPWM:PWMUDB:min_kill_reg\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \LPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \LPWM:PWMUDB:final_kill\ to tmpOE__Button_net_0
Aliasing \LPWM:PWMUDB:dith_count_1\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \LPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \LPWM:PWMUDB:dith_count_0\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \LPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \LPWM:PWMUDB:status_6\ to zero
Aliasing \LPWM:PWMUDB:status_4\ to zero
Aliasing \LPWM:PWMUDB:cmp2\ to zero
Aliasing \LPWM:PWMUDB:cmp1_status_reg\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \LPWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \LPWM:PWMUDB:cmp2_status_reg\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \LPWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \LPWM:PWMUDB:final_kill_reg\\R\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \LPWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \LPWM:PWMUDB:cs_addr_0\ to \RPWM:PWMUDB:runmode_enable\\R\
Aliasing \LPWM:PWMUDB:pwm1_i\ to zero
Aliasing \LPWM:PWMUDB:pwm2_i\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Button_net_0
Aliasing tmpOE__EN_L_net_0 to tmpOE__Button_net_0
Aliasing Net_65 to tmpOE__Button_net_0
Aliasing tmpOE__EN_R_net_0 to tmpOE__Button_net_0
Aliasing Net_66 to tmpOE__Button_net_0
Aliasing Net_349 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Button_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__Button_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__Button_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__Button_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__Button_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__Button_net_0
Aliasing tmpOE__Rx_net_0 to tmpOE__Button_net_0
Aliasing tmpOE__Tx_net_0 to tmpOE__Button_net_0
Aliasing tmpOE__SDA_net_0 to tmpOE__Button_net_0
Aliasing tmpOE__SCL_net_0 to tmpOE__Button_net_0
Aliasing \I2C:Net_969\ to tmpOE__Button_net_0
Aliasing \I2C:Net_968\ to tmpOE__Button_net_0
Aliasing Net_12 to zero
Aliasing \Timer1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer1:TimerUDB:trigger_enable\ to tmpOE__Button_net_0
Aliasing \Timer1:TimerUDB:status_6\ to zero
Aliasing \Timer1:TimerUDB:status_5\ to zero
Aliasing \Timer1:TimerUDB:status_4\ to zero
Aliasing \Timer1:TimerUDB:status_0\ to \Timer1:TimerUDB:tc_i\
Aliasing \RPWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Button_net_0
Aliasing \RPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \RPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \RPWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Button_net_0
Aliasing \RPWM:PWMUDB:prevCompare1\\D\ to \RPWM:PWMUDB:pwm_temp\
Aliasing \RPWM:PWMUDB:tc_i_reg\\D\ to \RPWM:PWMUDB:status_2\
Aliasing \LPWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Button_net_0
Aliasing \LPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \LPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \LPWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Button_net_0
Aliasing \LPWM:PWMUDB:prevCompare1\\D\ to \LPWM:PWMUDB:pwm_temp\
Aliasing \LPWM:PWMUDB:tc_i_reg\\D\ to \LPWM:PWMUDB:status_2\
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Timer1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer1:TimerUDB:hwEnable_reg\\D\ to \Timer1:TimerUDB:run_mode\
Aliasing \Timer1:TimerUDB:capture_out_reg_i\\D\ to \Timer1:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__Button_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[9] = tmpOE__Button_net_0[1]
Removing Lhs of wire \RPWM:PWMUDB:ctrl_enable\[28] = \RPWM:PWMUDB:control_7\[20]
Removing Lhs of wire \RPWM:PWMUDB:hwCapture\[38] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:hwEnable\[39] = \RPWM:PWMUDB:control_7\[20]
Removing Lhs of wire \RPWM:PWMUDB:trig_out\[43] = tmpOE__Button_net_0[1]
Removing Lhs of wire \RPWM:PWMUDB:runmode_enable\\R\[45] = zero[2]
Removing Lhs of wire Net_307[46] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:runmode_enable\\S\[47] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:final_enable\[48] = \RPWM:PWMUDB:runmode_enable\[44]
Removing Lhs of wire \RPWM:PWMUDB:ltch_kill_reg\\R\[52] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:ltch_kill_reg\\S\[53] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:min_kill_reg\\R\[54] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:min_kill_reg\\S\[55] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:final_kill\[58] = tmpOE__Button_net_0[1]
Removing Lhs of wire \RPWM:PWMUDB:add_vi_vv_MODGEN_1_1\[62] = \RPWM:PWMUDB:MODULE_1:g2:a0:s_1\[349]
Removing Lhs of wire \RPWM:PWMUDB:add_vi_vv_MODGEN_1_0\[64] = \RPWM:PWMUDB:MODULE_1:g2:a0:s_0\[350]
Removing Lhs of wire \RPWM:PWMUDB:dith_count_1\\R\[65] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:dith_count_1\\S\[66] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:dith_count_0\\R\[67] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:dith_count_0\\S\[68] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:status_6\[71] = zero[2]
Removing Rhs of wire \RPWM:PWMUDB:status_5\[72] = \RPWM:PWMUDB:final_kill_reg\[86]
Removing Lhs of wire \RPWM:PWMUDB:status_4\[73] = zero[2]
Removing Rhs of wire \RPWM:PWMUDB:status_3\[74] = \RPWM:PWMUDB:fifo_full\[93]
Removing Rhs of wire \RPWM:PWMUDB:status_1\[76] = \RPWM:PWMUDB:cmp2_status_reg\[85]
Removing Rhs of wire \RPWM:PWMUDB:status_0\[77] = \RPWM:PWMUDB:cmp1_status_reg\[84]
Removing Lhs of wire \RPWM:PWMUDB:cmp2_status\[82] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:cmp2\[83] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:cmp1_status_reg\\R\[87] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:cmp1_status_reg\\S\[88] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:cmp2_status_reg\\R\[89] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:cmp2_status_reg\\S\[90] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:final_kill_reg\\R\[91] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:final_kill_reg\\S\[92] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:cs_addr_2\[94] = \RPWM:PWMUDB:tc_i\[50]
Removing Lhs of wire \RPWM:PWMUDB:cs_addr_1\[95] = \RPWM:PWMUDB:runmode_enable\[44]
Removing Lhs of wire \RPWM:PWMUDB:cs_addr_0\[96] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:compare1\[177] = \RPWM:PWMUDB:cmp1_less\[148]
Removing Lhs of wire \RPWM:PWMUDB:pwm1_i\[182] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:pwm2_i\[184] = zero[2]
Removing Rhs of wire \RPWM:Net_96\[187] = \RPWM:PWMUDB:pwm_i_reg\[179]
Removing Lhs of wire \RPWM:PWMUDB:pwm_temp\[190] = \RPWM:PWMUDB:cmp1\[80]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_23\[231] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_22\[232] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_21\[233] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_20\[234] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_19\[235] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_18\[236] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_17\[237] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_16\[238] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_15\[239] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_14\[240] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_13\[241] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_12\[242] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_11\[243] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_10\[244] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_9\[245] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_8\[246] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_7\[247] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_6\[248] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_5\[249] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_4\[250] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_3\[251] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_2\[252] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_1\[253] = \RPWM:PWMUDB:MODIN1_1\[254]
Removing Lhs of wire \RPWM:PWMUDB:MODIN1_1\[254] = \RPWM:PWMUDB:dith_count_1\[61]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:a_0\[255] = \RPWM:PWMUDB:MODIN1_0\[256]
Removing Lhs of wire \RPWM:PWMUDB:MODIN1_0\[256] = \RPWM:PWMUDB:dith_count_0\[63]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[388] = tmpOE__Button_net_0[1]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[389] = tmpOE__Button_net_0[1]
Removing Rhs of wire Net_23[390] = \RPWM:Net_96\[187]
Removing Lhs of wire tmpOE__R_PWM_net_0[398] = tmpOE__Button_net_0[1]
Removing Lhs of wire tmpOE__L_PWM_net_0[404] = tmpOE__Button_net_0[1]
Removing Rhs of wire Net_64[405] = \LPWM:Net_96\[581]
Removing Rhs of wire Net_64[405] = \LPWM:PWMUDB:pwm_i_reg\[573]
Removing Lhs of wire \LPWM:PWMUDB:ctrl_enable\[423] = \LPWM:PWMUDB:control_7\[415]
Removing Lhs of wire \LPWM:PWMUDB:hwCapture\[433] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:hwEnable\[434] = \LPWM:PWMUDB:control_7\[415]
Removing Lhs of wire \LPWM:PWMUDB:trig_out\[438] = tmpOE__Button_net_0[1]
Removing Lhs of wire \LPWM:PWMUDB:runmode_enable\\R\[440] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:runmode_enable\\S\[441] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:final_enable\[442] = \LPWM:PWMUDB:runmode_enable\[439]
Removing Lhs of wire \LPWM:PWMUDB:ltch_kill_reg\\R\[446] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:ltch_kill_reg\\S\[447] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:min_kill_reg\\R\[448] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:min_kill_reg\\S\[449] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:final_kill\[452] = tmpOE__Button_net_0[1]
Removing Lhs of wire \LPWM:PWMUDB:add_vi_vv_MODGEN_2_1\[456] = \LPWM:PWMUDB:MODULE_2:g2:a0:s_1\[743]
Removing Lhs of wire \LPWM:PWMUDB:add_vi_vv_MODGEN_2_0\[458] = \LPWM:PWMUDB:MODULE_2:g2:a0:s_0\[744]
Removing Lhs of wire \LPWM:PWMUDB:dith_count_1\\R\[459] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:dith_count_1\\S\[460] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:dith_count_0\\R\[461] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:dith_count_0\\S\[462] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:status_6\[465] = zero[2]
Removing Rhs of wire \LPWM:PWMUDB:status_5\[466] = \LPWM:PWMUDB:final_kill_reg\[480]
Removing Lhs of wire \LPWM:PWMUDB:status_4\[467] = zero[2]
Removing Rhs of wire \LPWM:PWMUDB:status_3\[468] = \LPWM:PWMUDB:fifo_full\[487]
Removing Rhs of wire \LPWM:PWMUDB:status_1\[470] = \LPWM:PWMUDB:cmp2_status_reg\[479]
Removing Rhs of wire \LPWM:PWMUDB:status_0\[471] = \LPWM:PWMUDB:cmp1_status_reg\[478]
Removing Lhs of wire \LPWM:PWMUDB:cmp2_status\[476] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:cmp2\[477] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:cmp1_status_reg\\R\[481] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:cmp1_status_reg\\S\[482] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:cmp2_status_reg\\R\[483] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:cmp2_status_reg\\S\[484] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:final_kill_reg\\R\[485] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:final_kill_reg\\S\[486] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:cs_addr_2\[488] = \LPWM:PWMUDB:tc_i\[444]
Removing Lhs of wire \LPWM:PWMUDB:cs_addr_1\[489] = \LPWM:PWMUDB:runmode_enable\[439]
Removing Lhs of wire \LPWM:PWMUDB:cs_addr_0\[490] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:compare1\[571] = \LPWM:PWMUDB:cmp1_less\[542]
Removing Lhs of wire \LPWM:PWMUDB:pwm1_i\[576] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:pwm2_i\[578] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:pwm_temp\[584] = \LPWM:PWMUDB:cmp1\[474]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_23\[625] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_22\[626] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_21\[627] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_20\[628] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_19\[629] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_18\[630] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_17\[631] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_16\[632] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_15\[633] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_14\[634] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_13\[635] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_12\[636] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_11\[637] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_10\[638] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_9\[639] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_8\[640] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_7\[641] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_6\[642] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_5\[643] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_4\[644] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_3\[645] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_2\[646] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_1\[647] = \LPWM:PWMUDB:MODIN2_1\[648]
Removing Lhs of wire \LPWM:PWMUDB:MODIN2_1\[648] = \LPWM:PWMUDB:dith_count_1\[455]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:a_0\[649] = \LPWM:PWMUDB:MODIN2_0\[650]
Removing Lhs of wire \LPWM:PWMUDB:MODIN2_0\[650] = \LPWM:PWMUDB:dith_count_0\[457]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[782] = tmpOE__Button_net_0[1]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[783] = tmpOE__Button_net_0[1]
Removing Lhs of wire tmpOE__EN_L_net_0[790] = tmpOE__Button_net_0[1]
Removing Lhs of wire Net_65[791] = tmpOE__Button_net_0[1]
Removing Lhs of wire tmpOE__EN_R_net_0[797] = tmpOE__Button_net_0[1]
Removing Lhs of wire Net_66[798] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:Net_61\[805] = \UART:Net_9\[804]
Removing Lhs of wire Net_349[809] = zero[2]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[810] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[811] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[812] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[813] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[814] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[815] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[816] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[817] = zero[2]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[829] = \UART:BUART:tx_bitclk_dp\[865]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[875] = \UART:BUART:tx_counter_dp\[866]
Removing Lhs of wire \UART:BUART:tx_status_6\[876] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[877] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[878] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[880] = \UART:BUART:tx_fifo_empty\[843]
Removing Lhs of wire \UART:BUART:tx_status_3\[882] = \UART:BUART:tx_fifo_notfull\[842]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[942] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[950] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[961]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[952] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[962]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[953] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[978]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[954] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[992]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[955] = \UART:BUART:sRX:s23Poll:MODIN3_1\[956]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[956] = \UART:BUART:pollcount_1\[948]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[957] = \UART:BUART:sRX:s23Poll:MODIN3_0\[958]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[958] = \UART:BUART:pollcount_0\[951]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[964] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[965] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[966] = \UART:BUART:pollcount_1\[948]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[967] = \UART:BUART:pollcount_1\[948]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[968] = \UART:BUART:pollcount_0\[951]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[969] = \UART:BUART:pollcount_0\[951]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[970] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[971] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[972] = \UART:BUART:pollcount_1\[948]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[973] = \UART:BUART:pollcount_0\[951]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[974] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[975] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[980] = \UART:BUART:pollcount_1\[948]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[981] = \UART:BUART:pollcount_1\[948]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[982] = \UART:BUART:pollcount_0\[951]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[983] = \UART:BUART:pollcount_0\[951]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[984] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[985] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[986] = \UART:BUART:pollcount_1\[948]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[987] = \UART:BUART:pollcount_0\[951]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[988] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[989] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[996] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[997] = \UART:BUART:rx_parity_error_status\[998]
Removing Rhs of wire \UART:BUART:rx_status_3\[999] = \UART:BUART:rx_stop_bit_error\[1000]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[1010] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[1059]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[1014] = \UART:BUART:sRX:MODULE_7:g1:a0:xneq\[1081]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[1015] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[1016] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[1017] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[1018] = \UART:BUART:sRX:MODIN6_6\[1019]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[1019] = \UART:BUART:rx_count_6\[937]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[1020] = \UART:BUART:sRX:MODIN6_5\[1021]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[1021] = \UART:BUART:rx_count_5\[938]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[1022] = \UART:BUART:sRX:MODIN6_4\[1023]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[1023] = \UART:BUART:rx_count_4\[939]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[1024] = \UART:BUART:sRX:MODIN6_3\[1025]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[1025] = \UART:BUART:rx_count_3\[940]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[1026] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[1027] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[1028] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[1029] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[1030] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[1031] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[1032] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1033] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1034] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1035] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1036] = \UART:BUART:rx_count_6\[937]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1037] = \UART:BUART:rx_count_5\[938]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1038] = \UART:BUART:rx_count_4\[939]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1039] = \UART:BUART:rx_count_3\[940]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[1040] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[1041] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[1042] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[1043] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[1044] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[1045] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[1046] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[1061] = \UART:BUART:rx_postpoll\[896]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[1062] = \UART:BUART:rx_parity_bit\[1013]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1063] = \UART:BUART:rx_postpoll\[896]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[1064] = \UART:BUART:rx_parity_bit\[1013]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1065] = \UART:BUART:rx_postpoll\[896]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1066] = \UART:BUART:rx_parity_bit\[1013]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1068] = tmpOE__Button_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1069] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1067]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1070] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1067]
Removing Lhs of wire tmpOE__Rx_net_0[1092] = tmpOE__Button_net_0[1]
Removing Lhs of wire tmpOE__Tx_net_0[1097] = tmpOE__Button_net_0[1]
Removing Lhs of wire tmpOE__SDA_net_0[1103] = tmpOE__Button_net_0[1]
Removing Lhs of wire tmpOE__SCL_net_0[1109] = tmpOE__Button_net_0[1]
Removing Rhs of wire \I2C:sda_x_wire\[1114] = \I2C:Net_643_1\[1115]
Removing Rhs of wire \I2C:Net_697\[1117] = \I2C:Net_643_2\[1123]
Removing Rhs of wire \I2C:Net_1109_0\[1120] = \I2C:scl_yfb\[1133]
Removing Rhs of wire \I2C:Net_1109_1\[1121] = \I2C:sda_yfb\[1134]
Removing Lhs of wire \I2C:scl_x_wire\[1124] = \I2C:Net_643_0\[1122]
Removing Lhs of wire \I2C:Net_969\[1125] = tmpOE__Button_net_0[1]
Removing Lhs of wire \I2C:Net_968\[1126] = tmpOE__Button_net_0[1]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[1136] = tmpOE__Button_net_0[1]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[1138] = tmpOE__Button_net_0[1]
Removing Lhs of wire Net_12[1146] = zero[2]
Removing Rhs of wire Net_545[1150] = \Timer1:Net_53\[1151]
Removing Rhs of wire Net_545[1150] = \Timer1:TimerUDB:tc_reg_i\[1183]
Removing Lhs of wire \Timer1:TimerUDB:ctrl_enable\[1165] = \Timer1:TimerUDB:control_7\[1157]
Removing Lhs of wire \Timer1:TimerUDB:ctrl_cmode_1\[1167] = zero[2]
Removing Rhs of wire \Timer1:TimerUDB:timer_enable\[1176] = \Timer1:TimerUDB:runmode_enable\[1188]
Removing Rhs of wire \Timer1:TimerUDB:run_mode\[1177] = \Timer1:TimerUDB:hwEnable\[1178]
Removing Lhs of wire \Timer1:TimerUDB:run_mode\[1177] = \Timer1:TimerUDB:control_7\[1157]
Removing Lhs of wire \Timer1:TimerUDB:trigger_enable\[1180] = tmpOE__Button_net_0[1]
Removing Lhs of wire \Timer1:TimerUDB:tc_i\[1182] = \Timer1:TimerUDB:status_tc\[1179]
Removing Lhs of wire \Timer1:TimerUDB:capt_fifo_load_int\[1187] = \Timer1:TimerUDB:capt_fifo_load\[1175]
Removing Lhs of wire \Timer1:TimerUDB:status_6\[1190] = zero[2]
Removing Lhs of wire \Timer1:TimerUDB:status_5\[1191] = zero[2]
Removing Lhs of wire \Timer1:TimerUDB:status_4\[1192] = zero[2]
Removing Lhs of wire \Timer1:TimerUDB:status_0\[1193] = \Timer1:TimerUDB:status_tc\[1179]
Removing Lhs of wire \Timer1:TimerUDB:status_1\[1194] = \Timer1:TimerUDB:capt_fifo_load\[1175]
Removing Rhs of wire \Timer1:TimerUDB:status_2\[1195] = \Timer1:TimerUDB:fifo_full\[1196]
Removing Rhs of wire \Timer1:TimerUDB:status_3\[1197] = \Timer1:TimerUDB:fifo_nempty\[1198]
Removing Lhs of wire \Timer1:TimerUDB:cs_addr_2\[1200] = zero[2]
Removing Lhs of wire \Timer1:TimerUDB:cs_addr_1\[1201] = \Timer1:TimerUDB:trig_reg\[1189]
Removing Lhs of wire \Timer1:TimerUDB:cs_addr_0\[1202] = \Timer1:TimerUDB:per_zero\[1181]
Removing Lhs of wire \RPWM:PWMUDB:min_kill_reg\\D\[1333] = tmpOE__Button_net_0[1]
Removing Lhs of wire \RPWM:PWMUDB:prevCapture\\D\[1334] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:trig_last\\D\[1335] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:ltch_kill_reg\\D\[1338] = tmpOE__Button_net_0[1]
Removing Lhs of wire \RPWM:PWMUDB:prevCompare1\\D\[1341] = \RPWM:PWMUDB:cmp1\[80]
Removing Lhs of wire \RPWM:PWMUDB:cmp1_status_reg\\D\[1342] = \RPWM:PWMUDB:cmp1_status\[81]
Removing Lhs of wire \RPWM:PWMUDB:cmp2_status_reg\\D\[1343] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:pwm_i_reg\\D\[1345] = \RPWM:PWMUDB:pwm_i\[180]
Removing Lhs of wire \RPWM:PWMUDB:pwm1_i_reg\\D\[1346] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:pwm2_i_reg\\D\[1347] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:tc_i_reg\\D\[1348] = \RPWM:PWMUDB:status_2\[75]
Removing Lhs of wire \LPWM:PWMUDB:min_kill_reg\\D\[1349] = tmpOE__Button_net_0[1]
Removing Lhs of wire \LPWM:PWMUDB:prevCapture\\D\[1350] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:trig_last\\D\[1351] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:ltch_kill_reg\\D\[1354] = tmpOE__Button_net_0[1]
Removing Lhs of wire \LPWM:PWMUDB:prevCompare1\\D\[1357] = \LPWM:PWMUDB:cmp1\[474]
Removing Lhs of wire \LPWM:PWMUDB:cmp1_status_reg\\D\[1358] = \LPWM:PWMUDB:cmp1_status\[475]
Removing Lhs of wire \LPWM:PWMUDB:cmp2_status_reg\\D\[1359] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:pwm_i_reg\\D\[1361] = \LPWM:PWMUDB:pwm_i\[574]
Removing Lhs of wire \LPWM:PWMUDB:pwm1_i_reg\\D\[1362] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:pwm2_i_reg\\D\[1363] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:tc_i_reg\\D\[1364] = \LPWM:PWMUDB:status_2\[469]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1365] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1380] = \UART:BUART:rx_bitclk_pre\[931]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1389] = \UART:BUART:rx_parity_error_pre\[1008]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1390] = zero[2]
Removing Lhs of wire \Timer1:TimerUDB:capture_last\\D\[1394] = zero[2]
Removing Lhs of wire \Timer1:TimerUDB:tc_reg_i\\D\[1395] = \Timer1:TimerUDB:status_tc\[1179]
Removing Lhs of wire \Timer1:TimerUDB:hwEnable_reg\\D\[1396] = \Timer1:TimerUDB:control_7\[1157]
Removing Lhs of wire \Timer1:TimerUDB:capture_out_reg_i\\D\[1397] = \Timer1:TimerUDB:capt_fifo_load\[1175]

------------------------------------------------------
Aliased 0 equations, 305 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Button_net_0' (cost = 0):
tmpOE__Button_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:cmp1\' (cost = 0):
\RPWM:PWMUDB:cmp1\ <= (\RPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \RPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RPWM:PWMUDB:dith_count_1\ and \RPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LPWM:PWMUDB:cmp1\' (cost = 0):
\LPWM:PWMUDB:cmp1\ <= (\LPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \LPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LPWM:PWMUDB:dith_count_1\ and \LPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer1:TimerUDB:timer_enable\' (cost = 0):
\Timer1:TimerUDB:timer_enable\ <= (\Timer1:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\RPWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \RPWM:PWMUDB:dith_count_0\ and \RPWM:PWMUDB:dith_count_1\)
	OR (not \RPWM:PWMUDB:dith_count_1\ and \RPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\LPWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \LPWM:PWMUDB:dith_count_0\ and \LPWM:PWMUDB:dith_count_1\)
	OR (not \LPWM:PWMUDB:dith_count_1\ and \LPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_350 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_350 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_350 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_350 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_350 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 83 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RPWM:PWMUDB:final_capture\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LPWM:PWMUDB:final_capture\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Timer1:TimerUDB:capt_fifo_load\ to zero
Aliasing \RPWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \LPWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \RPWM:PWMUDB:final_capture\[98] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[359] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[369] = zero[2]
Removing Lhs of wire \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[379] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:final_capture\[492] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[753] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[763] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[773] = zero[2]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[895] = \UART:BUART:rx_bitclk\[943]
Removing Lhs of wire \UART:BUART:rx_status_0\[994] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[1003] = zero[2]
Removing Lhs of wire \Timer1:TimerUDB:capt_fifo_load\[1175] = zero[2]
Removing Lhs of wire \Timer1:TimerUDB:trig_reg\[1189] = \Timer1:TimerUDB:control_7\[1157]
Removing Lhs of wire \RPWM:PWMUDB:runmode_enable\\D\[1336] = \RPWM:PWMUDB:control_7\[20]
Removing Lhs of wire \RPWM:PWMUDB:final_kill_reg\\D\[1344] = zero[2]
Removing Lhs of wire \LPWM:PWMUDB:runmode_enable\\D\[1352] = \LPWM:PWMUDB:control_7\[415]
Removing Lhs of wire \LPWM:PWMUDB:final_kill_reg\\D\[1360] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1372] = \UART:BUART:tx_ctrl_mark_last\[886]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1384] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1385] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1387] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1388] = \UART:BUART:rx_markspace_pre\[1007]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1393] = \UART:BUART:rx_parity_bit\[1013]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_350 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_350 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\Serial_PWM_2048.cyprj" -dcpsoc3 Serial_PWM_2048.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.121ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 19 July 2024 10:05:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Alexander Calderon\OneDrive - Universidad de Pamplona\Documentos\UNIPAMPLONA\2024 - 1\Embebidos I\III Corte\Serial_PWM_Encoder\Serial_PWM_2048.cydsn\Serial_PWM_2048.cyprj -d CY8C5888LTI-LP097 Serial_PWM_2048.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LPWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \RPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RPWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RPWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \LPWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \LPWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \LPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Timer1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_16
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \LPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => R_PWM(0)__PA ,
            pin_input => Net_23 ,
            pad => R_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => L_PWM(0)__PA ,
            pin_input => Net_64 ,
            pad => L_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_L(0)__PA ,
            pin_input => __ONE__ ,
            pad => EN_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_R(0)__PA ,
            pin_input => __ONE__ ,
            pad => EN_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_350 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_38 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\RPWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPWM:PWMUDB:runmode_enable\ * \RPWM:PWMUDB:tc_i\
        );
        Output = \RPWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\LPWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LPWM:PWMUDB:runmode_enable\ * \LPWM:PWMUDB:tc_i\
        );
        Output = \LPWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_38, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_38 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_350 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * \Timer1:TimerUDB:per_zero\
        );
        Output = \Timer1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPWM:PWMUDB:control_7\
        );
        Output = \RPWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPWM:PWMUDB:cmp1_less\
        );
        Output = \RPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPWM:PWMUDB:prevCompare1\ * \RPWM:PWMUDB:cmp1_less\
        );
        Output = \RPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPWM:PWMUDB:runmode_enable\ * \RPWM:PWMUDB:cmp1_less\
        );
        Output = Net_23 (fanout=1)

    MacroCell: Name=\LPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LPWM:PWMUDB:control_7\
        );
        Output = \LPWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\LPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LPWM:PWMUDB:cmp1_less\
        );
        Output = \LPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\LPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LPWM:PWMUDB:prevCompare1\ * \LPWM:PWMUDB:cmp1_less\
        );
        Output = \LPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_64, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LPWM:PWMUDB:runmode_enable\ * \LPWM:PWMUDB:cmp1_less\
        );
        Output = Net_64 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_350
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_350 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_350 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_350
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_350 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_350 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_350
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_350
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_545, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * \Timer1:TimerUDB:per_zero\
        );
        Output = Net_545 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_16 ,
            cs_addr_2 => \RPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \RPWM:PWMUDB:runmode_enable\ ,
            chain_out => \RPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_16 ,
            cs_addr_2 => \RPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \RPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \RPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \RPWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RPWM:PWMUDB:status_3\ ,
            chain_in => \RPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\LPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_16 ,
            cs_addr_2 => \LPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LPWM:PWMUDB:runmode_enable\ ,
            chain_out => \LPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \LPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\LPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_16 ,
            cs_addr_2 => \LPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \LPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \LPWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \LPWM:PWMUDB:status_3\ ,
            chain_in => \LPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \LPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer1:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
            chain_out => \Timer1:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer1:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
            chain_in => \Timer1:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer1:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer1:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer1:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
            z0_comb => \Timer1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer1:TimerUDB:status_2\ ,
            chain_in => \Timer1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer1:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RPWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_16 ,
            status_3 => \RPWM:PWMUDB:status_3\ ,
            status_2 => \RPWM:PWMUDB:status_2\ ,
            status_0 => \RPWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LPWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_16 ,
            status_3 => \LPWM:PWMUDB:status_3\ ,
            status_2 => \LPWM:PWMUDB:status_2\ ,
            status_0 => \LPWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer1:TimerUDB:status_3\ ,
            status_2 => \Timer1:TimerUDB:status_2\ ,
            status_0 => \Timer1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_16 ,
            control_7 => \RPWM:PWMUDB:control_7\ ,
            control_6 => \RPWM:PWMUDB:control_6\ ,
            control_5 => \RPWM:PWMUDB:control_5\ ,
            control_4 => \RPWM:PWMUDB:control_4\ ,
            control_3 => \RPWM:PWMUDB:control_3\ ,
            control_2 => \RPWM:PWMUDB:control_2\ ,
            control_1 => \RPWM:PWMUDB:control_1\ ,
            control_0 => \RPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_16 ,
            control_7 => \LPWM:PWMUDB:control_7\ ,
            control_6 => \LPWM:PWMUDB:control_6\ ,
            control_5 => \LPWM:PWMUDB:control_5\ ,
            control_4 => \LPWM:PWMUDB:control_4\ ,
            control_3 => \LPWM:PWMUDB:control_3\ ,
            control_2 => \LPWM:PWMUDB:control_2\ ,
            control_1 => \LPWM:PWMUDB:control_1\ ,
            control_0 => \LPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer1:TimerUDB:control_7\ ,
            control_6 => \Timer1:TimerUDB:control_6\ ,
            control_5 => \Timer1:TimerUDB:control_5\ ,
            control_4 => \Timer1:TimerUDB:control_4\ ,
            control_3 => \Timer1:TimerUDB:control_3\ ,
            control_2 => \Timer1:TimerUDB:control_2\ ,
            control_1 => \Timer1:TimerUDB:control_1\ ,
            control_0 => \Timer1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_545 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   13 :   35 :   48 : 27.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   37 :  155 :  192 : 19.27 %
  Unique P-terms              :   55 :  329 :  384 : 14.32 %
  Total P-terms               :   65 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.191ms
Tech Mapping phase: Elapsed time ==> 0s.369ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Button(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : EN_L(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : EN_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : L_PWM(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : R_PWM(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.158ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.573ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            3.93
               Macrocells :            2.47
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.095ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       5.27 :       3.36
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_350
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_350
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_350 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_350
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_350 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_350
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_350 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_350 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_350 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPWM:PWMUDB:runmode_enable\ * \RPWM:PWMUDB:cmp1_less\
        );
        Output = Net_23 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_16 ,
        cs_addr_2 => \RPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \RPWM:PWMUDB:runmode_enable\ ,
        chain_out => \RPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RPWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LPWM:PWMUDB:control_7\
        );
        Output = \LPWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LPWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LPWM:PWMUDB:runmode_enable\ * \LPWM:PWMUDB:tc_i\
        );
        Output = \LPWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_64, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LPWM:PWMUDB:runmode_enable\ * \LPWM:PWMUDB:cmp1_less\
        );
        Output = Net_64 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LPWM:PWMUDB:cmp1_less\
        );
        Output = \LPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LPWM:PWMUDB:prevCompare1\ * \LPWM:PWMUDB:cmp1_less\
        );
        Output = \LPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_16 ,
        cs_addr_2 => \LPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \LPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \LPWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \LPWM:PWMUDB:status_3\ ,
        chain_in => \LPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \LPWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\LPWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_16 ,
        status_3 => \LPWM:PWMUDB:status_3\ ,
        status_2 => \LPWM:PWMUDB:status_2\ ,
        status_0 => \LPWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_16 ,
        control_7 => \LPWM:PWMUDB:control_7\ ,
        control_6 => \LPWM:PWMUDB:control_6\ ,
        control_5 => \LPWM:PWMUDB:control_5\ ,
        control_4 => \LPWM:PWMUDB:control_4\ ,
        control_3 => \LPWM:PWMUDB:control_3\ ,
        control_2 => \LPWM:PWMUDB:control_2\ ,
        control_1 => \LPWM:PWMUDB:control_1\ ,
        control_0 => \LPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_38, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_38 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPWM:PWMUDB:control_7\
        );
        Output = \RPWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RPWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPWM:PWMUDB:runmode_enable\ * \RPWM:PWMUDB:tc_i\
        );
        Output = \RPWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPWM:PWMUDB:cmp1_less\
        );
        Output = \RPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPWM:PWMUDB:prevCompare1\ * \RPWM:PWMUDB:cmp1_less\
        );
        Output = \RPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_16 ,
        cs_addr_2 => \RPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \RPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \RPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \RPWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RPWM:PWMUDB:status_3\ ,
        chain_in => \RPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RPWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RPWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_16 ,
        status_3 => \RPWM:PWMUDB:status_3\ ,
        status_2 => \RPWM:PWMUDB:status_2\ ,
        status_0 => \RPWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_16 ,
        control_7 => \RPWM:PWMUDB:control_7\ ,
        control_6 => \RPWM:PWMUDB:control_6\ ,
        control_5 => \RPWM:PWMUDB:control_5\ ,
        control_4 => \RPWM:PWMUDB:control_4\ ,
        control_3 => \RPWM:PWMUDB:control_3\ ,
        control_2 => \RPWM:PWMUDB:control_2\ ,
        control_1 => \RPWM:PWMUDB:control_1\ ,
        control_0 => \RPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\LPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_16 ,
        cs_addr_2 => \LPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LPWM:PWMUDB:runmode_enable\ ,
        chain_out => \LPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \LPWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_545, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * \Timer1:TimerUDB:per_zero\
        );
        Output = Net_545 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer1:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
        chain_out => \Timer1:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer1:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\Timer1:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
        chain_in => \Timer1:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer1:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer1:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer1:TimerUDB:control_7\ ,
        control_6 => \Timer1:TimerUDB:control_6\ ,
        control_5 => \Timer1:TimerUDB:control_5\ ,
        control_4 => \Timer1:TimerUDB:control_4\ ,
        control_3 => \Timer1:TimerUDB:control_3\ ,
        control_2 => \Timer1:TimerUDB:control_2\ ,
        control_1 => \Timer1:TimerUDB:control_1\ ,
        control_0 => \Timer1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * \Timer1:TimerUDB:per_zero\
        );
        Output = \Timer1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer1:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
        z0_comb => \Timer1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer1:TimerUDB:status_2\ ,
        chain_in => \Timer1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer1:TimerUDB:status_3\ ,
        status_2 => \Timer1:TimerUDB:status_2\ ,
        status_0 => \Timer1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_545 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EN_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_R(0)__PA ,
        pin_input => __ONE__ ,
        pad => EN_R(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EN_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_L(0)__PA ,
        pin_input => __ONE__ ,
        pad => EN_L(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = R_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => R_PWM(0)__PA ,
        pin_input => Net_23 ,
        pad => R_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = L_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => L_PWM(0)__PA ,
        pin_input => Net_64 ,
        pad => L_PWM(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_350 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_38 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_16 ,
            dclk_0 => Net_16_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+-------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |    LED(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP | Button(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |   EN_R(0) | In(__ONE__)
     |   4 |     * |      NONE |         CMOS_OUT |   EN_L(0) | In(__ONE__)
     |   5 |     * |      NONE |         CMOS_OUT |  R_PWM(0) | In(Net_23)
     |   6 |     * |      NONE |         CMOS_OUT |  L_PWM(0) | In(Net_64)
-----+-----+-------+-----------+------------------+-----------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |    SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |    SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     Rx(0) | FB(Net_350)
     |   7 |     * |      NONE |         CMOS_OUT |     Tx(0) | In(Net_38)
----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.079ms
Digital Placement phase: Elapsed time ==> 2s.590ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Serial_PWM_2048_r.vh2" --pcf-path "Serial_PWM_2048.pco" --des-name "Serial_PWM_2048" --dsf-path "Serial_PWM_2048.dsf" --sdc-path "Serial_PWM_2048.sdc" --lib-path "Serial_PWM_2048_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.432ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.105ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Serial_PWM_2048_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.719ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.393ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.889ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.889ms
API generation phase: Elapsed time ==> 3s.046ms
Dependency generation phase: Elapsed time ==> 0s.021ms
Cleanup phase: Elapsed time ==> 0s.000ms
