/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_0_start_task_initialization_task        (0x8)
#define image_0_initialization_task        (0x8)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x154)
#define image_0_flush_task_1st_wakeup_request        (0x154)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x25c)
#define image_0_budget_allocator_1st_wakeup_request        (0x25c)
#define image_0_start_task_g9991_flow_control_wakeup_request        (0x860)
#define image_0_g9991_flow_control_wakeup_request        (0x860)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_debug_routine        (0x88)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x9c8)
#define image_0_ds_tx_task_wakeup_request        (0x9c8)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x5c4)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x5c4)
#define image_0_debug_routine_handler        (0x4)

#else

#define image_0_start_task_initialization_task        (0x2)
#define image_0_initialization_task        (0x2)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x55)
#define image_0_flush_task_1st_wakeup_request        (0x55)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x97)
#define image_0_budget_allocator_1st_wakeup_request        (0x97)
#define image_0_start_task_g9991_flow_control_wakeup_request        (0x218)
#define image_0_g9991_flow_control_wakeup_request        (0x218)
#define image_0_start_task_debug_routine        (0x22)
#define image_0_debug_routine        (0x22)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x272)
#define image_0_ds_tx_task_wakeup_request        (0x272)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x171)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x171)
#define image_0_debug_routine_handler        (0x1)

#endif


#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_1_start_task_initialization_task        (0x8)
#define image_1_initialization_task        (0x8)
#define image_1_start_task_cpu_rx_wakeup_request        (0x730)
#define image_1_cpu_rx_wakeup_request        (0x730)
#define image_1_start_task_debug_routine        (0x48)
#define image_1_debug_routine        (0x48)
#define image_1_start_task_cpu_recycle_wakeup_request        (0xae4)
#define image_1_cpu_recycle_wakeup_request        (0xae4)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0xc38)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0xc38)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0xa24)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0xa24)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x154)
#define image_1_cpu_rx_copy_wakeup_request        (0x154)
#define image_1_debug_routine_handler        (0x4)

#else

#define image_1_start_task_initialization_task        (0x2)
#define image_1_initialization_task        (0x2)
#define image_1_start_task_cpu_rx_wakeup_request        (0x1cc)
#define image_1_cpu_rx_wakeup_request        (0x1cc)
#define image_1_start_task_debug_routine        (0x12)
#define image_1_debug_routine        (0x12)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x2b9)
#define image_1_cpu_recycle_wakeup_request        (0x2b9)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x30e)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x30e)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x289)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x289)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x55)
#define image_1_cpu_rx_copy_wakeup_request        (0x55)
#define image_1_debug_routine_handler        (0x1)

#endif


#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_2_start_task_initialization_task        (0x8)
#define image_2_initialization_task        (0x8)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x114)
#define image_2_ghost_reporting_1st_wakeup_request        (0x114)
#define image_2_start_task_cpu_tx_wakeup_request        (0x54c)
#define image_2_cpu_tx_wakeup_request        (0x54c)
#define image_2_cpu_tx_read_ring_indices        (0x54c)
#define image_2_start_task_debug_routine        (0x48)
#define image_2_debug_routine        (0x48)
#define image_2_start_task_cpu_recycle_wakeup_request        (0xce4)
#define image_2_cpu_recycle_wakeup_request        (0xce4)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0xe38)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0xe38)
#define image_2_start_task_timer_common_task_wakeup_request        (0xeb0)
#define image_2_timer_common_task_wakeup_request        (0xeb0)
#define image_2_debug_routine_handler        (0x4)

#else

#define image_2_start_task_initialization_task        (0x2)
#define image_2_initialization_task        (0x2)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x45)
#define image_2_ghost_reporting_1st_wakeup_request        (0x45)
#define image_2_start_task_cpu_tx_wakeup_request        (0x153)
#define image_2_cpu_tx_wakeup_request        (0x153)
#define image_2_cpu_tx_read_ring_indices        (0x153)
#define image_2_start_task_debug_routine        (0x12)
#define image_2_debug_routine        (0x12)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x339)
#define image_2_cpu_recycle_wakeup_request        (0x339)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x38e)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x38e)
#define image_2_start_task_timer_common_task_wakeup_request        (0x3ac)
#define image_2_timer_common_task_wakeup_request        (0x3ac)
#define image_2_debug_routine_handler        (0x1)

#endif


#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_3_start_task_initialization_task        (0x8)
#define image_3_initialization_task        (0x8)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1a58)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1a58)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x4e4)
#define image_3_us_tx_task_1st_wakeup_request        (0x4e4)
#define image_3_us_tx_task_wakeup_request        (0x4e4)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1d88)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1d88)
#define image_3_start_task_epon_tx_task_wakeup_request        (0xcd4)
#define image_3_epon_tx_task_wakeup_request        (0xcd4)
#define image_3_start_task_flush_task_1st_wakeup_request        (0xdd4)
#define image_3_flush_task_1st_wakeup_request        (0xdd4)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0xebc)
#define image_3_budget_allocator_1st_wakeup_request        (0xebc)
#define image_3_start_task_debug_routine        (0x88)
#define image_3_debug_routine        (0x88)
#define image_3_start_task_gpon_control_wakeup_request        (0x13d0)
#define image_3_gpon_control_wakeup_request        (0x13d0)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1220)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1220)
#define image_3_debug_routine_handler        (0x4)

#else

#define image_3_start_task_initialization_task        (0x2)
#define image_3_initialization_task        (0x2)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x696)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x696)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x139)
#define image_3_us_tx_task_1st_wakeup_request        (0x139)
#define image_3_us_tx_task_wakeup_request        (0x139)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x762)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x762)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x335)
#define image_3_epon_tx_task_wakeup_request        (0x335)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x375)
#define image_3_flush_task_1st_wakeup_request        (0x375)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x3af)
#define image_3_budget_allocator_1st_wakeup_request        (0x3af)
#define image_3_start_task_debug_routine        (0x22)
#define image_3_debug_routine        (0x22)
#define image_3_start_task_gpon_control_wakeup_request        (0x4f4)
#define image_3_gpon_control_wakeup_request        (0x4f4)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x488)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x488)
#define image_3_debug_routine_handler        (0x1)

#endif


#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_4_start_task_initialization_task        (0x8)
#define image_4_initialization_task        (0x8)
#define image_4_start_task_processing_wakeup_request        (0xc60)
#define image_4_processing_wakeup_request        (0xc60)
#define image_4_start_task_debug_routine        (0x5c)
#define image_4_debug_routine        (0x5c)
#define image_4_debug_routine_handler        (0x4)
#define image_4_tcam_cmd_ic_submit        (0x2a88)
#define image_4_tcam_cmd_outer_tpid        (0x2acc)
#define image_4_tcam_cmd_inner_tpid        (0x2ae4)
#define image_4_tcam_cmd_ethertype        (0x2afc)
#define image_4_tcam_cmd_outer_vid        (0x2b14)
#define image_4_tcam_cmd_inner_vid        (0x2b2c)
#define image_4_tcam_cmd_outer_pbit        (0x2b44)
#define image_4_tcam_cmd_inner_pbit        (0x2b5c)
#define image_4_tcam_cmd_vlan_num        (0x2b74)
#define image_4_tcam_cmd_ip_protocol        (0x2b8c)
#define image_4_tcam_cmd_l3_protocol        (0x2ba4)
#define image_4_tcam_cmd_tos        (0x2bbc)
#define image_4_tcam_cmd_network_layer        (0x2bd4)
#define image_4_tcam_cmd_ingress_port        (0x2bf4)
#define image_4_tcam_cmd_gem_flow        (0x2c0c)
#define image_4_tcam_cmd_ipv6_label        (0x2c24)
#define image_4_tcam_cmd_src_ip        (0x2c50)
#define image_4_tcam_cmd_src_ipv6_masked        (0x2ca4)
#define image_4_tcam_cmd_dst_ip        (0x2cd8)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x2d2c)
#define image_4_tcam_cmd_src_port        (0x2d60)
#define image_4_tcam_cmd_dst_port        (0x2d78)
#define image_4_tcam_cmd_src_mac        (0x2d90)
#define image_4_tcam_cmd_dst_mac        (0x2dbc)
#define image_4_tcam_cmd_generic_l2        (0x2de8)
#define image_4_tcam_cmd_generic_l3        (0x2e1c)
#define image_4_tcam_cmd_generic_l4        (0x2e50)
#define image_4_gpe_cmd_replace_16        (0x348c)
#define image_4_gpe_cmd_replace_32        (0x3494)
#define image_4_gpe_cmd_replace_bits_16        (0x34ac)
#define image_4_gpe_cmd_copy_bits_16        (0x34cc)
#define image_4_gpe_cmd_skip_if        (0x34fc)
#define image_4_gpe_vlan_action_cmd_drop        (0x351c)
#define image_4_gpe_vlan_action_cmd_dscp        (0x3520)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x3570)

#else

#define image_4_start_task_initialization_task        (0x2)
#define image_4_initialization_task        (0x2)
#define image_4_start_task_processing_wakeup_request        (0x318)
#define image_4_processing_wakeup_request        (0x318)
#define image_4_start_task_debug_routine        (0x17)
#define image_4_debug_routine        (0x17)
#define image_4_debug_routine_handler        (0x1)
#define image_4_tcam_cmd_ic_submit        (0xaa2)
#define image_4_tcam_cmd_outer_tpid        (0xab3)
#define image_4_tcam_cmd_inner_tpid        (0xab9)
#define image_4_tcam_cmd_ethertype        (0xabf)
#define image_4_tcam_cmd_outer_vid        (0xac5)
#define image_4_tcam_cmd_inner_vid        (0xacb)
#define image_4_tcam_cmd_outer_pbit        (0xad1)
#define image_4_tcam_cmd_inner_pbit        (0xad7)
#define image_4_tcam_cmd_vlan_num        (0xadd)
#define image_4_tcam_cmd_ip_protocol        (0xae3)
#define image_4_tcam_cmd_l3_protocol        (0xae9)
#define image_4_tcam_cmd_tos        (0xaef)
#define image_4_tcam_cmd_network_layer        (0xaf5)
#define image_4_tcam_cmd_ingress_port        (0xafd)
#define image_4_tcam_cmd_gem_flow        (0xb03)
#define image_4_tcam_cmd_ipv6_label        (0xb09)
#define image_4_tcam_cmd_src_ip        (0xb14)
#define image_4_tcam_cmd_src_ipv6_masked        (0xb29)
#define image_4_tcam_cmd_dst_ip        (0xb36)
#define image_4_tcam_cmd_dst_ipv6_masked        (0xb4b)
#define image_4_tcam_cmd_src_port        (0xb58)
#define image_4_tcam_cmd_dst_port        (0xb5e)
#define image_4_tcam_cmd_src_mac        (0xb64)
#define image_4_tcam_cmd_dst_mac        (0xb6f)
#define image_4_tcam_cmd_generic_l2        (0xb7a)
#define image_4_tcam_cmd_generic_l3        (0xb87)
#define image_4_tcam_cmd_generic_l4        (0xb94)
#define image_4_gpe_cmd_replace_16        (0xd23)
#define image_4_gpe_cmd_replace_32        (0xd25)
#define image_4_gpe_cmd_replace_bits_16        (0xd2b)
#define image_4_gpe_cmd_copy_bits_16        (0xd33)
#define image_4_gpe_cmd_skip_if        (0xd3f)
#define image_4_gpe_vlan_action_cmd_drop        (0xd47)
#define image_4_gpe_vlan_action_cmd_dscp        (0xd48)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0xd5c)

#endif


#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#ifndef PC_ADDRESS_INST_IND

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2cd8}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d2c}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2dbc}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d78}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2afc}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2c0c}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2de8}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e1c}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e50}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2a88}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2bf4}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2b5c}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ae4}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2b2c}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2b8c}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2c24}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ba4}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2bd4}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2b44}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2acc}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2b14}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2c50}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ca4}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d90}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d60}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2bbc}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2b74}

#else

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb36}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb4b}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb6f}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb5e}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xabf}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb03}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb7a}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb87}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb94}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xaa2}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xafd}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xad7}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xab9}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xacb}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xae3}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb09}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xae9}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xaf5}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xad1}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xab3}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xac5}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb14}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb29}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb64}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb58}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xaef}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xadd}

#endif


#endif

