--
-- VHDL Architecture Poetic_test.poetic_test.struct
--
-- Created:
--          by - jeann.UNKNOWN (DESKTOP-V46KISN)
--          at - 17:00:15 17.06.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

LIBRARY Poetic;
LIBRARY Poetic_test;

ARCHITECTURE struct OF poetic_test IS

    -- Architecture declarations
    constant signalBitNb: positive := 16;
    constant adcBitNb: integer := 12;

    -- Internal signal declarations
    SIGNAL CS_n     : std_ulogic;
    SIGNAL Data     : std_ulogic_vector(adcBitNb-1 DOWNTO 0);
    SIGNAL SDO      : std_ulogic;
    SIGNAL clock    : std_ulogic;
    SIGNAL clockOut : std_ulogic;
    SIGNAL enable   : std_ulogic;
    SIGNAL reset    : std_ulogic;
    SIGNAL trigger  : std_ulogic;


    -- Component Declarations
    COMPONENT ADC
    GENERIC (
        adcBitNb : integer := 12
    );
    PORT (
        SCLK    : IN     std_ulogic ;
        SDO     : IN     std_ulogic ;
        clock   : IN     std_ulogic ;
        reset   : IN     std_ulogic ;
        trigger : IN     std_ulogic ;
        CS_n    : OUT    std_ulogic ;
        Data    : OUT    std_ulogic_vector (adcBitNb-1 DOWNTO 0)
    );
    END COMPONENT;
    COMPONENT clockGenerator
    GENERIC (
        counterBitNb : integer := 12;
        countValue   : integer := 250
    );
    PORT (
        clock    : IN     std_ulogic ;
        enable   : IN     std_ulogic ;
        reset    : IN     std_ulogic ;
        clockOut : OUT    std_ulogic 
    );
    END COMPONENT;
    COMPONENT poetic_tester
    GENERIC (
        adcBitNb : integer := 12
    );
    PORT (
        CS_n     : IN     std_ulogic ;
        Data     : IN     std_ulogic_vector (adcBitNb-1 DOWNTO 0);
        clockOut : IN     std_ulogic ;
        SDO      : OUT    std_ulogic ;
        clock    : OUT    std_ulogic ;
        enable   : OUT    std_ulogic ;
        reset    : OUT    std_ulogic ;
        trigger  : OUT    std_ulogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : ADC USE ENTITY Poetic.ADC;
    FOR ALL : clockGenerator USE ENTITY Poetic.clockGenerator;
    FOR ALL : poetic_tester USE ENTITY Poetic_test.poetic_tester;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    I1 : ADC
        GENERIC MAP (
            adcBitNb => 12
        )
        PORT MAP (
            SCLK    => clockOut,
            SDO     => SDO,
            clock   => clock,
            reset   => reset,
            trigger => trigger,
            CS_n    => CS_n,
            Data    => Data
        );
    I0 : clockGenerator
        GENERIC MAP (
            counterBitNb => 12,
            countValue   => 4
        )
        PORT MAP (
            clock    => clock,
            enable   => enable,
            reset    => reset,
            clockOut => clockOut
        );
    I_tester : poetic_tester
        GENERIC MAP (
            adcBitNb => 12
        )
        PORT MAP (
            CS_n     => CS_n,
            Data     => Data,
            clockOut => clockOut,
            SDO      => SDO,
            clock    => clock,
            enable   => enable,
            reset    => reset,
            trigger  => trigger
        );

END struct;
