ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Sep 17, 2020 at 16:04:11 CST
ncverilog
	testfixture2.v
	../syn/STI_DAC_syn.v
	-v
	../../tsmc13_neg.v
	+define+SDF
file: testfixture2.v
	module worklib.testfixture2:v
		errors: 0, warnings: 0
file: ../syn/STI_DAC_syn.v
	module worklib.STI_DAC_DW01_inc_1_DW01_inc_2:v
		errors: 0, warnings: 0
	module worklib.STI_DAC:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 \delay_buffer_reg[4]  ( .D(n169), .CK(clk), .RN(n413), .Q(
                             |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,103|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \delay_buffer_reg[3]  ( .D(n170), .CK(clk), .RN(n413), .Q(
                             |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,105|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \delay_buffer_reg[2]  ( .D(n171), .CK(clk), .RN(n413), .Q(
                             |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,107|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \delay_buffer_reg[1]  ( .D(n172), .CK(clk), .RN(n413), .Q(
                             |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,109|29): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \oem_addr_reg[3]  ( .D(delay_buffer[3]), .CK(clk), .RN(n413), .Q(n466) );
                         |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,411|25): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \oem_addr_reg[2]  ( .D(delay_buffer[2]), .CK(clk), .RN(n413), .Q(n467) );
                         |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,412|25): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \oem_addr_reg[1]  ( .D(delay_buffer[1]), .CK(clk), .RN(n413), .Q(n468) );
                         |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,413|25): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \oem_addr_reg[0]  ( .D(delay_buffer[0]), .CK(clk), .RN(n413), .Q(n469) );
                         |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,414|25): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \oem_addr_reg[4]  ( .D(delay_buffer[4]), .CK(clk), .RN(n413), .Q(n465) );
                         |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,415|25): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 odd_even_reg ( .D(n189), .CK(clk), .RN(n413), .QN(n360) );
                    |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,416|20): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): Q

  DFFRX1 even4_wr_reg ( .D(N283), .CK(clk), .RN(n413), .Q(n477) );
                    |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,417|20): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 odd4_wr_reg ( .D(N274), .CK(clk), .RN(n413), .Q(n473) );
                   |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,418|19): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 odd1_wr_reg ( .D(N222), .CK(clk), .RN(n413), .Q(n470) );
                   |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,419|19): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 even1_wr_reg ( .D(N229), .CK(clk), .RN(n413), .Q(n474) );
                    |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,420|20): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 odd3_wr_reg ( .D(N256), .CK(clk), .RN(n413), .Q(n472) );
                   |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,421|19): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 even3_wr_reg ( .D(N265), .CK(clk), .RN(n413), .Q(n476) );
                    |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,422|20): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 odd2_wr_reg ( .D(N238), .CK(clk), .RN(n413), .Q(n471) );
                   |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,423|19): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 even2_wr_reg ( .D(N247), .CK(clk), .RN(n413), .Q(n475) );
                    |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,424|20): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): QN

  DFFRX1 \counter_16bit_reg[1]  ( .D(n196), .CK(clk), .RN(n413), .QN(n344) );
                              |
ncelab: *W,CUVWSP (../syn/STI_DAC_syn.v,439|30): 1 output port was not connected:
ncelab: (/home/lin/github/tsmc13_neg.v,18307): Q

ncelab: *W,CUSFNF: The SDF file "./syn/STI_DAC_syn.sdf" not found..
initial $sdf_annotate(`SDFFILE, u_rtl);
                    |
ncelab: *W,CUSSTI (./testfixture2.v,79|20): This SDF System Task will be Ignored..
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.STI_DAC:v <0x25cdfa42>
			streams:   0, words:     0
		worklib.testfixture2:v <0x254b27c6>
			streams:  27, words: 48242
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 339      46
		UDPs:                     71       2
		Primitives:              705       8
		Timing outputs:          383      45
		Registers:               108      59
		Scalar wires:            445       -
		Expanded wires:           18       2
		Always blocks:            10      10
		Initial blocks:           13      13
		Cont. assignments:         1       5
		Pseudo assignments:        3       3
		Timing checks:           486      64
		Delayed tcheck signals:  162      60
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.testfixture2:v
Loading snapshot worklib.testfixture2:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
--------------------------- Simulation Pattern is ready !!---------------------------
ncsim: *W,DVEXACC: some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects.
            File: ./testfixture2.v, line = 127, pos = 9
           Scope: testfixture2
            Time: 0 FS + 0

--------------------------- [ testfixture2.v ] Simulation START !!---------------------------
--------------------------- Simulation at parallel data input stage  !!---------------------------
--------------------------- Simulation at serial data output and result verify !! ---------------------------
--------------------------- so_data simulation FINISH !!---------------------------
============================================================================

 \(^o^)/  The simulation result of so_data is PASS!!!

============================================================================
--------------------------- OM-memory and EM-memory simulation FINISH !!---------------------------
============================================================================

 \(^o^)/  The simulation result of OM-memory and EM-memory is PASS!!!

============================================================================
Simulation complete via $finish(1) at time 86192 NS + 0
./testfixture2.v:197      $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Sep 17, 2020 at 16:04:16 CST  (total: 00:00:05)
