
*** Running vivado
    with args -log kyber_ntt_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kyber_ntt_wrapper.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source kyber_ntt_wrapper.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/utils_1/imports/synth_1/mod_arithmetic_unit.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/utils_1/imports/synth_1/mod_arithmetic_unit.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top kyber_ntt_wrapper -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20936
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:8]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:9]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:10]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:13]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:14]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:15]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:18]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:19]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:22]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:23]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:26]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:27]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:30]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:31]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:32]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:35]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:36]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:37]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:38]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:39]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:42]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:43]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:44]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:47]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_params.v:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.191 ; gain = 412.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kyber_ntt_wrapper' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:248]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:281]
INFO: [Synth 8-6157] synthesizing module 'kyber_ntt_top' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:6]
INFO: [Synth 8-6157] synthesizing module 'ntt_controller' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/ntt_controller.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ntt_controller' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/ntt_controller.v:6]
INFO: [Synth 8-6157] synthesizing module 'parallel_address_generator' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/address_generator.v:170]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/address_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/address_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'parallel_address_generator' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/address_generator.v:170]
INFO: [Synth 8-6157] synthesizing module 'dual_ram_storage' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/dual_port_ram.v:28]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/dual_port_ram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/dual_port_ram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dual_ram_storage' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/dual_port_ram.v:28]
INFO: [Synth 8-6157] synthesizing module 'multi_port_twiddle_rom' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/twiddle_rom.v:306]
INFO: [Synth 8-6157] synthesizing module 'twiddle_rom' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/twiddle_rom.v:6]
INFO: [Synth 8-6155] done synthesizing module 'twiddle_rom' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/twiddle_rom.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multi_port_twiddle_rom' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/twiddle_rom.v:306]
INFO: [Synth 8-6157] synthesizing module 'butterfly_array' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/butterfly_unit.v:105]
INFO: [Synth 8-6157] synthesizing module 'butterfly_unit' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/butterfly_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'mod_multiplier' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/mod_arithmetic.v:70]
INFO: [Synth 8-6157] synthesizing module 'barrett_reduction' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/mod_arithmetic.v:29]
INFO: [Synth 8-6155] done synthesizing module 'barrett_reduction' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/mod_arithmetic.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mod_multiplier' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/mod_arithmetic.v:70]
INFO: [Synth 8-6157] synthesizing module 'mod_adder' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/mod_arithmetic.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mod_adder' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/mod_arithmetic.v:7]
INFO: [Synth 8-6157] synthesizing module 'mod_subtractor' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/mod_arithmetic.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mod_subtractor' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/mod_arithmetic.v:18]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_unit' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/butterfly_unit.v:6]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_array' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/butterfly_unit.v:105]
INFO: [Synth 8-6157] synthesizing module 'datapath_controller' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/datapath_controller.v:6]
INFO: [Synth 8-6155] done synthesizing module 'datapath_controller' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/datapath_controller.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kyber_ntt_top' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:6]
WARNING: [Synth 8-7071] port 'debug_state' of module 'kyber_ntt_top' is unconnected for instance 'ntt_core' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:304]
WARNING: [Synth 8-7071] port 'debug_stage' of module 'kyber_ntt_top' is unconnected for instance 'ntt_core' [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:304]
WARNING: [Synth 8-7023] instance 'ntt_core' of module 'kyber_ntt_top' has 16 connections declared, but only 14 given [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:304]
INFO: [Synth 8-6155] done synthesizing module 'kyber_ntt_wrapper' (0#1) [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:248]
WARNING: [Synth 8-6014] Unused sequential element current_stage_reg was removed.  [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/address_generator.v:43]
WARNING: [Synth 8-6014] Unused sequential element valid_buffer_reg[2] was removed.  [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/datapath_controller.v:106]
WARNING: [Synth 8-6014] Unused sequential element data_buffer_a_reg was removed.  [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/datapath_controller.v:163]
WARNING: [Synth 8-6014] Unused sequential element data_buffer_b_reg was removed.  [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/datapath_controller.v:164]
WARNING: [Synth 8-6014] Unused sequential element twiddle_buffer_reg was removed.  [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/datapath_controller.v:165]
WARNING: [Synth 8-6014] Unused sequential element reset_sync_reg was removed.  [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:216]
WARNING: [Synth 8-6014] Unused sequential element rst_n_sync_reg was removed.  [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:217]
WARNING: [Synth 8-6014] Unused sequential element ntt_latency_reg was removed.  [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:230]
WARNING: [Synth 8-6014] Unused sequential element max_latency_reg was removed.  [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/sources_1/new/kyber_ntt_top.v:231]
WARNING: [Synth 8-7129] Port mode[1] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode[0] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port stage[2] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port stage[1] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port stage[0] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[15] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[14] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[13] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[12] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[11] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[10] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[9] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[8] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[7] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[6] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[5] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[4] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[3] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[2] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[1] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port bf_result_e[0] in module datapath_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[15] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[14] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[13] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[12] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[11] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[10] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[9] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[8] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[7] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[6] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[5] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[4] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[3] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[2] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[1] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port comp_din_b[0] in module dual_ram_storage is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode[1] in module ntt_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode[0] in module ntt_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port butterfly_valid in module ntt_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1389.262 ; gain = 509.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1389.262 ; gain = 509.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1389.262 ; gain = 509.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1389.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc]
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '42' objects of types '(port)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:13]
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '42' objects of types '(port)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:14]
CRITICAL WARNING: [Constraints 18-602] set_output_delay: list contains '27' objects of types '(port)' other than the types '(output port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:17]
CRITICAL WARNING: [Constraints 18-602] set_output_delay: list contains '27' objects of types '(port)' other than the types '(output port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'start'. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:24]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports start]'. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:28]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*barrett*"}'. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:31]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-through [get_pins -hierarchical -filter {NAME =~ "*barrett*"}]'. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:31]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:32]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ "*mod_*"}'. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:35]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-through [get_pins -hierarchical -filter {NAME =~ "*mod_*"}]'. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched '[get_ports -filter {NAME =~ "*debug*"}]'. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports -filter {NAME =~ "*debug*"}]'. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Designutils 20-1307] Command 'set_max_fanout' is not supported in the xdc constraint file. [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc:42]
Finished Parsing XDC File [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kyber_ntt_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kyber_ntt_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1479.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1479.973 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ntt_controller'
INFO: [Synth 8-802] inferred FSM for state register 'pipeline_stage_reg' in module 'datapath_controller'
INFO: [Synth 8-802] inferred FSM for state register 'wrapper_state_reg' in module 'kyber_ntt_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
              STATE_LOAD |                               01 |                              001
           STATE_COMPUTE |                               10 |                              010
            STATE_OUTPUT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ntt_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pipeline_stage_reg' using encoding 'sequential' in module 'datapath_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrapper_state_reg' using encoding 'sequential' in module 'kyber_ntt_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ntt_core/bf_array/BF_GEN[0].bf_inst' (butterfly_unit) to 'ntt_core/bf_array/BF_GEN[1].bf_inst'
INFO: [Synth 8-223] decloning instance 'ntt_core/bf_array/BF_GEN[0].bf_inst' (butterfly_unit) to 'ntt_core/bf_array/BF_GEN[2].bf_inst'
INFO: [Synth 8-223] decloning instance 'ntt_core/bf_array/BF_GEN[0].bf_inst' (butterfly_unit) to 'ntt_core/bf_array/BF_GEN[3].bf_inst'
INFO: [Synth 8-223] decloning instance 'ntt_core/bf_array/BF_GEN[0].bf_inst' (butterfly_unit) to 'ntt_core/bf_array/BF_GEN[4].bf_inst'
INFO: [Synth 8-223] decloning instance 'ntt_core/bf_array/BF_GEN[0].bf_inst' (butterfly_unit) to 'ntt_core/bf_array/BF_GEN[5].bf_inst'
INFO: [Synth 8-223] decloning instance 'ntt_core/bf_array/BF_GEN[0].bf_inst' (butterfly_unit) to 'ntt_core/bf_array/BF_GEN[6].bf_inst'
INFO: [Synth 8-223] decloning instance 'ntt_core/bf_array/BF_GEN[0].bf_inst' (butterfly_unit) to 'ntt_core/bf_array/BF_GEN[7].bf_inst'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   21 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---RAMs : 
	               4K Bit	(256 X 16 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 29    
	   4 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 16    
	   4 Input    8 Bit        Muxes := 4     
	   9 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 35    
	   4 Input    1 Bit        Muxes := 30    
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product, operation Mode is: A*B.
DSP Report: operator ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product is absorbed into DSP ntt_core/bf_array/BF_GEN[0].bf_inst/mul_inst/product.
WARNING: [Synth 8-3332] Sequential element (ntt_core/datapath_ctrl/FSM_sequential_pipeline_stage_reg[1]) is unused and will be removed from module kyber_ntt_wrapper.
WARNING: [Synth 8-3332] Sequential element (ntt_core/datapath_ctrl/FSM_sequential_pipeline_stage_reg[0]) is unused and will be removed from module kyber_ntt_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+---------------+---------------+----------------+
|Module Name       | RTL Object    | Depth x Width | Implemented As | 
+------------------+---------------+---------------+----------------+
|twiddle_rom       | intt_twiddles | 128x13        | LUT            | 
|twiddle_rom       | ntt_twiddles  | 128x13        | LUT            | 
|kyber_ntt_wrapper | p_0_out       | 128x13        | LUT            | 
|kyber_ntt_wrapper | p_0_out       | 128x13        | LUT            | 
+------------------+---------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|kyber_ntt_wrapper | ntt_core/ram_storage/ram_a/ram_reg | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|kyber_ntt_wrapper | ntt_core/ram_storage/ram_b/ram_reg | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mod_multiplier | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_multicycle_path : Empty through list for constraint at line 27 of {D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc}. [{D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.srcs/constrs_1/new/timing_constraints.xdc}:27]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|kyber_ntt_wrapper | ntt_core/ram_storage/ram_a/ram_reg | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|kyber_ntt_wrapper | ntt_core/ram_storage/ram_b/ram_reg | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ntt_core/ram_storage/ram_a/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ntt_core/ram_storage/ram_b/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mod_multiplier | A*B         | 16     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    54|
|3     |DSP48E1  |     1|
|4     |LUT1     |    45|
|5     |LUT2     |    91|
|6     |LUT3     |    90|
|7     |LUT4     |    46|
|8     |LUT5     |    55|
|9     |LUT6     |   118|
|10    |MUXF7    |    24|
|11    |MUXF8    |    12|
|12    |RAMB18E1 |     2|
|13    |FDCE     |   151|
|14    |FDPE     |     1|
|15    |FDRE     |    12|
|16    |IBUF     |    29|
|17    |OBUF     |    42|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.973 ; gain = 600.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1479.973 ; gain = 509.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.973 ; gain = 600.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1484.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 50419dd6
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 89 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1487.781 ; gain = 1006.301
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Verilog code/kyber_ntt_fpga/kyber_ntt_fpga/kyber_ntt_fpga.runs/synth_1/kyber_ntt_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kyber_ntt_wrapper_utilization_synth.rpt -pb kyber_ntt_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 25 10:10:26 2025...
