{
  "family": "R7FA2L1AB",
  "architecture": "arm-cortex-m3",
  "vendor": "Renesas Electronics Corporation",
  "mcus": {
    "R7FA2L1AB": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "RMPU": {
          "instances": [
            {
              "name": "RMPU",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MMPUCTLA": {
              "offset": "0x00",
              "size": 16,
              "description": "Bus Master MPU Control Register"
            },
            "MMPUPTA": {
              "offset": "0x102",
              "size": 16,
              "description": "Group A Protection of Register"
            },
            "MMPUACA%s": {
              "offset": "0x200",
              "size": 16,
              "description": "Group A Region %s access control register"
            },
            "MMPUSA%s": {
              "offset": "0x204",
              "size": 32,
              "description": "Group A Region %s Start Address Register"
            },
            "MMPUEA%s": {
              "offset": "0x208",
              "size": 32,
              "description": "Group A Region %s End Address Register"
            },
            "SMPUCTL": {
              "offset": "0xC00",
              "size": 16,
              "description": "Slave MPU Control Register"
            },
            "SMPUMBIU": {
              "offset": "0xC10",
              "size": 16,
              "description": "Access Control Register for Memory Bus 1"
            },
            "SMPUFBIU": {
              "offset": "0xC14",
              "size": 16,
              "description": "Access Control Register for Internal Peripheral Bus 9"
            },
            "SMPUSRAM0": {
              "offset": "0xC18",
              "size": 16,
              "description": "Access Control Register for Memory Bus 4"
            },
            "SMPUP0BIU": {
              "offset": "0xC20",
              "size": 16,
              "description": "Access Control Register for Internal Peripheral Bus 1"
            },
            "SMPUP2BIU": {
              "offset": "0xC24",
              "size": 16,
              "description": "Access Control Register for Internal Peripheral Bus 3"
            },
            "SMPUP6BIU": {
              "offset": "0xC28",
              "size": 16,
              "description": "Access Control Register for Internal Peripheral Bus 7"
            },
            "MSPMPUOAD": {
              "offset": "0xD00",
              "size": 16,
              "description": "Stack Pointer Monitor Operation After Detection Register"
            },
            "MSPMPUCTL": {
              "offset": "0xD04",
              "size": 16,
              "description": "Stack Pointer Monitor Access Control Register"
            },
            "MSPMPUPT": {
              "offset": "0xD06",
              "size": 16,
              "description": "Stack Pointer Monitor Protection Register"
            },
            "MSPMPUSA": {
              "offset": "0xD08",
              "size": 32,
              "description": "Main Stack Pointer (MSP) Monitor Start Address Register"
            },
            "MSPMPUEA": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Main Stack Pointer (MSP) Monitor End Address Register"
            },
            "PSPMPUOAD": {
              "offset": "0xD10",
              "size": 16,
              "description": "Stack Pointer Monitor Operation After Detection Register"
            },
            "PSPMPUCTL": {
              "offset": "0xD14",
              "size": 16,
              "description": "Stack Pointer Monitor Access Control Register"
            },
            "PSPMPUPT": {
              "offset": "0xD16",
              "size": 16,
              "description": "Stack Pointer Monitor Protection Register"
            },
            "PSPMPUSA": {
              "offset": "0xD18",
              "size": 32,
              "description": "Process Stack Pointer (PSP) Monitor Start Address Register"
            },
            "PSPMPUEA": {
              "offset": "0xD1C",
              "size": 32,
              "description": "Process Stack Pointer (PSP) Monitor End Address Register"
            }
          },
          "bits": {
            "MMPUCTLA": {
              "ENABLE": {
                "bit": 0,
                "description": "Master Group Enable"
              },
              "OAD": {
                "bit": 1,
                "description": "Operation After Detection"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "MMPUPTA": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of Register"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "MMPUACA%s": {
              "ENABLE": {
                "bit": 0,
                "description": "Region Enable"
              },
              "RP": {
                "bit": 1,
                "description": "Read Protection"
              },
              "WP": {
                "bit": 2,
                "description": "Write Protection"
              }
            },
            "MMPUSA%s": {
              "MMPUSA": {
                "bit": 0,
                "description": "Region Start Address",
                "width": 32
              }
            },
            "MMPUEA%s": {
              "MMPUEA": {
                "bit": 0,
                "description": "Region End Address",
                "width": 32
              }
            },
            "SMPUCTL": {
              "OAD": {
                "bit": 0,
                "description": "Operation After Detection"
              },
              "PROTECT": {
                "bit": 1,
                "description": "Protection of Register"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "SMPUMBIU": {
              "RPGRPA": {
                "bit": 2,
                "description": "Master MPU Group A Read Protection"
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master MPU Group A Write Protection"
              }
            },
            "SMPUFBIU": {
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read Protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write Protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master MPU Group A Read Protection"
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master MPU Group A Write Protection"
              }
            },
            "SMPUSRAM0": {
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read Protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write Protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master MPU Group A Read Protection"
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master MPU Group A Write Protection"
              }
            },
            "SMPUP0BIU": {
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read Protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write Protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master MPU Group A Read Protection"
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master MPU Group A Write Protection"
              }
            },
            "SMPUP2BIU": {
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read Protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write Protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master MPU Group A Read Protection"
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master MPU Group A Write Protection"
              }
            },
            "SMPUP6BIU": {
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read Protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write Protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master MPU Group A Read Protection"
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master MPU Group A Write Protection"
              }
            },
            "MSPMPUOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after Detection"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "MSPMPUCTL": {
              "ENABLE": {
                "bit": 0,
                "description": "Stack Pointer Monitor Enable"
              },
              "ERROR": {
                "bit": 8,
                "description": "Stack Pointer Monitor Error Flag"
              }
            },
            "MSPMPUPT": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of Register"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "MSPMPUSA": {
              "MSPMPUSA": {
                "bit": 0,
                "description": "Region Start Address",
                "width": 32
              }
            },
            "MSPMPUEA": {
              "MSPMPUEA": {
                "bit": 0,
                "description": "Region End Address",
                "width": 32
              }
            },
            "PSPMPUOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after Detection"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "PSPMPUCTL": {
              "ENABLE": {
                "bit": 0,
                "description": "Stack Pointer Monitor Enable"
              },
              "ERROR": {
                "bit": 8,
                "description": "Stack Pointer Monitor Error Flag"
              }
            },
            "PSPMPUPT": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of Register"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "PSPMPUSA": {
              "PSPMPUSA": {
                "bit": 0,
                "description": "Region Start Address",
                "width": 32
              }
            },
            "PSPMPUEA": {
              "PSPMPUEA": {
                "bit": 0,
                "description": "Region End Address",
                "width": 32
              }
            }
          }
        },
        "SRAM": {
          "instances": [
            {
              "name": "SRAM",
              "base": "0x40002000"
            }
          ],
          "registers": {
            "PARIOAD": {
              "offset": "0x00",
              "size": 8,
              "description": "SRAM Parity Error Operation After Detection Register"
            },
            "SRAMPRCR": {
              "offset": "0x04",
              "size": 8,
              "description": "SRAM Protection Register"
            },
            "ECCMODE": {
              "offset": "0xC0",
              "size": 8,
              "description": "ECC Operating Mode Control Register"
            },
            "ECC2STS": {
              "offset": "0xC1",
              "size": 8,
              "description": "ECC 2-Bit Error Status Register"
            },
            "ECC1STSEN": {
              "offset": "0xC2",
              "size": 8,
              "description": "ECC 1-Bit Error Information Update Enable Register"
            },
            "ECC1STS": {
              "offset": "0xC3",
              "size": 8,
              "description": "ECC 1-Bit Error Status Register"
            },
            "ECCPRCR": {
              "offset": "0xC4",
              "size": 8,
              "description": "ECC Protection Register"
            },
            "ECCPRCR2": {
              "offset": "0xD0",
              "size": 8,
              "description": "ECC Protection Register 2"
            },
            "ECCETST": {
              "offset": "0xD4",
              "size": 8,
              "description": "ECC Test Control Register"
            },
            "ECCOAD": {
              "offset": "0xD8",
              "size": 8,
              "description": "SRAM ECC Error Operation After Detection Register"
            }
          },
          "bits": {
            "PARIOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation After Detection"
              }
            },
            "SRAMPRCR": {
              "SRAMPRCR": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "ECCMODE": {
              "ECCMOD": {
                "bit": 0,
                "description": "ECC Operating Mode Select",
                "width": 2
              }
            },
            "ECC2STS": {
              "ECC2ERR": {
                "bit": 0,
                "description": "ECC 2-Bit Error Status"
              }
            },
            "ECC1STSEN": {
              "E1STSEN": {
                "bit": 0,
                "description": "ECC 1-Bit Error Information Update Enable"
              }
            },
            "ECC1STS": {
              "ECC1ERR": {
                "bit": 0,
                "description": "ECC 1-Bit Error Status"
              }
            },
            "ECCPRCR": {
              "ECCPRCR": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "ECCPRCR2": {
              "ECCPRCR2": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW2": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "ECCETST": {
              "TSTBYP": {
                "bit": 0,
                "description": "ECC Bypass Select"
              }
            },
            "ECCOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation After Detection"
              }
            }
          }
        },
        "BUS": {
          "instances": [
            {
              "name": "BUS",
              "base": "0x40003000"
            }
          ],
          "registers": {
            "BUSMCNTSYS": {
              "offset": "0x1008",
              "size": 16,
              "description": "Master Bus Control Register SYS"
            },
            "BUSMCNTDMA": {
              "offset": "0x100C",
              "size": 16,
              "description": "Master Bus Control Register DMA"
            },
            "BUS3ERRADD": {
              "offset": "0x1820",
              "size": 32,
              "description": "Bus Error Address Register 3"
            },
            "BUS3ERRSTAT": {
              "offset": "0x1824",
              "size": 8,
              "description": "BUS Error Status Register 3"
            },
            "BUS4ERRADD": {
              "offset": "0x1830",
              "size": 32,
              "description": "Bus Error Address Register 4"
            },
            "BUS4ERRSTAT": {
              "offset": "0x1834",
              "size": 8,
              "description": "BUS Error Status Register 4"
            }
          },
          "bits": {
            "BUSMCNTSYS": {
              "IERES": {
                "bit": 15,
                "description": "Ignore Error Responses"
              }
            },
            "BUSMCNTDMA": {
              "IERES": {
                "bit": 15,
                "description": "Ignore Error Responses"
              }
            },
            "BUS3ERRADD": {
              "BERAD": {
                "bit": 0,
                "description": "Bus Error Address",
                "width": 32
              }
            },
            "BUS3ERRSTAT": {
              "ACCSTAT": {
                "bit": 0,
                "description": "Error Access Status flag"
              },
              "ERRSTAT": {
                "bit": 7,
                "description": "Bus Error Status flag"
              }
            },
            "BUS4ERRADD": {
              "BERAD": {
                "bit": 0,
                "description": "Bus Error Address",
                "width": 32
              }
            },
            "BUS4ERRSTAT": {
              "ACCSTAT": {
                "bit": 0,
                "description": "Error Access Status flag"
              },
              "ERRSTAT": {
                "bit": 7,
                "description": "Bus Error Status flag"
              }
            }
          }
        },
        "DTC": {
          "instances": [
            {
              "name": "DTC",
              "base": "0x40005400"
            }
          ],
          "registers": {
            "DTCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DTC Control Register"
            },
            "DTCVBR": {
              "offset": "0x04",
              "size": 32,
              "description": "DTC Vector Base Register"
            },
            "DTCST": {
              "offset": "0x0C",
              "size": 8,
              "description": "DTC Module Start Register"
            },
            "DTCSTS": {
              "offset": "0x0E",
              "size": 16,
              "description": "DTC Status Register"
            }
          },
          "bits": {
            "DTCCR": {
              "RRS": {
                "bit": 4,
                "description": "DTC Transfer Information Read Skip Enable"
              }
            },
            "DTCST": {
              "DTCST": {
                "bit": 0,
                "description": "DTC Module Start"
              }
            },
            "DTCSTS": {
              "VECN": {
                "bit": 0,
                "description": "DTC-Activating Vector Number Monitoring",
                "width": 8
              },
              "ACT": {
                "bit": 15,
                "description": "DTC Active Flag"
              }
            }
          }
        },
        "ICU": {
          "instances": [
            {
              "name": "ICU",
              "base": "0x40006000",
              "irq": 0
            }
          ],
          "registers": {
            "IRQCR%s": {
              "offset": "0x00",
              "size": 8,
              "description": "IRQ Control Register %s"
            },
            "NMICR": {
              "offset": "0x100",
              "size": 8,
              "description": "NMI Pin Interrupt Control Register"
            },
            "NMIER": {
              "offset": "0x120",
              "size": 16,
              "description": "Non-Maskable Interrupt Enable Register"
            },
            "NMICLR": {
              "offset": "0x130",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Clear Register"
            },
            "NMISR": {
              "offset": "0x140",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Register"
            },
            "WUPEN": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Wake Up Interrupt Enable Register"
            },
            "IELEN": {
              "offset": "0x1C0",
              "size": 8,
              "description": "ICU event Enable Register"
            },
            "SELSR0": {
              "offset": "0x200",
              "size": 16,
              "description": "SYS Event Link Setting Register"
            },
            "IELSR%s": {
              "offset": "0x300",
              "size": 32,
              "description": "ICU Event Link Setting Register %s"
            }
          },
          "bits": {
            "IRQCR%s": {
              "IRQMD": {
                "bit": 0,
                "description": "IRQi Detection Sense Select",
                "width": 2
              },
              "FCLKSEL": {
                "bit": 4,
                "description": "IRQi Digital Filter Sampling Clock Select",
                "width": 2
              },
              "FLTEN": {
                "bit": 7,
                "description": "IRQi Digital Filter Enable"
              }
            },
            "NMICR": {
              "NMIMD": {
                "bit": 0,
                "description": "NMI Detection Set"
              },
              "NFCLKSEL": {
                "bit": 4,
                "description": "NMI Digital Filter Sampling Clock Select",
                "width": 2
              },
              "NFLTEN": {
                "bit": 7,
                "description": "NMI Digital Filter Enable"
              }
            },
            "NMIER": {
              "IWDTEN": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Enable"
              },
              "WDTEN": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Enable"
              },
              "LVD1EN": {
                "bit": 2,
                "description": "Voltage monitor 1 Interrupt Enable"
              },
              "LVD2EN": {
                "bit": 3,
                "description": "Voltage monitor 2 Interrupt Enable"
              },
              "OSTEN": {
                "bit": 6,
                "description": "Main Clock Oscillation Stop Detection Interrupt Enable"
              },
              "NMIEN": {
                "bit": 7,
                "description": "NMI Pin Interrupt Enable"
              },
              "RPEEN": {
                "bit": 8,
                "description": "SRAM Parity Error Interrupt Enable"
              },
              "RECCEN": {
                "bit": 9,
                "description": "SRAM ECC Error Interrupt Enable"
              },
              "BUSSEN": {
                "bit": 10,
                "description": "Bus Slave MPU Error Interrupt Enable"
              },
              "BUSMEN": {
                "bit": 11,
                "description": "Bus Master MPU Error Interrupt Enable"
              },
              "SPEEN": {
                "bit": 12,
                "description": "CPU Stack Pointer Monitor Interrupt Enable"
              }
            },
            "NMICLR": {
              "IWDTCLR": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Status Flag Clear"
              },
              "WDTCLR": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Status Flag Clear"
              },
              "LVD1CLR": {
                "bit": 2,
                "description": "Voltage Monitor 1 Interrupt Status Flag Clear"
              },
              "LVD2CLR": {
                "bit": 3,
                "description": "Voltage Monitor 2 Interrupt Status Flag Clear"
              },
              "OSTCLR": {
                "bit": 6,
                "description": "Oscillation Stop Detection Interrupt Status Flag Clear"
              },
              "NMICLR": {
                "bit": 7,
                "description": "NMI Pin Interrupt Status Flag Clear"
              },
              "RPECLR": {
                "bit": 8,
                "description": "SRAM Parity Error Interrupt Status Flag Clear"
              },
              "RECCCLR": {
                "bit": 9,
                "description": "SRAM ECC Error Interrupt Status Flag Clear"
              },
              "BUSSCLR": {
                "bit": 10,
                "description": "Bus Slave MPU Error Interrupt Status Flag Clear"
              },
              "BUSMCLR": {
                "bit": 11,
                "description": "Bus Master MPU Error Interrupt Status Flag Clear"
              },
              "SPECLR": {
                "bit": 12,
                "description": "CPU Stack Pointer Monitor Interrupt Status Flag Clear"
              }
            },
            "NMISR": {
              "IWDTST": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Status Flag"
              },
              "WDTST": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Status Flag"
              },
              "LVD1ST": {
                "bit": 2,
                "description": "Voltage Monitor 1 Interrupt Status Flag"
              },
              "LVD2ST": {
                "bit": 3,
                "description": "Voltage Monitor 2 Interrupt Status Flag"
              },
              "OSTST": {
                "bit": 6,
                "description": "Main Clock Oscillation Stop Detection Interrupt Status Flag"
              },
              "NMIST": {
                "bit": 7,
                "description": "NMI Pin Interrupt Status Flag"
              },
              "RPEST": {
                "bit": 8,
                "description": "SRAM Parity Error Interrupt Status Flag"
              },
              "RECCST": {
                "bit": 9,
                "description": "SRAM ECC Error Interrupt Status Flag"
              },
              "BUSSST": {
                "bit": 10,
                "description": "Bus Slave MPU Error Interrupt Status Flag"
              },
              "BUSMST": {
                "bit": 11,
                "description": "Bus Master MPU Error Interrupt Status Flag"
              },
              "SPEST": {
                "bit": 12,
                "description": "CPU Stack Pointer Monitor Interrupt Status Flag"
              }
            },
            "WUPEN": {
              "IRQWUPEN": {
                "bit": 0,
                "description": "IRQ Interrupt Software Standby/Snooze Mode Returns Enable",
                "width": 8
              },
              "IWDTWUPEN": {
                "bit": 16,
                "description": "IWDT Interrupt Software Standby/Snooze Mode Returns Enable"
              },
              "KEYWUPEN": {
                "bit": 17,
                "description": "Key Interrupt Software Standby/Snooze Mode Returns Enable"
              },
              "LVD1WUPEN": {
                "bit": 18,
                "description": "LVD1 Interrupt Software Standby/Snooze Mode Returns Enable"
              },
              "LVD2WUPEN": {
                "bit": 19,
                "description": "LVD2 Interrupt Software Standby/Snooze Mode Returns Enable"
              },
              "ACMPLP0WUPEN": {
                "bit": 23,
                "description": "ACMPLP0 Interrupt Software Standby/Snooze Mode Returns Enable"
              },
              "RTCALMWUPEN": {
                "bit": 24,
                "description": "RTC Alarm Interrupt Software Standby/Snooze Mode Returns Enable"
              },
              "RTCPRDWUPEN": {
                "bit": 25,
                "description": "RTC Period Interrupt Software Standby/Snooze Mode Returns Enable"
              },
              "AGT1UDWUPEN": {
                "bit": 28,
                "description": "AGT1 Underflow Interrupt Software Standby/Snooze Mode Returns Enable"
              },
              "AGT1CAWUPEN": {
                "bit": 29,
                "description": "AGT1 Compare Match A Interrupt Software Standby/Snooze Mode Returns Enable"
              },
              "AGT1CBWUPEN": {
                "bit": 30,
                "description": "AGT1 Compare Match B Interrupt Software Standby/Snooze Mode Returns Enable"
              },
              "IIC0WUPEN": {
                "bit": 31,
                "description": "IIC0 Address Match Interrupt Software Standby/Snooze Mode Returns Enable"
              }
            },
            "IELEN": {
              "RTCINTEN": {
                "bit": 0,
                "description": "RTCALM and RTCPRD Interrupts Enable (when LPOPTEN bit = 1)"
              },
              "IELEN": {
                "bit": 1,
                "description": "Parts Asynchronous Interrupts Enable except RTC (when LPOPTEN bit = 1)"
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0x4001B000"
            }
          ],
          "registers": {
            "DBGSTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Debug Status Register"
            },
            "DBGSTOPCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Debug Stop Control Register"
            }
          },
          "bits": {
            "DBGSTR": {
              "CDBGPWRUPREQ": {
                "bit": 28,
                "description": "Debug power-up request"
              },
              "CDBGPWRUPACK": {
                "bit": 29,
                "description": "Debug power-up acknowledge"
              }
            },
            "DBGSTOPCR": {
              "DBGSTOP_IWDT": {
                "bit": 0,
                "description": "Mask bit for IWDT reset/interrupt in the OCD run mode"
              },
              "DBGSTOP_WDT": {
                "bit": 1,
                "description": "Mask bit for WDT reset/interrupt in the OCD run mode"
              },
              "DBGSTOP_LVD0": {
                "bit": 16,
                "description": "Mask bit for LVD0 reset"
              },
              "DBGSTOP_LVD1": {
                "bit": 17,
                "description": "Mask bit for LVD1 reset/interrupt"
              },
              "DBGSTOP_LVD2": {
                "bit": 18,
                "description": "Mask bit for LVD2 reset/interrupt"
              },
              "DBGSTOP_RPER": {
                "bit": 24,
                "description": "Mask bit for SRAM parity error reset/interrupt"
              },
              "DBGSTOP_RECCR": {
                "bit": 25,
                "description": "Mask bit for SRAM ECC error reset/interrupt"
              }
            }
          }
        },
        "SYSC": {
          "instances": [
            {
              "name": "SYSC",
              "base": "0x4001E000"
            }
          ],
          "registers": {
            "SBYCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Standby Control Register"
            },
            "MSTPCRA": {
              "offset": "0x1C",
              "size": 32,
              "description": "Module Stop Control Register A"
            },
            "SCKDIVCR": {
              "offset": "0x20",
              "size": 32,
              "description": "System Clock Division Control Register"
            },
            "SCKSCR": {
              "offset": "0x26",
              "size": 8,
              "description": "System Clock Source Control Register"
            },
            "MEMWAIT": {
              "offset": "0x31",
              "size": 8,
              "description": "Memory Wait Cycle Control Register for Code Flash"
            },
            "MOSCCR": {
              "offset": "0x32",
              "size": 8,
              "description": "Main Clock Oscillator Control Register"
            },
            "HOCOCR": {
              "offset": "0x36",
              "size": 8,
              "description": "High-Speed On-Chip Oscillator Control Register"
            },
            "MOCOCR": {
              "offset": "0x38",
              "size": 8,
              "description": "Middle-Speed On-Chip Oscillator Control Register"
            },
            "OSCSF": {
              "offset": "0x3C",
              "size": 8,
              "description": "Oscillation Stabilization Flag Register"
            },
            "CKOCR": {
              "offset": "0x3E",
              "size": 8,
              "description": "Clock Out Control Register"
            },
            "OSTDCR": {
              "offset": "0x40",
              "size": 8,
              "description": "Oscillation Stop Detection Control Register"
            },
            "OSTDSR": {
              "offset": "0x41",
              "size": 8,
              "description": "Oscillation Stop Detection Status Register"
            },
            "LPOPT": {
              "offset": "0x4C",
              "size": 8,
              "description": "Lower Power Operation Control Register"
            },
            "MOCOUTCR": {
              "offset": "0x61",
              "size": 8,
              "description": "MOCO User Trimming Control Register"
            },
            "HOCOUTCR": {
              "offset": "0x62",
              "size": 8,
              "description": "HOCO User Trimming Control Register"
            },
            "SNZCR": {
              "offset": "0x92",
              "size": 8,
              "description": "Snooze Control Register"
            },
            "SNZEDCR0": {
              "offset": "0x94",
              "size": 8,
              "description": "Snooze End Control Register 0"
            },
            "SNZREQCR0": {
              "offset": "0x98",
              "size": 32,
              "description": "Snooze Request Control Register 0"
            },
            "PSMCR": {
              "offset": "0x9F",
              "size": 8,
              "description": "Power Save Memory Control Register"
            },
            "OPCCR": {
              "offset": "0xA0",
              "size": 8,
              "description": "Operating Power Control Register"
            },
            "MOSCWTCR": {
              "offset": "0xA2",
              "size": 8,
              "description": "Main Clock Oscillator Wait Control Register"
            },
            "SOPCCR": {
              "offset": "0xAA",
              "size": 8,
              "description": "Sub Operating Power Control Register"
            },
            "RSTSR1": {
              "offset": "0xC0",
              "size": 16,
              "description": "Reset Status Register 1"
            },
            "LVD1CR1": {
              "offset": "0xE0",
              "size": 8,
              "description": "Voltage Monitor 1 Circuit Control Register"
            },
            "LVD1SR": {
              "offset": "0xE1",
              "size": 8,
              "description": "Voltage Monitor 1 Circuit Status Register"
            },
            "LVD2CR1": {
              "offset": "0xE2",
              "size": 8,
              "description": "Voltage Monitor 2 Circuit Control Register 1"
            },
            "LVD2SR": {
              "offset": "0xE3",
              "size": 8,
              "description": "Voltage Monitor 2 Circuit Status Register"
            },
            "PRCR": {
              "offset": "0x3FE",
              "size": 16,
              "description": "Protect Register"
            },
            "SYOCDCR": {
              "offset": "0x40E",
              "size": 8,
              "description": "System Control OCD Control Register"
            },
            "RSTSR0": {
              "offset": "0x410",
              "size": 8,
              "description": "Reset Status Register 0"
            },
            "RSTSR2": {
              "offset": "0x411",
              "size": 8,
              "description": "Reset Status Register 2"
            },
            "MOMCR": {
              "offset": "0x413",
              "size": 8,
              "description": "Main Clock Oscillator Mode Oscillation Control Register"
            },
            "LVCMPCR": {
              "offset": "0x417",
              "size": 8,
              "description": "Voltage Monitor Circuit Control Register"
            },
            "LVDLVLR": {
              "offset": "0x418",
              "size": 8,
              "description": "Voltage Detection Level Select Register"
            },
            "LVD1CR0": {
              "offset": "0x41A",
              "size": 8,
              "description": "Voltage Monitor 1 Circuit Control Register 0"
            },
            "LVD2CR0": {
              "offset": "0x41B",
              "size": 8,
              "description": "Voltage Monitor 2 Circuit Control Register 0"
            },
            "DCDCCTL": {
              "offset": "0x440",
              "size": 8,
              "description": "DCDC/LDO Control Register"
            },
            "VCCSEL": {
              "offset": "0x441",
              "size": 8,
              "description": "Voltage Level Selection Control Register"
            },
            "SOSCCR": {
              "offset": "0x480",
              "size": 8,
              "description": "Sub-Clock Oscillator Control Register"
            },
            "SOMCR": {
              "offset": "0x481",
              "size": 8,
              "description": "Sub-Clock Oscillator Mode Control Register"
            },
            "SOMRG": {
              "offset": "0x482",
              "size": 8,
              "description": "Sub-Clock Oscillator Margin Check Register"
            },
            "LOCOCR": {
              "offset": "0x490",
              "size": 8,
              "description": "Low-Speed On-Chip Oscillator Control Register"
            },
            "LOCOUTCR": {
              "offset": "0x492",
              "size": 8,
              "description": "LOCO User Trimming Control Register"
            }
          },
          "bits": {
            "SBYCR": {
              "SSBY": {
                "bit": 15,
                "description": "Software Standby Mode Select"
              }
            },
            "MSTPCRA": {
              "MSTPA22": {
                "bit": 22,
                "description": "DTC Module Stop"
              }
            },
            "SCKDIVCR": {
              "PCKD": {
                "bit": 0,
                "description": "Peripheral Module Clock D (PCLKD) Select",
                "width": 3
              },
              "PCKB": {
                "bit": 8,
                "description": "Peripheral Module Clock B (PCLKB) Select",
                "width": 3
              },
              "ICK": {
                "bit": 24,
                "description": "System Clock (ICLK) Select",
                "width": 3
              }
            },
            "SCKSCR": {
              "CKSEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 3
              }
            },
            "MEMWAIT": {
              "MEMWAIT": {
                "bit": 0,
                "description": "Memory Wait Cycle Select for Code Flash"
              }
            },
            "MOSCCR": {
              "MOSTP": {
                "bit": 0,
                "description": "Main Clock Oscillator Stop"
              }
            },
            "HOCOCR": {
              "HCSTP": {
                "bit": 0,
                "description": "HOCO Stop"
              }
            },
            "MOCOCR": {
              "MCSTP": {
                "bit": 0,
                "description": "MOCO Stop"
              }
            },
            "OSCSF": {
              "HOCOSF": {
                "bit": 0,
                "description": "HOCO Clock Oscillation Stabilization Flag"
              },
              "MOSCSF": {
                "bit": 3,
                "description": "Main Clock Oscillation Stabilization Flag"
              }
            },
            "CKOCR": {
              "CKOSEL": {
                "bit": 0,
                "description": "Clock Out Source Select",
                "width": 3
              },
              "CKODIV": {
                "bit": 4,
                "description": "Clock Output Frequency Division Ratio",
                "width": 3
              },
              "CKOEN": {
                "bit": 7,
                "description": "Clock Out Enable"
              }
            },
            "OSTDCR": {
              "OSTDIE": {
                "bit": 0,
                "description": "Oscillation Stop Detection Interrupt Enable"
              },
              "OSTDE": {
                "bit": 7,
                "description": "Oscillation Stop Detection Function Enable"
              }
            },
            "OSTDSR": {
              "OSTDF": {
                "bit": 0,
                "description": "Oscillation Stop Detection Flag"
              }
            },
            "LPOPT": {
              "MPUDIS": {
                "bit": 0,
                "description": "MPU Clock Disable Control"
              },
              "DCLKDIS": {
                "bit": 1,
                "description": "Debug Clock Disable Control",
                "width": 2
              },
              "BPFCLKDIS": {
                "bit": 3,
                "description": "BPF Clock Disable Control"
              },
              "LPOPTEN": {
                "bit": 7,
                "description": "Lower Power Operation Enable"
              }
            },
            "MOCOUTCR": {
              "MOCOUTRM": {
                "bit": 0,
                "description": "MOCO User Trimming",
                "width": 8
              }
            },
            "HOCOUTCR": {
              "HOCOUTRM": {
                "bit": 0,
                "description": "HOCO User Trimming",
                "width": 8
              }
            },
            "SNZCR": {
              "RXDREQEN": {
                "bit": 0,
                "description": "RXD0 Snooze Request Enable"
              },
              "SNZDTCEN": {
                "bit": 1,
                "description": "DTC Enable in Snooze mode"
              },
              "SNZE": {
                "bit": 7,
                "description": "Snooze mode Enable"
              }
            },
            "SNZEDCR0": {
              "AGTUNFED": {
                "bit": 0,
                "description": "AGT1 Underflow Snooze End Enable"
              },
              "DTCZRED": {
                "bit": 1,
                "description": "Last DTC Transmission Completion Snooze End Enable"
              },
              "DTCNZRED": {
                "bit": 2,
                "description": "Not Last DTC Transmission Completion Snooze End Enable"
              },
              "AD0MATED": {
                "bit": 3,
                "description": "ADC12 Compare Match Snooze End Enable"
              },
              "AD0UMTED": {
                "bit": 4,
                "description": "ADC12 Compare Mismatch Snooze End Enable"
              },
              "SCI0UMTED": {
                "bit": 7,
                "description": "SCI0 Address Mismatch Snooze End Enable"
              }
            },
            "SNZREQCR0": {
              "SNZREQEN0": {
                "bit": 0,
                "description": "Enable IRQ0 pin snooze request"
              },
              "SNZREQEN1": {
                "bit": 1,
                "description": "Enable IRQ1 pin snooze request"
              },
              "SNZREQEN2": {
                "bit": 2,
                "description": "Enable IRQ2 pin snooze request"
              },
              "SNZREQEN3": {
                "bit": 3,
                "description": "Enable IRQ3 pin snooze request"
              },
              "SNZREQEN4": {
                "bit": 4,
                "description": "Enable IRQ4 pin snooze request"
              },
              "SNZREQEN5": {
                "bit": 5,
                "description": "Enable IRQ5 pin snooze request"
              },
              "SNZREQEN6": {
                "bit": 6,
                "description": "Enable IRQ6 pin snooze request"
              },
              "SNZREQEN7": {
                "bit": 7,
                "description": "Enable IRQ7 pin snooze request"
              },
              "SNZREQEN17": {
                "bit": 17,
                "description": "Enable KEY_INTKR snooze request"
              },
              "SNZREQEN23": {
                "bit": 23,
                "description": "Enable ACMPLP snooze request"
              },
              "SNZREQEN24": {
                "bit": 24,
                "description": "Enable RTC alarm snooze request"
              },
              "SNZREQEN25": {
                "bit": 25,
                "description": "Enable RTC period snooze request"
              },
              "SNZREQEN28": {
                "bit": 28,
                "description": "Enable AGT1 underflow snooze request"
              },
              "SNZREQEN29": {
                "bit": 29,
                "description": "Enable AGT1 compare match A snooze request"
              },
              "SNZREQEN30": {
                "bit": 30,
                "description": "Enable AGT1 compare match B snooze request"
              }
            },
            "PSMCR": {
              "PSMC": {
                "bit": 0,
                "description": "Power Save Memory Control",
                "width": 2
              }
            },
            "OPCCR": {
              "OPCM": {
                "bit": 0,
                "description": "Operating Power Control Mode Select",
                "width": 2
              },
              "OPCMTSF": {
                "bit": 4,
                "description": "Operating Power Control Mode Transition Status Flag"
              }
            },
            "MOSCWTCR": {
              "MSTS": {
                "bit": 0,
                "description": "Main Clock Oscillator Wait Time Setting",
                "width": 4
              }
            },
            "SOPCCR": {
              "SOPCM": {
                "bit": 0,
                "description": "Sub Operating Power Control Mode Select"
              },
              "SOPCMTSF": {
                "bit": 4,
                "description": "Operating Power Control Mode Transition Status Flag"
              }
            },
            "RSTSR1": {
              "IWDTRF": {
                "bit": 0,
                "description": "Independent Watchdog Timer Reset Detect Flag"
              },
              "WDTRF": {
                "bit": 1,
                "description": "Watchdog Timer Reset Detect Flag"
              },
              "SWRF": {
                "bit": 2,
                "description": "Software Reset Detect Flag"
              },
              "RPERF": {
                "bit": 8,
                "description": "SRAM Parity Error Reset Detect Flag"
              },
              "REERF": {
                "bit": 9,
                "description": "SRAM ECC Error Reset Detect Flag"
              },
              "BUSSRF": {
                "bit": 10,
                "description": "Bus Slave MPU Error Reset Detect Flag"
              },
              "BUSMRF": {
                "bit": 11,
                "description": "Bus Master MPU Error Reset Detect Flag"
              },
              "SPERF": {
                "bit": 12,
                "description": "CPU Stack Pointer Error Reset Detect Flag"
              }
            },
            "LVD1CR1": {
              "IDTSEL": {
                "bit": 0,
                "description": "Voltage Monitor 1 Interrupt Generation Condition Select",
                "width": 2
              },
              "IRQSEL": {
                "bit": 2,
                "description": "Voltage Monitor 1 Interrupt Type Select"
              }
            },
            "LVD1SR": {
              "DET": {
                "bit": 0,
                "description": "Voltage Monitor 1 Voltage Variation Detection Flag"
              },
              "MON": {
                "bit": 1,
                "description": "Voltage Monitor 1 Signal Monitor Flag"
              }
            },
            "LVD2CR1": {
              "IDTSEL": {
                "bit": 0,
                "description": "Voltage Monitor 2 Interrupt Generation Condition Select",
                "width": 2
              },
              "IRQSEL": {
                "bit": 2,
                "description": "Voltage Monitor 2 Interrupt Type Select"
              }
            },
            "LVD2SR": {
              "DET": {
                "bit": 0,
                "description": "Voltage Monitor 2 Voltage Variation Detection Flag"
              },
              "MON": {
                "bit": 1,
                "description": "Voltage Monitor 2 Signal Monitor Flag"
              }
            },
            "PRCR": {
              "PRC0": {
                "bit": 0,
                "description": "Enable writing to the registers related to the clock generation circuit"
              },
              "PRC1": {
                "bit": 1,
                "description": "Enable writing to the registers related to the low power modes"
              },
              "PRC3": {
                "bit": 3,
                "description": "Enable writing to the registers related to the LVD"
              },
              "PRKEY": {
                "bit": 8,
                "description": "PRC Key Code",
                "width": 8
              }
            },
            "SYOCDCR": {
              "DBGEN": {
                "bit": 7,
                "description": "Debugger Enable bit"
              }
            },
            "RSTSR0": {
              "PORF": {
                "bit": 0,
                "description": "Power-On Reset Detect Flag"
              },
              "LVD0RF": {
                "bit": 1,
                "description": "Voltage Monitor 0 Reset Detect Flag"
              },
              "LVD1RF": {
                "bit": 2,
                "description": "Voltage Monitor 1 Reset Detect Flag"
              },
              "LVD2RF": {
                "bit": 3,
                "description": "Voltage Monitor 2 Reset Detect Flag"
              }
            },
            "RSTSR2": {
              "CWSF": {
                "bit": 0,
                "description": "Cold/Warm Start Determination Flag"
              }
            },
            "MOMCR": {
              "MODRV1": {
                "bit": 3,
                "description": "Main Clock Oscillator Drive Capability 1 Switching"
              },
              "MOSEL": {
                "bit": 6,
                "description": "Main Clock Oscillator Switching"
              }
            },
            "LVCMPCR": {
              "LVD1E": {
                "bit": 5,
                "description": "Voltage Detection 1 Enable"
              },
              "LVD2E": {
                "bit": 6,
                "description": "Voltage Detection 2 Enable"
              }
            },
            "LVDLVLR": {
              "LVD1LVL": {
                "bit": 0,
                "description": "Voltage Detection 1 Level Select (Standard voltage during fall in voltage)",
                "width": 5
              },
              "LVD2LVL": {
                "bit": 5,
                "description": "Voltage Detection 2 Level Select (Standard voltage during fall in voltage)",
                "width": 3
              }
            },
            "LVD1CR0": {
              "RIE": {
                "bit": 0,
                "description": "Voltage Monitor 1 Interrupt/Reset Enable"
              },
              "CMPE": {
                "bit": 2,
                "description": "Voltage Monitor 1 Circuit Comparison Result Output Enable"
              },
              "RI": {
                "bit": 6,
                "description": "Voltage Monitor 1 Circuit Mode Select"
              },
              "RN": {
                "bit": 7,
                "description": "Voltage Monitor 1 Reset Negate Select"
              }
            },
            "LVD2CR0": {
              "RIE": {
                "bit": 0,
                "description": "Voltage Monitor 2 Interrupt/Reset Enable"
              },
              "CMPE": {
                "bit": 2,
                "description": "Voltage Monitor 2 Circuit Comparison Result Output Enable"
              },
              "RI": {
                "bit": 6,
                "description": "Voltage Monitor 2 Circuit Mode Select"
              },
              "RN": {
                "bit": 7,
                "description": "Voltage Monitor 2 Reset Negate Select"
              }
            },
            "DCDCCTL": {
              "DCDCON": {
                "bit": 0,
                "description": "LDO/DCDC on/off Control bit"
              },
              "OCPEN": {
                "bit": 1,
                "description": "DCDC OCP Function Enable bit"
              },
              "STOPZA": {
                "bit": 4,
                "description": "DCDC IO Buffer Power Control bit"
              },
              "LCBOOST": {
                "bit": 5,
                "description": "LDO LCBOOST Mode Control bit"
              },
              "FST": {
                "bit": 6,
                "description": "DCDC Fast Startup"
              },
              "PD": {
                "bit": 7,
                "description": "DCDC VREF Generate Disable bit"
              }
            },
            "VCCSEL": {
              "VCCSEL": {
                "bit": 0,
                "description": "DCDC Working Voltage Level Selection",
                "width": 2
              }
            },
            "SOSCCR": {
              "SOSTP": {
                "bit": 0,
                "description": "Sub Clock Oscillator Stop"
              }
            },
            "SOMCR": {
              "SODRV": {
                "bit": 0,
                "description": "Sub-Clock Oscillator Drive Capability Switching",
                "width": 2
              }
            },
            "SOMRG": {
              "SOSCMRG": {
                "bit": 0,
                "description": "Sub Clock Oscillator Margin check Switching",
                "width": 2
              }
            },
            "LOCOCR": {
              "LCSTP": {
                "bit": 0,
                "description": "LOCO Stop"
              }
            },
            "LOCOUTCR": {
              "LOCOUTRM": {
                "bit": 0,
                "description": "LOCO User Trimming",
                "width": 8
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT0",
              "base": "0x40040000"
            },
            {
              "name": "PORT1",
              "base": "0x40040020"
            },
            {
              "name": "PORT2",
              "base": "0x40040040"
            },
            {
              "name": "PORT3",
              "base": "0x40040060"
            },
            {
              "name": "PORT4",
              "base": "0x40040080"
            },
            {
              "name": "PORT5",
              "base": "0x400400A0"
            },
            {
              "name": "PORT6",
              "base": "0x400400C0"
            },
            {
              "name": "PORT7",
              "base": "0x400400E0"
            },
            {
              "name": "PORT8",
              "base": "0x40040100"
            }
          ],
          "registers": {
            "PCNTR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Control Register 1"
            },
            "PODR": {
              "offset": "0x00",
              "size": 16,
              "description": "Port Control Register 1"
            },
            "PDR": {
              "offset": "0x02",
              "size": 16,
              "description": "Port Control Register 1"
            },
            "PCNTR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Control Register 2"
            },
            "PIDR": {
              "offset": "0x06",
              "size": 16,
              "description": "Port Control Register 2"
            },
            "PCNTR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Control Register 3"
            },
            "PORR": {
              "offset": "0x08",
              "size": 16,
              "description": "Port Control Register 3"
            },
            "POSR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Port Control Register 3"
            }
          },
          "bits": {
            "PCNTR1": {
              "PDR00": {
                "bit": 0,
                "description": "Pmn Direction"
              },
              "PDR01": {
                "bit": 1,
                "description": "Pmn Direction"
              },
              "PDR02": {
                "bit": 2,
                "description": "Pmn Direction"
              },
              "PDR03": {
                "bit": 3,
                "description": "Pmn Direction"
              },
              "PDR04": {
                "bit": 4,
                "description": "Pmn Direction"
              },
              "PDR05": {
                "bit": 5,
                "description": "Pmn Direction"
              },
              "PDR06": {
                "bit": 6,
                "description": "Pmn Direction"
              },
              "PDR07": {
                "bit": 7,
                "description": "Pmn Direction"
              },
              "PDR08": {
                "bit": 8,
                "description": "Pmn Direction"
              },
              "PDR09": {
                "bit": 9,
                "description": "Pmn Direction"
              },
              "PDR10": {
                "bit": 10,
                "description": "Pmn Direction"
              },
              "PDR11": {
                "bit": 11,
                "description": "Pmn Direction"
              },
              "PDR12": {
                "bit": 12,
                "description": "Pmn Direction"
              },
              "PDR13": {
                "bit": 13,
                "description": "Pmn Direction"
              },
              "PDR14": {
                "bit": 14,
                "description": "Pmn Direction"
              },
              "PDR15": {
                "bit": 15,
                "description": "Pmn Direction"
              },
              "PODR00": {
                "bit": 16,
                "description": "Pmn Output Data"
              },
              "PODR01": {
                "bit": 17,
                "description": "Pmn Output Data"
              },
              "PODR02": {
                "bit": 18,
                "description": "Pmn Output Data"
              },
              "PODR03": {
                "bit": 19,
                "description": "Pmn Output Data"
              },
              "PODR04": {
                "bit": 20,
                "description": "Pmn Output Data"
              },
              "PODR05": {
                "bit": 21,
                "description": "Pmn Output Data"
              },
              "PODR06": {
                "bit": 22,
                "description": "Pmn Output Data"
              },
              "PODR07": {
                "bit": 23,
                "description": "Pmn Output Data"
              },
              "PODR08": {
                "bit": 24,
                "description": "Pmn Output Data"
              },
              "PODR09": {
                "bit": 25,
                "description": "Pmn Output Data"
              },
              "PODR10": {
                "bit": 26,
                "description": "Pmn Output Data"
              },
              "PODR11": {
                "bit": 27,
                "description": "Pmn Output Data"
              },
              "PODR12": {
                "bit": 28,
                "description": "Pmn Output Data"
              },
              "PODR13": {
                "bit": 29,
                "description": "Pmn Output Data"
              },
              "PODR14": {
                "bit": 30,
                "description": "Pmn Output Data"
              },
              "PODR15": {
                "bit": 31,
                "description": "Pmn Output Data"
              }
            },
            "PODR": {
              "PODR00": {
                "bit": 0,
                "description": "Pmn Output Data"
              },
              "PODR01": {
                "bit": 1,
                "description": "Pmn Output Data"
              },
              "PODR02": {
                "bit": 2,
                "description": "Pmn Output Data"
              },
              "PODR03": {
                "bit": 3,
                "description": "Pmn Output Data"
              },
              "PODR04": {
                "bit": 4,
                "description": "Pmn Output Data"
              },
              "PODR05": {
                "bit": 5,
                "description": "Pmn Output Data"
              },
              "PODR06": {
                "bit": 6,
                "description": "Pmn Output Data"
              },
              "PODR07": {
                "bit": 7,
                "description": "Pmn Output Data"
              },
              "PODR08": {
                "bit": 8,
                "description": "Pmn Output Data"
              },
              "PODR09": {
                "bit": 9,
                "description": "Pmn Output Data"
              },
              "PODR10": {
                "bit": 10,
                "description": "Pmn Output Data"
              },
              "PODR11": {
                "bit": 11,
                "description": "Pmn Output Data"
              },
              "PODR12": {
                "bit": 12,
                "description": "Pmn Output Data"
              },
              "PODR13": {
                "bit": 13,
                "description": "Pmn Output Data"
              },
              "PODR14": {
                "bit": 14,
                "description": "Pmn Output Data"
              },
              "PODR15": {
                "bit": 15,
                "description": "Pmn Output Data"
              }
            },
            "PDR": {
              "PDR00": {
                "bit": 0,
                "description": "Pmn Direction"
              },
              "PDR01": {
                "bit": 1,
                "description": "Pmn Direction"
              },
              "PDR02": {
                "bit": 2,
                "description": "Pmn Direction"
              },
              "PDR03": {
                "bit": 3,
                "description": "Pmn Direction"
              },
              "PDR04": {
                "bit": 4,
                "description": "Pmn Direction"
              },
              "PDR05": {
                "bit": 5,
                "description": "Pmn Direction"
              },
              "PDR06": {
                "bit": 6,
                "description": "Pmn Direction"
              },
              "PDR07": {
                "bit": 7,
                "description": "Pmn Direction"
              },
              "PDR08": {
                "bit": 8,
                "description": "Pmn Direction"
              },
              "PDR09": {
                "bit": 9,
                "description": "Pmn Direction"
              },
              "PDR10": {
                "bit": 10,
                "description": "Pmn Direction"
              },
              "PDR11": {
                "bit": 11,
                "description": "Pmn Direction"
              },
              "PDR12": {
                "bit": 12,
                "description": "Pmn Direction"
              },
              "PDR13": {
                "bit": 13,
                "description": "Pmn Direction"
              },
              "PDR14": {
                "bit": 14,
                "description": "Pmn Direction"
              },
              "PDR15": {
                "bit": 15,
                "description": "Pmn Direction"
              }
            },
            "PCNTR2": {
              "PIDR00": {
                "bit": 0,
                "description": "Pmn State"
              },
              "PIDR01": {
                "bit": 1,
                "description": "Pmn State"
              },
              "PIDR02": {
                "bit": 2,
                "description": "Pmn State"
              },
              "PIDR03": {
                "bit": 3,
                "description": "Pmn State"
              },
              "PIDR04": {
                "bit": 4,
                "description": "Pmn State"
              },
              "PIDR05": {
                "bit": 5,
                "description": "Pmn State"
              },
              "PIDR06": {
                "bit": 6,
                "description": "Pmn State"
              },
              "PIDR07": {
                "bit": 7,
                "description": "Pmn State"
              },
              "PIDR08": {
                "bit": 8,
                "description": "Pmn State"
              },
              "PIDR09": {
                "bit": 9,
                "description": "Pmn State"
              },
              "PIDR10": {
                "bit": 10,
                "description": "Pmn State"
              },
              "PIDR11": {
                "bit": 11,
                "description": "Pmn State"
              },
              "PIDR12": {
                "bit": 12,
                "description": "Pmn State"
              },
              "PIDR13": {
                "bit": 13,
                "description": "Pmn State"
              },
              "PIDR14": {
                "bit": 14,
                "description": "Pmn State"
              },
              "PIDR15": {
                "bit": 15,
                "description": "Pmn State"
              }
            },
            "PIDR": {
              "PIDR00": {
                "bit": 0,
                "description": "Pmn State"
              },
              "PIDR01": {
                "bit": 1,
                "description": "Pmn State"
              },
              "PIDR02": {
                "bit": 2,
                "description": "Pmn State"
              },
              "PIDR03": {
                "bit": 3,
                "description": "Pmn State"
              },
              "PIDR04": {
                "bit": 4,
                "description": "Pmn State"
              },
              "PIDR05": {
                "bit": 5,
                "description": "Pmn State"
              },
              "PIDR06": {
                "bit": 6,
                "description": "Pmn State"
              },
              "PIDR07": {
                "bit": 7,
                "description": "Pmn State"
              },
              "PIDR08": {
                "bit": 8,
                "description": "Pmn State"
              },
              "PIDR09": {
                "bit": 9,
                "description": "Pmn State"
              },
              "PIDR10": {
                "bit": 10,
                "description": "Pmn State"
              },
              "PIDR11": {
                "bit": 11,
                "description": "Pmn State"
              },
              "PIDR12": {
                "bit": 12,
                "description": "Pmn State"
              },
              "PIDR13": {
                "bit": 13,
                "description": "Pmn State"
              },
              "PIDR14": {
                "bit": 14,
                "description": "Pmn State"
              },
              "PIDR15": {
                "bit": 15,
                "description": "Pmn State"
              }
            },
            "PCNTR3": {
              "POSR00": {
                "bit": 0,
                "description": "Pmn Output Set"
              },
              "POSR01": {
                "bit": 1,
                "description": "Pmn Output Set"
              },
              "POSR02": {
                "bit": 2,
                "description": "Pmn Output Set"
              },
              "POSR03": {
                "bit": 3,
                "description": "Pmn Output Set"
              },
              "POSR04": {
                "bit": 4,
                "description": "Pmn Output Set"
              },
              "POSR05": {
                "bit": 5,
                "description": "Pmn Output Set"
              },
              "POSR06": {
                "bit": 6,
                "description": "Pmn Output Set"
              },
              "POSR07": {
                "bit": 7,
                "description": "Pmn Output Set"
              },
              "POSR08": {
                "bit": 8,
                "description": "Pmn Output Set"
              },
              "POSR09": {
                "bit": 9,
                "description": "Pmn Output Set"
              },
              "POSR10": {
                "bit": 10,
                "description": "Pmn Output Set"
              },
              "POSR11": {
                "bit": 11,
                "description": "Pmn Output Set"
              },
              "POSR12": {
                "bit": 12,
                "description": "Pmn Output Set"
              },
              "POSR13": {
                "bit": 13,
                "description": "Pmn Output Set"
              },
              "POSR14": {
                "bit": 14,
                "description": "Pmn Output Set"
              },
              "POSR15": {
                "bit": 15,
                "description": "Pmn Output Set"
              },
              "PORR00": {
                "bit": 16,
                "description": "Pmn Output Reset"
              },
              "PORR01": {
                "bit": 17,
                "description": "Pmn Output Reset"
              },
              "PORR02": {
                "bit": 18,
                "description": "Pmn Output Reset"
              },
              "PORR03": {
                "bit": 19,
                "description": "Pmn Output Reset"
              },
              "PORR04": {
                "bit": 20,
                "description": "Pmn Output Reset"
              },
              "PORR05": {
                "bit": 21,
                "description": "Pmn Output Reset"
              },
              "PORR06": {
                "bit": 22,
                "description": "Pmn Output Reset"
              },
              "PORR07": {
                "bit": 23,
                "description": "Pmn Output Reset"
              },
              "PORR08": {
                "bit": 24,
                "description": "Pmn Output Reset"
              },
              "PORR09": {
                "bit": 25,
                "description": "Pmn Output Reset"
              },
              "PORR10": {
                "bit": 26,
                "description": "Pmn Output Reset"
              },
              "PORR11": {
                "bit": 27,
                "description": "Pmn Output Reset"
              },
              "PORR12": {
                "bit": 28,
                "description": "Pmn Output Reset"
              },
              "PORR13": {
                "bit": 29,
                "description": "Pmn Output Reset"
              },
              "PORR14": {
                "bit": 30,
                "description": "Pmn Output Reset"
              },
              "PORR15": {
                "bit": 31,
                "description": "Pmn Output Reset"
              }
            },
            "PORR": {
              "PORR00": {
                "bit": 0,
                "description": "Pmn Output Reset"
              },
              "PORR01": {
                "bit": 1,
                "description": "Pmn Output Reset"
              },
              "PORR02": {
                "bit": 2,
                "description": "Pmn Output Reset"
              },
              "PORR03": {
                "bit": 3,
                "description": "Pmn Output Reset"
              },
              "PORR04": {
                "bit": 4,
                "description": "Pmn Output Reset"
              },
              "PORR05": {
                "bit": 5,
                "description": "Pmn Output Reset"
              },
              "PORR06": {
                "bit": 6,
                "description": "Pmn Output Reset"
              },
              "PORR07": {
                "bit": 7,
                "description": "Pmn Output Reset"
              },
              "PORR08": {
                "bit": 8,
                "description": "Pmn Output Reset"
              },
              "PORR09": {
                "bit": 9,
                "description": "Pmn Output Reset"
              },
              "PORR10": {
                "bit": 10,
                "description": "Pmn Output Reset"
              },
              "PORR11": {
                "bit": 11,
                "description": "Pmn Output Reset"
              },
              "PORR12": {
                "bit": 12,
                "description": "Pmn Output Reset"
              },
              "PORR13": {
                "bit": 13,
                "description": "Pmn Output Reset"
              },
              "PORR14": {
                "bit": 14,
                "description": "Pmn Output Reset"
              },
              "PORR15": {
                "bit": 15,
                "description": "Pmn Output Reset"
              }
            },
            "POSR": {
              "POSR00": {
                "bit": 0,
                "description": "Pmn Output Set"
              },
              "POSR01": {
                "bit": 1,
                "description": "Pmn Output Set"
              },
              "POSR02": {
                "bit": 2,
                "description": "Pmn Output Set"
              },
              "POSR03": {
                "bit": 3,
                "description": "Pmn Output Set"
              },
              "POSR04": {
                "bit": 4,
                "description": "Pmn Output Set"
              },
              "POSR05": {
                "bit": 5,
                "description": "Pmn Output Set"
              },
              "POSR06": {
                "bit": 6,
                "description": "Pmn Output Set"
              },
              "POSR07": {
                "bit": 7,
                "description": "Pmn Output Set"
              },
              "POSR08": {
                "bit": 8,
                "description": "Pmn Output Set"
              },
              "POSR09": {
                "bit": 9,
                "description": "Pmn Output Set"
              },
              "POSR10": {
                "bit": 10,
                "description": "Pmn Output Set"
              },
              "POSR11": {
                "bit": 11,
                "description": "Pmn Output Set"
              },
              "POSR12": {
                "bit": 12,
                "description": "Pmn Output Set"
              },
              "POSR13": {
                "bit": 13,
                "description": "Pmn Output Set"
              },
              "POSR14": {
                "bit": 14,
                "description": "Pmn Output Set"
              },
              "POSR15": {
                "bit": 15,
                "description": "Pmn Output Set"
              }
            }
          }
        },
        "PFS": {
          "instances": [
            {
              "name": "PFS",
              "base": "0x40040800"
            }
          ],
          "registers": {
            "P00%sPFS": {
              "offset": "0x00",
              "size": 32,
              "description": "Port 00%s Pin Function Select Register"
            },
            "P00%sPFS_HA": {
              "offset": "0x02",
              "size": 16,
              "description": "Port 00%s Pin Function Select Register"
            },
            "P00%sPFS_BY": {
              "offset": "0x03",
              "size": 8,
              "description": "Port 00%s Pin Function Select Register"
            },
            "P0%sPFS": {
              "offset": "0x28",
              "size": 32,
              "description": "Port 0%s Pin Function Select Register"
            },
            "P0%sPFS_HA": {
              "offset": "0x2A",
              "size": 16,
              "description": "Port 0%s Pin Function Select Register"
            },
            "P0%sPFS_BY": {
              "offset": "0x2B",
              "size": 8,
              "description": "Port 0%s Pin Function Select Register"
            },
            "P10%sPFS": {
              "offset": "0x40",
              "size": 32,
              "description": "Port 10%s Pin Function Select Register"
            },
            "P10%sPFS_HA": {
              "offset": "0x42",
              "size": 16,
              "description": "Port 10%s Pin Function Select Register"
            },
            "P10%sPFS_BY": {
              "offset": "0x43",
              "size": 8,
              "description": "Port 10%s Pin Function Select Register"
            },
            "P108PFS": {
              "offset": "0x60",
              "size": 32,
              "description": "Port 108 Pin Function Select Register"
            },
            "P108PFS_HA": {
              "offset": "0x62",
              "size": 16,
              "description": "Port 108 Pin Function Select Register"
            },
            "P108PFS_BY": {
              "offset": "0x63",
              "size": 8,
              "description": "Port 108 Pin Function Select Register"
            },
            "P109PFS": {
              "offset": "0x64",
              "size": 32,
              "description": "Port 109 Pin Function Select Register"
            },
            "P109PFS_HA": {
              "offset": "0x66",
              "size": 16,
              "description": "Port 109 Pin Function Select Register"
            },
            "P109PFS_BY": {
              "offset": "0x67",
              "size": 8,
              "description": "Port 109 Pin Function Select Register"
            },
            "P1%sPFS": {
              "offset": "0x68",
              "size": 32,
              "description": "Port 1%s Pin Function Select Register"
            },
            "P1%sPFS_HA": {
              "offset": "0x6A",
              "size": 16,
              "description": "Port 1%s Pin Function Select Register"
            },
            "P1%sPFS_BY": {
              "offset": "0x6B",
              "size": 8,
              "description": "Port 1%s Pin Function Select Register"
            },
            "P200PFS": {
              "offset": "0x80",
              "size": 32,
              "description": "Port 200 Pin Function Select Register"
            },
            "P200PFS_HA": {
              "offset": "0x82",
              "size": 16,
              "description": "Port 200 Pin Function Select Register"
            },
            "P200PFS_BY": {
              "offset": "0x83",
              "size": 8,
              "description": "Port 200 Pin Function Select Register"
            },
            "P201PFS": {
              "offset": "0x84",
              "size": 32,
              "description": "Port 201 Pin Function Select Register"
            },
            "P201PFS_HA": {
              "offset": "0x86",
              "size": 16,
              "description": "Port 201 Pin Function Select Register"
            },
            "P201PFS_BY": {
              "offset": "0x87",
              "size": 8,
              "description": "Port 201 Pin Function Select Register"
            },
            "P20%sPFS": {
              "offset": "0x88",
              "size": 32,
              "description": "Port 20%s Pin Function Select Register"
            },
            "P20%sPFS_HA": {
              "offset": "0x8A",
              "size": 16,
              "description": "Port 20%s Pin Function Select Register"
            },
            "P20%sPFS_BY": {
              "offset": "0x8B",
              "size": 8,
              "description": "Port 20%s Pin Function Select Register"
            },
            "P2%sPFS": {
              "offset": "0xB0",
              "size": 32,
              "description": "Port 2%s Pin Function Select Register"
            },
            "P2%sPFS_HA": {
              "offset": "0xB2",
              "size": 16,
              "description": "Port 2%s Pin Function Select Register"
            },
            "P2%sPFS_BY": {
              "offset": "0xB3",
              "size": 8,
              "description": "Port 2%s Pin Function Select Register"
            },
            "P300PFS": {
              "offset": "0xC0",
              "size": 32,
              "description": "Port 300 Pin Function Select Register"
            },
            "P300PFS_HA": {
              "offset": "0xC2",
              "size": 16,
              "description": "Port 300 Pin Function Select Register"
            },
            "P300PFS_BY": {
              "offset": "0xC3",
              "size": 8,
              "description": "Port 300 Pin Function Select Register"
            },
            "P30%sPFS": {
              "offset": "0xC4",
              "size": 32,
              "description": "Port 30%s Pin Function Select Register"
            },
            "P30%sPFS_HA": {
              "offset": "0xC6",
              "size": 16,
              "description": "Port 30%s Pin Function Select Register"
            },
            "P30%sPFS_BY": {
              "offset": "0xC7",
              "size": 8,
              "description": "Port 30%s Pin Function Select Register"
            },
            "P40%sPFS": {
              "offset": "0x100",
              "size": 32,
              "description": "Port 40%s Pin Function Select Register"
            },
            "P40%sPFS_HA": {
              "offset": "0x102",
              "size": 16,
              "description": "Port 40%s Pin Function Select Register"
            },
            "P40%sPFS_BY": {
              "offset": "0x103",
              "size": 8,
              "description": "Port 40%s Pin Function Select Register"
            },
            "P4%sPFS": {
              "offset": "0x128",
              "size": 32,
              "description": "Port 4%s Pin Function Select Register"
            },
            "P4%sPFS_HA": {
              "offset": "0x12A",
              "size": 16,
              "description": "Port 4%s Pin Function Select Register"
            },
            "P4%sPFS_BY": {
              "offset": "0x12B",
              "size": 8,
              "description": "Port 4%s Pin Function Select Register"
            },
            "P50%sPFS": {
              "offset": "0x140",
              "size": 32,
              "description": "Port 50%s Pin Function Select Register"
            },
            "P50%sPFS_HA": {
              "offset": "0x142",
              "size": 16,
              "description": "Port 50%s Pin Function Select Register"
            },
            "P50%sPFS_BY": {
              "offset": "0x143",
              "size": 8,
              "description": "Port 50%s Pin Function Select Register"
            },
            "P60%sPFS": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Port 60%s Pin Function Select Register"
            },
            "P60%sPFS_HA": {
              "offset": "0x1A2",
              "size": 16,
              "description": "Port 60%s Pin Function Select Register"
            },
            "P60%sPFS_BY": {
              "offset": "0x1A3",
              "size": 8,
              "description": "Port 60%s Pin Function Select Register"
            },
            "P610PFS": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Port 610 Pin Function Select Register"
            },
            "P610PFS_HA": {
              "offset": "0x1AA",
              "size": 16,
              "description": "Port 610 Pin Function Select Register"
            },
            "P610PFS_BY": {
              "offset": "0x1AB",
              "size": 8,
              "description": "Port 610 Pin Function Select Register"
            },
            "P708PFS": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Port 708 Pin Function Select Register"
            },
            "P708PFS_HA": {
              "offset": "0x1E2",
              "size": 16,
              "description": "Port 708 Pin Function Select Register"
            },
            "P708PFS_BY": {
              "offset": "0x1E3",
              "size": 8,
              "description": "Port 708 Pin Function Select Register"
            },
            "P714PFS": {
              "offset": "0x1F8",
              "size": 32,
              "description": "Port 714 Pin Function Select Register"
            },
            "P714PFS_HA": {
              "offset": "0x1FA",
              "size": 16,
              "description": "Port 714 Pin Function Select Register"
            },
            "P714PFS_BY": {
              "offset": "0x1FB",
              "size": 8,
              "description": "Port 714 Pin Function Select Register"
            },
            "P80%sPFS": {
              "offset": "0x220",
              "size": 32,
              "description": "Port 80%s Pin Function Select Register"
            },
            "P80%sPFS_HA": {
              "offset": "0x222",
              "size": 16,
              "description": "Port 80%s Pin Function Select Register"
            },
            "P80%sPFS_BY": {
              "offset": "0x223",
              "size": 8,
              "description": "Port 80%s Pin Function Select Register"
            },
            "PWPR": {
              "offset": "0x503",
              "size": 8,
              "description": "Write-Protect Register"
            },
            "PRWCNTR": {
              "offset": "0x50F",
              "size": 8,
              "description": "Port Read Wait Control Register"
            }
          },
          "bits": {
            "P00%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P00%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P00%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P0%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P0%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P0%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P10%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P10%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P10%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P108PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P108PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P108PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P109PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P109PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P109PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P1%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P1%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P1%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P200PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P200PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P200PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P201PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P201PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P201PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P20%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P20%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P20%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P2%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P2%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P2%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P300PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P300PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P300PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P30%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P30%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P30%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P40%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P40%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P40%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P4%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P4%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P4%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P50%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P50%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P50%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P60%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P60%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P60%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P610PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P610PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P610PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P708PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P708PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P708PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P714PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P714PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P714PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P80%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P80%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P80%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "PWPR": {
              "PFSWE": {
                "bit": 6,
                "description": "PmnPFS Register Write Enable"
              },
              "B0WI": {
                "bit": 7,
                "description": "PFSWE Bit Write Disable"
              }
            },
            "PRWCNTR": {
              "WAIT": {
                "bit": 0,
                "description": "Wait Cycle Control",
                "width": 2
              }
            }
          }
        },
        "ELC": {
          "instances": [
            {
              "name": "ELC",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "ELCR": {
              "offset": "0x00",
              "size": 8,
              "description": "Event Link Controller Register"
            },
            "ELSEGR%s": {
              "offset": "0x02",
              "size": 8,
              "description": "Event Link Software Event Generation Register %s"
            },
            "ELSR%s": {
              "offset": "0x48",
              "size": 16,
              "description": "Event Link Setting Register %s"
            },
            "ELSR12": {
              "offset": "0x40",
              "size": 16,
              "description": "Event Link Setting Register 12"
            },
            "ELSR18": {
              "offset": "0x58",
              "size": 16,
              "description": "Event Link Setting Register 18"
            }
          },
          "bits": {
            "ELCR": {
              "ELCON": {
                "bit": 7,
                "description": "All Event Link Enable"
              }
            },
            "ELSEGR%s": {
              "SEG": {
                "bit": 0,
                "description": "Software Event Generation"
              },
              "WE": {
                "bit": 6,
                "description": "SEG Bit Write Enable"
              },
              "WI": {
                "bit": 7,
                "description": "ELSEGR Register Write Disable"
              }
            },
            "ELSR%s": {
              "ELS": {
                "bit": 0,
                "description": "Event Link Select",
                "width": 8
              }
            },
            "ELSR12": {
              "ELS": {
                "bit": 0,
                "description": "Event Link Select",
                "width": 8
              }
            },
            "ELSR18": {
              "ELS": {
                "bit": 0,
                "description": "Event Link Select",
                "width": 8
              }
            }
          }
        },
        "POEG": {
          "instances": [
            {
              "name": "POEG",
              "base": "0x40042000"
            }
          ],
          "registers": {
            "POEGGA": {
              "offset": "0x00",
              "size": 32,
              "description": "POEG Group A Setting Register"
            },
            "POEGGB": {
              "offset": "0x100",
              "size": 32,
              "description": "POEG Group B Setting Register"
            }
          },
          "bits": {
            "POEGGA": {
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Detection Flag for GPT Output-Disable Request"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection Enable"
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable Request"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection Enable"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRGn Input Status Flag"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRGn Input Reverse"
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              }
            },
            "POEGGB": {
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Detection Flag for GPT Output-Disable Request"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection Enable"
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable Request"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection Enable"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRGn Input Status Flag"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRGn Input Reverse"
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40044000"
            }
          ],
          "registers": {
            "R64CNT": {
              "offset": "0x00",
              "size": 8,
              "description": "64-Hz Counter"
            },
            "BCNT%s": {
              "offset": "0x02",
              "size": 8,
              "description": "Binary Counter %s"
            },
            "RSECCNT": {
              "offset": "0x02",
              "size": 8,
              "description": "Second Counter (in Calendar Count Mode)"
            },
            "RMINCNT": {
              "offset": "0x04",
              "size": 8,
              "description": "Minute Counter (in Calendar Count Mode)"
            },
            "RHRCNT": {
              "offset": "0x06",
              "size": 8,
              "description": "Hour Counter (in Calendar Count Mode)"
            },
            "RWKCNT": {
              "offset": "0x08",
              "size": 8,
              "description": "Day-of-Week Counter (in Calendar Count Mode)"
            },
            "RDAYCNT": {
              "offset": "0x0A",
              "size": 8,
              "description": "Day Counter"
            },
            "RMONCNT": {
              "offset": "0x0C",
              "size": 8,
              "description": "Month Counter"
            },
            "RYRCNT": {
              "offset": "0x0E",
              "size": 16,
              "description": "Year Counter"
            },
            "BCNT%sAR": {
              "offset": "0x10",
              "size": 8,
              "description": "Binary Counter %s Alarm Register"
            },
            "RSECAR": {
              "offset": "0x10",
              "size": 8,
              "description": "Second Alarm Register (in Calendar Count Mode)"
            },
            "RMINAR": {
              "offset": "0x12",
              "size": 8,
              "description": "Minute Alarm Register (in Calendar Count Mode)"
            },
            "RHRAR": {
              "offset": "0x14",
              "size": 8,
              "description": "Hour Alarm Register (in Calendar Count Mode)"
            },
            "RWKAR": {
              "offset": "0x16",
              "size": 8,
              "description": "Day-of-Week Alarm Register (in Calendar Count Mode)"
            },
            "BCNT%sAER": {
              "offset": "0x18",
              "size": 8,
              "description": "Binary Counter %s Alarm Enable Register"
            },
            "RDAYAR": {
              "offset": "0x18",
              "size": 8,
              "description": "Date Alarm Register (in Calendar Count Mode)"
            },
            "RMONAR": {
              "offset": "0x1A",
              "size": 8,
              "description": "Month Alarm Register (in Calendar Count Mode)"
            },
            "BCNT2AER": {
              "offset": "0x1C",
              "size": 16,
              "description": "Binary Counter 2 Alarm Enable Register"
            },
            "RYRAR": {
              "offset": "0x1C",
              "size": 16,
              "description": "Year Alarm Register (in Calendar Count Mode)"
            },
            "BCNT3AER": {
              "offset": "0x1E",
              "size": 8,
              "description": "Binary Counter 3 Alarm Enable Register"
            },
            "RYRAREN": {
              "offset": "0x1E",
              "size": 8,
              "description": "Year Alarm Enable Register (in Calendar Count Mode)"
            },
            "RCR1": {
              "offset": "0x22",
              "size": 8,
              "description": "RTC Control Register 1"
            },
            "RCR2": {
              "offset": "0x24",
              "size": 8,
              "description": "RTC Control Register 2 (in Calendar Count Mode)"
            },
            "RCR2_BCNT": {
              "offset": "0x24",
              "size": 8,
              "description": "RTC Control Register 2 (in Binary Count Mode)"
            },
            "RCR4": {
              "offset": "0x28",
              "size": 8,
              "description": "RTC Control Register 4"
            },
            "RFRH": {
              "offset": "0x2A",
              "size": 16,
              "description": "Frequency Register H"
            },
            "RFRL": {
              "offset": "0x2C",
              "size": 16,
              "description": "Frequency Register L"
            },
            "RADJ": {
              "offset": "0x2E",
              "size": 8,
              "description": "Time Error Adjustment Register"
            }
          },
          "bits": {
            "R64CNT": {
              "F64HZ": {
                "bit": 0,
                "description": "64-Hz Flag"
              },
              "F32HZ": {
                "bit": 1,
                "description": "32-Hz Flag"
              },
              "F16HZ": {
                "bit": 2,
                "description": "16-Hz Flag"
              },
              "F8HZ": {
                "bit": 3,
                "description": "8-Hz Flag"
              },
              "F4HZ": {
                "bit": 4,
                "description": "4-Hz Flag"
              },
              "F2HZ": {
                "bit": 5,
                "description": "2-Hz Flag"
              },
              "F1HZ": {
                "bit": 6,
                "description": "1-Hz Flag"
              },
              "R64OVF": {
                "bit": 7,
                "description": "R64OVF"
              }
            },
            "BCNT%s": {
              "BCNT": {
                "bit": 0,
                "description": "Binary Counter",
                "width": 8
              }
            },
            "RSECCNT": {
              "SEC1": {
                "bit": 0,
                "description": "1-Second Count",
                "width": 4
              },
              "SEC10": {
                "bit": 4,
                "description": "10-Second Count",
                "width": 3
              }
            },
            "RMINCNT": {
              "MIN1": {
                "bit": 0,
                "description": "1-Minute Count",
                "width": 4
              },
              "MIN10": {
                "bit": 4,
                "description": "10-Minute Count",
                "width": 3
              }
            },
            "RHRCNT": {
              "HR1": {
                "bit": 0,
                "description": "1-Hour Count",
                "width": 4
              },
              "HR10": {
                "bit": 4,
                "description": "10-Hour Count",
                "width": 2
              },
              "PM": {
                "bit": 6,
                "description": "AM/PM select for time counter setting."
              }
            },
            "RWKCNT": {
              "DAYW": {
                "bit": 0,
                "description": "Day-of-Week Counting",
                "width": 3
              }
            },
            "RDAYCNT": {
              "DATE1": {
                "bit": 0,
                "description": "1-Day Count",
                "width": 4
              },
              "DATE10": {
                "bit": 4,
                "description": "10-Day Count",
                "width": 2
              }
            },
            "RMONCNT": {
              "MON1": {
                "bit": 0,
                "description": "1-Month Count",
                "width": 4
              },
              "MON10": {
                "bit": 4,
                "description": "10-Month Count"
              }
            },
            "RYRCNT": {
              "YR1": {
                "bit": 0,
                "description": "1-Year Count",
                "width": 4
              },
              "YR10": {
                "bit": 4,
                "description": "10-Year Count",
                "width": 4
              }
            },
            "BCNT%sAR": {
              "BCNTAR": {
                "bit": 0,
                "description": "Alarm register associated with the 32-bit binary counter",
                "width": 8
              }
            },
            "RSECAR": {
              "SEC1": {
                "bit": 0,
                "description": "1 Second",
                "width": 4
              },
              "SEC10": {
                "bit": 4,
                "description": "10 Seconds",
                "width": 3
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "RMINAR": {
              "MIN1": {
                "bit": 0,
                "description": "1 Minute",
                "width": 4
              },
              "MIN10": {
                "bit": 4,
                "description": "10 Minutes",
                "width": 3
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "RHRAR": {
              "HR1": {
                "bit": 0,
                "description": "1 Hour",
                "width": 4
              },
              "HR10": {
                "bit": 4,
                "description": "10 Hours",
                "width": 2
              },
              "PM": {
                "bit": 6,
                "description": "AM/PM select for alarm setting."
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "RWKAR": {
              "DAYW": {
                "bit": 0,
                "description": "Day-of-Week Setting",
                "width": 3
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "BCNT%sAER": {
              "ENB": {
                "bit": 0,
                "description": "Setting the alarm enable associated with the 32-bit binary counter",
                "width": 8
              }
            },
            "RDAYAR": {
              "DATE1": {
                "bit": 0,
                "description": "1 Day",
                "width": 4
              },
              "DATE10": {
                "bit": 4,
                "description": "10 Days",
                "width": 2
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "RMONAR": {
              "MON1": {
                "bit": 0,
                "description": "1 Month",
                "width": 4
              },
              "MON10": {
                "bit": 4,
                "description": "10 Months"
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "BCNT2AER": {
              "ENB": {
                "bit": 0,
                "description": "Setting the alarm enable associated with the 32-bit binary counter",
                "width": 8
              }
            },
            "RYRAR": {
              "YR1": {
                "bit": 0,
                "description": "1 Year",
                "width": 4
              },
              "YR10": {
                "bit": 4,
                "description": "10 Years",
                "width": 4
              }
            },
            "BCNT3AER": {
              "ENB": {
                "bit": 0,
                "description": "Setting the alarm enable associated with the 32-bit binary counter",
                "width": 8
              }
            },
            "RYRAREN": {
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "RCR1": {
              "AIE": {
                "bit": 0,
                "description": "Alarm Interrupt Enable"
              },
              "CIE": {
                "bit": 1,
                "description": "Carry Interrupt Enable"
              },
              "PIE": {
                "bit": 2,
                "description": "Periodic Interrupt Enable"
              },
              "RTCOS": {
                "bit": 3,
                "description": "RTCOUT Output Select"
              },
              "PES": {
                "bit": 4,
                "description": "Periodic Interrupt Select",
                "width": 4
              }
            },
            "RCR2": {
              "START": {
                "bit": 0,
                "description": "Start"
              },
              "RESET": {
                "bit": 1,
                "description": "RTC Software Reset"
              },
              "ADJ30": {
                "bit": 2,
                "description": "30-Second Adjustment"
              },
              "RTCOE": {
                "bit": 3,
                "description": "RTCOUT Output Enable"
              },
              "AADJE": {
                "bit": 4,
                "description": "Automatic Adjustment Enable"
              },
              "AADJP": {
                "bit": 5,
                "description": "Automatic Adjustment Period Select"
              },
              "HR24": {
                "bit": 6,
                "description": "Hours Mode"
              },
              "CNTMD": {
                "bit": 7,
                "description": "Count Mode Select"
              }
            },
            "RCR2_BCNT": {
              "START": {
                "bit": 0,
                "description": "Start"
              },
              "RESET": {
                "bit": 1,
                "description": "RTC Software Reset"
              },
              "RTCOE": {
                "bit": 3,
                "description": "RTCOUT Output Enable"
              },
              "AADJE": {
                "bit": 4,
                "description": "Automatic Adjustment Enable"
              },
              "AADJP": {
                "bit": 5,
                "description": "Automatic Adjustment Period Select"
              },
              "CNTMD": {
                "bit": 7,
                "description": "Count Mode Select"
              }
            },
            "RCR4": {
              "RCKSEL": {
                "bit": 0,
                "description": "Count Source Select in normal operation mode"
              },
              "ROPSEL": {
                "bit": 7,
                "description": "RTC Operation Mode Select"
              }
            },
            "RFRH": {
              "RFC16": {
                "bit": 0,
                "description": "Write 0 before writing to the RFRL register after a cold start."
              }
            },
            "RFRL": {
              "RFC": {
                "bit": 0,
                "description": "Frequency Comparison Value",
                "width": 16
              }
            },
            "RADJ": {
              "ADJ": {
                "bit": 0,
                "description": "Adjustment Value",
                "width": 6
              },
              "PMADJ": {
                "bit": 6,
                "description": "Plus-Minus",
                "width": 2
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40044200"
            },
            {
              "name": "IWDT",
              "base": "0x40044400"
            }
          ],
          "registers": {
            "WDTRR": {
              "offset": "0x00",
              "size": 8,
              "description": "WDT Refresh Register"
            },
            "WDTCR": {
              "offset": "0x02",
              "size": 16,
              "description": "WDT Control Register"
            },
            "WDTSR": {
              "offset": "0x04",
              "size": 16,
              "description": "WDT Status Register"
            },
            "WDTRCR": {
              "offset": "0x06",
              "size": 8,
              "description": "WDT Reset Control Register"
            },
            "WDTCSTPR": {
              "offset": "0x08",
              "size": 8,
              "description": "WDT Count Stop Control Register"
            }
          },
          "bits": {
            "WDTCR": {
              "TOPS": {
                "bit": 0,
                "description": "Timeout Period Select",
                "width": 2
              },
              "CKS": {
                "bit": 4,
                "description": "Clock Division Ratio Select",
                "width": 4
              },
              "RPES": {
                "bit": 8,
                "description": "Window End Position Select",
                "width": 2
              },
              "RPSS": {
                "bit": 12,
                "description": "Window Start Position Select",
                "width": 2
              }
            },
            "WDTSR": {
              "CNTVAL": {
                "bit": 0,
                "description": "Down-Counter Value",
                "width": 14
              },
              "UNDFF": {
                "bit": 14,
                "description": "Underflow Flag"
              },
              "REFEF": {
                "bit": 15,
                "description": "Refresh Error Flag"
              }
            },
            "WDTRCR": {
              "RSTIRQS": {
                "bit": 7,
                "description": "WDT Behavior Selection"
              }
            },
            "WDTCSTPR": {
              "SLCSTP": {
                "bit": 7,
                "description": "Sleep-Mode Count Stop Control Register"
              }
            }
          }
        },
        "CAC": {
          "instances": [
            {
              "name": "CAC",
              "base": "0x40044600"
            }
          ],
          "registers": {
            "CACR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CAC Control Register 0"
            },
            "CACR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CAC Control Register 1"
            },
            "CACR2": {
              "offset": "0x02",
              "size": 8,
              "description": "CAC Control Register 2"
            },
            "CAICR": {
              "offset": "0x03",
              "size": 8,
              "description": "CAC Interrupt Control Register"
            },
            "CASTR": {
              "offset": "0x04",
              "size": 8,
              "description": "CAC Status Register"
            },
            "CAULVR": {
              "offset": "0x06",
              "size": 16,
              "description": "CAC Upper-Limit Value Setting Register"
            },
            "CALLVR": {
              "offset": "0x08",
              "size": 16,
              "description": "CAC Lower-Limit Value Setting Register"
            },
            "CACNTBR": {
              "offset": "0x0A",
              "size": 16,
              "description": "CAC Counter Buffer Register"
            }
          },
          "bits": {
            "CACR0": {
              "CFME": {
                "bit": 0,
                "description": "Clock Frequency Measurement Enable"
              }
            },
            "CACR1": {
              "CACREFE": {
                "bit": 0,
                "description": "CACREF Pin Input Enable"
              },
              "FMCS": {
                "bit": 1,
                "description": "Measurement Target Clock Select",
                "width": 3
              },
              "TCSS": {
                "bit": 4,
                "description": "Timer Count Clock Source Select",
                "width": 2
              },
              "EDGES": {
                "bit": 6,
                "description": "Valid Edge Select",
                "width": 2
              }
            },
            "CACR2": {
              "RPS": {
                "bit": 0,
                "description": "Reference Signal Select"
              },
              "RSCS": {
                "bit": 1,
                "description": "Measurement Reference Clock Select",
                "width": 3
              },
              "RCDS": {
                "bit": 4,
                "description": "Measurement Reference Clock Frequency Division Ratio Select",
                "width": 2
              },
              "DFS": {
                "bit": 6,
                "description": "Digital Filter Select",
                "width": 2
              }
            },
            "CAICR": {
              "FERRIE": {
                "bit": 0,
                "description": "Frequency Error Interrupt Request Enable"
              },
              "MENDIE": {
                "bit": 1,
                "description": "Measurement End Interrupt Request Enable"
              },
              "OVFIE": {
                "bit": 2,
                "description": "Overflow Interrupt Request Enable"
              },
              "FERRFCL": {
                "bit": 4,
                "description": "FERRF Clear"
              },
              "MENDFCL": {
                "bit": 5,
                "description": "MENDF Clear"
              },
              "OVFFCL": {
                "bit": 6,
                "description": "OVFF Clear"
              }
            },
            "CASTR": {
              "FERRF": {
                "bit": 0,
                "description": "Frequency Error Flag"
              },
              "MENDF": {
                "bit": 1,
                "description": "Measurement End Flag"
              },
              "OVFF": {
                "bit": 2,
                "description": "Overflow Flag"
              }
            }
          }
        },
        "MSTP": {
          "instances": [
            {
              "name": "MSTP",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "MSTPCRB": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Stop Control Register B"
            },
            "MSTPCRC": {
              "offset": "0x04",
              "size": 32,
              "description": "Module Stop Control Register C"
            },
            "MSTPCRD": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Stop Control Register D"
            },
            "LSMRWDIS": {
              "offset": "0x0C",
              "size": 16,
              "description": "Low Speed Module R/W Disable Control Register"
            }
          },
          "bits": {
            "MSTPCRB": {
              "MSTPB2": {
                "bit": 2,
                "description": "Controller Area Network 0 Module Stop"
              },
              "MSTPB8": {
                "bit": 8,
                "description": "I2C Bus Interface 1 Module Stop"
              },
              "MSTPB9": {
                "bit": 9,
                "description": "I2C Bus Interface 0 Module Stop"
              },
              "MSTPB18": {
                "bit": 18,
                "description": "Serial Peripheral Interface 1 Module Stop"
              },
              "MSTPB19": {
                "bit": 19,
                "description": "Serial Peripheral Interface 0 Module Stop"
              },
              "MSTPB22": {
                "bit": 22,
                "description": "Serial Communication Interface 9 Module Stop"
              },
              "MSTPB28": {
                "bit": 28,
                "description": "Serial Communication Interface 3 Module Stop"
              },
              "MSTPB29": {
                "bit": 29,
                "description": "Serial Communication Interface 2 Module Stop"
              },
              "MSTPB30": {
                "bit": 30,
                "description": "Serial Communication Interface 1 Module Stop"
              },
              "MSTPB31": {
                "bit": 31,
                "description": "Serial Communication Interface 0 Module Stop"
              }
            },
            "MSTPCRC": {
              "MSTPC0": {
                "bit": 0,
                "description": "Clock Frequency Accuracy Measurement Circuit Module Stop"
              },
              "MSTPC1": {
                "bit": 1,
                "description": "Cyclic Redundancy Check Calculator Module Stop"
              },
              "MSTPC3": {
                "bit": 3,
                "description": "Capacitive Sensing Unit Module Stop"
              },
              "MSTPC13": {
                "bit": 13,
                "description": "Data Operation Circuit Module Stop"
              },
              "MSTPC14": {
                "bit": 14,
                "description": "Event Link Controller Module Stop"
              },
              "MSTPC28": {
                "bit": 28,
                "description": "True Random Number Generator Module Stop"
              },
              "MSTPC31": {
                "bit": 31,
                "description": "AES Module Stop"
              }
            },
            "MSTPCRD": {
              "MSTPD2": {
                "bit": 2,
                "description": "Low Power Asynchronous General Purpose Timer 1 Module Stop"
              },
              "MSTPD3": {
                "bit": 3,
                "description": "Low Power Asynchronous General Purpose Timer 0 Module Stop"
              },
              "MSTPD5": {
                "bit": 5,
                "description": "General PWM Timer 32n Module Stop"
              },
              "MSTPD6": {
                "bit": 6,
                "description": "General PWM Timer 164 to 169 and PWM Delay Generation Circuit Module Stop"
              },
              "MSTPD14": {
                "bit": 14,
                "description": "Port Output Enable for GPT Module Stop"
              },
              "MSTPD16": {
                "bit": 16,
                "description": "12-bit A/D Converter Module Stop"
              },
              "MSTPD20": {
                "bit": 20,
                "description": "12-bit D/A Converter Module Stop"
              },
              "MSTPD29": {
                "bit": 29,
                "description": "Low-Power Analog Comparator Module Stop"
              }
            },
            "LSMRWDIS": {
              "RTCRWDIS": {
                "bit": 0,
                "description": "RTC Register R/W Enable Control"
              },
              "WDTDIS": {
                "bit": 1,
                "description": "WDT Operate Clock Control"
              },
              "IWDTIDS": {
                "bit": 2,
                "description": "IWDT Register Clock Control"
              },
              "WREN": {
                "bit": 7,
                "description": "Write Enable for bits [2:0]"
              },
              "PRKEY": {
                "bit": 8,
                "description": "LSMRWDIS Key Code",
                "width": 8
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40050000"
            }
          ],
          "registers": {
            "MB%s_ID": {
              "offset": "0x200",
              "size": 32,
              "description": "Mailbox ID Register %s"
            },
            "MB%s_DL": {
              "offset": "0x204",
              "size": 16,
              "description": "Mailbox Data Length Register %s"
            },
            "MB%s_D0": {
              "offset": "0x206",
              "size": 8,
              "description": "Mailbox Data Register %s"
            },
            "MB%s_D1": {
              "offset": "0x207",
              "size": 8,
              "description": "Mailbox Data Register %s"
            },
            "MB%s_D2": {
              "offset": "0x208",
              "size": 8,
              "description": "Mailbox Data Register %s"
            },
            "MB%s_D3": {
              "offset": "0x209",
              "size": 8,
              "description": "Mailbox Data Register %s"
            },
            "MB%s_D4": {
              "offset": "0x20A",
              "size": 8,
              "description": "Mailbox Data Register %s"
            },
            "MB%s_D5": {
              "offset": "0x20B",
              "size": 8,
              "description": "Mailbox Data Register %s"
            },
            "MB%s_D6": {
              "offset": "0x20C",
              "size": 8,
              "description": "Mailbox Data Register %s"
            },
            "MB%s_D7": {
              "offset": "0x20D",
              "size": 8,
              "description": "Mailbox Data Register %s"
            },
            "MB%s_TS": {
              "offset": "0x20E",
              "size": 16,
              "description": "Mailbox Time Stamp Register %s"
            },
            "MKR[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "Mask Register %s"
            },
            "FIDCR%s": {
              "offset": "0x420",
              "size": 32,
              "description": "FIFO Received ID Compare Register %s"
            },
            "MKIVLR": {
              "offset": "0x428",
              "size": 32,
              "description": "Mask Invalid Register"
            },
            "MIER": {
              "offset": "0x42C",
              "size": 32,
              "description": "Mailbox Interrupt Enable Register"
            },
            "MIER_FIFO": {
              "offset": "0x42C",
              "size": 32,
              "description": "Mailbox Interrupt Enable Register for FIFO Mailbox Mode"
            },
            "MCTL_RX[%s]": {
              "offset": "0x820",
              "size": 8,
              "description": "Message Control Register for Receive"
            },
            "MCTL_TX[%s]": {
              "offset": "0x820",
              "size": 8,
              "description": "Message Control Register for Transmit"
            },
            "CTLR": {
              "offset": "0x840",
              "size": 16,
              "description": "Control Register"
            },
            "STR": {
              "offset": "0x842",
              "size": 16,
              "description": "Status Register"
            },
            "BCR": {
              "offset": "0x844",
              "size": 32,
              "description": "Bit Configuration Register"
            },
            "RFCR": {
              "offset": "0x848",
              "size": 8,
              "description": "Receive FIFO Control Register"
            },
            "RFPCR": {
              "offset": "0x849",
              "size": 8,
              "description": "Receive FIFO Pointer Control Register"
            },
            "TFCR": {
              "offset": "0x84A",
              "size": 8,
              "description": "Transmit FIFO Control Register"
            },
            "TFPCR": {
              "offset": "0x84B",
              "size": 8,
              "description": "Transmit FIFO Pointer Control Register"
            },
            "EIER": {
              "offset": "0x84C",
              "size": 8,
              "description": "Error Interrupt Enable Register"
            },
            "EIFR": {
              "offset": "0x84D",
              "size": 8,
              "description": "Error Interrupt Factor Judge Register"
            },
            "RECR": {
              "offset": "0x84E",
              "size": 8,
              "description": "Receive Error Count Register"
            },
            "TECR": {
              "offset": "0x84F",
              "size": 8,
              "description": "Transmit Error Count Register"
            },
            "ECSR": {
              "offset": "0x850",
              "size": 8,
              "description": "Error Code Store Register"
            },
            "CSSR": {
              "offset": "0x851",
              "size": 8,
              "description": "Channel Search Support Register"
            },
            "MSSR": {
              "offset": "0x852",
              "size": 8,
              "description": "Mailbox Search Status Register"
            },
            "MSMR": {
              "offset": "0x853",
              "size": 8,
              "description": "Mailbox Search Mode Register"
            },
            "TSR": {
              "offset": "0x854",
              "size": 16,
              "description": "Time Stamp Register"
            },
            "AFSR": {
              "offset": "0x856",
              "size": 16,
              "description": "Acceptance Filter Support Register"
            },
            "TCR": {
              "offset": "0x858",
              "size": 8,
              "description": "Test Control Register"
            }
          },
          "bits": {
            "MB%s_ID": {
              "EID": {
                "bit": 0,
                "description": "Extended ID of data and remote frames",
                "width": 18
              },
              "SID": {
                "bit": 18,
                "description": "Standard ID of data and remote frames",
                "width": 11
              },
              "RTR": {
                "bit": 30,
                "description": "Remote Transmission Request"
              },
              "IDE": {
                "bit": 31,
                "description": "ID Extension"
              }
            },
            "MB%s_DL": {
              "DLC": {
                "bit": 0,
                "description": "Data Length Code",
                "width": 4
              }
            },
            "MB%s_D0": {
              "DATA0": {
                "bit": 0,
                "description": "Data Bytes 0",
                "width": 8
              }
            },
            "MB%s_D1": {
              "DATA1": {
                "bit": 0,
                "description": "Data Bytes 1",
                "width": 8
              }
            },
            "MB%s_D2": {
              "DATA2": {
                "bit": 0,
                "description": "Data Bytes 2",
                "width": 8
              }
            },
            "MB%s_D3": {
              "DATA3": {
                "bit": 0,
                "description": "Data Bytes 3",
                "width": 8
              }
            },
            "MB%s_D4": {
              "DATA4": {
                "bit": 0,
                "description": "Data Bytes 4",
                "width": 8
              }
            },
            "MB%s_D5": {
              "DATA5": {
                "bit": 0,
                "description": "Data Bytes 5",
                "width": 8
              }
            },
            "MB%s_D6": {
              "DATA6": {
                "bit": 0,
                "description": "Data Bytes 6",
                "width": 8
              }
            },
            "MB%s_D7": {
              "DATA7": {
                "bit": 0,
                "description": "Data Bytes 7",
                "width": 8
              }
            },
            "MB%s_TS": {
              "TSL": {
                "bit": 0,
                "description": "Time Stamp Lower Byte",
                "width": 8
              },
              "TSH": {
                "bit": 8,
                "description": "Time Stamp Higher Byte",
                "width": 8
              }
            },
            "MKR[%s]": {
              "EID": {
                "bit": 0,
                "description": "Extended ID",
                "width": 18
              },
              "SID": {
                "bit": 18,
                "description": "Standard ID",
                "width": 11
              }
            },
            "FIDCR%s": {
              "EID": {
                "bit": 0,
                "description": "Extended ID of data and remote frames",
                "width": 18
              },
              "SID": {
                "bit": 18,
                "description": "Standard ID of data and remote frames",
                "width": 11
              },
              "RTR": {
                "bit": 30,
                "description": "Remote Transmission Request"
              },
              "IDE": {
                "bit": 31,
                "description": "ID Extension"
              }
            },
            "MKIVLR": {
              "MB00": {
                "bit": 0,
                "description": "Mask Invalid"
              },
              "MB01": {
                "bit": 1,
                "description": "Mask Invalid"
              },
              "MB02": {
                "bit": 2,
                "description": "Mask Invalid"
              },
              "MB03": {
                "bit": 3,
                "description": "Mask Invalid"
              },
              "MB04": {
                "bit": 4,
                "description": "Mask Invalid"
              },
              "MB05": {
                "bit": 5,
                "description": "Mask Invalid"
              },
              "MB06": {
                "bit": 6,
                "description": "Mask Invalid"
              },
              "MB07": {
                "bit": 7,
                "description": "Mask Invalid"
              },
              "MB08": {
                "bit": 8,
                "description": "Mask Invalid"
              },
              "MB09": {
                "bit": 9,
                "description": "Mask Invalid"
              },
              "MB10": {
                "bit": 10,
                "description": "Mask Invalid"
              },
              "MB11": {
                "bit": 11,
                "description": "Mask Invalid"
              },
              "MB12": {
                "bit": 12,
                "description": "Mask Invalid"
              },
              "MB13": {
                "bit": 13,
                "description": "Mask Invalid"
              },
              "MB14": {
                "bit": 14,
                "description": "Mask Invalid"
              },
              "MB15": {
                "bit": 15,
                "description": "Mask Invalid"
              },
              "MB16": {
                "bit": 16,
                "description": "Mask Invalid"
              },
              "MB17": {
                "bit": 17,
                "description": "Mask Invalid"
              },
              "MB18": {
                "bit": 18,
                "description": "Mask Invalid"
              },
              "MB19": {
                "bit": 19,
                "description": "Mask Invalid"
              },
              "MB20": {
                "bit": 20,
                "description": "Mask Invalid"
              },
              "MB21": {
                "bit": 21,
                "description": "Mask Invalid"
              },
              "MB22": {
                "bit": 22,
                "description": "Mask Invalid"
              },
              "MB23": {
                "bit": 23,
                "description": "Mask Invalid"
              },
              "MB24": {
                "bit": 24,
                "description": "Mask Invalid"
              },
              "MB25": {
                "bit": 25,
                "description": "Mask Invalid"
              },
              "MB26": {
                "bit": 26,
                "description": "Mask Invalid"
              },
              "MB27": {
                "bit": 27,
                "description": "Mask Invalid"
              },
              "MB28": {
                "bit": 28,
                "description": "Mask Invalid"
              },
              "MB29": {
                "bit": 29,
                "description": "Mask Invalid"
              },
              "MB30": {
                "bit": 30,
                "description": "Mask Invalid"
              },
              "MB31": {
                "bit": 31,
                "description": "Mask Invalid"
              }
            },
            "MIER": {
              "MB00": {
                "bit": 0,
                "description": "Interrupt Enable"
              },
              "MB01": {
                "bit": 1,
                "description": "Interrupt Enable"
              },
              "MB02": {
                "bit": 2,
                "description": "Interrupt Enable"
              },
              "MB03": {
                "bit": 3,
                "description": "Interrupt Enable"
              },
              "MB04": {
                "bit": 4,
                "description": "Interrupt Enable"
              },
              "MB05": {
                "bit": 5,
                "description": "Interrupt Enable"
              },
              "MB06": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "MB07": {
                "bit": 7,
                "description": "Interrupt Enable"
              },
              "MB08": {
                "bit": 8,
                "description": "Interrupt Enable"
              },
              "MB09": {
                "bit": 9,
                "description": "Interrupt Enable"
              },
              "MB10": {
                "bit": 10,
                "description": "Interrupt Enable"
              },
              "MB11": {
                "bit": 11,
                "description": "Interrupt Enable"
              },
              "MB12": {
                "bit": 12,
                "description": "Interrupt Enable"
              },
              "MB13": {
                "bit": 13,
                "description": "Interrupt Enable"
              },
              "MB14": {
                "bit": 14,
                "description": "Interrupt Enable"
              },
              "MB15": {
                "bit": 15,
                "description": "Interrupt Enable"
              },
              "MB16": {
                "bit": 16,
                "description": "Interrupt Enable"
              },
              "MB17": {
                "bit": 17,
                "description": "Interrupt Enable"
              },
              "MB18": {
                "bit": 18,
                "description": "Interrupt Enable"
              },
              "MB19": {
                "bit": 19,
                "description": "Interrupt Enable"
              },
              "MB20": {
                "bit": 20,
                "description": "Interrupt Enable"
              },
              "MB21": {
                "bit": 21,
                "description": "Interrupt Enable"
              },
              "MB22": {
                "bit": 22,
                "description": "Interrupt Enable"
              },
              "MB23": {
                "bit": 23,
                "description": "Interrupt Enable"
              },
              "MB24": {
                "bit": 24,
                "description": "Interrupt Enable"
              },
              "MB25": {
                "bit": 25,
                "description": "Interrupt Enable"
              },
              "MB26": {
                "bit": 26,
                "description": "Interrupt Enable"
              },
              "MB27": {
                "bit": 27,
                "description": "Interrupt Enable"
              },
              "MB28": {
                "bit": 28,
                "description": "Interrupt Enable"
              },
              "MB29": {
                "bit": 29,
                "description": "Interrupt Enable"
              },
              "MB30": {
                "bit": 30,
                "description": "Interrupt Enable"
              },
              "MB31": {
                "bit": 31,
                "description": "Interrupt Enable"
              }
            },
            "MIER_FIFO": {
              "MB00": {
                "bit": 0,
                "description": "Interrupt Enable"
              },
              "MB01": {
                "bit": 1,
                "description": "Interrupt Enable"
              },
              "MB02": {
                "bit": 2,
                "description": "Interrupt Enable"
              },
              "MB03": {
                "bit": 3,
                "description": "Interrupt Enable"
              },
              "MB04": {
                "bit": 4,
                "description": "Interrupt Enable"
              },
              "MB05": {
                "bit": 5,
                "description": "Interrupt Enable"
              },
              "MB06": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "MB07": {
                "bit": 7,
                "description": "Interrupt Enable"
              },
              "MB08": {
                "bit": 8,
                "description": "Interrupt Enable"
              },
              "MB09": {
                "bit": 9,
                "description": "Interrupt Enable"
              },
              "MB10": {
                "bit": 10,
                "description": "Interrupt Enable"
              },
              "MB11": {
                "bit": 11,
                "description": "Interrupt Enable"
              },
              "MB12": {
                "bit": 12,
                "description": "Interrupt Enable"
              },
              "MB13": {
                "bit": 13,
                "description": "Interrupt Enable"
              },
              "MB14": {
                "bit": 14,
                "description": "Interrupt Enable"
              },
              "MB15": {
                "bit": 15,
                "description": "Interrupt Enable"
              },
              "MB16": {
                "bit": 16,
                "description": "Interrupt Enable"
              },
              "MB17": {
                "bit": 17,
                "description": "Interrupt Enable"
              },
              "MB18": {
                "bit": 18,
                "description": "Interrupt Enable"
              },
              "MB19": {
                "bit": 19,
                "description": "Interrupt Enable"
              },
              "MB20": {
                "bit": 20,
                "description": "Interrupt Enable"
              },
              "MB21": {
                "bit": 21,
                "description": "Interrupt Enable"
              },
              "MB22": {
                "bit": 22,
                "description": "Interrupt Enable"
              },
              "MB23": {
                "bit": 23,
                "description": "Interrupt Enable"
              },
              "MB24": {
                "bit": 24,
                "description": "Transmit FIFO Interrupt Enable"
              },
              "MB25": {
                "bit": 25,
                "description": "Transmit FIFO Interrupt Generation Timing Control"
              },
              "MB28": {
                "bit": 28,
                "description": "Receive FIFO Interrupt Enable"
              },
              "MB29": {
                "bit": 29,
                "description": "Receive FIFO Interrupt Generation Timing Control"
              }
            },
            "MCTL_RX[%s]": {
              "NEWDATA": {
                "bit": 0,
                "description": "Reception Complete Flag"
              },
              "INVALDATA": {
                "bit": 1,
                "description": "Reception-in-Progress Status Flag"
              },
              "MSGLOST": {
                "bit": 2,
                "description": "Message Lost Flag"
              },
              "ONESHOT": {
                "bit": 4,
                "description": "One-Shot Enable"
              },
              "RECREQ": {
                "bit": 6,
                "description": "Receive Mailbox Request"
              },
              "TRMREQ": {
                "bit": 7,
                "description": "Transmit Mailbox Request"
              }
            },
            "MCTL_TX[%s]": {
              "SENTDATA": {
                "bit": 0,
                "description": "Transmission Complete Flag"
              },
              "TRMACTIVE": {
                "bit": 1,
                "description": "Transmission-in-Progress Status Flag"
              },
              "TRMABT": {
                "bit": 2,
                "description": "Transmission Abort Complete Flag"
              },
              "ONESHOT": {
                "bit": 4,
                "description": "One-Shot Enable"
              },
              "RECREQ": {
                "bit": 6,
                "description": "Receive Mailbox Request"
              },
              "TRMREQ": {
                "bit": 7,
                "description": "Transmit Mailbox Request"
              }
            },
            "CTLR": {
              "MBM": {
                "bit": 0,
                "description": "CAN Mailbox Mode Select"
              },
              "IDFM": {
                "bit": 1,
                "description": "ID Format Mode Select",
                "width": 2
              },
              "MLM": {
                "bit": 3,
                "description": "Message Lost Mode Select"
              },
              "TPM": {
                "bit": 4,
                "description": "Transmission Priority Mode Select"
              },
              "TSRC": {
                "bit": 5,
                "description": "Time Stamp Counter Reset Command"
              },
              "TSPS": {
                "bit": 6,
                "description": "Time Stamp Prescaler Select",
                "width": 2
              },
              "CANM": {
                "bit": 8,
                "description": "CAN Operating Mode Select",
                "width": 2
              },
              "SLPM": {
                "bit": 10,
                "description": "CAN Sleep Mode"
              },
              "BOM": {
                "bit": 11,
                "description": "Bus-Off Recovery Mode",
                "width": 2
              },
              "RBOC": {
                "bit": 13,
                "description": "Forcible Return from Bus-Off"
              }
            },
            "STR": {
              "NDST": {
                "bit": 0,
                "description": "NEWDATA Status Flag"
              },
              "SDST": {
                "bit": 1,
                "description": "SENTDATA Status Flag"
              },
              "RFST": {
                "bit": 2,
                "description": "Receive FIFO Status Flag"
              },
              "TFST": {
                "bit": 3,
                "description": "Transmit FIFO Status Flag"
              },
              "NMLST": {
                "bit": 4,
                "description": "Normal Mailbox Message Lost Status Flag"
              },
              "FMLST": {
                "bit": 5,
                "description": "FIFO Mailbox Message Lost Status Flag"
              },
              "TABST": {
                "bit": 6,
                "description": "Transmission Abort Status Flag"
              },
              "EST": {
                "bit": 7,
                "description": "Error Status Flag"
              },
              "RSTST": {
                "bit": 8,
                "description": "CAN Reset Status Flag"
              },
              "HLTST": {
                "bit": 9,
                "description": "CAN Halt Status Flag"
              },
              "SLPST": {
                "bit": 10,
                "description": "CAN Sleep Status Flag"
              },
              "EPST": {
                "bit": 11,
                "description": "Error-Passive Status Flag"
              },
              "BOST": {
                "bit": 12,
                "description": "Bus-Off Status Flag"
              },
              "TRMST": {
                "bit": 13,
                "description": "Transmit Status Flag"
              },
              "RECST": {
                "bit": 14,
                "description": "Receive Status Flag"
              }
            },
            "BCR": {
              "CCLKS": {
                "bit": 0,
                "description": "CAN Clock Source Selection"
              },
              "TSEG2": {
                "bit": 8,
                "description": "Time Segment 2 Control",
                "width": 3
              },
              "SJW": {
                "bit": 12,
                "description": "Synchronization Jump Width Control",
                "width": 2
              },
              "BRP": {
                "bit": 16,
                "description": "Baud Rate Prescaler Select",
                "width": 10
              },
              "TSEG1": {
                "bit": 28,
                "description": "Time Segment 1 Control",
                "width": 4
              }
            },
            "RFCR": {
              "RFE": {
                "bit": 0,
                "description": "Receive FIFO Enable"
              },
              "RFUST": {
                "bit": 1,
                "description": "Receive FIFO Unread Message Number Status",
                "width": 3
              },
              "RFMLF": {
                "bit": 4,
                "description": "Receive FIFO Message Lost Flag"
              },
              "RFFST": {
                "bit": 5,
                "description": "Receive FIFO Full Status Flag"
              },
              "RFWST": {
                "bit": 6,
                "description": "Receive FIFO Buffer Warning Status Flag"
              },
              "RFEST": {
                "bit": 7,
                "description": "Receive FIFO Empty Status Flag"
              }
            },
            "TFCR": {
              "TFE": {
                "bit": 0,
                "description": "Transmit FIFO Enable"
              },
              "TFUST": {
                "bit": 1,
                "description": "Transmit FIFO Unsent Message Number Status",
                "width": 3
              },
              "TFFST": {
                "bit": 6,
                "description": "Transmit FIFO Full Status"
              },
              "TFEST": {
                "bit": 7,
                "description": "Transmit FIFO Empty Status"
              }
            },
            "EIER": {
              "BEIE": {
                "bit": 0,
                "description": "Bus Error Interrupt Enable"
              },
              "EWIE": {
                "bit": 1,
                "description": "Error-Warning Interrupt Enable"
              },
              "EPIE": {
                "bit": 2,
                "description": "Error-Passive Interrupt Enable"
              },
              "BOEIE": {
                "bit": 3,
                "description": "Bus-Off Entry Interrupt Enable"
              },
              "BORIE": {
                "bit": 4,
                "description": "Bus-Off Recovery Interrupt Enable"
              },
              "ORIE": {
                "bit": 5,
                "description": "Overrun Interrupt Enable"
              },
              "OLIE": {
                "bit": 6,
                "description": "Overload Frame Transmit Interrupt Enable"
              },
              "BLIE": {
                "bit": 7,
                "description": "Bus Lock Interrupt Enable"
              }
            },
            "EIFR": {
              "BEIF": {
                "bit": 0,
                "description": "Bus Error Detect Flag"
              },
              "EWIF": {
                "bit": 1,
                "description": "Error-Warning Detect Flag"
              },
              "EPIF": {
                "bit": 2,
                "description": "Error-Passive Detect Flag"
              },
              "BOEIF": {
                "bit": 3,
                "description": "Bus-Off Entry Detect Flag"
              },
              "BORIF": {
                "bit": 4,
                "description": "Bus-Off Recovery Detect Flag"
              },
              "ORIF": {
                "bit": 5,
                "description": "Receive Overrun Detect Flag"
              },
              "OLIF": {
                "bit": 6,
                "description": "Overload Frame Transmission Detect Flag"
              },
              "BLIF": {
                "bit": 7,
                "description": "Bus Lock Detect Flag"
              }
            },
            "ECSR": {
              "SEF": {
                "bit": 0,
                "description": "Stuff Error Flag"
              },
              "FEF": {
                "bit": 1,
                "description": "Form Error Flag"
              },
              "AEF": {
                "bit": 2,
                "description": "ACK Error Flag"
              },
              "CEF": {
                "bit": 3,
                "description": "CRC Error Flag"
              },
              "BE1F": {
                "bit": 4,
                "description": "Bit Error (recessive) Flag"
              },
              "BE0F": {
                "bit": 5,
                "description": "Bit Error (dominant) Flag"
              },
              "ADEF": {
                "bit": 6,
                "description": "ACK Delimiter Error Flag"
              },
              "EDPM": {
                "bit": 7,
                "description": "Error Display Mode Select"
              }
            },
            "MSSR": {
              "MBNST": {
                "bit": 0,
                "description": "Search Result Mailbox Number Status",
                "width": 5
              },
              "SEST": {
                "bit": 7,
                "description": "Search Result Status"
              }
            },
            "MSMR": {
              "MBSM": {
                "bit": 0,
                "description": "Mailbox Search Mode Select",
                "width": 2
              }
            },
            "TCR": {
              "TSTE": {
                "bit": 0,
                "description": "CAN Test Mode Enable"
              },
              "TSTM": {
                "bit": 1,
                "description": "CAN Test Mode Select",
                "width": 2
              }
            }
          }
        },
        "IIC0": {
          "instances": [
            {
              "name": "IIC0",
              "base": "0x40053000"
            }
          ],
          "registers": {
            "ICCR1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Bus Control Register 1"
            },
            "ICCR2": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register 2"
            },
            "ICMR1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Bus Mode Register 1"
            },
            "ICMR2": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Bus Mode Register 2"
            },
            "ICMR3": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Mode Register 3"
            },
            "ICFER": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Bus Function Enable Register"
            },
            "ICSER": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Bus Status Enable Register"
            },
            "ICIER": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Bus Interrupt Enable Register"
            },
            "ICSR1": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C Bus Status Register 1"
            },
            "ICSR2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Bus Status Register 2"
            },
            "SARL%s": {
              "offset": "0x0A",
              "size": 8,
              "description": "Slave Address Register Ly"
            },
            "SARU%s": {
              "offset": "0x0B",
              "size": 8,
              "description": "Slave Address Register Uy"
            },
            "ICBRL": {
              "offset": "0x10",
              "size": 8,
              "description": "I2C Bus Bit Rate Low-Level Register"
            },
            "ICBRH": {
              "offset": "0x11",
              "size": 8,
              "description": "I2C Bus Bit Rate High-Level Register"
            },
            "ICDRT": {
              "offset": "0x12",
              "size": 8,
              "description": "I2C Bus Transmit Data Register"
            },
            "ICDRR": {
              "offset": "0x13",
              "size": 8,
              "description": "I2C Bus Receive Data Register"
            }
          },
          "bits": {
            "ICCR1": {
              "SDAI": {
                "bit": 0,
                "description": "SDA Line Monitor"
              },
              "SCLI": {
                "bit": 1,
                "description": "SCL Line Monitor"
              },
              "SDAO": {
                "bit": 2,
                "description": "SDA Output Control/Monitor"
              },
              "SCLO": {
                "bit": 3,
                "description": "SCL Output Control/Monitor"
              },
              "SOWP": {
                "bit": 4,
                "description": "SCLO/SDAO Write Protect"
              },
              "CLO": {
                "bit": 5,
                "description": "Extra SCL Clock Cycle Output"
              },
              "IICRST": {
                "bit": 6,
                "description": "I2C Bus Interface Internal Reset"
              },
              "ICE": {
                "bit": 7,
                "description": "I2C Bus Interface Enable"
              }
            },
            "ICCR2": {
              "ST": {
                "bit": 1,
                "description": "Start Condition Issuance Request"
              },
              "RS": {
                "bit": 2,
                "description": "Restart Condition Issuance Request"
              },
              "SP": {
                "bit": 3,
                "description": "Stop Condition Issuance Request"
              },
              "TRS": {
                "bit": 5,
                "description": "Transmit/Receive Mode"
              },
              "MST": {
                "bit": 6,
                "description": "Master/Slave Mode"
              },
              "BBSY": {
                "bit": 7,
                "description": "Bus Busy Detection Flag"
              }
            },
            "ICMR1": {
              "BC": {
                "bit": 0,
                "description": "Bit Counter",
                "width": 3
              },
              "BCWP": {
                "bit": 3,
                "description": "BC Write Protect"
              },
              "CKS": {
                "bit": 4,
                "description": "Internal Reference Clock Select",
                "width": 3
              },
              "MTWP": {
                "bit": 7,
                "description": "MST/TRS Write Protect"
              }
            },
            "ICMR2": {
              "TMOS": {
                "bit": 0,
                "description": "Timeout Detection Time Select"
              },
              "TMOL": {
                "bit": 1,
                "description": "Timeout L Count Control"
              },
              "TMOH": {
                "bit": 2,
                "description": "Timeout H Count Control"
              },
              "SDDL": {
                "bit": 4,
                "description": "SDA Output Delay Counter",
                "width": 3
              },
              "DLCS": {
                "bit": 7,
                "description": "SDA Output Delay Clock Source Select"
              }
            },
            "ICMR3": {
              "NF": {
                "bit": 0,
                "description": "Noise Filter Stage Select",
                "width": 2
              },
              "ACKBR": {
                "bit": 2,
                "description": "Receive Acknowledge"
              },
              "ACKBT": {
                "bit": 3,
                "description": "Transmit Acknowledge"
              },
              "ACKWP": {
                "bit": 4,
                "description": "ACKBT Write Protect"
              },
              "RDRFS": {
                "bit": 5,
                "description": "RDRF Flag Set Timing Select"
              },
              "WAIT": {
                "bit": 6,
                "description": "Low-hold is released by reading ICDRR."
              },
              "SMBS": {
                "bit": 7,
                "description": "SMBus/I2C Bus Select"
              }
            },
            "ICFER": {
              "TMOE": {
                "bit": 0,
                "description": "Timeout Function Enable"
              },
              "MALE": {
                "bit": 1,
                "description": "Master Arbitration-Lost Detection Enable"
              },
              "NALE": {
                "bit": 2,
                "description": "NACK Transmission Arbitration-Lost Detection Enable"
              },
              "SALE": {
                "bit": 3,
                "description": "Slave Arbitration-Lost Detection Enable"
              },
              "NACKE": {
                "bit": 4,
                "description": "NACK Reception Transfer Suspension Enable"
              },
              "NFE": {
                "bit": 5,
                "description": "Digital Noise Filter Circuit Enable"
              },
              "SCLE": {
                "bit": 6,
                "description": "SCL Synchronous Circuit Enable"
              }
            },
            "ICSER": {
              "SAR0E": {
                "bit": 0,
                "description": "Slave Address Register 0 Enable"
              },
              "SAR1E": {
                "bit": 1,
                "description": "Slave Address Register 1 Enable"
              },
              "SAR2E": {
                "bit": 2,
                "description": "Slave Address Register 2 Enable"
              },
              "GCAE": {
                "bit": 3,
                "description": "General Call Address Enable"
              },
              "DIDE": {
                "bit": 5,
                "description": "Device-ID Address Detection Enable"
              },
              "HOAE": {
                "bit": 7,
                "description": "Host Address Enable"
              }
            },
            "ICIER": {
              "TMOIE": {
                "bit": 0,
                "description": "Timeout Interrupt Request Enable"
              },
              "ALIE": {
                "bit": 1,
                "description": "Arbitration-Lost Interrupt Request Enable"
              },
              "STIE": {
                "bit": 2,
                "description": "Start Condition Detection Interrupt Request Enable"
              },
              "SPIE": {
                "bit": 3,
                "description": "Stop Condition Detection Interrupt Request Enable"
              },
              "NAKIE": {
                "bit": 4,
                "description": "NACK Reception Interrupt Request Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receive Data Full Interrupt Request Enable"
              },
              "TEIE": {
                "bit": 6,
                "description": "Transmit End Interrupt Request Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Data Empty Interrupt Request Enable"
              }
            },
            "ICSR1": {
              "AAS0": {
                "bit": 0,
                "description": "Slave Address 0 Detection Flag"
              },
              "AAS1": {
                "bit": 1,
                "description": "Slave Address 1 Detection Flag"
              },
              "AAS2": {
                "bit": 2,
                "description": "Slave Address 2 Detection Flag"
              },
              "GCA": {
                "bit": 3,
                "description": "General Call Address Detection Flag"
              },
              "DID": {
                "bit": 5,
                "description": "Device-ID Address Detection Flag"
              },
              "HOA": {
                "bit": 7,
                "description": "Host Address Detection Flag"
              }
            },
            "ICSR2": {
              "TMOF": {
                "bit": 0,
                "description": "Timeout Detection Flag"
              },
              "AL": {
                "bit": 1,
                "description": "Arbitration-Lost Flag"
              },
              "START": {
                "bit": 2,
                "description": "Start Condition Detection Flag"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Condition Detection Flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "NACK Detection Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Full Flag"
              },
              "TEND": {
                "bit": 6,
                "description": "Transmit End Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SARL%s": {
              "SVA0": {
                "bit": 0,
                "description": "10-bit Address LSB"
              },
              "SVA": {
                "bit": 1,
                "description": "7-bit Address/10-bit Address Lower Bits",
                "width": 7
              }
            },
            "SARU%s": {
              "FS": {
                "bit": 0,
                "description": "7-bit/10-bit Address Format Select"
              },
              "SVA": {
                "bit": 1,
                "description": "10-bit Address Upper Bits",
                "width": 2
              }
            },
            "ICBRL": {
              "BRL": {
                "bit": 0,
                "description": "Bit Rate Low-Level Period",
                "width": 5
              }
            },
            "ICBRH": {
              "BRH": {
                "bit": 0,
                "description": "Bit Rate High-Level Period",
                "width": 5
              }
            }
          }
        },
        "IIC0WU": {
          "instances": [
            {
              "name": "IIC0WU",
              "base": "0x40053014"
            }
          ],
          "registers": {
            "ICWUR": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Bus Wakeup Unit Register"
            },
            "ICWUR2": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Bus Wakeup Unit Register 2"
            }
          },
          "bits": {
            "ICWUR": {
              "WUAFA": {
                "bit": 0,
                "description": "Wakeup Analog Filter Additional Selection"
              },
              "WUACK": {
                "bit": 4,
                "description": "ACK Bit for Wakeup Mode"
              },
              "WUF": {
                "bit": 5,
                "description": "Wakeup Event Occurrence Flag"
              },
              "WUIE": {
                "bit": 6,
                "description": "Wakeup Interrupt Request Enable"
              },
              "WUE": {
                "bit": 7,
                "description": "Wakeup Function Enable"
              }
            },
            "ICWUR2": {
              "WUSEN": {
                "bit": 0,
                "description": "Wakeup Function Synchronous Enable"
              },
              "WUASYF": {
                "bit": 1,
                "description": "Wakeup Function Asynchronous Operation Status Flag"
              },
              "WUSYF": {
                "bit": 2,
                "description": "Wakeup Function Synchronous Operation Status Flag"
              }
            }
          }
        },
        "IIC1": {
          "instances": [
            {
              "name": "IIC1",
              "base": "0x40053100"
            }
          ],
          "registers": {}
        },
        "DOC": {
          "instances": [
            {
              "name": "DOC",
              "base": "0x40054100"
            }
          ],
          "registers": {
            "DOCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DOC Control Register"
            },
            "DODIR": {
              "offset": "0x02",
              "size": 16,
              "description": "DOC Data Input Register"
            },
            "DODSR": {
              "offset": "0x04",
              "size": 16,
              "description": "DOC Data Setting Register"
            }
          },
          "bits": {
            "DOCR": {
              "OMS": {
                "bit": 0,
                "description": "Operating Mode Select",
                "width": 2
              },
              "DCSEL": {
                "bit": 2,
                "description": "Detection Condition Select"
              },
              "DOPCF": {
                "bit": 5,
                "description": "DOC Flag"
              },
              "DOPCFCL": {
                "bit": 6,
                "description": "DOPCF Clear"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC120",
              "base": "0x4005C000"
            }
          ],
          "registers": {
            "ADCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "A/D Control Register"
            },
            "ADANSA0": {
              "offset": "0x04",
              "size": 16,
              "description": "A/D Channel Select Register A0"
            },
            "ADANSA1": {
              "offset": "0x06",
              "size": 16,
              "description": "A/D Channel Select Register A1"
            },
            "ADADS0": {
              "offset": "0x08",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 0"
            },
            "ADADS1": {
              "offset": "0x0A",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 1"
            },
            "ADADC": {
              "offset": "0x0C",
              "size": 8,
              "description": "A/D-Converted Value Addition/Average Count Select Register"
            },
            "ADCER": {
              "offset": "0x0E",
              "size": 16,
              "description": "A/D Control Extended Register"
            },
            "ADSTRGR": {
              "offset": "0x10",
              "size": 16,
              "description": "A/D Conversion Start Trigger Select Register"
            },
            "ADEXICR": {
              "offset": "0x12",
              "size": 16,
              "description": "A/D Conversion Extended Input Control Registers"
            },
            "ADANSB0": {
              "offset": "0x14",
              "size": 16,
              "description": "A/D Channel Select Register B0"
            },
            "ADANSB1": {
              "offset": "0x16",
              "size": 16,
              "description": "A/D Channel Select Register B1"
            },
            "ADDBLDR": {
              "offset": "0x18",
              "size": 16,
              "description": "A/D Data Duplexing Register"
            },
            "ADTSDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "A/D Temperature Sensor Data Register"
            },
            "ADOCDR": {
              "offset": "0x1C",
              "size": 16,
              "description": "A/D Internal Reference Voltage Data Register"
            },
            "ADRD": {
              "offset": "0x1E",
              "size": 16,
              "description": "A/D Self-Diagnosis Data Register"
            },
            "ADDR%s": {
              "offset": "0x42",
              "size": 16,
              "description": "A/D Data Registers %s"
            },
            "ADCTDR": {
              "offset": "0x40",
              "size": 16,
              "description": "A/D CTSU TSCAP Voltage Data Register"
            },
            "ADDISCR": {
              "offset": "0x7A",
              "size": 8,
              "description": "A/D Disconnection Detection Control Register"
            },
            "ADACSR": {
              "offset": "0x7E",
              "size": 8,
              "description": "A/D Conversion Operation Mode Select Register"
            },
            "ADGSPCR": {
              "offset": "0x80",
              "size": 16,
              "description": "A/D Group Scan Priority Control Register"
            },
            "ADDBLDRA": {
              "offset": "0x84",
              "size": 16,
              "description": "A/D Data Duplexing Register A"
            },
            "ADDBLDRB": {
              "offset": "0x86",
              "size": 16,
              "description": "A/D Data Duplexing Register B"
            },
            "ADHVREFCNT": {
              "offset": "0x8A",
              "size": 8,
              "description": "A/D High-Potential/Low-Potential Reference Voltage Control Register"
            },
            "ADWINMON": {
              "offset": "0x8C",
              "size": 8,
              "description": "A/D Compare Function Window A/B Status Monitor Register"
            },
            "ADCMPCR": {
              "offset": "0x90",
              "size": 16,
              "description": "A/D Compare Function Control Register"
            },
            "ADCMPANSER": {
              "offset": "0x92",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Select Register"
            },
            "ADCMPLER": {
              "offset": "0x93",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Comparison Condition Setting Register"
            },
            "ADCMPANSR0": {
              "offset": "0x94",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 0"
            },
            "ADCMPANSR1": {
              "offset": "0x96",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 1"
            },
            "ADCMPLR0": {
              "offset": "0x98",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 0"
            },
            "ADCMPLR1": {
              "offset": "0x9A",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 1"
            },
            "ADCMPDR%s": {
              "offset": "0x9C",
              "size": 16,
              "description": "A/D Compare Function Window A Lower-Side/Upper-Side Level Setting Register"
            },
            "ADCMPSR0": {
              "offset": "0xA0",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register 0"
            },
            "ADCMPSR1": {
              "offset": "0xA2",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register1"
            },
            "ADCMPSER": {
              "offset": "0xA4",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Channel Status Register"
            },
            "ADCMPBNSR": {
              "offset": "0xA6",
              "size": 8,
              "description": "A/D Compare Function Window B Channel Select Register"
            },
            "ADWINLLB": {
              "offset": "0xA8",
              "size": 16,
              "description": "A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register"
            },
            "ADWINULB": {
              "offset": "0xAA",
              "size": 16,
              "description": "A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register"
            },
            "ADCMPBSR": {
              "offset": "0xAC",
              "size": 8,
              "description": "A/D Compare Function Window B Status Register"
            },
            "ADSSTRL": {
              "offset": "0xDD",
              "size": 8,
              "description": "A/D Sampling State Register"
            },
            "ADSSTRT": {
              "offset": "0xDE",
              "size": 8,
              "description": "A/D Sampling State Register"
            },
            "ADSSTRO": {
              "offset": "0xDF",
              "size": 8,
              "description": "A/D Sampling State Register"
            },
            "ADSSTR%s": {
              "offset": "0xE0",
              "size": 8,
              "description": "A/D Sampling State Register"
            }
          },
          "bits": {
            "ADCSR": {
              "DBLANS": {
                "bit": 0,
                "description": "Double Trigger Channel Select",
                "width": 5
              },
              "GBADIE": {
                "bit": 6,
                "description": "Group B Scan End Interrupt and ELC Event Enable"
              },
              "DBLE": {
                "bit": 7,
                "description": "Double Trigger Mode Select"
              },
              "EXTRG": {
                "bit": 8,
                "description": "Trigger Select"
              },
              "TRGE": {
                "bit": 9,
                "description": "Trigger Start Enable"
              },
              "ADHSC": {
                "bit": 10,
                "description": "A/D Conversion Mode Select"
              },
              "ADCS": {
                "bit": 13,
                "description": "Scan Mode Select",
                "width": 2
              },
              "ADST": {
                "bit": 15,
                "description": "A/D Conversion Start"
              }
            },
            "ADANSA0": {
              "ANSA00": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA01": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA02": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA03": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA04": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA05": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA06": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA07": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA08": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA09": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA10": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA11": {
                "bit": 11,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA12": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA13": {
                "bit": 13,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA14": {
                "bit": 14,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA15": {
                "bit": 15,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADANSA1": {
              "ANSA16": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA17": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA18": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA19": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA20": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA21": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA22": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA23": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA24": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA25": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA26": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA27": {
                "bit": 11,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA28": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA29": {
                "bit": 13,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA30": {
                "bit": 14,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA31": {
                "bit": 15,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADADS0": {
              "ADS00": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS01": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS02": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS03": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS04": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS05": {
                "bit": 5,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS06": {
                "bit": 6,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS07": {
                "bit": 7,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS08": {
                "bit": 8,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS09": {
                "bit": 9,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS10": {
                "bit": 10,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS11": {
                "bit": 11,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS12": {
                "bit": 12,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS13": {
                "bit": 13,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS14": {
                "bit": 14,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS15": {
                "bit": 15,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              }
            },
            "ADADS1": {
              "ADS16": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS17": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS18": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS19": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS20": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS21": {
                "bit": 5,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS22": {
                "bit": 6,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS23": {
                "bit": 7,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS24": {
                "bit": 8,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS25": {
                "bit": 9,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS26": {
                "bit": 10,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS27": {
                "bit": 11,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS28": {
                "bit": 12,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS29": {
                "bit": 13,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS30": {
                "bit": 14,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS31": {
                "bit": 15,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              }
            },
            "ADADC": {
              "ADC": {
                "bit": 0,
                "description": "Addition/Average Count Select",
                "width": 3
              },
              "AVEE": {
                "bit": 7,
                "description": "Average Mode Select"
              }
            },
            "ADCER": {
              "ACE": {
                "bit": 5,
                "description": "A/D Data Register Automatic Clearing Enable"
              },
              "DIAGVAL": {
                "bit": 8,
                "description": "Self-Diagnosis Conversion Voltage Select",
                "width": 2
              },
              "DIAGLD": {
                "bit": 10,
                "description": "Self-Diagnosis Mode Select"
              },
              "DIAGM": {
                "bit": 11,
                "description": "Self-Diagnosis Enable"
              },
              "ADRFMT": {
                "bit": 15,
                "description": "A/D Data Register Format Select"
              }
            },
            "ADSTRGR": {
              "TRSB": {
                "bit": 0,
                "description": "A/D Conversion Start Trigger Select for Group B",
                "width": 6
              },
              "TRSA": {
                "bit": 8,
                "description": "A/D Conversion Start Trigger Select",
                "width": 6
              }
            },
            "ADEXICR": {
              "TSSAD": {
                "bit": 0,
                "description": "Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select"
              },
              "OCSAD": {
                "bit": 1,
                "description": "Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select"
              },
              "TSSA": {
                "bit": 8,
                "description": "Temperature Sensor Output A/D Conversion Select"
              },
              "OCSA": {
                "bit": 9,
                "description": "Internal Reference Voltage A/D Conversion Select"
              }
            },
            "ADANSB0": {
              "ANSB00": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB01": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB02": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB03": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB04": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB05": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB06": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB07": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB08": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB09": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB10": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB11": {
                "bit": 11,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB12": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB13": {
                "bit": 13,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB14": {
                "bit": 14,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB15": {
                "bit": 15,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADANSB1": {
              "ANSB16": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB17": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB18": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB19": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB20": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB21": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB22": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB23": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB24": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB25": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB26": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB27": {
                "bit": 11,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB28": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB29": {
                "bit": 13,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB30": {
                "bit": 14,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB31": {
                "bit": 15,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADDBLDR": {
              "ADDBLDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADTSDR": {
              "ADTSDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADOCDR": {
              "ADOCDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADRD": {
              "AD": {
                "bit": 0,
                "description": "Converted Value 11 to 0",
                "width": 12
              },
              "DIAGST": {
                "bit": 14,
                "description": "Self-Diagnosis Status",
                "width": 2
              }
            },
            "ADDR%s": {
              "ADDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADCTDR": {
              "ADCTDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADDISCR": {
              "ADNDIS": {
                "bit": 0,
                "description": "Disconnection Detection Assist Setting",
                "width": 4
              },
              "PCHG": {
                "bit": 4,
                "description": "Precharge/discharge select"
              }
            },
            "ADACSR": {
              "ADSAC": {
                "bit": 1,
                "description": "Successive Approximation Control Setting"
              }
            },
            "ADGSPCR": {
              "PGS": {
                "bit": 0,
                "description": "Group Priority Operation Setting"
              },
              "GBRSCN": {
                "bit": 1,
                "description": "Lower-Priority Group Restart Setting"
              },
              "GBRP": {
                "bit": 15,
                "description": "Single Scan Continuous Start"
              }
            },
            "ADDBLDRA": {
              "ADDBLDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADDBLDRB": {
              "ADDBLDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADHVREFCNT": {
              "HVSEL": {
                "bit": 0,
                "description": "High-Potential Reference Voltage Select",
                "width": 2
              },
              "LVSEL": {
                "bit": 4,
                "description": "Low-Potential Reference Voltage Select"
              },
              "ADSLP": {
                "bit": 7,
                "description": "Sleep"
              }
            },
            "ADWINMON": {
              "MONCOMB": {
                "bit": 0,
                "description": "Combination Result Monitor"
              },
              "MONCMPA": {
                "bit": 4,
                "description": "Comparison Result Monitor A"
              },
              "MONCMPB": {
                "bit": 5,
                "description": "Comparison Result Monitor B"
              }
            },
            "ADCMPCR": {
              "CMPAB": {
                "bit": 0,
                "description": "Window A/B Composite Conditions Setting",
                "width": 2
              },
              "CMPBE": {
                "bit": 9,
                "description": "Compare Window B Operation Enable"
              },
              "CMPAE": {
                "bit": 11,
                "description": "Compare Window A Operation Enable"
              },
              "CMPBIE": {
                "bit": 13,
                "description": "Compare B Interrupt Enable"
              },
              "WCMPE": {
                "bit": 14,
                "description": "Window Function Setting"
              },
              "CMPAIE": {
                "bit": 15,
                "description": "Compare A Interrupt Enable"
              }
            },
            "ADCMPANSER": {
              "CMPTSA": {
                "bit": 0,
                "description": "Temperature Sensor Output Compare Select"
              },
              "CMPOCA": {
                "bit": 1,
                "description": "Internal Reference Voltage Compare Select"
              }
            },
            "ADCMPLER": {
              "CMPLTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Comparison Condition Select"
              },
              "CMPLOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage Comparison Condition Select"
              }
            },
            "ADCMPANSR0": {
              "CMPCHA00": {
                "bit": 0,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA01": {
                "bit": 1,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA02": {
                "bit": 2,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA03": {
                "bit": 3,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA04": {
                "bit": 4,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA05": {
                "bit": 5,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA06": {
                "bit": 6,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA07": {
                "bit": 7,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA08": {
                "bit": 8,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA09": {
                "bit": 9,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA10": {
                "bit": 10,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA11": {
                "bit": 11,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA12": {
                "bit": 12,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA13": {
                "bit": 13,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA14": {
                "bit": 14,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA15": {
                "bit": 15,
                "description": "Compare Window A Channel Select"
              }
            },
            "ADCMPANSR1": {
              "CMPCHA16": {
                "bit": 0,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA17": {
                "bit": 1,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA18": {
                "bit": 2,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA19": {
                "bit": 3,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA20": {
                "bit": 4,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA21": {
                "bit": 5,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA22": {
                "bit": 6,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA23": {
                "bit": 7,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA24": {
                "bit": 8,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA25": {
                "bit": 9,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA26": {
                "bit": 10,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA27": {
                "bit": 11,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA28": {
                "bit": 12,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA29": {
                "bit": 13,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA30": {
                "bit": 14,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA31": {
                "bit": 15,
                "description": "Compare Window A Channel Select"
              }
            },
            "ADCMPLR0": {
              "CMPLCHA00": {
                "bit": 0,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA01": {
                "bit": 1,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA02": {
                "bit": 2,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA03": {
                "bit": 3,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA04": {
                "bit": 4,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA05": {
                "bit": 5,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA06": {
                "bit": 6,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA07": {
                "bit": 7,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA08": {
                "bit": 8,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA09": {
                "bit": 9,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA10": {
                "bit": 10,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA11": {
                "bit": 11,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA12": {
                "bit": 12,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA13": {
                "bit": 13,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA14": {
                "bit": 14,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA15": {
                "bit": 15,
                "description": "Compare Window A Comparison Condition Select"
              }
            },
            "ADCMPLR1": {
              "CMPLCHA16": {
                "bit": 0,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA17": {
                "bit": 1,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA18": {
                "bit": 2,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA19": {
                "bit": 3,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA20": {
                "bit": 4,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA21": {
                "bit": 5,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA22": {
                "bit": 6,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA23": {
                "bit": 7,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA24": {
                "bit": 8,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA25": {
                "bit": 9,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA26": {
                "bit": 10,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA27": {
                "bit": 11,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA28": {
                "bit": 12,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA29": {
                "bit": 13,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA30": {
                "bit": 14,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA31": {
                "bit": 15,
                "description": "Compare Window A Comparison Condition Select"
              }
            },
            "ADCMPSR0": {
              "CMPSTCHA00": {
                "bit": 0,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA01": {
                "bit": 1,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA02": {
                "bit": 2,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA03": {
                "bit": 3,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA04": {
                "bit": 4,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA05": {
                "bit": 5,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA06": {
                "bit": 6,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA07": {
                "bit": 7,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA08": {
                "bit": 8,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA09": {
                "bit": 9,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA10": {
                "bit": 10,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA11": {
                "bit": 11,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA12": {
                "bit": 12,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA13": {
                "bit": 13,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA14": {
                "bit": 14,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA15": {
                "bit": 15,
                "description": "Compare Window A Flag"
              }
            },
            "ADCMPSR1": {
              "CMPSTCHA16": {
                "bit": 0,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA17": {
                "bit": 1,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA18": {
                "bit": 2,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA19": {
                "bit": 3,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA20": {
                "bit": 4,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA21": {
                "bit": 5,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA22": {
                "bit": 6,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA23": {
                "bit": 7,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA24": {
                "bit": 8,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA25": {
                "bit": 9,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA26": {
                "bit": 10,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA27": {
                "bit": 11,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA28": {
                "bit": 12,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA29": {
                "bit": 13,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA30": {
                "bit": 14,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA31": {
                "bit": 15,
                "description": "Compare Window A Flag"
              }
            },
            "ADCMPSER": {
              "CMPSTTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Compare Flag"
              },
              "CMPSTOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage Compare Flag"
              }
            },
            "ADCMPBNSR": {
              "CMPCHB": {
                "bit": 0,
                "description": "Compare Window B Channel Select",
                "width": 6
              },
              "CMPLB": {
                "bit": 7,
                "description": "Compare Window B Comparison Condition Setting"
              }
            },
            "ADCMPBSR": {
              "CMPSTB": {
                "bit": 0,
                "description": "Compare Window B Flag"
              }
            },
            "ADSSTRL": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            },
            "ADSSTRT": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            },
            "ADSSTRO": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            },
            "ADSSTR%s": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC12",
              "base": "0x4005E000"
            }
          ],
          "registers": {
            "DADR0": {
              "offset": "0x00",
              "size": 16,
              "description": "D/A Data Register 0"
            },
            "DACR": {
              "offset": "0x04",
              "size": 8,
              "description": "D/A Control Register"
            },
            "DADPR": {
              "offset": "0x05",
              "size": 8,
              "description": "DADR0 Format Select Register"
            },
            "DAADSCR": {
              "offset": "0x06",
              "size": 8,
              "description": "D/A A/D Synchronous Start Control Register"
            },
            "DAVREFCR": {
              "offset": "0x07",
              "size": 8,
              "description": "D/A VREF Control Register"
            }
          },
          "bits": {
            "DACR": {
              "DAOE0": {
                "bit": 6,
                "description": "D/A Output Enable 0"
              }
            },
            "DADPR": {
              "DPSEL": {
                "bit": 7,
                "description": "DADR0 Format Select"
              }
            },
            "DAADSCR": {
              "DAADST": {
                "bit": 7,
                "description": "D/A A/D Synchronous Conversion"
              }
            },
            "DAVREFCR": {
              "REF": {
                "bit": 0,
                "description": "D/A Reference Voltage Select"
              }
            }
          }
        },
        "SCI0": {
          "instances": [
            {
              "name": "SCI0",
              "base": "0x40070000"
            }
          ],
          "registers": {
            "SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SMR_SMCI": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "BRR": {
              "offset": "0x01",
              "size": 8,
              "description": "Bit Rate Register"
            },
            "SCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SCR_SMCI": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "TDR": {
              "offset": "0x03",
              "size": 8,
              "description": "Transmit Data Register"
            },
            "SSR": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Non-Smart Card Interface and Non-FIFO Mode (SCMR.SMIF = 0, FCR.FM = 0)"
            },
            "SSR_FIFO": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Non-Smart Card Interface and FIFO Mode (SCMR.SMIF = 0, FCR.FM = 1)"
            },
            "SSR_SMCI": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "RDR": {
              "offset": "0x05",
              "size": 8,
              "description": "Receive Data Register"
            },
            "SCMR": {
              "offset": "0x06",
              "size": 8,
              "description": "Smart Card Mode Register"
            },
            "SEMR": {
              "offset": "0x07",
              "size": 8,
              "description": "Serial Extended Mode Register"
            },
            "SNFR": {
              "offset": "0x08",
              "size": 8,
              "description": "Noise Filter Setting Register"
            },
            "SIMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "IIC Mode Register 1"
            },
            "SIMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "IIC Mode Register 2"
            },
            "SIMR3": {
              "offset": "0x0B",
              "size": 8,
              "description": "IIC Mode Register 3"
            },
            "SISR": {
              "offset": "0x0C",
              "size": 8,
              "description": "IIC Status Register"
            },
            "SPMR": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Mode Register"
            },
            "FTDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit FIFO Data Register"
            },
            "TDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "FTDRH": {
              "offset": "0x0E",
              "size": 8,
              "description": "Transmit FIFO Data Register"
            },
            "FTDRL": {
              "offset": "0x0F",
              "size": 8,
              "description": "Transmit FIFO Data Register"
            },
            "FRDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive FIFO Data Register"
            },
            "RDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive Data Register"
            },
            "FRDRH": {
              "offset": "0x10",
              "size": 8,
              "description": "Receive FIFO Data Register"
            },
            "FRDRL": {
              "offset": "0x11",
              "size": 8,
              "description": "Receive FIFO Data Register"
            },
            "MDDR": {
              "offset": "0x12",
              "size": 8,
              "description": "Modulation Duty Register"
            },
            "DCCR": {
              "offset": "0x13",
              "size": 8,
              "description": "Data Compare Match Control Register"
            },
            "FCR": {
              "offset": "0x14",
              "size": 16,
              "description": "FIFO Control Register"
            },
            "FDR": {
              "offset": "0x16",
              "size": 16,
              "description": "FIFO Data Count Register"
            },
            "LSR": {
              "offset": "0x18",
              "size": 16,
              "description": "Line Status Register"
            },
            "CDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "Compare Match Data Register"
            },
            "SPTR": {
              "offset": "0x1C",
              "size": 8,
              "description": "Serial Port Register"
            }
          },
          "bits": {
            "SMR": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "MP": {
                "bit": 2,
                "description": "Multi-Processor Mode"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Bit Length"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "CHR": {
                "bit": 6,
                "description": "Character Length"
              },
              "CM": {
                "bit": 7,
                "description": "Communication Mode"
              }
            },
            "SMR_SMCI": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "BCP": {
                "bit": 2,
                "description": "Base Clock Pulse",
                "width": 2
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "BLK": {
                "bit": 6,
                "description": "Block Transfer Mode"
              },
              "GM": {
                "bit": 7,
                "description": "GSM Mode"
              }
            },
            "SCR": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SCR_SMCI": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SSR": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SSR_FIFO": {
              "DR": {
                "bit": 0,
                "description": "Receive Data Ready Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO Data Full Flag"
              },
              "TDFE": {
                "bit": 7,
                "description": "Transmit FIFO Data Empty Flag"
              }
            },
            "SSR_SMCI": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "ERS": {
                "bit": 4,
                "description": "Error Signal Status Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SCMR": {
              "SMIF": {
                "bit": 0,
                "description": "Smart Card Interface Mode Select"
              },
              "SINV": {
                "bit": 2,
                "description": "Transmitted/Received Data Invert"
              },
              "SDIR": {
                "bit": 3,
                "description": "Transmitted/Received Data Transfer Direction"
              },
              "CHR1": {
                "bit": 4,
                "description": "Character Length 1"
              },
              "BCP2": {
                "bit": 7,
                "description": "Base Clock Pulse 2"
              }
            },
            "SEMR": {
              "BRME": {
                "bit": 2,
                "description": "Bit Rate Modulation Enable"
              },
              "ABCSE": {
                "bit": 3,
                "description": "Asynchronous Mode Extended Base Clock Select 1"
              },
              "ABCS": {
                "bit": 4,
                "description": "Asynchronous Mode Base Clock Select"
              },
              "NFEN": {
                "bit": 5,
                "description": "Digital Noise Filter Function Enable"
              },
              "BGDM": {
                "bit": 6,
                "description": "Baud Rate Generator Double-Speed Mode Select"
              },
              "RXDESEL": {
                "bit": 7,
                "description": "Asynchronous Start Bit Edge Detection Select"
              }
            },
            "SNFR": {
              "NFCS": {
                "bit": 0,
                "description": "Noise Filter Clock Select",
                "width": 3
              }
            },
            "SIMR1": {
              "IICM": {
                "bit": 0,
                "description": "Simple IIC Mode Select"
              },
              "IICDL": {
                "bit": 3,
                "description": "SDAn Delay Output Select",
                "width": 5
              }
            },
            "SIMR2": {
              "IICINTM": {
                "bit": 0,
                "description": "IIC Interrupt Mode Select"
              },
              "IICCSC": {
                "bit": 1,
                "description": "Clock Synchronization"
              },
              "IICACKT": {
                "bit": 5,
                "description": "ACK Transmission Data"
              }
            },
            "SIMR3": {
              "IICSTAREQ": {
                "bit": 0,
                "description": "Start Condition Generation"
              },
              "IICRSTAREQ": {
                "bit": 1,
                "description": "Restart Condition Generation"
              },
              "IICSTPREQ": {
                "bit": 2,
                "description": "Stop Condition Generation"
              },
              "IICSTIF": {
                "bit": 3,
                "description": "Issuing of Start, Restart, or Stop Condition Completed Flag"
              },
              "IICSDAS": {
                "bit": 4,
                "description": "SDAn Output Select",
                "width": 2
              },
              "IICSCLS": {
                "bit": 6,
                "description": "SCLn Output Select",
                "width": 2
              }
            },
            "SISR": {
              "IICACKR": {
                "bit": 0,
                "description": "ACK Reception Data Flag"
              }
            },
            "SPMR": {
              "SSE": {
                "bit": 0,
                "description": "SSn Pin Function Enable"
              },
              "CTSE": {
                "bit": 1,
                "description": "CTS Enable"
              },
              "MSS": {
                "bit": 2,
                "description": "Master Slave Select"
              },
              "MFF": {
                "bit": 4,
                "description": "Mode Fault Flag"
              },
              "CKPOL": {
                "bit": 6,
                "description": "Clock Polarity Select"
              },
              "CKPH": {
                "bit": 7,
                "description": "Clock Phase Select"
              }
            },
            "FTDRHL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data",
                "width": 9
              },
              "MPBT": {
                "bit": 9,
                "description": "Multi-Processor Transfer Bit Flag"
              }
            },
            "TDRHL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial Transmit Data",
                "width": 9
              }
            },
            "FTDRH": {
              "MPBT": {
                "bit": 1,
                "description": "Multi-Processor Transfer Bit Flag"
              }
            },
            "FTDRL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data",
                "width": 8
              }
            },
            "FRDRHL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data",
                "width": 9
              },
              "MPB": {
                "bit": 9,
                "description": "Multi-Processor Bit Flag"
              },
              "DR": {
                "bit": 10,
                "description": "Receive Data Ready Flag"
              },
              "PER": {
                "bit": 11,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 12,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 13,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 14,
                "description": "Receive FIFO Data Full Flag"
              }
            },
            "RDRHL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial Receive Data",
                "width": 9
              }
            },
            "FRDRH": {
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor Bit Flag"
              },
              "DR": {
                "bit": 2,
                "description": "Receive Data Ready Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO Data Full Flag"
              }
            },
            "FRDRL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data",
                "width": 8
              }
            },
            "DCCR": {
              "DCMF": {
                "bit": 0,
                "description": "Data Compare Match Flag"
              },
              "DPER": {
                "bit": 3,
                "description": "Data Compare Match Parity Error Flag"
              },
              "DFER": {
                "bit": 4,
                "description": "Data Compare Match Framing Error Flag"
              },
              "IDSEL": {
                "bit": 6,
                "description": "ID Frame Select"
              },
              "DCME": {
                "bit": 7,
                "description": "Data Compare Match Enable"
              }
            },
            "FCR": {
              "FM": {
                "bit": 0,
                "description": "FIFO Mode Select"
              },
              "RFRST": {
                "bit": 1,
                "description": "Receive FIFO Data Register Reset"
              },
              "TFRST": {
                "bit": 2,
                "description": "Transmit FIFO Data Register Reset"
              },
              "DRES": {
                "bit": 3,
                "description": "Receive Data Ready Error Select"
              },
              "TTRG": {
                "bit": 4,
                "description": "Transmit FIFO Data Trigger Number",
                "width": 4
              },
              "RTRG": {
                "bit": 8,
                "description": "Receive FIFO Data Trigger Number",
                "width": 4
              },
              "RSTRG": {
                "bit": 12,
                "description": "RTS Output Active Trigger Number Select",
                "width": 4
              }
            },
            "FDR": {
              "R": {
                "bit": 0,
                "description": "Receive FIFO Data Count",
                "width": 5
              },
              "T": {
                "bit": 8,
                "description": "Transmit FIFO Data Count",
                "width": 5
              }
            },
            "LSR": {
              "ORER": {
                "bit": 0,
                "description": "Overrun Error Flag"
              },
              "FNUM": {
                "bit": 2,
                "description": "Framing Error Count",
                "width": 5
              },
              "PNUM": {
                "bit": 8,
                "description": "Parity Error Count",
                "width": 5
              }
            },
            "CDR": {
              "CMPD": {
                "bit": 0,
                "description": "Compare Match Data",
                "width": 9
              }
            },
            "SPTR": {
              "RXDMON": {
                "bit": 0,
                "description": "Serial Input Data Monitor"
              },
              "SPB2DT": {
                "bit": 1,
                "description": "Serial Port Break Data Select"
              },
              "SPB2IO": {
                "bit": 2,
                "description": "Serial Port Break I/O"
              }
            }
          }
        },
        "SCI1": {
          "instances": [
            {
              "name": "SCI1",
              "base": "0x40070020"
            }
          ],
          "registers": {
            "SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SMR_SMCI": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "BRR": {
              "offset": "0x01",
              "size": 8,
              "description": "Bit Rate Register"
            },
            "SCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SCR_SMCI": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "TDR": {
              "offset": "0x03",
              "size": 8,
              "description": "Transmit Data Register"
            },
            "SSR": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Non-Smart Card Interface and Non-FIFO Mode (SCMR.SMIF = 0, FCR.FM = 0)"
            },
            "SSR_SMCI": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "RDR": {
              "offset": "0x05",
              "size": 8,
              "description": "Receive Data Register"
            },
            "SCMR": {
              "offset": "0x06",
              "size": 8,
              "description": "Smart Card Mode Register"
            },
            "SEMR": {
              "offset": "0x07",
              "size": 8,
              "description": "Serial Extended Mode Register"
            },
            "SNFR": {
              "offset": "0x08",
              "size": 8,
              "description": "Noise Filter Setting Register"
            },
            "SIMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "IIC Mode Register 1"
            },
            "SIMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "IIC Mode Register 2"
            },
            "SIMR3": {
              "offset": "0x0B",
              "size": 8,
              "description": "IIC Mode Register 3"
            },
            "SISR": {
              "offset": "0x0C",
              "size": 8,
              "description": "IIC Status Register"
            },
            "SPMR": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Mode Register"
            },
            "TDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "RDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive Data Register"
            },
            "MDDR": {
              "offset": "0x12",
              "size": 8,
              "description": "Modulation Duty Register"
            }
          },
          "bits": {
            "SMR": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "MP": {
                "bit": 2,
                "description": "Multi-Processor Mode"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Bit Length"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "CHR": {
                "bit": 6,
                "description": "Character Length"
              },
              "CM": {
                "bit": 7,
                "description": "Communication Mode"
              }
            },
            "SMR_SMCI": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "BCP": {
                "bit": 2,
                "description": "Base Clock Pulse",
                "width": 2
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "BLK": {
                "bit": 6,
                "description": "Block Transfer Mode"
              },
              "GM": {
                "bit": 7,
                "description": "GSM Mode"
              }
            },
            "SCR": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SCR_SMCI": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SSR": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SSR_SMCI": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "ERS": {
                "bit": 4,
                "description": "Error Signal Status Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SCMR": {
              "SMIF": {
                "bit": 0,
                "description": "Smart Card Interface Mode Select"
              },
              "SINV": {
                "bit": 2,
                "description": "Transmitted/Received Data Invert"
              },
              "SDIR": {
                "bit": 3,
                "description": "Transmitted/Received Data Transfer Direction"
              },
              "CHR1": {
                "bit": 4,
                "description": "Character Length 1"
              },
              "BCP2": {
                "bit": 7,
                "description": "Base Clock Pulse 2"
              }
            },
            "SEMR": {
              "BRME": {
                "bit": 2,
                "description": "Bit Rate Modulation Enable"
              },
              "ABCSE": {
                "bit": 3,
                "description": "Asynchronous Mode Extended Base Clock Select 1"
              },
              "ABCS": {
                "bit": 4,
                "description": "Asynchronous Mode Base Clock Select"
              },
              "NFEN": {
                "bit": 5,
                "description": "Digital Noise Filter Function Enable"
              },
              "BGDM": {
                "bit": 6,
                "description": "Baud Rate Generator Double-Speed Mode Select"
              },
              "RXDESEL": {
                "bit": 7,
                "description": "Asynchronous Start Bit Edge Detection Select"
              }
            },
            "SNFR": {
              "NFCS": {
                "bit": 0,
                "description": "Noise Filter Clock Select",
                "width": 3
              }
            },
            "SIMR1": {
              "IICM": {
                "bit": 0,
                "description": "Simple IIC Mode Select"
              },
              "IICDL": {
                "bit": 3,
                "description": "SDAn Delay Output Select",
                "width": 5
              }
            },
            "SIMR2": {
              "IICINTM": {
                "bit": 0,
                "description": "IIC Interrupt Mode Select"
              },
              "IICCSC": {
                "bit": 1,
                "description": "Clock Synchronization"
              },
              "IICACKT": {
                "bit": 5,
                "description": "ACK Transmission Data"
              }
            },
            "SIMR3": {
              "IICSTAREQ": {
                "bit": 0,
                "description": "Start Condition Generation"
              },
              "IICRSTAREQ": {
                "bit": 1,
                "description": "Restart Condition Generation"
              },
              "IICSTPREQ": {
                "bit": 2,
                "description": "Stop Condition Generation"
              },
              "IICSTIF": {
                "bit": 3,
                "description": "Issuing of Start, Restart, or Stop Condition Completed Flag"
              },
              "IICSDAS": {
                "bit": 4,
                "description": "SDAn Output Select",
                "width": 2
              },
              "IICSCLS": {
                "bit": 6,
                "description": "SCLn Output Select",
                "width": 2
              }
            },
            "SISR": {
              "IICACKR": {
                "bit": 0,
                "description": "ACK Reception Data Flag"
              }
            },
            "SPMR": {
              "SSE": {
                "bit": 0,
                "description": "SSn Pin Function Enable"
              },
              "CTSE": {
                "bit": 1,
                "description": "CTS Enable"
              },
              "MSS": {
                "bit": 2,
                "description": "Master Slave Select"
              },
              "MFF": {
                "bit": 4,
                "description": "Mode Fault Flag"
              },
              "CKPOL": {
                "bit": 6,
                "description": "Clock Polarity Select"
              },
              "CKPH": {
                "bit": 7,
                "description": "Clock Phase Select"
              }
            },
            "TDRHL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial Transmit Data",
                "width": 9
              }
            },
            "RDRHL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial Receive Data",
                "width": 9
              }
            }
          }
        },
        "SCI2": {
          "instances": [
            {
              "name": "SCI2",
              "base": "0x40070040"
            }
          ],
          "registers": {}
        },
        "SCI3": {
          "instances": [
            {
              "name": "SCI3",
              "base": "0x40070060"
            }
          ],
          "registers": {}
        },
        "SCI9": {
          "instances": [
            {
              "name": "SCI9",
              "base": "0x40070120"
            }
          ],
          "registers": {}
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40072000"
            },
            {
              "name": "SPI1",
              "base": "0x40072100"
            }
          ],
          "registers": {
            "SPCR": {
              "offset": "0x00",
              "size": 8,
              "description": "SPI Control Register"
            },
            "SSLP": {
              "offset": "0x01",
              "size": 8,
              "description": "SPI Slave Select Polarity Register"
            },
            "SPPCR": {
              "offset": "0x02",
              "size": 8,
              "description": "SPI Pin Control Register"
            },
            "SPSR": {
              "offset": "0x03",
              "size": 8,
              "description": "SPI Status Register"
            },
            "SPDR": {
              "offset": "0x04",
              "size": 32,
              "description": "SPI Data Register"
            },
            "SPDR_HA": {
              "offset": "0x04",
              "size": 16,
              "description": "SPI Data Register"
            },
            "SPDR_BY": {
              "offset": "0x04",
              "size": 8,
              "description": "SPI Data Register"
            },
            "SPBR": {
              "offset": "0x0A",
              "size": 8,
              "description": "SPI Bit Rate Register"
            },
            "SPDCR": {
              "offset": "0x0B",
              "size": 8,
              "description": "SPI Data Control Register"
            },
            "SPCKD": {
              "offset": "0x0C",
              "size": 8,
              "description": "SPI Clock Delay Register"
            },
            "SSLND": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Slave Select Negation Delay Register"
            },
            "SPND": {
              "offset": "0x0E",
              "size": 8,
              "description": "SPI Next-Access Delay Register"
            },
            "SPCR2": {
              "offset": "0x0F",
              "size": 8,
              "description": "SPI Control Register 2"
            },
            "SPCMD0": {
              "offset": "0x10",
              "size": 16,
              "description": "SPI Command Register 0"
            }
          },
          "bits": {
            "SPCR": {
              "SPMS": {
                "bit": 0,
                "description": "SPI Mode Select"
              },
              "TXMD": {
                "bit": 1,
                "description": "Communications Operating Mode Select"
              },
              "MODFEN": {
                "bit": 2,
                "description": "Mode Fault Error Detection Enable"
              },
              "MSTR": {
                "bit": 3,
                "description": "SPI Master/Slave Mode Select"
              },
              "SPEIE": {
                "bit": 4,
                "description": "SPI Error Interrupt Enable"
              },
              "SPTIE": {
                "bit": 5,
                "description": "Transmit Buffer Empty Interrupt Enable"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI Function Enable"
              },
              "SPRIE": {
                "bit": 7,
                "description": "SPI Receive Buffer Full Interrupt Enable"
              }
            },
            "SSLP": {
              "SSL0P": {
                "bit": 0,
                "description": "SSLn0 Signal Polarity Setting"
              },
              "SSL1P": {
                "bit": 1,
                "description": "SSLn1 Signal Polarity Setting"
              },
              "SSL2P": {
                "bit": 2,
                "description": "SSLn2 Signal Polarity Setting"
              },
              "SSL3P": {
                "bit": 3,
                "description": "SSLn3 Signal Polarity Setting"
              }
            },
            "SPPCR": {
              "SPLP": {
                "bit": 0,
                "description": "SPI Loopback"
              },
              "SPLP2": {
                "bit": 1,
                "description": "SPI Loopback 2"
              },
              "MOIFV": {
                "bit": 4,
                "description": "MOSI Idle Fixed Value"
              },
              "MOIFE": {
                "bit": 5,
                "description": "MOSI Idle Value Fixing Enable"
              }
            },
            "SPSR": {
              "OVRF": {
                "bit": 0,
                "description": "Overrun Error Flag"
              },
              "IDLNF": {
                "bit": 1,
                "description": "SPI Idle Flag"
              },
              "MODF": {
                "bit": 2,
                "description": "Mode Fault Error Flag"
              },
              "PERF": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "UDRF": {
                "bit": 4,
                "description": "Underrun Error Flag"
              },
              "SPTEF": {
                "bit": 5,
                "description": "SPI Transmit Buffer Empty Flag"
              },
              "SPRF": {
                "bit": 7,
                "description": "SPI Receive Buffer Full Flag"
              }
            },
            "SPDCR": {
              "SPRDTD": {
                "bit": 4,
                "description": "SPI Receive/Transmit Data Select"
              },
              "SPLW": {
                "bit": 5,
                "description": "SPI Word Access/Halfword Access Specification"
              },
              "SPBYT": {
                "bit": 6,
                "description": "SPI Byte Access Specification"
              }
            },
            "SPCKD": {
              "SCKDL": {
                "bit": 0,
                "description": "RSPCK Delay Setting",
                "width": 3
              }
            },
            "SSLND": {
              "SLNDL": {
                "bit": 0,
                "description": "SSL Negation Delay Setting",
                "width": 3
              }
            },
            "SPND": {
              "SPNDL": {
                "bit": 0,
                "description": "SPI Next-Access Delay Setting",
                "width": 3
              }
            },
            "SPCR2": {
              "SPPE": {
                "bit": 0,
                "description": "Parity Enable"
              },
              "SPOE": {
                "bit": 1,
                "description": "Parity Mode"
              },
              "SPIIE": {
                "bit": 2,
                "description": "SPI Idle Interrupt Enable"
              },
              "PTE": {
                "bit": 3,
                "description": "Parity Self-Testing"
              },
              "SCKASE": {
                "bit": 4,
                "description": "RSPCK Auto-Stop Function Enable"
              }
            },
            "SPCMD0": {
              "CPHA": {
                "bit": 0,
                "description": "RSPCK Phase Setting"
              },
              "CPOL": {
                "bit": 1,
                "description": "RSPCK Polarity Setting"
              },
              "BRDV": {
                "bit": 2,
                "description": "Bit Rate Division Setting",
                "width": 2
              },
              "SSLA": {
                "bit": 4,
                "description": "SSL Signal Assertion Setting",
                "width": 3
              },
              "SPB": {
                "bit": 8,
                "description": "SPI Data Length Setting",
                "width": 4
              },
              "LSBF": {
                "bit": 12,
                "description": "SPI LSB First"
              },
              "SPNDEN": {
                "bit": 13,
                "description": "SPI Next-Access Delay Enable"
              },
              "SLNDEN": {
                "bit": 14,
                "description": "SSL Negation Delay Setting Enable"
              },
              "SCKDEN": {
                "bit": 15,
                "description": "RSPCK Delay Setting Enable"
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "CRCCR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC Control Register 0"
            },
            "CRCCR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC Control Register 1"
            },
            "CRCDIR": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Data Input Register"
            },
            "CRCDIR_BY": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC Data Input Register"
            },
            "CRCDOR": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Data Output Register"
            },
            "CRCDOR_HA": {
              "offset": "0x08",
              "size": 16,
              "description": "CRC Data Output Register"
            },
            "CRCDOR_BY": {
              "offset": "0x08",
              "size": 8,
              "description": "CRC Data Output Register"
            },
            "CRCSAR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Snoop Address Register"
            }
          },
          "bits": {
            "CRCCR0": {
              "GPS": {
                "bit": 0,
                "description": "CRC Generating Polynomial Switching",
                "width": 3
              },
              "LMS": {
                "bit": 6,
                "description": "CRC Calculation Switching"
              },
              "DORCLR": {
                "bit": 7,
                "description": "CRCDOR/CRCDOR_HA/CRCDOR_BY Register Clear"
              }
            },
            "CRCCR1": {
              "CRCSWR": {
                "bit": 6,
                "description": "Snoop-On-Write/Read Switch"
              },
              "CRCSEN": {
                "bit": 7,
                "description": "Snoop Enable"
              }
            },
            "CRCSAR": {
              "CRCSA": {
                "bit": 0,
                "description": "Register Snoop Address",
                "width": 14
              }
            }
          }
        },
        "GPT320": {
          "instances": [
            {
              "name": "GPT320",
              "base": "0x40078000"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            }
          },
          "bits": {
            "GTWP": {
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              },
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              }
            },
            "GTSTR": {
              "CSTRT0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              }
            },
            "GTSTP": {
              "CSTOP0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              }
            },
            "GTCLR": {
              "CCLR0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              }
            },
            "GTSSR": {
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "CST": {
                "bit": 0,
                "description": "Count Start"
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "TPCS": {
                "bit": 24,
                "description": "Timer Prescaler Select",
                "width": 3
              }
            },
            "GTUDDTYC": {
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCnA Output Duty Setting",
                "width": 2
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCnA Output Duty Setting"
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCnA Output Value Selecting after Releasing 0%/100% Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCnB Output Duty Setting",
                "width": 2
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCnB Output Duty Setting"
              },
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCnB Output Value Selecting after Releasing 0%/100% Duty Setting"
              }
            },
            "GTIOR": {
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCnA Pin Function Select",
                "width": 5
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCnA Pin Output Value Setting at the Count Stop"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCnA Pin Output Setting at the Start/Stop Count"
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCnA Pin Output Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCnA Pin Disable Value Setting",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCnB Pin Function Select",
                "width": 5
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCnB Pin Output Value Setting at the Count Stop"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCnB Pin Output Setting at the Start/Stop Count"
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCnB Pin Output Enable"
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCnB Pin Disable Value Setting",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              }
            },
            "GTINTAD": {
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              }
            },
            "GTST": {
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFPO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Flag"
              },
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Flag"
              }
            },
            "GTBER": {
              "BD0": {
                "bit": 0,
                "description": "GTCCR Buffer Operation Disable"
              },
              "BD1": {
                "bit": 1,
                "description": "GTPR Buffer Operation Disable"
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer Operation"
              }
            },
            "GTDTCR": {
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              }
            }
          }
        },
        "GPT321": {
          "instances": [
            {
              "name": "GPT321",
              "base": "0x40078100"
            }
          ],
          "registers": {}
        },
        "GPT322": {
          "instances": [
            {
              "name": "GPT322",
              "base": "0x40078200"
            }
          ],
          "registers": {}
        },
        "GPT323": {
          "instances": [
            {
              "name": "GPT323",
              "base": "0x40078300"
            }
          ],
          "registers": {}
        },
        "GPT164": {
          "instances": [
            {
              "name": "GPT164",
              "base": "0x40078400"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            }
          },
          "bits": {
            "GTWP": {
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              },
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              }
            },
            "GTSTR": {
              "CSTRT0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              }
            },
            "GTSTP": {
              "CSTOP0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              }
            },
            "GTCLR": {
              "CCLR0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              }
            },
            "GTSSR": {
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "CST": {
                "bit": 0,
                "description": "Count Start"
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "TPCS": {
                "bit": 24,
                "description": "Timer Prescaler Select",
                "width": 3
              }
            },
            "GTUDDTYC": {
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCnA Output Duty Setting",
                "width": 2
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCnA Output Duty Setting"
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCnA Output Value Selecting after Releasing 0%/100% Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCnB Output Duty Setting",
                "width": 2
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCnB Output Duty Setting"
              },
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCnB Output Value Selecting after Releasing 0%/100% Duty Setting"
              }
            },
            "GTIOR": {
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCnA Pin Function Select",
                "width": 5
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCnA Pin Output Value Setting at the Count Stop"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCnA Pin Output Setting at the Start/Stop Count"
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCnA Pin Output Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCnA Pin Disable Value Setting",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCnB Pin Function Select",
                "width": 5
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCnB Pin Output Value Setting at the Count Stop"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCnB Pin Output Setting at the Start/Stop Count"
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCnB Pin Output Enable"
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCnB Pin Disable Value Setting",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              }
            },
            "GTINTAD": {
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              }
            },
            "GTST": {
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFPO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Flag"
              },
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Flag"
              }
            },
            "GTBER": {
              "BD0": {
                "bit": 0,
                "description": "GTCCR Buffer Operation Disable"
              },
              "BD1": {
                "bit": 1,
                "description": "GTPR Buffer Operation Disable"
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer Operation"
              }
            },
            "GTDTCR": {
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              }
            }
          }
        },
        "GPT165": {
          "instances": [
            {
              "name": "GPT165",
              "base": "0x40078500"
            }
          ],
          "registers": {}
        },
        "GPT166": {
          "instances": [
            {
              "name": "GPT166",
              "base": "0x40078600"
            }
          ],
          "registers": {}
        },
        "GPT167": {
          "instances": [
            {
              "name": "GPT167",
              "base": "0x40078700"
            }
          ],
          "registers": {}
        },
        "GPT168": {
          "instances": [
            {
              "name": "GPT168",
              "base": "0x40078800"
            }
          ],
          "registers": {}
        },
        "GPT169": {
          "instances": [
            {
              "name": "GPT169",
              "base": "0x40078900"
            }
          ],
          "registers": {}
        },
        "GPT": {
          "instances": [
            {
              "name": "GPT_OPS",
              "base": "0x40078FF0"
            }
          ],
          "registers": {
            "OPSCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Output Phase Switching Control Register"
            }
          },
          "bits": {
            "OPSCR": {
              "UF": {
                "bit": 0,
                "description": "UF"
              },
              "VF": {
                "bit": 1,
                "description": "VF"
              },
              "WF": {
                "bit": 2,
                "description": "WF"
              },
              "U": {
                "bit": 4,
                "description": "Input U-Phase Monitor"
              },
              "V": {
                "bit": 5,
                "description": "Input V-Phase Monitor"
              },
              "W": {
                "bit": 6,
                "description": "Input W-Phase Monitor"
              },
              "EN": {
                "bit": 8,
                "description": "Output Phase Enable"
              },
              "FB": {
                "bit": 16,
                "description": "External Feedback Signal Enable"
              },
              "P": {
                "bit": 17,
                "description": "Positive-Phase Output (P) Control"
              },
              "N": {
                "bit": 18,
                "description": "Negative-Phase Output (N) Control"
              },
              "INV": {
                "bit": 19,
                "description": "Output Phase Invert Control"
              },
              "RV": {
                "bit": 20,
                "description": "Output Phase Rotation Direction Reversal Control"
              },
              "ALIGN": {
                "bit": 21,
                "description": "Input Phase Alignment"
              },
              "GRP": {
                "bit": 24,
                "description": "Output Disabled Source Selection",
                "width": 2
              },
              "GODF": {
                "bit": 26,
                "description": "Group Output Disable Function"
              },
              "NFEN": {
                "bit": 29,
                "description": "External Input Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "External Input Noise Filter Clock Selection",
                "width": 2
              }
            }
          }
        },
        "KINT": {
          "instances": [
            {
              "name": "KINT",
              "base": "0x40080000"
            }
          ],
          "registers": {
            "KRCTL": {
              "offset": "0x00",
              "size": 8,
              "description": "Key Return Control Register"
            },
            "KRF": {
              "offset": "0x04",
              "size": 8,
              "description": "Key Return Flag Register"
            },
            "KRM": {
              "offset": "0x08",
              "size": 8,
              "description": "Key Return Mode Register"
            }
          },
          "bits": {
            "KRCTL": {
              "KREG": {
                "bit": 0,
                "description": "Detection Edge Selection (KR00 to KR07 pins)"
              },
              "KRMD": {
                "bit": 7,
                "description": "Usage of Key Interrupt Flags (KRF.KIF0 to KRF.KIF7)"
              }
            },
            "KRF": {
              "KIF0": {
                "bit": 0,
                "description": "Key Interrupt Flag n"
              },
              "KIF1": {
                "bit": 1,
                "description": "Key Interrupt Flag n"
              },
              "KIF2": {
                "bit": 2,
                "description": "Key Interrupt Flag n"
              },
              "KIF3": {
                "bit": 3,
                "description": "Key Interrupt Flag n"
              },
              "KIF4": {
                "bit": 4,
                "description": "Key Interrupt Flag n"
              },
              "KIF5": {
                "bit": 5,
                "description": "Key Interrupt Flag n"
              },
              "KIF6": {
                "bit": 6,
                "description": "Key Interrupt Flag n"
              },
              "KIF7": {
                "bit": 7,
                "description": "Key Interrupt Flag n"
              }
            },
            "KRM": {
              "KIMC0": {
                "bit": 0,
                "description": "Key Interrupt Mode Control n"
              },
              "KIMC1": {
                "bit": 1,
                "description": "Key Interrupt Mode Control n"
              },
              "KIMC2": {
                "bit": 2,
                "description": "Key Interrupt Mode Control n"
              },
              "KIMC3": {
                "bit": 3,
                "description": "Key Interrupt Mode Control n"
              },
              "KIMC4": {
                "bit": 4,
                "description": "Key Interrupt Mode Control n"
              },
              "KIMC5": {
                "bit": 5,
                "description": "Key Interrupt Mode Control n"
              },
              "KIMC6": {
                "bit": 6,
                "description": "Key Interrupt Mode Control n"
              },
              "KIMC7": {
                "bit": 7,
                "description": "Key Interrupt Mode Control n"
              }
            }
          }
        },
        "CTSU": {
          "instances": [
            {
              "name": "CTSU",
              "base": "0x40082000"
            }
          ],
          "registers": {
            "CTSUCRA": {
              "offset": "0x00",
              "size": 32,
              "description": "CTSU Control Register A"
            },
            "CTSUCRAL": {
              "offset": "0x00",
              "size": 16,
              "description": "CTSU Control Register A"
            },
            "CTSUCR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CTSU Control Register A"
            },
            "CTSUCR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CTSU Control Register A"
            },
            "CTSUCR2": {
              "offset": "0x02",
              "size": 8,
              "description": "CTSU Control Register A"
            },
            "CTSUCR3": {
              "offset": "0x03",
              "size": 8,
              "description": "CTSU Control Register A"
            },
            "CTSUCRB": {
              "offset": "0x04",
              "size": 32,
              "description": "CTSU Control Register B"
            },
            "CTSUCRBL": {
              "offset": "0x04",
              "size": 16,
              "description": "CTSU Control Register B"
            },
            "CTSUSDPRS": {
              "offset": "0x04",
              "size": 8,
              "description": "CTSU Control Register B"
            },
            "CTSUSST": {
              "offset": "0x05",
              "size": 8,
              "description": "CTSU Control Register B"
            },
            "CTSUCRBH": {
              "offset": "0x06",
              "size": 16,
              "description": "CTSU Control Register B"
            },
            "CTSUDCLKC": {
              "offset": "0x07",
              "size": 8,
              "description": "CTSU Control Register B"
            },
            "CTSUMCH": {
              "offset": "0x08",
              "size": 32,
              "description": "CTSU Measurement Channel Register"
            },
            "CTSUMCHL": {
              "offset": "0x08",
              "size": 16,
              "description": "CTSU Measurement Channel Register"
            },
            "CTSUMCH0": {
              "offset": "0x08",
              "size": 8,
              "description": "CTSU Measurement Channel Register"
            },
            "CTSUMCH1": {
              "offset": "0x09",
              "size": 8,
              "description": "CTSU Measurement Channel Register"
            },
            "CTSUMCHH": {
              "offset": "0x0A",
              "size": 16,
              "description": "CTSU Measurement Channel Register"
            },
            "CTSUMFAF": {
              "offset": "0x0A",
              "size": 8,
              "description": "CTSU Measurement Channel Register"
            },
            "CTSUCHACA": {
              "offset": "0x0C",
              "size": 32,
              "description": "CTSU Channel Enable Control Register A"
            },
            "CTSUCHACAL": {
              "offset": "0x0C",
              "size": 16,
              "description": "CTSU Channel Enable Control Register A"
            },
            "CTSUCHAC0": {
              "offset": "0x0C",
              "size": 8,
              "description": "CTSU Channel Enable Control Register A"
            },
            "CTSUCHAC1": {
              "offset": "0x0D",
              "size": 8,
              "description": "CTSU Channel Enable Control Register A"
            },
            "CTSUCHACAH": {
              "offset": "0x0E",
              "size": 16,
              "description": "CTSU Channel Enable Control Register A"
            },
            "CTSUCHAC2": {
              "offset": "0x0E",
              "size": 8,
              "description": "CTSU Channel Enable Control Register A"
            },
            "CTSUCHAC3": {
              "offset": "0x0F",
              "size": 8,
              "description": "CTSU Channel Enable Control Register A"
            },
            "CTSUCHACB": {
              "offset": "0x10",
              "size": 32,
              "description": "CTSU Channel Enable Control Register B"
            },
            "CTSUCHACBL": {
              "offset": "0x10",
              "size": 16,
              "description": "CTSU Channel Enable Control Register B"
            },
            "CTSUCHAC4": {
              "offset": "0x10",
              "size": 8,
              "description": "CTSU Channel Enable Control Register B"
            },
            "CTSUCHTRCA": {
              "offset": "0x14",
              "size": 32,
              "description": "CTSU Channel Transmit/Receive Control Register A"
            },
            "CTSUCHTRCAL": {
              "offset": "0x14",
              "size": 16,
              "description": "CTSU Channel Transmit/Receive Control Register A"
            },
            "CTSUCHTRC0": {
              "offset": "0x14",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register A"
            },
            "CTSUCHTRC1": {
              "offset": "0x15",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register A"
            },
            "CTSUCHTRCAH": {
              "offset": "0x16",
              "size": 16,
              "description": "CTSU Channel Transmit/Receive Control Register A"
            },
            "CTSUCHTRC2": {
              "offset": "0x16",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register A"
            },
            "CTSUCHTRC3": {
              "offset": "0x17",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register A"
            },
            "CTSUCHTRCB": {
              "offset": "0x18",
              "size": 32,
              "description": "CTSU Channel Transmit/Receive Control Register B"
            },
            "CTSUCHTRCBL": {
              "offset": "0x18",
              "size": 16,
              "description": "CTSU Channel Transmit/Receive Control Register B"
            },
            "CTSUCHTRC4": {
              "offset": "0x18",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register B"
            },
            "CTSUSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "CTSU Status Register"
            },
            "CTSUSRL": {
              "offset": "0x1C",
              "size": 16,
              "description": "CTSU Status Register"
            },
            "CTSUSR0": {
              "offset": "0x1C",
              "size": 8,
              "description": "CTSU Status Register"
            },
            "CTSUST": {
              "offset": "0x1D",
              "size": 8,
              "description": "CTSU Status Register"
            },
            "CTSUSRH": {
              "offset": "0x1E",
              "size": 16,
              "description": "CTSU Status Register"
            },
            "CTSUSR2": {
              "offset": "0x1E",
              "size": 8,
              "description": "CTSU Status Register"
            },
            "CTSUSO": {
              "offset": "0x20",
              "size": 32,
              "description": "CTSU Sensor Offset Register"
            },
            "CTSUSO0": {
              "offset": "0x20",
              "size": 16,
              "description": "CTSU Sensor Offset Register"
            },
            "CTSUSO1": {
              "offset": "0x22",
              "size": 16,
              "description": "CTSU Sensor Offset Register"
            },
            "CTSUSCNT": {
              "offset": "0x24",
              "size": 32,
              "description": "CTSU Sensor Counter Register"
            },
            "CTSUSC": {
              "offset": "0x24",
              "size": 16,
              "description": "CTSU Sensor Counter Register"
            },
            "CTSUCALIB": {
              "offset": "0x28",
              "size": 32,
              "description": "CTSU Calibration Register"
            },
            "CTSUDBGR0": {
              "offset": "0x28",
              "size": 16,
              "description": "CTSU Calibration Register"
            },
            "CTSUDBGR1": {
              "offset": "0x2A",
              "size": 16,
              "description": "CTSU Calibration Register"
            },
            "CTSUSUCLKA": {
              "offset": "0x2C",
              "size": 32,
              "description": "CTSU Sensor Unit Clock Control Register A"
            },
            "CTSUSUCLK0": {
              "offset": "0x2C",
              "size": 16,
              "description": "CTSU Sensor Unit Clock Control Register A"
            },
            "CTSUSUCLK1": {
              "offset": "0x2E",
              "size": 16,
              "description": "CTSU Sensor Unit Clock Control Register A"
            },
            "CTSUSUCLKB": {
              "offset": "0x30",
              "size": 32,
              "description": "CTSU Sensor Unit Clock Control Register B"
            },
            "CTSUSUCLK2": {
              "offset": "0x30",
              "size": 16,
              "description": "CTSU Sensor Unit Clock Control Register B"
            },
            "CTSUSUCLK3": {
              "offset": "0x32",
              "size": 16,
              "description": "CTSU Sensor Unit Clock Control Register B"
            },
            "CTSUCFCCNT": {
              "offset": "0x34",
              "size": 32,
              "description": "CTSU CFC Counter Register"
            },
            "CTSUCFCCNTL": {
              "offset": "0x34",
              "size": 16,
              "description": "CTSU CFC Counter Register"
            }
          },
          "bits": {
            "CTSUCRA": {
              "STRT": {
                "bit": 0,
                "description": "CTSU Measurement Operation Start"
              },
              "CAP": {
                "bit": 1,
                "description": "CTSU Measurement Operation Start Trigger Select"
              },
              "SNZ": {
                "bit": 2,
                "description": "CTSU Wait State Power-Saving Enable"
              },
              "CFCON": {
                "bit": 3,
                "description": "CTSU CFC Power On Control"
              },
              "INIT": {
                "bit": 4,
                "description": "CTSU Control Block Initialization"
              },
              "PUMPON": {
                "bit": 5,
                "description": "CTSU Boost Circuit Control"
              },
              "TXVSEL": {
                "bit": 6,
                "description": "CTSU Transmission Power Supply Selection",
                "width": 2
              },
              "PON": {
                "bit": 8,
                "description": "CTSU Power On Control"
              },
              "CSW": {
                "bit": 9,
                "description": "TSCAP Pin Enable"
              },
              "ATUNE0": {
                "bit": 10,
                "description": "CTSU Power Supply Operating Mode Setting"
              },
              "ATUNE1": {
                "bit": 11,
                "description": "CTSU Current Range Adjustment"
              },
              "CLK": {
                "bit": 12,
                "description": "CTSU Operating Clock Select",
                "width": 2
              },
              "MD0": {
                "bit": 14,
                "description": "CTSU Measurement Mode Select 0"
              },
              "MD1": {
                "bit": 15,
                "description": "CTSU Measurement Mode Select 1"
              },
              "MD2": {
                "bit": 16,
                "description": "CTSU Measurement Mode Select 2"
              },
              "ATUNE2": {
                "bit": 17,
                "description": "CTSU Current Range Adjustment"
              },
              "LOAD": {
                "bit": 18,
                "description": "CTSU Load Control During Measurement",
                "width": 2
              },
              "POSEL": {
                "bit": 20,
                "description": "CTSU Non-Measured Channel Output Select",
                "width": 2
              },
              "SDPSEL": {
                "bit": 22,
                "description": "CTSU Sensor Drive Pulse Select"
              },
              "PCSEL": {
                "bit": 23,
                "description": "CTSU Boost Circuit Clock Select"
              },
              "STCLK": {
                "bit": 24,
                "description": "CTSU STCLK Select",
                "width": 6
              },
              "DCMODE": {
                "bit": 30,
                "description": "CTSU Current Measurement Mode Select"
              },
              "DCBACK": {
                "bit": 31,
                "description": "CTSU Current Measurement Feedback Select"
              }
            },
            "CTSUCRB": {
              "PRRATIO": {
                "bit": 0,
                "description": "Frequency of Drive Pulse Phase Control",
                "width": 4
              },
              "PRMODE": {
                "bit": 4,
                "description": "Phase Control Period",
                "width": 2
              },
              "SOFF": {
                "bit": 6,
                "description": "High-Pass Noise Reduction Function Disable"
              },
              "PROFF": {
                "bit": 7,
                "description": "Drive Pulse Phase Control"
              },
              "SST": {
                "bit": 8,
                "description": "Wait Time Sensor Stabilization",
                "width": 8
              },
              "SSMOD": {
                "bit": 24,
                "description": "Spread Spectrum Modulation Frequency",
                "width": 3
              },
              "SSCNT": {
                "bit": 28,
                "description": "Adjusting the SUCLK frequency",
                "width": 2
              }
            },
            "CTSUMCH": {
              "MCH0": {
                "bit": 0,
                "description": "CTSU Measurement Channel 0",
                "width": 6
              },
              "MCH1": {
                "bit": 8,
                "description": "CTSU Measurement Channel 1",
                "width": 6
              },
              "MCA0": {
                "bit": 16,
                "description": "Multiple Clocks Control"
              },
              "MCA1": {
                "bit": 17,
                "description": "Multiple Clocks Control"
              },
              "MCA2": {
                "bit": 18,
                "description": "Multiple Clocks Control"
              },
              "MCA3": {
                "bit": 19,
                "description": "Multiple Clocks Control"
              }
            },
            "CTSUCHACA": {
              "CHAC00": {
                "bit": 0,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC02": {
                "bit": 2,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC04": {
                "bit": 4,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC05": {
                "bit": 5,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC06": {
                "bit": 6,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC07": {
                "bit": 7,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC08": {
                "bit": 8,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC09": {
                "bit": 9,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC10": {
                "bit": 10,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC11": {
                "bit": 11,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC12": {
                "bit": 12,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC13": {
                "bit": 13,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC14": {
                "bit": 14,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC15": {
                "bit": 15,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC16": {
                "bit": 16,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC17": {
                "bit": 17,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC18": {
                "bit": 18,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC21": {
                "bit": 21,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC22": {
                "bit": 22,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC23": {
                "bit": 23,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC24": {
                "bit": 24,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC25": {
                "bit": 25,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC26": {
                "bit": 26,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC27": {
                "bit": 27,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC28": {
                "bit": 28,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC29": {
                "bit": 29,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC30": {
                "bit": 30,
                "description": "CTSU Channel Enable Control A"
              },
              "CHAC31": {
                "bit": 31,
                "description": "CTSU Channel Enable Control A"
              }
            },
            "CTSUCHACB": {
              "CHAC32": {
                "bit": 0,
                "description": "CTSU Channel Enable Control B"
              },
              "CHAC33": {
                "bit": 1,
                "description": "CTSU Channel Enable Control B"
              },
              "CHAC34": {
                "bit": 2,
                "description": "CTSU Channel Enable Control B"
              },
              "CHAC35": {
                "bit": 3,
                "description": "CTSU Channel Enable Control B"
              }
            },
            "CTSUCHTRCA": {
              "CHTRC00": {
                "bit": 0,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC02": {
                "bit": 2,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC04": {
                "bit": 4,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC05": {
                "bit": 5,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC06": {
                "bit": 6,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC07": {
                "bit": 7,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC08": {
                "bit": 8,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC09": {
                "bit": 9,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC10": {
                "bit": 10,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC11": {
                "bit": 11,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC12": {
                "bit": 12,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC13": {
                "bit": 13,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC14": {
                "bit": 14,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC15": {
                "bit": 15,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC16": {
                "bit": 16,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC17": {
                "bit": 17,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC18": {
                "bit": 18,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC21": {
                "bit": 21,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC22": {
                "bit": 22,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC23": {
                "bit": 23,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC24": {
                "bit": 24,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC25": {
                "bit": 25,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC26": {
                "bit": 26,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC27": {
                "bit": 27,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC28": {
                "bit": 28,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC29": {
                "bit": 29,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC30": {
                "bit": 30,
                "description": "CTSU Channel Transmit/Receive Control A"
              },
              "CHTRC31": {
                "bit": 31,
                "description": "CTSU Channel Transmit/Receive Control A"
              }
            },
            "CTSUCHTRCB": {
              "CHTRC32": {
                "bit": 0,
                "description": "CTSU Channel Transmit/Receive Control B"
              },
              "CHTRC33": {
                "bit": 1,
                "description": "CTSU Channel Transmit/Receive Control B"
              },
              "CHTRC34": {
                "bit": 2,
                "description": "CTSU Channel Transmit/Receive Control B"
              },
              "CHTRC35": {
                "bit": 3,
                "description": "CTSU Channel Transmit/Receive Control B"
              }
            },
            "CTSUSR": {
              "MFC": {
                "bit": 0,
                "description": "CTSU Multi-Clock Counter",
                "width": 2
              },
              "ICOMPRST": {
                "bit": 5,
                "description": "CTSU CTSUICOMP1 Flag Reset"
              },
              "ICOMP1": {
                "bit": 6,
                "description": "CTSU Sense Current Error Monitor"
              },
              "ICOMP0": {
                "bit": 7,
                "description": "TSCAP Voltage Error Monitor"
              },
              "STC": {
                "bit": 8,
                "description": "CTSU Measurement Status Counter",
                "width": 3
              },
              "DTSR": {
                "bit": 12,
                "description": "CTSU Data Transfer Status Flag"
              },
              "SENSOVF": {
                "bit": 13,
                "description": "CTSU Sensor Counter Overflow Flag"
              },
              "SUOVF": {
                "bit": 14,
                "description": "CTSU SUCLK Counter Overflow Flag"
              },
              "PS": {
                "bit": 15,
                "description": "CTSU Mutual Capacitance Status Flag"
              },
              "CFCRDCH": {
                "bit": 16,
                "description": "CTSU CFC Read Channel Select",
                "width": 6
              }
            },
            "CTSUSO": {
              "SO": {
                "bit": 0,
                "description": "CTSU Sensor Offset Adjustment",
                "width": 10
              },
              "SNUM": {
                "bit": 10,
                "description": "CTSU Measurement Count Setting",
                "width": 8
              },
              "SSDIV": {
                "bit": 20,
                "description": "Spread Spectrum Frequency",
                "width": 4
              },
              "SDPA": {
                "bit": 24,
                "description": "CTSU Base Clock Setting",
                "width": 8
              }
            },
            "CTSUSCNT": {
              "SENSCNT": {
                "bit": 0,
                "description": "CTSU Sensor Counter",
                "width": 16
              },
              "SUCKCNT": {
                "bit": 16,
                "description": "CTSU SUCLK Counter",
                "width": 16
              }
            },
            "CTSUCALIB": {
              "TSOD": {
                "bit": 2,
                "description": "TS Pin Fixed Output"
              },
              "DRV": {
                "bit": 3,
                "description": "Power Supply Calibration Select"
              },
              "CLKSEL": {
                "bit": 4,
                "description": "Observation Clock Select",
                "width": 2
              },
              "SUCLKEN": {
                "bit": 6,
                "description": "SUCLK Forced Oscillation Control"
              },
              "TSOC": {
                "bit": 7,
                "description": "Switched Capacitor Operation Calibration Select Bit"
              },
              "CNTRDSEL": {
                "bit": 8,
                "description": "Read Count Select of Sensor Counter"
              },
              "IOC": {
                "bit": 9,
                "description": "TS Pin Fixed Output Value Set"
              },
              "CFCRDMD": {
                "bit": 10,
                "description": "CFC Counter Read Mode Select"
              },
              "DCOFF": {
                "bit": 11,
                "description": "Down Converter Control"
              },
              "CFCSEL": {
                "bit": 16,
                "description": "Observation CFC Clock Select",
                "width": 6
              },
              "CFCMODE": {
                "bit": 22,
                "description": "CFC Oscillator Calibration Mode Select"
              },
              "DACMSEL": {
                "bit": 24,
                "description": "Current Offset DAC Current Matrix Calibration Select"
              },
              "DACCARRY": {
                "bit": 25,
                "description": "Offset Current Adjustment for Calibration"
              },
              "SUMSEL": {
                "bit": 26,
                "description": "Current Control Oscillator Input Current Matrix Calibration Select"
              },
              "SUCARRY": {
                "bit": 27,
                "description": "Current Control Oscillator Input Current Adjustment for SUCLK"
              },
              "DACCLK": {
                "bit": 28,
                "description": "Modulation Clock Select for Offset Current Circuits"
              },
              "CCOCLK": {
                "bit": 29,
                "description": "Modulation Clock Select for Current Controlled Oscillator Input Current of SUCLK"
              },
              "CCOCALIB": {
                "bit": 30,
                "description": "Calibration Selection of Current Controlled Oscillator for Measurement"
              },
              "TXREV": {
                "bit": 31,
                "description": "Transmit Pin Inverted Output"
              }
            },
            "CTSUSUCLKB": {
              "SUADJ2": {
                "bit": 0,
                "description": "CTSU SUCLK Frequency Adjustment",
                "width": 8
              },
              "SUMULTI2": {
                "bit": 8,
                "description": "CTSU SUCLK Multiplier Rate Setting",
                "width": 8
              },
              "SUADJ3": {
                "bit": 16,
                "description": "CTSU SUCLK Frequency Adjustment",
                "width": 8
              },
              "SUMULTI3": {
                "bit": 24,
                "description": "CTSU SUCLK Multiplier Rate Setting",
                "width": 8
              }
            },
            "CTSUCFCCNT": {
              "CFCCNT": {
                "bit": 0,
                "description": "CTSU CFC Counter",
                "width": 16
              }
            }
          }
        },
        "AGT0": {
          "instances": [
            {
              "name": "AGT0",
              "base": "0x40084000"
            }
          ],
          "registers": {
            "AGT": {
              "offset": "0x00",
              "size": 16,
              "description": "AGT Counter Register"
            },
            "AGTCMA": {
              "offset": "0x02",
              "size": 16,
              "description": "AGT Compare Match A Register"
            },
            "AGTCMB": {
              "offset": "0x04",
              "size": 16,
              "description": "AGT Compare Match B Register"
            },
            "AGTCR": {
              "offset": "0x08",
              "size": 8,
              "description": "AGT Control Register"
            },
            "AGTMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "AGT Mode Register 1"
            },
            "AGTMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "AGT Mode Register 2"
            },
            "AGTIOC": {
              "offset": "0x0C",
              "size": 8,
              "description": "AGT I/O Control Register"
            },
            "AGTISR": {
              "offset": "0x0D",
              "size": 8,
              "description": "AGT Event Pin Select Register"
            },
            "AGTCMSR": {
              "offset": "0x0E",
              "size": 8,
              "description": "AGT Compare Match Function Select Register"
            },
            "AGTIOSEL": {
              "offset": "0x0F",
              "size": 8,
              "description": "AGT Pin Select Register"
            }
          },
          "bits": {
            "AGTCR": {
              "TSTART": {
                "bit": 0,
                "description": "AGT Count Start"
              },
              "TCSTF": {
                "bit": 1,
                "description": "AGT Count Status Flag"
              },
              "TSTOP": {
                "bit": 2,
                "description": "AGT Count Forced Stop"
              },
              "TEDGF": {
                "bit": 4,
                "description": "Active Edge Judgment Flag"
              },
              "TUNDF": {
                "bit": 5,
                "description": "Underflow Flag"
              },
              "TCMAF": {
                "bit": 6,
                "description": "Compare Match A Flag"
              },
              "TCMBF": {
                "bit": 7,
                "description": "Compare Match B Flag"
              }
            },
            "AGTMR1": {
              "TMOD": {
                "bit": 0,
                "description": "Operating Mode",
                "width": 3
              },
              "TEDGPL": {
                "bit": 3,
                "description": "Edge Polarity"
              },
              "TCK": {
                "bit": 4,
                "description": "Count Source",
                "width": 3
              }
            },
            "AGTMR2": {
              "CKS": {
                "bit": 0,
                "description": "AGTLCLK or AGTSCLK Count Source Clock Frequency Division Ratio",
                "width": 3
              },
              "LPM": {
                "bit": 7,
                "description": "Low Power Mode"
              }
            },
            "AGTIOC": {
              "TEDGSEL": {
                "bit": 0,
                "description": "I/O Polarity Switch"
              },
              "TOE": {
                "bit": 2,
                "description": "AGTOn pin Output Enable"
              },
              "TIPF": {
                "bit": 4,
                "description": "Input Filter",
                "width": 2
              },
              "TIOGT": {
                "bit": 6,
                "description": "Count Control",
                "width": 2
              }
            },
            "AGTISR": {
              "EEPS": {
                "bit": 2,
                "description": "AGTEEn Polarity Selection"
              }
            },
            "AGTCMSR": {
              "TCMEA": {
                "bit": 0,
                "description": "AGT Compare Match A Register Enable"
              },
              "TOEA": {
                "bit": 1,
                "description": "AGTOAn Pin Output Enable"
              },
              "TOPOLA": {
                "bit": 2,
                "description": "AGTOAn Pin Polarity Select"
              },
              "TCMEB": {
                "bit": 4,
                "description": "AGT Compare Match B Register Enable"
              },
              "TOEB": {
                "bit": 5,
                "description": "AGTOBn Pin Output Enable"
              },
              "TOPOLB": {
                "bit": 6,
                "description": "AGTOBn Pin Polarity Select"
              }
            },
            "AGTIOSEL": {
              "SEL": {
                "bit": 0,
                "description": "AGTIOn Pin Select",
                "width": 2
              },
              "TIES": {
                "bit": 4,
                "description": "AGTIOn Pin Input Enable"
              }
            }
          }
        },
        "AGT1": {
          "instances": [
            {
              "name": "AGT1",
              "base": "0x40084100"
            }
          ],
          "registers": {}
        },
        "ACMPLP": {
          "instances": [
            {
              "name": "ACMPLP",
              "base": "0x40085E00"
            }
          ],
          "registers": {
            "COMPMDR": {
              "offset": "0x00",
              "size": 8,
              "description": "ACMPLP Mode Setting Register"
            },
            "COMPFIR": {
              "offset": "0x01",
              "size": 8,
              "description": "ACMPLP Filter Control Register"
            },
            "COMPOCR": {
              "offset": "0x02",
              "size": 8,
              "description": "ACMPLP Output Control Register"
            }
          },
          "bits": {
            "COMPMDR": {
              "C0ENB": {
                "bit": 0,
                "description": "ACMPLP0 Operation Enable"
              },
              "C0WDE": {
                "bit": 1,
                "description": "ACMPLP0 Window Function Mode Enable"
              },
              "C0VRF": {
                "bit": 2,
                "description": "ACMPLP0 Reference Voltage Selection"
              },
              "C0MON": {
                "bit": 3,
                "description": "ACMPLP0 Monitor Flag"
              },
              "C1ENB": {
                "bit": 4,
                "description": "ACMPLP1 Operation Enable"
              },
              "C1WDE": {
                "bit": 5,
                "description": "ACMPLP1 Window Function Mode Enable"
              },
              "C1VRF": {
                "bit": 6,
                "description": "ACMPLP1 Reference Voltage Selection"
              },
              "C1MON": {
                "bit": 7,
                "description": "ACMPLP1 Monitor Flag"
              }
            },
            "COMPFIR": {
              "C0FCK": {
                "bit": 0,
                "description": "ACMPLP0 Filter Select",
                "width": 2
              },
              "C0EPO": {
                "bit": 2,
                "description": "ACMPLP0 Edge Polarity Switching"
              },
              "C0EDG": {
                "bit": 3,
                "description": "ACMPLP0 Edge Detection Selection"
              },
              "C1FCK": {
                "bit": 4,
                "description": "ACMPLP1 Filter Select",
                "width": 2
              },
              "C1EPO": {
                "bit": 6,
                "description": "ACMPLP1 Edge Polarity Switching"
              },
              "C1EDG": {
                "bit": 7,
                "description": "ACMPLP1 Edge Detection Selection"
              }
            },
            "COMPOCR": {
              "C0OE": {
                "bit": 1,
                "description": "ACMPLP0 VCOUT Pin Output Enable"
              },
              "C0OP": {
                "bit": 2,
                "description": "ACMPLP0 VCOUT Output Polarity Selection"
              },
              "C1OE": {
                "bit": 5,
                "description": "ACMPLP1 VCOUT Pin Output Enable"
              },
              "C1OP": {
                "bit": 6,
                "description": "ACMPLP1 VCOUT Output Polarity Selection"
              },
              "SPDMD": {
                "bit": 7,
                "description": "ACMPLP0/ACMPLP1 Speed Selection"
              }
            }
          }
        },
        "FLCN": {
          "instances": [
            {
              "name": "FLCN",
              "base": "0x407EC000"
            }
          ],
          "registers": {
            "DFLCTL": {
              "offset": "0x90",
              "size": 8,
              "description": "Data Flash Control Register"
            },
            "FPMCR": {
              "offset": "0x100",
              "size": 8,
              "description": "Flash P/E Mode Control Register"
            },
            "FASR": {
              "offset": "0x104",
              "size": 8,
              "description": "Flash Area Select Register"
            },
            "FSARL": {
              "offset": "0x108",
              "size": 16,
              "description": "Flash Processing Start Address Register L"
            },
            "FSARH": {
              "offset": "0x110",
              "size": 16,
              "description": "Flash Processing Start Address Register H"
            },
            "FCR": {
              "offset": "0x114",
              "size": 8,
              "description": "Flash Control Register"
            },
            "FEARL": {
              "offset": "0x118",
              "size": 16,
              "description": "Flash Processing End Address Register L"
            },
            "FEARH": {
              "offset": "0x120",
              "size": 16,
              "description": "Flash Processing End Address Register H"
            },
            "FRESETR": {
              "offset": "0x124",
              "size": 8,
              "description": "Flash Reset Register"
            },
            "FSTATR1": {
              "offset": "0x12C",
              "size": 8,
              "description": "Flash Status Register 1"
            },
            "FWBL0": {
              "offset": "0x130",
              "size": 16,
              "description": "Flash Write Buffer Register L0"
            },
            "FWBH0": {
              "offset": "0x138",
              "size": 16,
              "description": "Flash Write Buffer Register H0"
            },
            "FPR": {
              "offset": "0x180",
              "size": 8,
              "description": "Protection Unlock Register"
            },
            "FPSR": {
              "offset": "0x184",
              "size": 8,
              "description": "Protection Unlock Status Register"
            },
            "FRBL0": {
              "offset": "0x188",
              "size": 16,
              "description": "Flash Read Buffer Register L0"
            },
            "FRBH0": {
              "offset": "0x190",
              "size": 16,
              "description": "Flash Read Buffer Register H0"
            },
            "FSCMR": {
              "offset": "0x1C0",
              "size": 16,
              "description": "Flash Start-Up Setting Monitor Register"
            },
            "FAWSMR": {
              "offset": "0x1C8",
              "size": 16,
              "description": "Flash Access Window Start Address Monitor Register"
            },
            "FAWEMR": {
              "offset": "0x1D0",
              "size": 16,
              "description": "Flash Access Window End Address Monitor Register"
            },
            "FISR": {
              "offset": "0x1D8",
              "size": 8,
              "description": "Flash Initial Setting Register"
            },
            "FEXCR": {
              "offset": "0x1DC",
              "size": 8,
              "description": "Flash Extra Area Control Register"
            },
            "FEAML": {
              "offset": "0x1E0",
              "size": 16,
              "description": "Flash Error Address Monitor Register L"
            },
            "FEAMH": {
              "offset": "0x1E8",
              "size": 16,
              "description": "Flash Error Address Monitor Register H"
            },
            "FSTATR2": {
              "offset": "0x1F0",
              "size": 16,
              "description": "Flash Status Register 2"
            },
            "TSCDR": {
              "offset": "0x228",
              "size": 32,
              "description": "Temperature Sensor Calibration Data Register"
            },
            "CTSUTRIMA": {
              "offset": "0x3A4",
              "size": 32,
              "description": "CTSU Trimming Register A"
            },
            "CTSUTRIMB": {
              "offset": "0x3A8",
              "size": 32,
              "description": "CTSU Trimming Register B"
            },
            "FENTRYR": {
              "offset": "0x3FB0",
              "size": 16,
              "description": "Flash P/E Mode Entry Register"
            },
            "FLDWAITR": {
              "offset": "0x3FC4",
              "size": 8,
              "description": "Memory Wait Cycle Control Register for Data Flash"
            },
            "PFBER": {
              "offset": "0x3FC8",
              "size": 8,
              "description": "Prefetch Buffer Enable Register"
            }
          },
          "bits": {
            "DFLCTL": {
              "DFLEN": {
                "bit": 0,
                "description": "Data Flash Access Enable"
              }
            },
            "FPMCR": {
              "FMS0": {
                "bit": 1,
                "description": "Flash Operating Mode Select 0"
              },
              "RPDIS": {
                "bit": 3,
                "description": "Code Flash P/E Disable"
              },
              "FMS1": {
                "bit": 4,
                "description": "Flash Operating Mode Select 1"
              }
            },
            "FASR": {
              "EXS": {
                "bit": 0,
                "description": "Extra Area Select"
              }
            },
            "FSARL": {
              "FSARL": {
                "bit": 0,
                "description": "Flash Processing Start Address L",
                "width": 16
              }
            },
            "FSARH": {
              "FSARH": {
                "bit": 0,
                "description": "Flash Processing Start Address H",
                "width": 16
              }
            },
            "FCR": {
              "CMD": {
                "bit": 0,
                "description": "Software Command Setting",
                "width": 4
              },
              "DRC": {
                "bit": 4,
                "description": "Data Read Completion"
              },
              "STOP": {
                "bit": 6,
                "description": "Forced Processing Stop"
              },
              "OPST": {
                "bit": 7,
                "description": "Processing Start"
              }
            },
            "FEARL": {
              "FEARL": {
                "bit": 0,
                "description": "Flash Processing End Address L",
                "width": 16
              }
            },
            "FEARH": {
              "FEARH": {
                "bit": 0,
                "description": "Flash Processing End Address H",
                "width": 16
              }
            },
            "FRESETR": {
              "FRESET": {
                "bit": 0,
                "description": "Software reset of the registers"
              }
            },
            "FSTATR1": {
              "DRRDY": {
                "bit": 1,
                "description": "Data Read Ready Flag"
              },
              "FRDY": {
                "bit": 6,
                "description": "Flash Ready Flag"
              },
              "EXRDY": {
                "bit": 7,
                "description": "Extra Area Ready Flag"
              }
            },
            "FWBL0": {
              "WDATA": {
                "bit": 0,
                "description": "Flash Write Buffer L0",
                "width": 16
              }
            },
            "FWBH0": {
              "WDATA": {
                "bit": 0,
                "description": "Flash Write Buffer H0",
                "width": 16
              }
            },
            "FPR": {
              "FPR": {
                "bit": 0,
                "description": "Protection Unlock",
                "width": 8
              }
            },
            "FPSR": {
              "PERR": {
                "bit": 0,
                "description": "Protect Error Flag"
              }
            },
            "FRBL0": {
              "RDATA": {
                "bit": 0,
                "description": "Flash Read Buffer L0",
                "width": 16
              }
            },
            "FRBH0": {
              "RDATA": {
                "bit": 0,
                "description": "Flash Read Buffer H0",
                "width": 16
              }
            },
            "FSCMR": {
              "SASMF": {
                "bit": 8,
                "description": "Startup Area Setting Monitor Flag"
              },
              "FSPR": {
                "bit": 14,
                "description": "Access Window Protection Flag"
              }
            },
            "FAWSMR": {
              "FAWS": {
                "bit": 0,
                "description": "Access Window Start Address",
                "width": 11
              },
              "FSPR": {
                "bit": 15,
                "description": "Access Window Protection Flag"
              }
            },
            "FAWEMR": {
              "FAWE": {
                "bit": 0,
                "description": "Access Window End Address",
                "width": 11
              },
              "SASMF": {
                "bit": 15,
                "description": "Startup Area Setting Monitor Flag"
              }
            },
            "FISR": {
              "PCKA": {
                "bit": 0,
                "description": "Flash-IF Clock Notification",
                "width": 6
              },
              "SAS": {
                "bit": 6,
                "description": "Startup Area Select",
                "width": 2
              }
            },
            "FEXCR": {
              "CMD": {
                "bit": 0,
                "description": "Software Command Setting",
                "width": 3
              },
              "OPST": {
                "bit": 7,
                "description": "Processing Start"
              }
            },
            "FEAML": {
              "FEAML": {
                "bit": 0,
                "description": "Flash Error Address Monitor Register L",
                "width": 16
              }
            },
            "FEAMH": {
              "FEAMH": {
                "bit": 0,
                "description": "Flash Error Address Monitor Register H",
                "width": 16
              }
            },
            "FSTATR2": {
              "ERERR": {
                "bit": 0,
                "description": "Erase Error Flag"
              },
              "PRGERR": {
                "bit": 1,
                "description": "Program Error Flag"
              },
              "PRGERR01": {
                "bit": 2,
                "description": "Program Error Flag 01"
              },
              "BCERR": {
                "bit": 3,
                "description": "Blank Check Error Flag"
              },
              "ILGLERR": {
                "bit": 4,
                "description": "Illegal Command Error Flag"
              },
              "EILGLERR": {
                "bit": 5,
                "description": "Extra Area Illegal Command Error Flag"
              }
            },
            "TSCDR": {
              "TSCDR": {
                "bit": 0,
                "description": "Temperature Sensor Calibration Data",
                "width": 16
              }
            },
            "CTSUTRIMA": {
              "RTRIM": {
                "bit": 0,
                "description": "CTSU Reference Resistance Adjustment",
                "width": 8
              },
              "DACTRIM": {
                "bit": 8,
                "description": "Linearity Adjustment of Offset Current",
                "width": 8
              },
              "SUADJD": {
                "bit": 16,
                "description": "CTSU SUCLK Frequency Adjustment",
                "width": 8
              },
              "SUADJTRIM": {
                "bit": 24,
                "description": "Coefficient of variation for the reference load resistance",
                "width": 8
              }
            },
            "CTSUTRIMB": {
              "TRESULT0": {
                "bit": 0,
                "description": "The coefficient of variation for the 7.5 k\u2126 reference load resistance is stored.",
                "width": 8
              },
              "TRESULT1": {
                "bit": 8,
                "description": "The coefficient of variation for the 15 k\u2126 reference load resistance is stored.",
                "width": 8
              },
              "TRESULT2": {
                "bit": 16,
                "description": "The coefficient of variation for the 30 k\u2126 reference load resistance is stored.",
                "width": 8
              },
              "TRESULT3": {
                "bit": 24,
                "description": "The coefficient of variation for the 60 k\u2126 reference load resistance is stored.",
                "width": 8
              }
            },
            "FENTRYR": {
              "FENTRY0": {
                "bit": 0,
                "description": "Code Flash P/E Mode Entry 0"
              },
              "FENTRYD": {
                "bit": 7,
                "description": "Data Flash P/E Mode Entry"
              },
              "FEKEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FLDWAITR": {
              "FLDWAIT1": {
                "bit": 0,
                "description": "Memory Wait Cycle Select for Data Flash"
              }
            },
            "PFBER": {
              "PFBE": {
                "bit": 0,
                "description": "Prefetch Buffer Enable bit"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 48,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "IEL0_IRQHandler"
          },
          {
            "number": 17,
            "name": "IEL1_IRQHandler"
          },
          {
            "number": 18,
            "name": "IEL2_IRQHandler"
          },
          {
            "number": 19,
            "name": "IEL3_IRQHandler"
          },
          {
            "number": 20,
            "name": "IEL4_IRQHandler"
          },
          {
            "number": 21,
            "name": "IEL5_IRQHandler"
          },
          {
            "number": 22,
            "name": "IEL6_IRQHandler"
          },
          {
            "number": 23,
            "name": "IEL7_IRQHandler"
          },
          {
            "number": 24,
            "name": "IEL8_IRQHandler"
          },
          {
            "number": 25,
            "name": "IEL9_IRQHandler"
          },
          {
            "number": 26,
            "name": "IEL10_IRQHandler"
          },
          {
            "number": 27,
            "name": "IEL11_IRQHandler"
          },
          {
            "number": 28,
            "name": "IEL12_IRQHandler"
          },
          {
            "number": 29,
            "name": "IEL13_IRQHandler"
          },
          {
            "number": 30,
            "name": "IEL14_IRQHandler"
          },
          {
            "number": 31,
            "name": "IEL15_IRQHandler"
          },
          {
            "number": 32,
            "name": "IEL16_IRQHandler"
          },
          {
            "number": 33,
            "name": "IEL17_IRQHandler"
          },
          {
            "number": 34,
            "name": "IEL18_IRQHandler"
          },
          {
            "number": 35,
            "name": "IEL19_IRQHandler"
          },
          {
            "number": 36,
            "name": "IEL20_IRQHandler"
          },
          {
            "number": 37,
            "name": "IEL21_IRQHandler"
          },
          {
            "number": 38,
            "name": "IEL22_IRQHandler"
          },
          {
            "number": 39,
            "name": "IEL23_IRQHandler"
          },
          {
            "number": 40,
            "name": "IEL24_IRQHandler"
          },
          {
            "number": 41,
            "name": "IEL25_IRQHandler"
          },
          {
            "number": 42,
            "name": "IEL26_IRQHandler"
          },
          {
            "number": 43,
            "name": "IEL27_IRQHandler"
          },
          {
            "number": 44,
            "name": "IEL28_IRQHandler"
          },
          {
            "number": 45,
            "name": "IEL29_IRQHandler"
          },
          {
            "number": 46,
            "name": "IEL30_IRQHandler"
          },
          {
            "number": 47,
            "name": "IEL31_IRQHandler"
          }
        ]
      }
    }
  }
}