

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_detect'
================================================================
* Date:           Sat Jun  1 06:31:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_detect  |        6|        6|         4|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.62>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%maxindex_1 = alloca i32 1" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 7 'alloca' 'maxindex_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv6_i = alloca i32 1"   --->   Operation 8 'alloca' 'conv6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 9 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%maxindex_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %maxindex"   --->   Operation 10 'read' 'maxindex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln26 = store i3 1, i3 %i_2" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 11 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %conv6_i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln23 = store i32 %maxindex_read, i32 %maxindex_1" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 13 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body22.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i3 %i_2" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%icmp_ln26 = icmp_eq  i3 %i, i3 5" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 16 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body22.i.split, void %_Z7Dense_1PfRfS_S_.exit.exitStub" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 17 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %i" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 18 'zext' 'zext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 19 [4/4] (5.19ns)   --->   "%conv_i = sitofp i32 %zext_ln29" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 19 'sitofp' 'conv_i' <Predicate = (!icmp_ln26)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln26 = add i3 %i, i3 1" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 20 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln26 = store i3 %add_ln26, i3 %i_2" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 21 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %i" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 22 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%out_Dense_addr = getelementptr i32 %out_Dense, i64 0, i64 %zext_ln26" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 23 'getelementptr' 'out_Dense_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.67ns)   --->   "%maxindex_2 = load i3 %out_Dense_addr" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 24 'load' 'maxindex_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 25 [3/4] (5.19ns)   --->   "%conv_i = sitofp i32 %zext_ln29" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 25 'sitofp' 'conv_i' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%maxindex_1_load = load i32 %maxindex_1" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 26 'load' 'maxindex_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.67ns)   --->   "%maxindex_2 = load i3 %out_Dense_addr" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 27 'load' 'maxindex_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 28 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %maxindex_2, i32 %maxindex_1_load" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 28 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [2/4] (5.19ns)   --->   "%conv_i = sitofp i32 %zext_ln29" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 29 'sitofp' 'conv_i' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%conv6_i_load = load i32 %conv6_i"   --->   Operation 55 'load' 'conv6_i_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %conv6_i_out, i32 %conv6_i_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%conv6_i_load_1 = load i32 %conv6_i" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 30 'load' 'conv6_i_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 31 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 33 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %maxindex_2" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 34 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 35 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 36 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %maxindex_1_load" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 37 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_1, i32 23, i32 30" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 38 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i32 %bitcast_ln27_1" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 39 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.76ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_s, i8 255" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 40 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.92ns)   --->   "%icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23 0" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 41 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 42 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.76ns)   --->   "%icmp_ln27_2 = icmp_ne  i8 %tmp_18, i8 255" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 43 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.92ns)   --->   "%icmp_ln27_3 = icmp_eq  i23 %trunc_ln27_1, i23 0" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 44 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27_1 = or i1 %icmp_ln27_3, i1 %icmp_ln27_2" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 45 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %maxindex_2, i32 %maxindex_1_load" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 46 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%and_ln27 = and i1 %tmp_19, i1 %or_ln27" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 47 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %and_ln27, i1 %or_ln27_1" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 48 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/4] (5.19ns)   --->   "%conv_i = sitofp i32 %zext_ln29" [Dense.cpp:29->CNN.cpp:51]   --->   Operation 49 'sitofp' 'conv_i' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.44ns)   --->   "%select_ln27 = select i1 %and_ln27_1, i32 %conv_i, i32 %conv6_i_load_1" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 50 'select' 'select_ln27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.44ns)   --->   "%maxindex_3 = select i1 %and_ln27_1, i32 %maxindex_2, i32 %maxindex_1_load" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 51 'select' 'maxindex_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln27 = store i32 %select_ln27, i32 %conv6_i" [Dense.cpp:27->CNN.cpp:51]   --->   Operation 52 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln23 = store i32 %maxindex_3, i32 %maxindex_1" [Dense.cpp:23->CNN.cpp:51]   --->   Operation 53 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body22.i" [Dense.cpp:26->CNN.cpp:51]   --->   Operation 54 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.624ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln26', Dense.cpp:26->CNN.cpp:51) of constant 1 on local variable 'i', Dense.cpp:26->CNN.cpp:51 [8]  (0.427 ns)
	'load' operation 3 bit ('i', Dense.cpp:26->CNN.cpp:51) on local variable 'i', Dense.cpp:26->CNN.cpp:51 [13]  (0.000 ns)
	'sitofp' operation 32 bit ('conv_i', Dense.cpp:29->CNN.cpp:51) [41]  (5.197 ns)

 <State 2>: 5.197ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i', Dense.cpp:29->CNN.cpp:51) [41]  (5.197 ns)

 <State 3>: 5.197ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i', Dense.cpp:29->CNN.cpp:51) [41]  (5.197 ns)

 <State 4>: 6.073ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i', Dense.cpp:29->CNN.cpp:51) [41]  (5.197 ns)
	'select' operation 32 bit ('select_ln27', Dense.cpp:27->CNN.cpp:51) [42]  (0.449 ns)
	'store' operation 0 bit ('store_ln27', Dense.cpp:27->CNN.cpp:51) of variable 'select_ln27', Dense.cpp:27->CNN.cpp:51 on local variable 'conv6_i' [46]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
