/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [2:0] celloutsig_0_62z;
  wire [13:0] celloutsig_0_64z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_74z;
  wire celloutsig_0_79z;
  wire [4:0] celloutsig_0_80z;
  wire celloutsig_0_82z;
  wire celloutsig_0_85z;
  wire [16:0] celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire celloutsig_0_95z;
  wire [4:0] celloutsig_0_96z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_0_34z = ~(celloutsig_0_26z & in_data[70]);
  assign celloutsig_0_40z = ~(celloutsig_0_24z & celloutsig_0_15z);
  assign celloutsig_0_43z = ~(celloutsig_0_9z[3] & celloutsig_0_24z);
  assign celloutsig_0_44z = ~(celloutsig_0_37z & celloutsig_0_19z);
  assign celloutsig_0_45z = ~(celloutsig_0_12z[2] & celloutsig_0_3z);
  assign celloutsig_0_46z = ~(celloutsig_0_21z & celloutsig_0_32z);
  assign celloutsig_0_56z = ~(celloutsig_0_4z & celloutsig_0_11z[20]);
  assign celloutsig_0_82z = ~(celloutsig_0_18z[3] & celloutsig_0_46z);
  assign celloutsig_0_85z = ~(celloutsig_0_25z & celloutsig_0_74z);
  assign celloutsig_0_95z = ~(celloutsig_0_2z[1] & celloutsig_0_93z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_3z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_6z & in_data[96]);
  assign celloutsig_1_19z = ~(celloutsig_1_10z & celloutsig_1_18z);
  assign celloutsig_0_15z = ~(celloutsig_0_14z & celloutsig_0_14z);
  assign celloutsig_0_21z = ~(celloutsig_0_11z[19] & celloutsig_0_3z);
  assign celloutsig_0_25z = ~(celloutsig_0_23z[5] & celloutsig_0_11z[15]);
  assign celloutsig_0_29z = ~(celloutsig_0_20z & in_data[70]);
  assign celloutsig_0_30z = ~(celloutsig_0_9z[5] & celloutsig_0_0z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 6'h00;
    else _00_ <= in_data[34:29];
  assign celloutsig_0_33z = celloutsig_0_9z[6:2] < { celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_0_4z = celloutsig_0_2z[2:0] < { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_49z = { celloutsig_0_25z, celloutsig_0_47z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_3z } < { in_data[57:53], celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_22z };
  assign celloutsig_0_52z = { celloutsig_0_51z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_40z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_47z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_46z } < { celloutsig_0_46z, celloutsig_0_45z, celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_47z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_41z, celloutsig_0_48z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_41z };
  assign celloutsig_0_53z = { celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_52z, celloutsig_0_20z } < { celloutsig_0_11z[1], celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_50z };
  assign celloutsig_0_55z = { celloutsig_0_17z, celloutsig_0_36z, celloutsig_0_41z, celloutsig_0_49z, celloutsig_0_37z } < celloutsig_0_18z[4:0];
  assign celloutsig_1_0z = in_data[184:181] < in_data[149:146];
  assign celloutsig_1_2z = in_data[135:120] < { in_data[159:147], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_11z[22:0], celloutsig_0_0z, celloutsig_0_5z } < { celloutsig_0_11z[22:9], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_19z = in_data[16:14] < celloutsig_0_9z[5:3];
  assign celloutsig_0_20z = { in_data[92:85], celloutsig_0_3z } < { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_12z[4:3], celloutsig_0_0z, celloutsig_0_3z } < { celloutsig_0_10z[2:1], celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_26z = celloutsig_0_11z[20:17] < { celloutsig_0_9z[3:1], celloutsig_0_20z };
  assign celloutsig_0_0z = in_data[44] & ~(in_data[60]);
  assign celloutsig_0_36z = celloutsig_0_17z & ~(celloutsig_0_4z);
  assign celloutsig_0_37z = celloutsig_0_4z & ~(celloutsig_0_13z[5]);
  assign celloutsig_0_38z = celloutsig_0_29z & ~(celloutsig_0_20z);
  assign celloutsig_0_41z = celloutsig_0_8z & ~(celloutsig_0_16z);
  assign celloutsig_0_42z = celloutsig_0_20z & ~(celloutsig_0_3z);
  assign celloutsig_0_50z = celloutsig_0_13z[5] & ~(celloutsig_0_26z);
  assign celloutsig_0_51z = celloutsig_0_6z[0] & ~(celloutsig_0_5z);
  assign celloutsig_0_5z = celloutsig_0_1z & ~(in_data[59]);
  assign celloutsig_0_60z = celloutsig_0_12z[3] & ~(celloutsig_0_32z);
  assign celloutsig_0_71z = celloutsig_0_4z & ~(celloutsig_0_64z[10]);
  assign celloutsig_0_74z = celloutsig_0_6z[2] & ~(celloutsig_0_53z);
  assign celloutsig_0_79z = celloutsig_0_38z & ~(celloutsig_0_47z[5]);
  assign celloutsig_0_8z = celloutsig_0_1z & ~(_00_[3]);
  assign celloutsig_0_93z = celloutsig_0_6z[1] & ~(_00_[1]);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_6z = celloutsig_1_3z[0] & ~(celloutsig_1_4z);
  assign celloutsig_1_10z = celloutsig_1_7z[2] & ~(celloutsig_1_1z);
  assign celloutsig_0_1z = in_data[9] & ~(in_data[20]);
  assign celloutsig_0_14z = _00_[5] & ~(celloutsig_0_10z[3]);
  assign celloutsig_0_17z = celloutsig_0_9z[3] & ~(celloutsig_0_13z[1]);
  assign celloutsig_0_27z = _00_[4] & ~(celloutsig_0_8z);
  assign celloutsig_0_28z = celloutsig_0_22z[2] & ~(celloutsig_0_0z);
  assign celloutsig_0_31z = celloutsig_0_30z & ~(celloutsig_0_2z[2]);
  assign celloutsig_0_32z = in_data[11] & ~(celloutsig_0_12z[3]);
  assign celloutsig_0_47z = { celloutsig_0_40z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_40z } | { celloutsig_0_23z[6:2], celloutsig_0_28z };
  assign celloutsig_0_48z = celloutsig_0_10z[2:0] | { celloutsig_0_47z[5:4], celloutsig_0_3z };
  assign celloutsig_0_62z = { celloutsig_0_55z, celloutsig_0_24z, celloutsig_0_19z } | { celloutsig_0_42z, celloutsig_0_5z, celloutsig_0_34z };
  assign celloutsig_0_6z = celloutsig_0_2z[2:0] | { in_data[5:4], celloutsig_0_1z };
  assign celloutsig_0_64z = { celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_47z, celloutsig_0_15z, celloutsig_0_44z } | { celloutsig_0_11z[19:9], celloutsig_0_46z, celloutsig_0_25z, celloutsig_0_15z };
  assign celloutsig_0_80z = { celloutsig_0_42z, celloutsig_0_48z, celloutsig_0_43z } | { celloutsig_0_1z, celloutsig_0_56z, celloutsig_0_27z, celloutsig_0_71z, celloutsig_0_60z };
  assign celloutsig_0_87z = { celloutsig_0_47z[3:0], celloutsig_0_62z, celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_46z, celloutsig_0_17z, celloutsig_0_80z } | { celloutsig_0_10z[2], celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_42z, celloutsig_0_6z, celloutsig_0_79z, celloutsig_0_82z, celloutsig_0_47z, celloutsig_0_45z, celloutsig_0_85z };
  assign celloutsig_0_96z = { celloutsig_0_87z[14:13], celloutsig_0_0z, celloutsig_0_55z, celloutsig_0_41z } | { celloutsig_0_9z[5:2], celloutsig_0_49z };
  assign celloutsig_0_9z = { _00_[3:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z } | { celloutsig_0_6z[0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[181:180], celloutsig_1_0z } | { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_3z | in_data[162:160];
  assign celloutsig_0_10z = { celloutsig_0_6z[1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z } | celloutsig_0_9z[6:3];
  assign celloutsig_0_11z = { celloutsig_0_2z[1:0], _00_, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z } | { celloutsig_0_0z, _00_, _00_, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_9z[6:2] | { celloutsig_0_2z[1], celloutsig_0_10z };
  assign celloutsig_0_13z = _00_ | { celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_18z = { in_data[95:92], celloutsig_0_5z, celloutsig_0_4z } | { celloutsig_0_10z[3:1], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_22z = celloutsig_0_18z[2:0] | { celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_0_2z = { in_data[43:42], celloutsig_0_0z, celloutsig_0_0z } | in_data[44:41];
  assign celloutsig_0_23z = celloutsig_0_11z[9:3] | { in_data[60:55], celloutsig_0_15z };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
