#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Dec 23 21:21:34 2020
# Process ID: 29556
# Current directory: C:/Users/asus/Desktop/project_proje/project_proje.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/asus/Desktop/project_proje/project_proje.runs/synth_1/top_module.vds
# Journal file: C:/Users/asus/Desktop/project_proje/project_proje.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 282.809 ; gain = 72.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:22]
INFO: [Synth 8-3491] module 'servomodule' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/servo.vhd:6' bound to instance 'Servo_module' of component 'servomodule' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:87]
INFO: [Synth 8-638] synthesizing module 'servomodule' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/servo.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'servomodule' (1#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/servo.vhd:14]
INFO: [Synth 8-3491] module 'rangesensor' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_1.vhd:7' bound to instance 'RS1' of component 'rangesensor' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:94]
INFO: [Synth 8-638] synthesizing module 'rangesensor' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'rangesensor' (2#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_1.vhd:15]
INFO: [Synth 8-3491] module 'rangesensor2' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_2.vhd:7' bound to instance 'RS2' of component 'rangesensor2' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:101]
INFO: [Synth 8-638] synthesizing module 'rangesensor2' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_2.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'rangesensor2' (3#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Range_sensor_2.vhd:14]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/counter.vhd:6' bound to instance 'Counter1' of component 'counter' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:108]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/counter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/counter.vhd:12]
INFO: [Synth 8-3491] module 'anode_decoder' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/anode_decoder.vhd:5' bound to instance 'AnodeDecoder' of component 'anode_decoder' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:112]
INFO: [Synth 8-638] synthesizing module 'anode_decoder' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/anode_decoder.vhd:10]
INFO: [Synth 8-226] default block is never used [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/anode_decoder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'anode_decoder' (5#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/anode_decoder.vhd:10]
INFO: [Synth 8-3491] module 'BCD' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/BCD.vhd:5' bound to instance 'BtoD' of component 'BCD' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:115]
INFO: [Synth 8-638] synthesizing module 'BCD' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/BCD.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD' (6#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/BCD.vhd:10]
INFO: [Synth 8-3491] module 'Muxx' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Multiplexer.vhd:6' bound to instance 'Multiplexer' of component 'Muxx' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Muxx' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Multiplexer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Muxx' (7#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Multiplexer.vhd:13]
INFO: [Synth 8-3491] module 'buzzer' declared at 'C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Buzzer.vhd:5' bound to instance 'Buzzerr' of component 'buzzer' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:122]
INFO: [Synth 8-638] synthesizing module 'buzzer' [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Buzzer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'buzzer' (8#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Buzzer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'top_module' (9#1) [C:/Users/asus/Desktop/project_proje/project_proje.srcs/sources_1/new/Top_Module.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 321.145 ; gain = 110.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 321.145 ; gain = 110.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/asus/Desktop/project_proje/project_proje.srcs/constrs_1/new/proje_const.xdc]
Finished Parsing XDC File [C:/Users/asus/Desktop/project_proje/project_proje.srcs/constrs_1/new/proje_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/asus/Desktop/project_proje/project_proje.srcs/constrs_1/new/proje_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 618.637 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 618.637 ; gain = 408.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 618.637 ; gain = 408.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 618.637 ; gain = 408.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "turn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "bcd_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 618.637 ; gain = 408.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                 6x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module servomodule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module rangesensor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 6x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rangesensor2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                 6x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module anode_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module BCD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module Muxx 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
Module buzzer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "turn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[15]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[16]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[17]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[18]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[19]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[20]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[21]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[22]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[23]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[24]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[25]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[26]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[27]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[28]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[29]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance_signal2_reg[30]' (FDE) to 'RS2/distance_signal2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[15]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[16]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[17]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[18]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[19]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[20]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[21]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[22]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[23]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[24]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[25]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[26]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[27]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[28]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[29]' (FDE) to 'RS1/distance_signal_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance_signal_reg[30]' (FDE) to 'RS1/distance_signal_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 618.637 ; gain = 408.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 618.637 ; gain = 408.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 668.980 ; gain = 458.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[15]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[16]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[17]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[18]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[19]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[20]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[21]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[22]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[15]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[16]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[17]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[18]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[19]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[20]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[21]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[22]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[23]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[23]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[24]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[25]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[26]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[24]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[25]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[26]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[27]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[28]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[29]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[27]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[28]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[29]' (FDE) to 'RS1/distance1_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS2/distance2_reg[30]' (FDE) to 'RS2/distance2_reg[31]'
INFO: [Synth 8-3886] merging instance 'RS1/distance1_reg[30]' (FDE) to 'RS1/distance1_reg[31]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 692.445 ; gain = 482.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 692.445 ; gain = 482.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 692.445 ; gain = 482.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 692.445 ; gain = 482.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 692.445 ; gain = 482.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 692.445 ; gain = 482.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 692.445 ; gain = 482.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   577|
|3     |LUT1   |   529|
|4     |LUT2   |   466|
|5     |LUT3   |   612|
|6     |LUT4   |   332|
|7     |LUT5   |   607|
|8     |LUT6   |  1156|
|9     |MUXF7  |    24|
|10    |XORCY  |     2|
|11    |FDCE   |     1|
|12    |FDRE   |   271|
|13    |FDSE   |     2|
|14    |IBUF   |     5|
|15    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------+------+
|      |Instance       |Module        |Cells |
+------+---------------+--------------+------+
|1     |top            |              |  4603|
|2     |  AnodeDecoder |anode_decoder |     2|
|3     |  Counter1     |counter       |   102|
|4     |  Multiplexer  |Muxx          |  1118|
|5     |  RS1          |rangesensor   |  1530|
|6     |  RS2          |rangesensor2  |  1510|
|7     |  Servo_module |servomodule   |   131|
+------+---------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 692.445 ; gain = 482.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 692.445 ; gain = 184.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 692.445 ; gain = 482.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 584 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 692.445 ; gain = 482.125
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus/Desktop/project_proje/project_proje.runs/synth_1/top_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 692.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 23 21:22:12 2020...
