/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* src = "./test.v:1" *)
module write_axi(clock_recovery, clock_50, reset_n, data_rec, data_stand);
  (* src = "./test.v:3" *)
  wire [13:0] _0_;
  (* src = "./test.v:5" *)
  wire _1_;
  wire [13:0] _2_;
  (* src = "./test.v:1" *)
  input clock_50;
  (* src = "./test.v:1" *)
  input clock_recovery;
  (* src = "./test.v:1" *)
  input [13:0] data_rec;
  (* src = "./test.v:1" *)
  output [13:0] data_stand;
  reg [13:0] data_stand;
  (* src = "./test.v:1" *)
  input reset_n;
  assign _1_ = ! (* src = "./test.v:5" *) reset_n;
  always @(posedge clock_50)
      data_stand <= _0_;
  assign _2_ = clock_recovery ? (* full_case = 32'd1 *) (* src = "./test.v:11" *) data_rec : data_stand;
  assign _0_ = _1_ ? (* full_case = 32'd1 *) (* src = "./test.v:5" *) 14'h0000 : _2_;
endmodule
