Command: vcs +v2k -override_timescale=1ns/100ps -full64 -fsdb -debug_all -sverilog \
+nospecify +vcs+flush+all -o simv -l compile.log -f file_list.f
                         Chronologic VCS (TM)
         Version I-2014.03_Full64 -- Wed Jul 27 09:47:45 2022
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../rtl/glitch_free.v'
Parsing design file '../test/glitch_free_tb.v'
Parsing design file '../rtl/cell_clock_gating.v'
Top Level Modules:
       glitch_free_tb
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module glitch_free_tb
Both modules done.
make[1]: Entering directory `/home/IC/Project/VerilogProject/glitch_free/sim/csrc' \

rm -f _csrc*.so amd64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive \

ld -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir \
_csrc1.so _csrc0.so     rmapats_mop.o rmapats.o rmar.o           /opt/Synopsys/VCS2014/amd64/lib/libzerosoft_rt_stubs.so \
/opt/Synopsys/VCS2014/amd64/lib/libvirsim.so /opt/Synopsys/VCS2014/amd64/lib/liberrorinf.so \
/opt/Synopsys/VCS2014/amd64/lib/libsnpsmalloc.so    /opt/Synopsys/VCS2014/amd64/lib/libvcsnew.so \
/opt/Synopsys/VCS2014/amd64/lib/libuclinative.so   -Wl,-whole-archive /opt/Synopsys/VCS2014/amd64/lib/libvcsucli.so \
-Wl,-no-whole-archive        _vcs_pli_stub_.o   /opt/Synopsys/VCS2014/amd64/lib/vcs_save_restore_new.o \
/opt/Synopsys/Verdi2015/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl \

../simv up to date
make[1]: Leaving directory `/home/IC/Project/VerilogProject/glitch_free/sim/csrc' \

CPU time: .082 seconds to compile + .023 seconds to elab + .087 seconds to link
