Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 13:45:12 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_synth_timing.rpt
| Design       : rom_fire3_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 address[5]
                            (input port)
  Destination:            rom_out[0][13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.490ns  (logic 0.086ns (5.772%)  route 1.404ns (94.228%))
  Logic Levels:           2  (LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  address[5] (IN)
                         net (fo=469, unset)          0.508     0.508    address[5]
                         LUT6 (Prop_lut6_I5_O)        0.043     0.551 r  g1_b15/O
                         net (fo=2, unplaced)         0.388     0.939    g1_b15_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.982 r  rom_out[0][13]_INST_0/O
                         net (fo=0)                   0.508     1.490    rom_out[0][13]
                                                                      r  rom_out[0][13] (OUT)
  -------------------------------------------------------------------    -------------------




