module mux_5in
	(output logic [64-1:0] f_5in,
	input logic [64-1:0] MuxB_a,MuxB_b,MuxB_c,MuxB_d,MuxB_e,MuxB_f, MuxB_g,MuxB_h
	input logic [2:0]SelMux5);
always_comb
begin
    	case(SelMux5) 
		0: begin
		f_5in=MuxB_a;
		end 
		1: begin
		f_5in=MuxB_b;
		end 
		2: begin
		f_5in=MuxB_c;
		end 
		3: begin
 		f_5in=MuxB_d;
		end 
		4: begin 
		f_5in= MuxB_e;
		end
		5: begin 
		f_5in= MuxB_f;
		end
		6: begin 
		f_5in= MuxB_g;
		end
		7: begin 
		f_5in= MuxB_h;
		end
	endcase 
end
endmodule
