{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732143730781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732143730781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 15:02:10 2024 " "Processing started: Wed Nov 20 15:02:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732143730781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143730781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off handshake_synchronizer -c handshake_synchronizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off handshake_synchronizer -c handshake_synchronizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143730781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732143730955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732143730956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file sender_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sender_fsm " "Found entity 1: sender_fsm" {  } { { "sender_fsm.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/sender_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732143735363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file receiver_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_fsm " "Found entity 1: receiver_fsm" {  } { { "receiver_fsm.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/receiver_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732143735364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "handshake_synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file handshake_synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 handshake_synchronizer " "Found entity 1: handshake_synchronizer" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732143735365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_synchronizer " "Found entity 1: flipflop_synchronizer" {  } { { "flipflop_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/flipflop_synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732143735365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "handshake_synchronizer " "Elaborating entity \"handshake_synchronizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732143735378 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "handshake_synchronizer.sv(17) " "Verilog HDL Conditional Statement error at handshake_synchronizer.sv(17): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 17 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732143735379 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "handshake_synchronizer.sv(31) " "Verilog HDL Conditional Statement error at handshake_synchronizer.sv(31): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 31 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732143735379 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out handshake_synchronizer.sv(30) " "Verilog HDL Always Construct warning at handshake_synchronizer.sv(30): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732143735379 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[0\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[1\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[2\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[3\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[4\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[5\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[6\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[7\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[8\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[9\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[10\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[11\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[12\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[13\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[14\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[15\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[16\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[17\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[18\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[19\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[20\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[21\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[22\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[23\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[24\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[25\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[26\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[27\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[28\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[29\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[30\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] handshake_synchronizer.sv(30) " "Inferred latch for \"data_out\[31\]\" at handshake_synchronizer.sv(30)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[0\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[1\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735380 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[2\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[3\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[4\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[5\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[6\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[7\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[8\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[9\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[10\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[11\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[12\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[13\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[14\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[15\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[16\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[17\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[18\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[19\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[20\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[21\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[22\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[23\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[24\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[25\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[26\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[27\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[28\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[29\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[30\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[31\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735381 "|handshake_synchronizer"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732143735382 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732143735422 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 20 15:02:15 2024 " "Processing ended: Wed Nov 20 15:02:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732143735422 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732143735422 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732143735422 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143735422 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143736061 ""}
