--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top_burn.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
go          |    4.708(F)|   -1.708(F)|clk_BUFGP         |   0.000|
swin<0>     |    1.509(R)|    0.268(R)|clk_BUFGP         |   0.000|
swin<1>     |    1.481(R)|    0.290(R)|clk_BUFGP         |   0.000|
swin<2>     |    1.541(R)|    0.242(R)|clk_BUFGP         |   0.000|
swin<3>     |    1.719(R)|    0.099(R)|clk_BUFGP         |   0.000|
swin<4>     |    1.667(R)|    0.142(R)|clk_BUFGP         |   0.000|
swin<5>     |    1.813(R)|    0.024(R)|clk_BUFGP         |   0.000|
swin<6>     |    1.887(R)|   -0.034(R)|clk_BUFGP         |   0.000|
swin<7>     |    1.501(R)|    0.274(R)|clk_BUFGP         |   0.000|
swin<8>     |    2.278(R)|   -0.347(R)|clk_BUFGP         |   0.000|
swin<9>     |    1.743(R)|    0.080(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out<0>      |   12.105(R)|clk_BUFGP         |   0.000|
            |   13.487(F)|clk_BUFGP         |   0.000|
out<1>      |   13.415(R)|clk_BUFGP         |   0.000|
            |   13.738(F)|clk_BUFGP         |   0.000|
out<2>      |   11.912(R)|clk_BUFGP         |   0.000|
            |   14.158(F)|clk_BUFGP         |   0.000|
out<3>      |   11.586(R)|clk_BUFGP         |   0.000|
            |   13.097(F)|clk_BUFGP         |   0.000|
out<4>      |   12.383(R)|clk_BUFGP         |   0.000|
            |   14.163(F)|clk_BUFGP         |   0.000|
out<5>      |   11.742(R)|clk_BUFGP         |   0.000|
            |   14.174(F)|clk_BUFGP         |   0.000|
out<6>      |   12.364(R)|clk_BUFGP         |   0.000|
            |   14.497(F)|clk_BUFGP         |   0.000|
out<7>      |   13.197(R)|clk_BUFGP         |   0.000|
            |   14.155(F)|clk_BUFGP         |   0.000|
out<8>      |   12.481(R)|clk_BUFGP         |   0.000|
            |   13.140(F)|clk_BUFGP         |   0.000|
out<9>      |   12.572(R)|clk_BUFGP         |   0.000|
            |   13.276(F)|clk_BUFGP         |   0.000|
over        |   10.051(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.735|    8.773|    8.475|    8.058|
---------------+---------+---------+---------+---------+


Analysis completed Thu Aug 17 11:06:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



