<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="synth_1" LaunchDir="C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab3_RCA_Comparator/4BitComparator/4BitComparator.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

