Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Dec 15 23:15:47 2018
| Host         : danmanPC running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.049        0.000                      0                78385        0.015        0.000                      0                78385        4.020        0.000                       0                 26597  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.049        0.000                      0                56913        0.015        0.000                      0                56913        4.020        0.000                       0                 26597  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.600        0.000                      0                21472        0.488        0.000                      0                21472  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 1.867ns (19.253%)  route 7.830ns (80.747%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.904     3.198    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X58Y103        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDCE (Prop_fdce_C_Q)         0.518     3.716 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/round_reg[1]/Q
                         net (fo=15, routed)          1.074     4.790    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/round[1]
    SLICE_X56Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.914 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/i___14/O
                         net (fo=1, routed)           0.650     5.564    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/i___14_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.688 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/i__i_1__0/O
                         net (fo=148, routed)         1.149     6.837    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/keysched_start_i0
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.124     6.961 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/key_reg[29]_i_2/O
                         net (fo=2, routed)           0.982     7.942    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/keysched_last_key_i[29]
    SLICE_X60Y104        LUT5 (Prop_lut5_I1_O)        0.124     8.066 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/alph[3]_i_23__19/O
                         net (fo=1, routed)           0.531     8.597    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1_n_148
    SLICE_X58Y104        LUT6 (Prop_lut6_I1_O)        0.124     8.721 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/alph[3]_i_9/O
                         net (fo=5, routed)           0.973     9.694    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/sbox_data_i[5]
    SLICE_X55Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.818 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/ah_reg[0]_i_2__19/O
                         net (fo=2, routed)           0.789    10.607    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/sbox1/p_86_in
    SLICE_X55Y102        LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/ah_reg[0]_i_1__19/O
                         net (fo=9, routed)           1.084    11.814    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/to_invert453_out
    SLICE_X53Y102        LUT5 (Prop_lut5_I2_O)        0.154    11.968 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/to_invert[2]_i_3__19/O
                         net (fo=1, routed)           0.600    12.568    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/to_invert[2]_i_3__19_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I4_O)        0.327    12.895 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/to_invert[2]_i_1__19/O
                         net (fo=1, routed)           0.000    12.895    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X53Y101        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.641    12.820    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sbox1/clk
    SLICE_X53Y101        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.247    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X53Y101        FDCE (Setup_fdce_C_D)        0.031    12.944    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                         -12.895    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 2.448ns (25.305%)  route 7.226ns (74.695%))
  Logic Levels:           10  (LUT2=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.722     3.016    design_1_i/coproc_0/inst/clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  design_1_i/coproc_0/inst/enb_AESD_reg_replica_12/Q
                         net (fo=92, routed)          1.018     4.490    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/enb_AESD_reg_n_0_repN_12_alias
    SLICE_X85Y53         LUT5 (Prop_lut5_I0_O)        0.124     4.614 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         1.503     6.117    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/mixcol_data_i1
    SLICE_X99Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/alph[3]_i_68__26/O
                         net (fo=1, routed)           0.000     6.241    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/alph[3]_i_68__26_n_0
    SLICE_X99Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     6.486 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/alph_reg[3]_i_41__26/O
                         net (fo=1, routed)           0.000     6.486    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/alph_reg[3]_i_41__26_n_0
    SLICE_X99Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     6.590 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/alph_reg[3]_i_28__26/O
                         net (fo=1, routed)           0.790     7.380    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sub1/state_reg[2]_9
    SLICE_X95Y52         LUT6 (Prop_lut6_I3_O)        0.316     7.696 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sub1/alph[3]_i_15__26/O
                         net (fo=1, routed)           0.852     8.548    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/subbytes_sbox_data_o[4]
    SLICE_X93Y49         LUT6 (Prop_lut6_I4_O)        0.124     8.672 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/alph[3]_i_6/O
                         net (fo=5, routed)           0.851     9.524    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/sbox_data_i[4]
    SLICE_X90Y48         LUT5 (Prop_lut5_I3_O)        0.124     9.648 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/ah_reg[1]_i_3__26/O
                         net (fo=4, routed)           0.676    10.324    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.149    10.473 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/alph[3]_i_4__26/O
                         net (fo=10, routed)          0.888    11.361    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/sbox1/p_7_in
    SLICE_X92Y48         LUT5 (Prop_lut5_I3_O)        0.354    11.715 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/to_invert[2]_i_4__26/O
                         net (fo=1, routed)           0.647    12.362    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/to_invert[2]_i_4__26_n_0
    SLICE_X93Y48         LUT6 (Prop_lut6_I5_O)        0.328    12.690 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/to_invert[2]_i_1__26/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X93Y48         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.623    12.802    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/clk
    SLICE_X93Y48         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X93Y48         FDCE (Setup_fdce_C_D)        0.029    12.792    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg24_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 1.450ns (15.189%)  route 8.096ns (84.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=135, routed)         8.096    12.577    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[17]
    SLICE_X10Y10         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg24_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.579    12.759    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y10         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg24_reg[17]/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)       -0.031    12.688    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg24_reg[17]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -12.577    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 2.517ns (25.900%)  route 7.201ns (74.100%))
  Logic Levels:           10  (LUT2=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.750     3.044    design_1_i/coproc_0/inst/clk
    SLICE_X26Y49         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/coproc_0/inst/enb_AESD_reg_replica_7/Q
                         net (fo=164, routed)         1.791     5.353    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/enb_AESD_reg_n_0_repN_7_alias
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.124     5.477 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         1.213     6.689    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/mix1/mixcol_data_i1
    SLICE_X17Y15         LUT6 (Prop_lut6_I5_O)        0.124     6.813 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/mix1/alph[3]_i_72__6/O
                         net (fo=1, routed)           0.000     6.813    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/mix1/alph[3]_i_72__6_n_0
    SLICE_X17Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     7.058 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/mix1/alph_reg[3]_i_43__6/O
                         net (fo=1, routed)           0.000     7.058    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/mix1/alph_reg[3]_i_43__6_n_0
    SLICE_X17Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     7.162 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/mix1/alph_reg[3]_i_29__6/O
                         net (fo=1, routed)           0.928     8.090    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sub1/state_reg[2]_14
    SLICE_X20Y24         LUT6 (Prop_lut6_I2_O)        0.316     8.406 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sub1/alph[3]_i_18__6/O
                         net (fo=1, routed)           0.498     8.904    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/subbytes_sbox_data_o[7]
    SLICE_X22Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.028 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/alph[3]_i_7/O
                         net (fo=3, routed)           0.652     9.680    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox_data_i[7]
    SLICE_X25Y28         LUT5 (Prop_lut5_I3_O)        0.124     9.804 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/alph[3]_i_2__6/O
                         net (fo=10, routed)          0.685    10.489    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox1/p_0_in55_in
    SLICE_X26Y28         LUT2 (Prop_lut2_I0_O)        0.153    10.642 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/alph[2]_i_2__6/O
                         net (fo=6, routed)           1.021    11.663    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox1/p_5_in
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.359    12.022 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[2]_i_3__6/O
                         net (fo=1, routed)           0.414    12.436    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[2]_i_3__6_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I4_O)        0.326    12.762 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[2]_i_1__6/O
                         net (fo=1, routed)           0.000    12.762    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X27Y28         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.560    12.740    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/clk
    SLICE_X27Y28         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.267    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X27Y28         FDCE (Setup_fdce_C_D)        0.032    12.884    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/to_invert_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 2.458ns (25.334%)  route 7.244ns (74.666%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.722     3.016    design_1_i/coproc_0/inst/clk
    SLICE_X89Y54         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  design_1_i/coproc_0/inst/enb_AESD_reg_replica_12/Q
                         net (fo=92, routed)          1.018     4.490    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/enb_AESD_reg_n_0_repN_12_alias
    SLICE_X85Y53         LUT5 (Prop_lut5_I0_O)        0.124     4.614 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         1.503     6.117    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/mixcol_data_i1
    SLICE_X99Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/alph[3]_i_68__26/O
                         net (fo=1, routed)           0.000     6.241    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/alph[3]_i_68__26_n_0
    SLICE_X99Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     6.486 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/alph_reg[3]_i_41__26/O
                         net (fo=1, routed)           0.000     6.486    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/alph_reg[3]_i_41__26_n_0
    SLICE_X99Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     6.590 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/mix1/alph_reg[3]_i_28__26/O
                         net (fo=1, routed)           0.790     7.380    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sub1/state_reg[2]_9
    SLICE_X95Y52         LUT6 (Prop_lut6_I3_O)        0.316     7.696 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sub1/alph[3]_i_15__26/O
                         net (fo=1, routed)           0.852     8.548    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/subbytes_sbox_data_o[4]
    SLICE_X93Y49         LUT6 (Prop_lut6_I4_O)        0.124     8.672 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/alph[3]_i_6/O
                         net (fo=5, routed)           0.851     9.524    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/sbox_data_i[4]
    SLICE_X90Y48         LUT5 (Prop_lut5_I3_O)        0.124     9.648 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/ah_reg[1]_i_3__26/O
                         net (fo=4, routed)           0.676    10.324    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X91Y47         LUT2 (Prop_lut2_I1_O)        0.149    10.473 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/alph[3]_i_4__26/O
                         net (fo=10, routed)          0.882    11.355    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/sbox1/p_7_in
    SLICE_X93Y48         LUT4 (Prop_lut4_I3_O)        0.360    11.715 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/to_invert[3]_i_2__26/O
                         net (fo=1, routed)           0.671    12.386    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/sbox1/to_invert210_out
    SLICE_X92Y47         LUT6 (Prop_lut6_I2_O)        0.332    12.718 r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/ks1/to_invert[3]_i_1__26/O
                         net (fo=1, routed)           0.000    12.718    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/FSM_onehot_state_reg[1][3]
    SLICE_X92Y47         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/to_invert_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.623    12.802    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/clk
    SLICE_X92Y47         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/to_invert_reg[3]/C
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X92Y47         FDCE (Setup_fdce_C_D)        0.079    12.842    design_1_i/coproc_0/inst/qmaes/genblk1[27].aes_inst/sbox1/to_invert_reg[3]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg109_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 1.450ns (15.237%)  route 8.066ns (84.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=135, routed)         8.066    12.547    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[13]
    SLICE_X95Y62         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg109_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.604    12.783    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y62         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg109_reg[13]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X95Y62         FDRE (Setup_fdre_C_D)       -0.067    12.691    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg109_reg[13]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 1.450ns (15.315%)  route 8.018ns (84.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=135, routed)         8.018    12.498    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[15]
    SLICE_X81Y10         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.560    12.740    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y10         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[15]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X81Y10         FDRE (Setup_fdre_C_D)       -0.058    12.642    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[15]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/round_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 2.641ns (27.285%)  route 7.038ns (72.715%))
  Logic Levels:           10  (LUT2=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.649     2.943    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/clk
    SLICE_X38Y25         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.478     3.421 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/round_reg[2]/Q
                         net (fo=14, routed)          1.132     4.553    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/round[2]
    SLICE_X36Y18         LUT5 (Prop_lut5_I2_O)        0.301     4.854 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         0.984     5.838    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/mixcol_data_i1
    SLICE_X30Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.962 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/alph[3]_i_63__4/O
                         net (fo=1, routed)           0.000     5.962    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/alph[3]_i_63__4_n_0
    SLICE_X30Y9          MUXF7 (Prop_muxf7_I0_O)      0.241     6.203 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/alph_reg[3]_i_39__4/O
                         net (fo=1, routed)           0.000     6.203    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/alph_reg[3]_i_39__4_n_0
    SLICE_X30Y9          MUXF8 (Prop_muxf8_I0_O)      0.098     6.301 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/mix1/alph_reg[3]_i_27__4/O
                         net (fo=1, routed)           1.183     7.484    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/state_reg[2]_8
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.319     7.803 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/alph[3]_i_15__4/O
                         net (fo=1, routed)           0.598     8.401    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/subbytes_sbox_data_o[4]
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.525 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/alph[3]_i_6/O
                         net (fo=5, routed)           0.986     9.511    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/sbox_data_i[4]
    SLICE_X42Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.635 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/alph[3]_i_2__4/O
                         net (fo=10, routed)          0.843    10.478    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/sbox1/p_0_in55_in
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.150    10.628 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/alph[2]_i_2__4/O
                         net (fo=6, routed)           0.639    11.266    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/sbox1/p_5_in
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.355    11.621 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/to_invert[2]_i_3__4/O
                         net (fo=1, routed)           0.674    12.295    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/to_invert[2]_i_3__4_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.327    12.622 r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/ks1/to_invert[2]_i_1__4/O
                         net (fo=1, routed)           0.000    12.622    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X45Y20         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.483    12.663    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sbox1/clk
    SLICE_X45Y20         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.230    12.892    
                         clock uncertainty           -0.154    12.738    
    SLICE_X45Y20         FDCE (Setup_fdce_C_D)        0.032    12.770    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -12.622    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.609ns  (logic 2.512ns (26.142%)  route 7.097ns (73.858%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.776     3.070    design_1_i/coproc_0/inst/clk
    SLICE_X94Y66         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.518     3.588 r  design_1_i/coproc_0/inst/enb_AESD_reg_replica_8/Q
                         net (fo=222, routed)         1.159     4.747    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/enb_AESD_reg_n_0_repN_8_alias
    SLICE_X88Y66         LUT5 (Prop_lut5_I0_O)        0.124     4.871 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         1.145     6.016    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/mix1/mixcol_data_i1
    SLICE_X90Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.140 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/mix1/alph[3]_i_84__25/O
                         net (fo=1, routed)           0.000     6.140    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/mix1/alph[3]_i_84__25_n_0
    SLICE_X90Y75         MUXF7 (Prop_muxf7_I1_O)      0.247     6.387 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/mix1/alph_reg[3]_i_49__25/O
                         net (fo=1, routed)           0.000     6.387    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/mix1/alph_reg[3]_i_49__25_n_0
    SLICE_X90Y75         MUXF8 (Prop_muxf8_I0_O)      0.098     6.485 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/mix1/alph_reg[3]_i_32__25/O
                         net (fo=1, routed)           1.097     7.582    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/state_reg[2]_5
    SLICE_X89Y71         LUT6 (Prop_lut6_I3_O)        0.319     7.901 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/alph[3]_i_21__25/O
                         net (fo=1, routed)           0.859     8.759    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/subbytes_sbox_data_o[2]
    SLICE_X86Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.883 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/alph[3]_i_8/O
                         net (fo=3, routed)           1.041     9.924    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox_data_i[2]
    SLICE_X82Y61         LUT5 (Prop_lut5_I2_O)        0.150    10.074 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/ah_reg[2]_i_3__25/O
                         net (fo=1, routed)           0.617    10.691    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/p_2_in60_in
    SLICE_X81Y60         LUT4 (Prop_lut4_I1_O)        0.328    11.019 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/ah_reg[2]_i_1__25/O
                         net (fo=6, routed)           0.734    11.753    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/p_4_in
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.153    11.906 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[3]_i_3__25/O
                         net (fo=1, routed)           0.446    12.352    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/sbox1/to_invert311_out
    SLICE_X80Y58         LUT6 (Prop_lut6_I3_O)        0.327    12.679 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/ks1/to_invert[3]_i_1__25/O
                         net (fo=1, routed)           0.000    12.679    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/FSM_onehot_state_reg[1][3]
    SLICE_X80Y58         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.544    12.723    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/clk
    SLICE_X80Y58         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[3]/C
                         clock pessimism              0.229    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X80Y58         FDCE (Setup_fdce_C_D)        0.029    12.827    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sbox1/to_invert_reg[3]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg5_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 1.450ns (15.325%)  route 8.012ns (84.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=135, routed)         8.012    12.493    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[29]
    SLICE_X89Y6          FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.563    12.743    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y6          FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg5_reg[29]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X89Y6          FDRE (Setup_fdre_C_D)       -0.058    12.645    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg5_reg[29]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_reg_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_o_reg_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.460%)  route 0.199ns (58.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.561     0.896    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/clk
    SLICE_X49Y43         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_reg_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_reg_reg[83]/Q
                         net (fo=1, routed)           0.199     1.237    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_reg[83]
    SLICE_X53Y43         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_o_reg_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.825     1.191    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/clk
    SLICE_X53Y43         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_o_reg_reg[83]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X53Y43         FDCE (Hold_fdce_C_D)         0.066     1.222    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_o_reg_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/mix1/data_reg_reg[78]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/mix1/data_o_reg_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.660%)  route 0.212ns (56.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.551     0.887    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/mix1/clk
    SLICE_X50Y58         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/mix1/data_reg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     1.051 r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/mix1/data_reg_reg[78]/Q
                         net (fo=1, routed)           0.212     1.262    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/mix1/data_reg[78]
    SLICE_X48Y59         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/mix1/data_o_reg_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.823     1.189    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/mix1/clk
    SLICE_X48Y59         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/mix1/data_o_reg_reg[78]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y59         FDCE (Hold_fdce_C_D)         0.072     1.226    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/mix1/data_o_reg_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/col_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/key_reg_reg[97]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.212ns (51.420%)  route 0.200ns (48.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.634     0.970    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/clk
    SLICE_X50Y105        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.164     1.134 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/col_reg[1]/Q
                         net (fo=5, routed)           0.200     1.334    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/p_1_in[1]
    SLICE_X49Y103        LUT2 (Prop_lut2_I1_O)        0.048     1.382 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/key_reg[97]_i_1__19/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/p_2_in3_in[1]
    SLICE_X49Y103        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/key_reg_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.910     1.276    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/clk
    SLICE_X49Y103        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/key_reg_reg[97]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDCE (Hold_fdce_C_D)         0.107     1.344    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/ks1/key_reg_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/mix1/data_reg_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/mix1/data_o_reg_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.459%)  route 0.216ns (60.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.551     0.887    design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/mix1/clk
    SLICE_X48Y85         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/mix1/data_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/mix1/data_reg_reg[65]/Q
                         net (fo=1, routed)           0.216     1.244    design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/mix1/data_reg[65]
    SLICE_X50Y82         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/mix1/data_o_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.812     1.178    design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/mix1/clk
    SLICE_X50Y82         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/mix1/data_o_reg_reg[65]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDCE (Hold_fdce_C_D)         0.063     1.206    design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/mix1/data_o_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/col_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/key_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.212ns (51.244%)  route 0.202ns (48.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.549     0.885    design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/clk
    SLICE_X50Y29         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.164     1.049 r  design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/col_reg[5]/Q
                         net (fo=5, routed)           0.202     1.250    design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/p_1_in[5]
    SLICE_X49Y29         LUT5 (Prop_lut5_I1_O)        0.048     1.298 r  design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/key_reg[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/p_2_out[5]
    SLICE_X49Y29         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/key_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.818     1.184    design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/clk
    SLICE_X49Y29         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/key_reg_reg[5]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y29         FDCE (Hold_fdce_C_D)         0.107     1.256    design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/ks1/key_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/data_reg_reg[102]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/data_reg_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.017%)  route 0.237ns (55.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.561     0.896    design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/clk
    SLICE_X48Y3          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/data_reg_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/data_reg_reg[102]/Q
                         net (fo=6, routed)           0.237     1.274    design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/addroundkey_data_reg_reg[127]_1[102]
    SLICE_X50Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.319 r  design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/data_reg[70]_i_1__2/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/data_reg[70]_i_1__2_n_0
    SLICE_X50Y5          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/data_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.825     1.191    design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/clk
    SLICE_X50Y5          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/data_reg_reg[70]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y5          FDCE (Hold_fdce_C_D)         0.120     1.276    design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/sub1/data_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/key_reg_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.227ns (56.385%)  route 0.176ns (43.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.559     0.895    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/clk
    SLICE_X52Y49         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/key_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.128     1.023 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/key_reg_reg[73]/Q
                         net (fo=2, routed)           0.176     1.198    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/Q[73]
    SLICE_X49Y48         LUT6 (Prop_lut6_I4_O)        0.099     1.297 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/addroundkey_data_reg[73]_i_1__7/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/next_addroundkey_data_reg[73]
    SLICE_X49Y48         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.830     1.196    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/clk
    SLICE_X49Y48         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[73]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.092     1.253    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_reg_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_o_reg_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.121%)  route 0.249ns (63.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.556     0.892    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/clk
    SLICE_X48Y50         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_reg_reg[57]/Q
                         net (fo=1, routed)           0.249     1.282    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_reg[57]
    SLICE_X48Y49         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_o_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.830     1.196    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/clk
    SLICE_X48Y49         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_o_reg_reg[57]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.070     1.236    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/mix1/data_o_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.764%)  route 0.121ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.121     1.175    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/ks1/key_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/addroundkey_data_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.538%)  route 0.232ns (55.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.637     0.973    design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/ks1/clk
    SLICE_X110Y50        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/ks1/key_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDCE (Prop_fdce_C_Q)         0.141     1.114 r  design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/ks1/key_reg_reg[28]/Q
                         net (fo=2, routed)           0.232     1.345    design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/sub1/Q[28]
    SLICE_X107Y47        LUT6 (Prop_lut6_I4_O)        0.045     1.390 r  design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/sub1/addroundkey_data_reg[28]_i_1__28/O
                         net (fo=1, routed)           0.000     1.390    design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/next_addroundkey_data_reg[28]
    SLICE_X107Y47        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/addroundkey_data_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.913     1.279    design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/clk
    SLICE_X107Y47        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/addroundkey_data_reg_reg[28]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X107Y47        FDCE (Hold_fdce_C_D)         0.091     1.340    design_1_i/coproc_0/inst/qmaes/genblk1[29].aes_inst/addroundkey_data_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X103Y55   design_1_i/coproc_0/inst/enb_AESD_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X92Y28    design_1_i/coproc_0/inst/enb_AESD_reg_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y22    design_1_i/coproc_0/inst/enb_AESD_reg_replica_1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y19    design_1_i/coproc_0/inst/enb_AESD_reg_replica_10/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X96Y27    design_1_i/coproc_0/inst/enb_AESD_reg_replica_11/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X89Y54    design_1_i/coproc_0/inst/enb_AESD_reg_replica_12/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X101Y76   design_1_i/coproc_0/inst/enb_AESD_reg_replica_13/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y32    design_1_i/coproc_0/inst/enb_AESD_reg_replica_14/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y57    design_1_i/coproc_0/inst/enb_AESD_reg_replica_15/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/key_reg_reg[126]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 0.518ns (5.965%)  route 8.166ns (94.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.799     3.093    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     3.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       8.166    11.777    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/reset_reg
    SLICE_X44Y131        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/key_reg_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.642    12.821    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/clk
    SLICE_X44Y131        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/key_reg_reg[126]/C
                         clock pessimism              0.115    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X44Y131        FDCE (Recov_fdce_C_CLR)     -0.405    12.377    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/key_reg_reg[126]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/key_reg_reg[94]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 0.518ns (5.965%)  route 8.166ns (94.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.799     3.093    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     3.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       8.166    11.777    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/reset_reg
    SLICE_X44Y131        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/key_reg_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.642    12.821    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/clk
    SLICE_X44Y131        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/key_reg_reg[94]/C
                         clock pessimism              0.115    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X44Y131        FDCE (Recov_fdce_C_CLR)     -0.405    12.377    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/ks1/key_reg_reg[94]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[74]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 0.518ns (5.968%)  route 8.161ns (94.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.799     3.093    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     3.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       8.161    11.772    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/reset_reg
    SLICE_X45Y131        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.642    12.821    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/clk
    SLICE_X45Y131        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[74]/C
                         clock pessimism              0.115    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X45Y131        FDCE (Recov_fdce_C_CLR)     -0.405    12.377    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[74]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[82]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 0.518ns (6.010%)  route 8.101ns (93.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.799     3.093    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     3.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       8.101    11.712    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/reset_reg
    SLICE_X47Y131        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.642    12.821    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/clk
    SLICE_X47Y131        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[82]/C
                         clock pessimism              0.115    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X47Y131        FDCE (Recov_fdce_C_CLR)     -0.405    12.377    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[82]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/col_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 0.518ns (5.976%)  route 8.150ns (94.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.799     3.093    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     3.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       8.150    11.761    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/reset_reg
    SLICE_X64Y106        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/col_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.715    12.894    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/clk
    SLICE_X64Y106        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/col_reg[3]/C
                         clock pessimism              0.115    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X64Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.450    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[103]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 0.518ns (5.979%)  route 8.146ns (94.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.799     3.093    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     3.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       8.146    11.757    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/reset_reg
    SLICE_X65Y106        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.715    12.894    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/clk
    SLICE_X65Y106        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[103]/C
                         clock pessimism              0.115    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X65Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.450    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[103]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[39]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 0.518ns (5.979%)  route 8.146ns (94.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.799     3.093    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     3.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       8.146    11.757    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/reset_reg
    SLICE_X65Y106        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.715    12.894    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/clk
    SLICE_X65Y106        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[39]/C
                         clock pessimism              0.115    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X65Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.450    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[71]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 0.518ns (5.979%)  route 8.146ns (94.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.799     3.093    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     3.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       8.146    11.757    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/reset_reg
    SLICE_X65Y106        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.715    12.894    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/clk
    SLICE_X65Y106        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[71]/C
                         clock pessimism              0.115    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X65Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.450    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[71]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 0.518ns (5.979%)  route 8.146ns (94.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.799     3.093    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     3.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       8.146    11.757    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/reset_reg
    SLICE_X65Y106        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.715    12.894    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/clk
    SLICE_X65Y106        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[7]/C
                         clock pessimism              0.115    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X65Y106        FDCE (Recov_fdce_C_CLR)     -0.405    12.450    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/ks1/key_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 0.518ns (6.010%)  route 8.101ns (93.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.799     3.093    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     3.611 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       8.101    11.712    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/reset_reg
    SLICE_X46Y131        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       1.642    12.821    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/clk
    SLICE_X46Y131        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[18]/C
                         clock pessimism              0.115    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X46Y131        FDCE (Recov_fdce_C_CLR)     -0.319    12.463    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  0.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.428%)  route 0.274ns (62.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.611     0.947    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.164     1.111 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.274     1.385    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/reset_reg
    SLICE_X92Y4          FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.882     1.248    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/clk
    SLICE_X92Y4          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[10]/C
                         clock pessimism             -0.284     0.964    
    SLICE_X92Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.896    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[44]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.428%)  route 0.274ns (62.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.611     0.947    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.164     1.111 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.274     1.385    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/reset_reg
    SLICE_X92Y4          FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.882     1.248    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/clk
    SLICE_X92Y4          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[44]/C
                         clock pessimism             -0.284     0.964    
    SLICE_X92Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.896    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[66]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.428%)  route 0.274ns (62.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.611     0.947    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.164     1.111 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.274     1.385    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/reset_reg
    SLICE_X92Y4          FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.882     1.248    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/clk
    SLICE_X92Y4          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[66]/C
                         clock pessimism             -0.284     0.964    
    SLICE_X92Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.896    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[41]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.174%)  route 0.316ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.611     0.947    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.164     1.111 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.316     1.426    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/reset_reg
    SLICE_X90Y3          FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.881     1.247    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/clk
    SLICE_X90Y3          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[41]/C
                         clock pessimism             -0.263     0.984    
    SLICE_X90Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.916    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[42]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.174%)  route 0.316ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.611     0.947    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.164     1.111 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.316     1.426    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/reset_reg
    SLICE_X90Y3          FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.881     1.247    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/clk
    SLICE_X90Y3          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[42]/C
                         clock pessimism             -0.263     0.984    
    SLICE_X90Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.916    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/data_reg_reg[108]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.428%)  route 0.274ns (62.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.611     0.947    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.164     1.111 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.274     1.385    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/reset_reg
    SLICE_X93Y4          FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/data_reg_reg[108]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.882     1.248    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/clk
    SLICE_X93Y4          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/data_reg_reg[108]/C
                         clock pessimism             -0.284     0.964    
    SLICE_X93Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.872    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/data_reg_reg[108]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[73]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.174%)  route 0.316ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.611     0.947    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.164     1.111 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.316     1.426    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/reset_reg
    SLICE_X91Y3          FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.881     1.247    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/clk
    SLICE_X91Y3          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[73]/C
                         clock pessimism             -0.263     0.984    
    SLICE_X91Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.891    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[73]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[74]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.174%)  route 0.316ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.611     0.947    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.164     1.111 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.316     1.426    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/reset_reg
    SLICE_X91Y3          FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.881     1.247    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/clk
    SLICE_X91Y3          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[74]/C
                         clock pessimism             -0.263     0.984    
    SLICE_X91Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.891    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/mix1/data_reg_reg[74]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/data_reg_reg[100]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.043%)  route 0.348ns (67.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.611     0.947    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.164     1.111 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.348     1.458    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/reset_reg
    SLICE_X92Y3          FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/data_reg_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.882     1.248    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/clk
    SLICE_X92Y3          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/data_reg_reg[100]/C
                         clock pessimism             -0.284     0.964    
    SLICE_X92Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.896    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/data_reg_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[100]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.787%)  route 0.387ns (70.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.611     0.947    design_1_i/coproc_0/inst/clk
    SLICE_X92Y8          FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.164     1.111 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.387     1.497    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/reset_reg
    SLICE_X90Y6          FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26597, routed)       0.881     1.247    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/clk
    SLICE_X90Y6          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[100]/C
                         clock pessimism             -0.263     0.984    
    SLICE_X90Y6          FDCE (Remov_fdce_C_CLR)     -0.067     0.916    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.581    





