<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>XDPP1100 Firmware: _ARM_USART_CAPABILITIES Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_infineon.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">XDPP1100 Firmware
   </div>
   <div id="projectbrief">The firmware documentation for the XDPP1100 device family.</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">_ARM_USART_CAPABILITIES Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>UART Device Driver Capabilities.  
 <a href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#details">More...</a></p>

<p><code>#include &lt;uart_drv.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a75ba2507ea29601a309393e794f4413d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a75ba2507ea29601a309393e794f4413d">asynchronous</a>: 1</td></tr>
<tr class="memdesc:a75ba2507ea29601a309393e794f4413d"><td class="mdescLeft">&#160;</td><td class="mdescRight">supports UART (Asynchronous) mode  <a href="#a75ba2507ea29601a309393e794f4413d">More...</a><br /></td></tr>
<tr class="separator:a75ba2507ea29601a309393e794f4413d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb385bfd9fb2d714bb58aa7d8d9d7d51"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#afb385bfd9fb2d714bb58aa7d8d9d7d51">synchronous_master</a>: 1</td></tr>
<tr class="memdesc:afb385bfd9fb2d714bb58aa7d8d9d7d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">supports Synchronous Master mode  <a href="#afb385bfd9fb2d714bb58aa7d8d9d7d51">More...</a><br /></td></tr>
<tr class="separator:afb385bfd9fb2d714bb58aa7d8d9d7d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37dcd87df8762e2bc9af9fea368b1537"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a37dcd87df8762e2bc9af9fea368b1537">synchronous_slave</a>: 1</td></tr>
<tr class="memdesc:a37dcd87df8762e2bc9af9fea368b1537"><td class="mdescLeft">&#160;</td><td class="mdescRight">supports Synchronous Slave mode  <a href="#a37dcd87df8762e2bc9af9fea368b1537">More...</a><br /></td></tr>
<tr class="separator:a37dcd87df8762e2bc9af9fea368b1537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1928b61021dd9ff689a3ccf9b8966a8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#ad1928b61021dd9ff689a3ccf9b8966a8">single_wire</a>: 1</td></tr>
<tr class="memdesc:ad1928b61021dd9ff689a3ccf9b8966a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">supports UART Single-wire mode  <a href="#ad1928b61021dd9ff689a3ccf9b8966a8">More...</a><br /></td></tr>
<tr class="separator:ad1928b61021dd9ff689a3ccf9b8966a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a72c5f0209a9ccf840fc196e9a9dffa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a9a72c5f0209a9ccf840fc196e9a9dffa">irda</a>: 1</td></tr>
<tr class="memdesc:a9a72c5f0209a9ccf840fc196e9a9dffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">supports UART IrDA mode  <a href="#a9a72c5f0209a9ccf840fc196e9a9dffa">More...</a><br /></td></tr>
<tr class="separator:a9a72c5f0209a9ccf840fc196e9a9dffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78e1ee1726d1db2cfa83fd7b5acc8bd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#aa78e1ee1726d1db2cfa83fd7b5acc8bd">smart_card</a>: 1</td></tr>
<tr class="memdesc:aa78e1ee1726d1db2cfa83fd7b5acc8bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">supports UART Smart Card mode  <a href="#aa78e1ee1726d1db2cfa83fd7b5acc8bd">More...</a><br /></td></tr>
<tr class="separator:aa78e1ee1726d1db2cfa83fd7b5acc8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3c14ea1b5e9ba0a37ebc05fcfd51a6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a7b3c14ea1b5e9ba0a37ebc05fcfd51a6">smart_card_clock</a>: 1</td></tr>
<tr class="memdesc:a7b3c14ea1b5e9ba0a37ebc05fcfd51a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart Card Clock generator available.  <a href="#a7b3c14ea1b5e9ba0a37ebc05fcfd51a6">More...</a><br /></td></tr>
<tr class="separator:a7b3c14ea1b5e9ba0a37ebc05fcfd51a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d55dd339a08293018608775fc8b4859"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a1d55dd339a08293018608775fc8b4859">flow_control_rts</a>: 1</td></tr>
<tr class="memdesc:a1d55dd339a08293018608775fc8b4859"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTS Flow Control available.  <a href="#a1d55dd339a08293018608775fc8b4859">More...</a><br /></td></tr>
<tr class="separator:a1d55dd339a08293018608775fc8b4859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287da15773bb24a301cbfd806975e1e9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a287da15773bb24a301cbfd806975e1e9">flow_control_cts</a>: 1</td></tr>
<tr class="memdesc:a287da15773bb24a301cbfd806975e1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS Flow Control available.  <a href="#a287da15773bb24a301cbfd806975e1e9">More...</a><br /></td></tr>
<tr class="separator:a287da15773bb24a301cbfd806975e1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0190aabe8d8f59176be8d693f8874fb3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a0190aabe8d8f59176be8d693f8874fb3">event_tx_complete</a>: 1</td></tr>
<tr class="memdesc:a0190aabe8d8f59176be8d693f8874fb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit completed event: <a class="el" href="uart__drv_8h.html#a12872a3b04343f97d9535b5b0d37286d">ARM_USART_EVENT_TX_COMPLETE</a>.  <a href="#a0190aabe8d8f59176be8d693f8874fb3">More...</a><br /></td></tr>
<tr class="separator:a0190aabe8d8f59176be8d693f8874fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe469796cfca4ea61bd6181afb4916be"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#afe469796cfca4ea61bd6181afb4916be">event_rx_timeout</a>: 1</td></tr>
<tr class="memdesc:afe469796cfca4ea61bd6181afb4916be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal receive character timeout event: <a class="el" href="uart__drv_8h.html#a66ee2256571450a3fc3c530344ea9bd7">ARM_USART_EVENT_RX_TIMEOUT</a>.  <a href="#afe469796cfca4ea61bd6181afb4916be">More...</a><br /></td></tr>
<tr class="separator:afe469796cfca4ea61bd6181afb4916be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad044722f459552e9f0f602983659e9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#afad044722f459552e9f0f602983659e9">rts</a>: 1</td></tr>
<tr class="memdesc:afad044722f459552e9f0f602983659e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTS Line: 0=not available, 1=available.  <a href="#afad044722f459552e9f0f602983659e9">More...</a><br /></td></tr>
<tr class="separator:afad044722f459552e9f0f602983659e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4ccfb729b3a40a5fd611021268c262"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a0a4ccfb729b3a40a5fd611021268c262">cts</a>: 1</td></tr>
<tr class="memdesc:a0a4ccfb729b3a40a5fd611021268c262"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS Line: 0=not available, 1=available.  <a href="#a0a4ccfb729b3a40a5fd611021268c262">More...</a><br /></td></tr>
<tr class="separator:a0a4ccfb729b3a40a5fd611021268c262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cc092c82fdc3e5e6646460be6ae9fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#aa3cc092c82fdc3e5e6646460be6ae9fd">dtr</a>: 1</td></tr>
<tr class="memdesc:aa3cc092c82fdc3e5e6646460be6ae9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DTR Line: 0=not available, 1=available.  <a href="#aa3cc092c82fdc3e5e6646460be6ae9fd">More...</a><br /></td></tr>
<tr class="separator:aa3cc092c82fdc3e5e6646460be6ae9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a437895b17519a16f920ae07461dd67d2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a437895b17519a16f920ae07461dd67d2">dsr</a>: 1</td></tr>
<tr class="memdesc:a437895b17519a16f920ae07461dd67d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSR Line: 0=not available, 1=available.  <a href="#a437895b17519a16f920ae07461dd67d2">More...</a><br /></td></tr>
<tr class="separator:a437895b17519a16f920ae07461dd67d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56a9ad6e266df78157f0e04feb4b78c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#aa56a9ad6e266df78157f0e04feb4b78c">dcd</a>: 1</td></tr>
<tr class="memdesc:aa56a9ad6e266df78157f0e04feb4b78c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCD Line: 0=not available, 1=available.  <a href="#aa56a9ad6e266df78157f0e04feb4b78c">More...</a><br /></td></tr>
<tr class="separator:aa56a9ad6e266df78157f0e04feb4b78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cf03b82235bedc0acf00acb46130fb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#aa6cf03b82235bedc0acf00acb46130fb">ri</a>: 1</td></tr>
<tr class="memdesc:aa6cf03b82235bedc0acf00acb46130fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI Line: 0=not available, 1=available.  <a href="#aa6cf03b82235bedc0acf00acb46130fb">More...</a><br /></td></tr>
<tr class="separator:aa6cf03b82235bedc0acf00acb46130fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebe5ddec8d99a63843f2a3c70ac85f9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a4ebe5ddec8d99a63843f2a3c70ac85f9">event_cts</a>: 1</td></tr>
<tr class="memdesc:a4ebe5ddec8d99a63843f2a3c70ac85f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal CTS change event: <a class="el" href="uart__drv_8h.html#a4cd807ca131bdcb1a7eb4f223fa70476">ARM_USART_EVENT_CTS</a>.  <a href="#a4ebe5ddec8d99a63843f2a3c70ac85f9">More...</a><br /></td></tr>
<tr class="separator:a4ebe5ddec8d99a63843f2a3c70ac85f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdb61f16498d650b5a7f5f9b62779df"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#aefdb61f16498d650b5a7f5f9b62779df">event_dsr</a>: 1</td></tr>
<tr class="memdesc:aefdb61f16498d650b5a7f5f9b62779df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal DSR change event: <a class="el" href="uart__drv_8h.html#a5afef591c2e8dd9bc4332b7bc8d96309">ARM_USART_EVENT_DSR</a>.  <a href="#aefdb61f16498d650b5a7f5f9b62779df">More...</a><br /></td></tr>
<tr class="separator:aefdb61f16498d650b5a7f5f9b62779df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1dd043d0db9738d6b5fa8d89211446"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#a7c1dd043d0db9738d6b5fa8d89211446">event_dcd</a>: 1</td></tr>
<tr class="memdesc:a7c1dd043d0db9738d6b5fa8d89211446"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal DCD change event: <a class="el" href="uart__drv_8h.html#a1628b951feba1c851f424ce89da409a4">ARM_USART_EVENT_DCD</a>.  <a href="#a7c1dd043d0db9738d6b5fa8d89211446">More...</a><br /></td></tr>
<tr class="separator:a7c1dd043d0db9738d6b5fa8d89211446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55f90aec5f909ff3a75bf36e61312ea"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html#ab55f90aec5f909ff3a75bf36e61312ea">event_ri</a>: 1</td></tr>
<tr class="memdesc:ab55f90aec5f909ff3a75bf36e61312ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal RI change event: <a class="el" href="uart__drv_8h.html#ac17fe5723d4c5923656dadd9d1302154">ARM_USART_EVENT_RI</a>.  <a href="#ab55f90aec5f909ff3a75bf36e61312ea">More...</a><br /></td></tr>
<tr class="separator:ab55f90aec5f909ff3a75bf36e61312ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART Device Driver Capabilities. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a75ba2507ea29601a309393e794f4413d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t asynchronous</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>supports UART (Asynchronous) mode </p>

</div>
</div>
<a class="anchor" id="a0a4ccfb729b3a40a5fd611021268c262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS Line: 0=not available, 1=available. </p>

</div>
</div>
<a class="anchor" id="aa56a9ad6e266df78157f0e04feb4b78c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dcd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCD Line: 0=not available, 1=available. </p>

</div>
</div>
<a class="anchor" id="a437895b17519a16f920ae07461dd67d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dsr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSR Line: 0=not available, 1=available. </p>

</div>
</div>
<a class="anchor" id="aa3cc092c82fdc3e5e6646460be6ae9fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dtr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DTR Line: 0=not available, 1=available. </p>

</div>
</div>
<a class="anchor" id="a4ebe5ddec8d99a63843f2a3c70ac85f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t event_cts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signal CTS change event: <a class="el" href="uart__drv_8h.html#a4cd807ca131bdcb1a7eb4f223fa70476">ARM_USART_EVENT_CTS</a>. </p>

</div>
</div>
<a class="anchor" id="a7c1dd043d0db9738d6b5fa8d89211446"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t event_dcd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signal DCD change event: <a class="el" href="uart__drv_8h.html#a1628b951feba1c851f424ce89da409a4">ARM_USART_EVENT_DCD</a>. </p>

</div>
</div>
<a class="anchor" id="aefdb61f16498d650b5a7f5f9b62779df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t event_dsr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signal DSR change event: <a class="el" href="uart__drv_8h.html#a5afef591c2e8dd9bc4332b7bc8d96309">ARM_USART_EVENT_DSR</a>. </p>

</div>
</div>
<a class="anchor" id="ab55f90aec5f909ff3a75bf36e61312ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t event_ri</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signal RI change event: <a class="el" href="uart__drv_8h.html#ac17fe5723d4c5923656dadd9d1302154">ARM_USART_EVENT_RI</a>. </p>

</div>
</div>
<a class="anchor" id="afe469796cfca4ea61bd6181afb4916be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t event_rx_timeout</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signal receive character timeout event: <a class="el" href="uart__drv_8h.html#a66ee2256571450a3fc3c530344ea9bd7">ARM_USART_EVENT_RX_TIMEOUT</a>. </p>

</div>
</div>
<a class="anchor" id="a0190aabe8d8f59176be8d693f8874fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t event_tx_complete</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit completed event: <a class="el" href="uart__drv_8h.html#a12872a3b04343f97d9535b5b0d37286d">ARM_USART_EVENT_TX_COMPLETE</a>. </p>

</div>
</div>
<a class="anchor" id="a287da15773bb24a301cbfd806975e1e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t flow_control_cts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS Flow Control available. </p>

</div>
</div>
<a class="anchor" id="a1d55dd339a08293018608775fc8b4859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t flow_control_rts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTS Flow Control available. </p>

</div>
</div>
<a class="anchor" id="a9a72c5f0209a9ccf840fc196e9a9dffa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t irda</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>supports UART IrDA mode </p>

</div>
</div>
<a class="anchor" id="aa6cf03b82235bedc0acf00acb46130fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ri</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RI Line: 0=not available, 1=available. </p>

</div>
</div>
<a class="anchor" id="afad044722f459552e9f0f602983659e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTS Line: 0=not available, 1=available. </p>

</div>
</div>
<a class="anchor" id="ad1928b61021dd9ff689a3ccf9b8966a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t single_wire</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>supports UART Single-wire mode </p>

</div>
</div>
<a class="anchor" id="aa78e1ee1726d1db2cfa83fd7b5acc8bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t smart_card</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>supports UART Smart Card mode </p>

</div>
</div>
<a class="anchor" id="a7b3c14ea1b5e9ba0a37ebc05fcfd51a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t smart_card_clock</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smart Card Clock generator available. </p>

</div>
</div>
<a class="anchor" id="afb385bfd9fb2d714bb58aa7d8d9d7d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t synchronous_master</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>supports Synchronous Master mode </p>

</div>
</div>
<a class="anchor" id="a37dcd87df8762e2bc9af9fea368b1537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t synchronous_slave</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>supports Synchronous Slave mode </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="uart__drv_8h.html">uart_drv.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html">_ARM_USART_CAPABILITIES</a></li>
    <li class="footer">Generated on Wed Nov 8 2023 10:17:06 for XDPP1100 Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
