<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de m33.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2m33_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_regs/include/hardware/regs/m33.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__regs_2include_2hardware_2regs_2m33_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : M33</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : TEAL registers accessible through the debug interface</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_M33_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_M33_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : M33_ITM_STIM0</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0cd627ee0698a5a1961a13f928abcef4">   19</a></span><span class="preprocessor">#define M33_ITM_STIM0_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2b7e07a66d09425d25f5da0897b5f9d">   20</a></span><span class="preprocessor">#define M33_ITM_STIM0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a209e1ae47f89cb9c3513932e2d933768">   21</a></span><span class="preprocessor">#define M33_ITM_STIM0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Field       : M33_ITM_STIM0_STIMULUS</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9359b094f96460015513148b50d0508">   27</a></span><span class="preprocessor">#define M33_ITM_STIM0_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeb81291d926a2c1468f41a41103ca76e">   28</a></span><span class="preprocessor">#define M33_ITM_STIM0_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9230622a55fb813114280d89598a00ce">   29</a></span><span class="preprocessor">#define M33_ITM_STIM0_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d4135a182edace78d6ac66388b56097">   30</a></span><span class="preprocessor">#define M33_ITM_STIM0_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73274fe8dfbe06e719cc45f75f38d8fb">   31</a></span><span class="preprocessor">#define M33_ITM_STIM0_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// Register    : M33_ITM_STIM1</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a801451d9a31c0717be1a269068cdf18d">   35</a></span><span class="preprocessor">#define M33_ITM_STIM1_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1dda2a9cf4aecbba8e6c512f71158046">   36</a></span><span class="preprocessor">#define M33_ITM_STIM1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3acabe356276613aff23401963f98ba9">   37</a></span><span class="preprocessor">#define M33_ITM_STIM1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// Field       : M33_ITM_STIM1_STIMULUS</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c826ac69769590989e1caa8385ea3fa">   43</a></span><span class="preprocessor">#define M33_ITM_STIM1_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adf073687d5f18895aecc06173225c375">   44</a></span><span class="preprocessor">#define M33_ITM_STIM1_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a298c6a4d467b80d1a1a7afe56e01ce7b">   45</a></span><span class="preprocessor">#define M33_ITM_STIM1_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7c4aee7403b3c99cf3b66a462e343a6">   46</a></span><span class="preprocessor">#define M33_ITM_STIM1_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76a67fcd5901df83d1c79a06c0402a39">   47</a></span><span class="preprocessor">#define M33_ITM_STIM1_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// Register    : M33_ITM_STIM2</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab1e4b605c3d281c16de024a221dc2867">   51</a></span><span class="preprocessor">#define M33_ITM_STIM2_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a411954d77312b400dafd5981f7082f50">   52</a></span><span class="preprocessor">#define M33_ITM_STIM2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d4baff89a5468eabc0ec017f2c86243">   53</a></span><span class="preprocessor">#define M33_ITM_STIM2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// Field       : M33_ITM_STIM2_STIMULUS</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab60215a151f7afa10cc0df75a04e10e7">   59</a></span><span class="preprocessor">#define M33_ITM_STIM2_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad51ac135063176647be7d5dba4141ea3">   60</a></span><span class="preprocessor">#define M33_ITM_STIM2_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1631c079387aff15f62e32a87e495812">   61</a></span><span class="preprocessor">#define M33_ITM_STIM2_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba2046e8fc8c2e90d1b30b70d7c40c7a">   62</a></span><span class="preprocessor">#define M33_ITM_STIM2_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ace482c090f0ad14c348b25e89371fc00">   63</a></span><span class="preprocessor">#define M33_ITM_STIM2_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">// Register    : M33_ITM_STIM3</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a481bc2c45daf4884079951863cf0bce5">   67</a></span><span class="preprocessor">#define M33_ITM_STIM3_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a13da656a727a44fc87def2c0d66778d0">   68</a></span><span class="preprocessor">#define M33_ITM_STIM3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27ce0f47f712c070a9a90bf183233f29">   69</a></span><span class="preprocessor">#define M33_ITM_STIM3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// Field       : M33_ITM_STIM3_STIMULUS</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a942140bcb230b01e41144102eaa38960">   75</a></span><span class="preprocessor">#define M33_ITM_STIM3_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d4bbb0078ca36743f9040aad83fb88a">   76</a></span><span class="preprocessor">#define M33_ITM_STIM3_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae25e00245d085e2239a668192da5308f">   77</a></span><span class="preprocessor">#define M33_ITM_STIM3_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a0a17d101badc3825cf2a34f96b5f39">   78</a></span><span class="preprocessor">#define M33_ITM_STIM3_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3da982a9ea31310cf31c02cffb557110">   79</a></span><span class="preprocessor">#define M33_ITM_STIM3_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// Register    : M33_ITM_STIM4</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa69167901755b806abc801355de986ad">   83</a></span><span class="preprocessor">#define M33_ITM_STIM4_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9eb029aac2007bf91f5c053d0760ffed">   84</a></span><span class="preprocessor">#define M33_ITM_STIM4_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#affeb2269d17beeccaf4b2b47a433d8c9">   85</a></span><span class="preprocessor">#define M33_ITM_STIM4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">// Field       : M33_ITM_STIM4_STIMULUS</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6770e05edcb6f19f995fcba73b005c7">   91</a></span><span class="preprocessor">#define M33_ITM_STIM4_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ae8e19ae18c0220a05315d2a0e31e21">   92</a></span><span class="preprocessor">#define M33_ITM_STIM4_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a678b1f4bbaaf01cee0a4fc8099675274">   93</a></span><span class="preprocessor">#define M33_ITM_STIM4_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6574ead0560551023f7dba4aa4e74c98">   94</a></span><span class="preprocessor">#define M33_ITM_STIM4_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a717b86011e7e87edd03c66fd6fbc1a1f">   95</a></span><span class="preprocessor">#define M33_ITM_STIM4_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">// Register    : M33_ITM_STIM5</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a088bf3593b7d1ca97d4e7017d2eb167c">   99</a></span><span class="preprocessor">#define M33_ITM_STIM5_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aabd77e8b32426d4386547ab2c6f7e3d9">  100</a></span><span class="preprocessor">#define M33_ITM_STIM5_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7b20126fb89f9873468b6f9489c4e44">  101</a></span><span class="preprocessor">#define M33_ITM_STIM5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// Field       : M33_ITM_STIM5_STIMULUS</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae7e14fcf648a19ecab49cdcc6ae60feb">  107</a></span><span class="preprocessor">#define M33_ITM_STIM5_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a18fb5a8e6b3967ff353e398b55aaf115">  108</a></span><span class="preprocessor">#define M33_ITM_STIM5_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaadad1d34b68d76d3d8abd64c2a329ae">  109</a></span><span class="preprocessor">#define M33_ITM_STIM5_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af18914ac2782d8043fff6c2bee46477d">  110</a></span><span class="preprocessor">#define M33_ITM_STIM5_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c483c8bae5979d2e5a35c03593defd1">  111</a></span><span class="preprocessor">#define M33_ITM_STIM5_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">// Register    : M33_ITM_STIM6</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69995ce1472c6d9299536c6105f5169f">  115</a></span><span class="preprocessor">#define M33_ITM_STIM6_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03e65a7fd7296720da043e7cdc0c18a2">  116</a></span><span class="preprocessor">#define M33_ITM_STIM6_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad25cd93bd08d23485706cd83f3bb37b4">  117</a></span><span class="preprocessor">#define M33_ITM_STIM6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">// Field       : M33_ITM_STIM6_STIMULUS</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f807461b1498ed4401d1b79320c7082">  123</a></span><span class="preprocessor">#define M33_ITM_STIM6_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2bbc3e8dec2308b518ae3edd27feb120">  124</a></span><span class="preprocessor">#define M33_ITM_STIM6_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ce32648607dbaf656714f308f595a8b">  125</a></span><span class="preprocessor">#define M33_ITM_STIM6_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94dfb4b6ebdf53d37cd5d49d9280475e">  126</a></span><span class="preprocessor">#define M33_ITM_STIM6_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92a7bc79eb08048aa9f0e19eab94a738">  127</a></span><span class="preprocessor">#define M33_ITM_STIM6_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">// Register    : M33_ITM_STIM7</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a922428ea81a0d9559a55f58e04638ca9">  131</a></span><span class="preprocessor">#define M33_ITM_STIM7_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4751c00abf38188f2fcfc55cd2b2745e">  132</a></span><span class="preprocessor">#define M33_ITM_STIM7_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae6d3408b7e15a115dcb904e179b99316">  133</a></span><span class="preprocessor">#define M33_ITM_STIM7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">// Field       : M33_ITM_STIM7_STIMULUS</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a442514c4878fe240b13338adf14de0ce">  139</a></span><span class="preprocessor">#define M33_ITM_STIM7_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a6eddf7fda1a77233bbc92630c307ca">  140</a></span><span class="preprocessor">#define M33_ITM_STIM7_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1fd8acb47f55546edeca1fc576d783ed">  141</a></span><span class="preprocessor">#define M33_ITM_STIM7_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3180fdccd4258c610dfe6b75ece2440">  142</a></span><span class="preprocessor">#define M33_ITM_STIM7_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a56616aabb07086dba88aa152fa64e2">  143</a></span><span class="preprocessor">#define M33_ITM_STIM7_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">// Register    : M33_ITM_STIM8</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a537da5427fb8212b53c599d9e3ee6546">  147</a></span><span class="preprocessor">#define M33_ITM_STIM8_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a403aec44607cd21d7d3cfdda9d0e5bd5">  148</a></span><span class="preprocessor">#define M33_ITM_STIM8_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac1bce8905cee01acb0b2008d28cf246b">  149</a></span><span class="preprocessor">#define M33_ITM_STIM8_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">// Field       : M33_ITM_STIM8_STIMULUS</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adc4ef2de6f14c36251a0586765e931cb">  155</a></span><span class="preprocessor">#define M33_ITM_STIM8_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0bcaa5503947654bef1201766419f09f">  156</a></span><span class="preprocessor">#define M33_ITM_STIM8_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a25a19901880f690c005d2a152b4ead37">  157</a></span><span class="preprocessor">#define M33_ITM_STIM8_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad327eaf1a5317b63fcee9cc8f6eebb64">  158</a></span><span class="preprocessor">#define M33_ITM_STIM8_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abccbf8fa72098b9afd0cc19d5a3822b1">  159</a></span><span class="preprocessor">#define M33_ITM_STIM8_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// Register    : M33_ITM_STIM9</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3947af13bdef96836f4bb5802520cb27">  163</a></span><span class="preprocessor">#define M33_ITM_STIM9_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa9ab2846a6e0a2b010fe9ef4a23357e8">  164</a></span><span class="preprocessor">#define M33_ITM_STIM9_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a967d046cfb831be18eea146406e42f0c">  165</a></span><span class="preprocessor">#define M33_ITM_STIM9_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">// Field       : M33_ITM_STIM9_STIMULUS</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa64da270487977ee8d1fb1fb8585b743">  171</a></span><span class="preprocessor">#define M33_ITM_STIM9_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa7090ee9a28816781b0f362e0352a9ab">  172</a></span><span class="preprocessor">#define M33_ITM_STIM9_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad0813c532587479bffea55dd07931c2d">  173</a></span><span class="preprocessor">#define M33_ITM_STIM9_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a33d23c3cf78078fe82de699297dbfd39">  174</a></span><span class="preprocessor">#define M33_ITM_STIM9_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a42b0d20390e385cea0ba6d242a6b4131">  175</a></span><span class="preprocessor">#define M33_ITM_STIM9_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// Register    : M33_ITM_STIM10</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45ae4212246298b50261973bde4ee27b">  179</a></span><span class="preprocessor">#define M33_ITM_STIM10_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a98d2f274a9076ad92774eded7309ad19">  180</a></span><span class="preprocessor">#define M33_ITM_STIM10_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefe4f75d4bf1f56320774fb102434c9b">  181</a></span><span class="preprocessor">#define M33_ITM_STIM10_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">// Field       : M33_ITM_STIM10_STIMULUS</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab09b0ec8902855d130af8f2fad3e0a52">  187</a></span><span class="preprocessor">#define M33_ITM_STIM10_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa33334f5ff20e570f80cc39f46049d6d">  188</a></span><span class="preprocessor">#define M33_ITM_STIM10_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a13ebbcaba891991d7786aa57d9203a09">  189</a></span><span class="preprocessor">#define M33_ITM_STIM10_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aecab94552120825282febce0c37a75db">  190</a></span><span class="preprocessor">#define M33_ITM_STIM10_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab50aa17c0b31edaf02efb7bc8d5c41fd">  191</a></span><span class="preprocessor">#define M33_ITM_STIM10_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// Register    : M33_ITM_STIM11</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e4a47c00b19e4eeb8597fec8402a0bd">  195</a></span><span class="preprocessor">#define M33_ITM_STIM11_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3326faa6edbd43ac978fe9754f62a4d">  196</a></span><span class="preprocessor">#define M33_ITM_STIM11_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3cd7dde3df50aaea228e316ac9813989">  197</a></span><span class="preprocessor">#define M33_ITM_STIM11_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">// Field       : M33_ITM_STIM11_STIMULUS</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a02aa6cbab2000cb13b853e5570ccba95">  203</a></span><span class="preprocessor">#define M33_ITM_STIM11_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7fb768df7288621157ad77cf2cd6931">  204</a></span><span class="preprocessor">#define M33_ITM_STIM11_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af337b94357e82f3a9b4477f2309c3b02">  205</a></span><span class="preprocessor">#define M33_ITM_STIM11_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeffdb4d98e06cf8ae983d73822a47eea">  206</a></span><span class="preprocessor">#define M33_ITM_STIM11_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a96b09c90ab77e8a000bddd86214be73c">  207</a></span><span class="preprocessor">#define M33_ITM_STIM11_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">// Register    : M33_ITM_STIM12</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b140f2b3e70449c3eca8662305de9fb">  211</a></span><span class="preprocessor">#define M33_ITM_STIM12_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9917f01a808dcb0727a5801d0c71b77b">  212</a></span><span class="preprocessor">#define M33_ITM_STIM12_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab90423ed9ec3a4a77db7d5edc1bc7eb5">  213</a></span><span class="preprocessor">#define M33_ITM_STIM12_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">// Field       : M33_ITM_STIM12_STIMULUS</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83e30a6a65e2ca0ffc55bdbb8db052f4">  219</a></span><span class="preprocessor">#define M33_ITM_STIM12_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9393d8b6253253232ecfadc2a5c5d6f">  220</a></span><span class="preprocessor">#define M33_ITM_STIM12_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af03cdbcbdb687552befecbb5e60420fd">  221</a></span><span class="preprocessor">#define M33_ITM_STIM12_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0eb6dbfbdb12a8e22b21b5c4821c5844">  222</a></span><span class="preprocessor">#define M33_ITM_STIM12_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2f9acd33fe2211ebd8cd4a415de76527">  223</a></span><span class="preprocessor">#define M33_ITM_STIM12_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">// Register    : M33_ITM_STIM13</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7f8a805809336e01c41ed81f41cf9c4e">  227</a></span><span class="preprocessor">#define M33_ITM_STIM13_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aac8d78c6183682957a56150bb544d3f8">  228</a></span><span class="preprocessor">#define M33_ITM_STIM13_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61971ef4b398a98b5960e9f4020011e1">  229</a></span><span class="preprocessor">#define M33_ITM_STIM13_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">// Field       : M33_ITM_STIM13_STIMULUS</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8be740de027d47d689fdf449a09aefee">  235</a></span><span class="preprocessor">#define M33_ITM_STIM13_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1013c58bae6770fbce6eacc1a8dc08c9">  236</a></span><span class="preprocessor">#define M33_ITM_STIM13_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a3a0086c593e0ea25d824f1758fd443">  237</a></span><span class="preprocessor">#define M33_ITM_STIM13_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ae14128029a130067b64e5f3fcddd98">  238</a></span><span class="preprocessor">#define M33_ITM_STIM13_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a421d997a954270aac68e000cec1d4970">  239</a></span><span class="preprocessor">#define M33_ITM_STIM13_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">// Register    : M33_ITM_STIM14</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a62ab73b07d4d0f1fb7945ff6d8bdd6e1">  243</a></span><span class="preprocessor">#define M33_ITM_STIM14_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab269105e9c105b1171ae0a918512b84e">  244</a></span><span class="preprocessor">#define M33_ITM_STIM14_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa428e6909534f4ffb827c0c9f7ea9617">  245</a></span><span class="preprocessor">#define M33_ITM_STIM14_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">// Field       : M33_ITM_STIM14_STIMULUS</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d21e43a4460ce5e890245612669fd61">  251</a></span><span class="preprocessor">#define M33_ITM_STIM14_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a64e2ed9f30ad826cc767710cba4e0b1e">  252</a></span><span class="preprocessor">#define M33_ITM_STIM14_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b5528d21ed392fa1dd20a1c710c87ab">  253</a></span><span class="preprocessor">#define M33_ITM_STIM14_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af626db3dd845fb66a6a2bc530edc8ec1">  254</a></span><span class="preprocessor">#define M33_ITM_STIM14_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a931a5c88e839b6bdd132c21a9841be26">  255</a></span><span class="preprocessor">#define M33_ITM_STIM14_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">// Register    : M33_ITM_STIM15</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af49a0879cbaaa91a2305d3d76e4d8ee2">  259</a></span><span class="preprocessor">#define M33_ITM_STIM15_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5dfd9546d10238db38240c04d360111">  260</a></span><span class="preprocessor">#define M33_ITM_STIM15_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0156fa2752bd202cc0e2e763b9e35ba0">  261</a></span><span class="preprocessor">#define M33_ITM_STIM15_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">// Field       : M33_ITM_STIM15_STIMULUS</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aedc3a7f08c81d4f6971c5d980ffbfb2e">  267</a></span><span class="preprocessor">#define M33_ITM_STIM15_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af446880ae33d4c5e487a23f566a4029d">  268</a></span><span class="preprocessor">#define M33_ITM_STIM15_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8daee3e1b5729d65acfb31d3a7ed67fa">  269</a></span><span class="preprocessor">#define M33_ITM_STIM15_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc66cbf36f14075e2eb4ab08fc1f7297">  270</a></span><span class="preprocessor">#define M33_ITM_STIM15_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b295ad888c349ef60fcd8b70cc98b66">  271</a></span><span class="preprocessor">#define M33_ITM_STIM15_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">// Register    : M33_ITM_STIM16</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24db989b855670c2ab88a0f0a4f2f2ce">  275</a></span><span class="preprocessor">#define M33_ITM_STIM16_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a81a58473fd81785510d15f889fd2262e">  276</a></span><span class="preprocessor">#define M33_ITM_STIM16_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b4154c6c4ade2f863ddf75beac60d64">  277</a></span><span class="preprocessor">#define M33_ITM_STIM16_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// Field       : M33_ITM_STIM16_STIMULUS</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3dbf9e8be8ffa4cbfdd0a3d6697d50f">  283</a></span><span class="preprocessor">#define M33_ITM_STIM16_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1f6d715e0b55f6bbefe942be6b01ce49">  284</a></span><span class="preprocessor">#define M33_ITM_STIM16_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a971db8624b39e5eb5c2b1cdbc86fff5e">  285</a></span><span class="preprocessor">#define M33_ITM_STIM16_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa66c4cdee08c36cbfa2dfde3a1dafcc8">  286</a></span><span class="preprocessor">#define M33_ITM_STIM16_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35766a87fdfa531d8b223bcaf92e1997">  287</a></span><span class="preprocessor">#define M33_ITM_STIM16_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">// Register    : M33_ITM_STIM17</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a44db9b45c49a783a272fc088b1cf71f8">  291</a></span><span class="preprocessor">#define M33_ITM_STIM17_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5e70acfb9b40ad38443516efc7c4492">  292</a></span><span class="preprocessor">#define M33_ITM_STIM17_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10c6714f0cae00a780904f1b56b75f94">  293</a></span><span class="preprocessor">#define M33_ITM_STIM17_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">// Field       : M33_ITM_STIM17_STIMULUS</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08d7c73ba609f11691070fe12fe22eca">  299</a></span><span class="preprocessor">#define M33_ITM_STIM17_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69d2bbf894e6b733099e93c38de08255">  300</a></span><span class="preprocessor">#define M33_ITM_STIM17_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b4fbb06e0f742d08ea733ef5b55958f">  301</a></span><span class="preprocessor">#define M33_ITM_STIM17_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4440bdd8f0a26be9d843baf1e0737016">  302</a></span><span class="preprocessor">#define M33_ITM_STIM17_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91434a57afd21c512beab96be564ac5c">  303</a></span><span class="preprocessor">#define M33_ITM_STIM17_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// Register    : M33_ITM_STIM18</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ed0577a57e3e7b03cfcac5e6159a040">  307</a></span><span class="preprocessor">#define M33_ITM_STIM18_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac82701d6b886d2310c2e290ee1efc5cf">  308</a></span><span class="preprocessor">#define M33_ITM_STIM18_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04a2bdc14c5dc65d74c09acc92ae8e6b">  309</a></span><span class="preprocessor">#define M33_ITM_STIM18_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// Field       : M33_ITM_STIM18_STIMULUS</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ec60b80b22f3c6ded28c320f44ff6f6">  315</a></span><span class="preprocessor">#define M33_ITM_STIM18_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61a6079a78537bc7f20f9ce7176dbd00">  316</a></span><span class="preprocessor">#define M33_ITM_STIM18_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a33b173f8c8b8e5ff6cc8ea197d035a19">  317</a></span><span class="preprocessor">#define M33_ITM_STIM18_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27e16ffd2fe21438ce4ae3110c8c2af1">  318</a></span><span class="preprocessor">#define M33_ITM_STIM18_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8354a8bb003cd3908dea0f08efea8694">  319</a></span><span class="preprocessor">#define M33_ITM_STIM18_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// Register    : M33_ITM_STIM19</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa7aaa490da898348cc34c313cfcd10b1">  323</a></span><span class="preprocessor">#define M33_ITM_STIM19_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac0418de6f22bdf4875226a2bfd26ee4d">  324</a></span><span class="preprocessor">#define M33_ITM_STIM19_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae9cfa288a4ceee5f500eac1060f14f7d">  325</a></span><span class="preprocessor">#define M33_ITM_STIM19_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">// Field       : M33_ITM_STIM19_STIMULUS</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aade34e834c07d0d938903f0eb3ea6f9d">  331</a></span><span class="preprocessor">#define M33_ITM_STIM19_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a275ae5d990cf1829f1e4a5a2fd694466">  332</a></span><span class="preprocessor">#define M33_ITM_STIM19_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adeedb89026ad3505bbf37cdd30afdab4">  333</a></span><span class="preprocessor">#define M33_ITM_STIM19_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aee34aed3b94633037688e18a25528d79">  334</a></span><span class="preprocessor">#define M33_ITM_STIM19_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a322b291b1d413e5e431b9792e900beca">  335</a></span><span class="preprocessor">#define M33_ITM_STIM19_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// Register    : M33_ITM_STIM20</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e83e1d884ddfc45a9814e12d6377b17">  339</a></span><span class="preprocessor">#define M33_ITM_STIM20_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a72d306392523693e295ca4b4056f2b99">  340</a></span><span class="preprocessor">#define M33_ITM_STIM20_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c6f0839e137413ad61063722beb2f16">  341</a></span><span class="preprocessor">#define M33_ITM_STIM20_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">// Field       : M33_ITM_STIM20_STIMULUS</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79bc89951a1efc3690353d4e38bfdf33">  347</a></span><span class="preprocessor">#define M33_ITM_STIM20_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70ecf5e4f76a81351940c9ba819f66b2">  348</a></span><span class="preprocessor">#define M33_ITM_STIM20_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa4b96b6c79f2e83f9bae100dd46015b8">  349</a></span><span class="preprocessor">#define M33_ITM_STIM20_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8cce91d1af75ecdf5c953ca1191fc5ae">  350</a></span><span class="preprocessor">#define M33_ITM_STIM20_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ade60350ff089d0337fc1ae36522b793a">  351</a></span><span class="preprocessor">#define M33_ITM_STIM20_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">// Register    : M33_ITM_STIM21</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaefd78bd20789a528bb9aba87d8387b1">  355</a></span><span class="preprocessor">#define M33_ITM_STIM21_OFFSET _u(0x00000054)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a671f6785050fbb9b0365b693e87cf24b">  356</a></span><span class="preprocessor">#define M33_ITM_STIM21_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afde7c8cddb7b34821e30c4eea7c7fce3">  357</a></span><span class="preprocessor">#define M33_ITM_STIM21_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">// Field       : M33_ITM_STIM21_STIMULUS</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc61d2588f279b3c79ae88fb500a34dd">  363</a></span><span class="preprocessor">#define M33_ITM_STIM21_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3456bd6f3d94a2959e66298d546b986f">  364</a></span><span class="preprocessor">#define M33_ITM_STIM21_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5031e7d7b0bdc57a81c9d8c34b66c05a">  365</a></span><span class="preprocessor">#define M33_ITM_STIM21_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad32cf3366d66528c356d455f2a84dc21">  366</a></span><span class="preprocessor">#define M33_ITM_STIM21_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6829e7c87ba33e123563db9b122450a0">  367</a></span><span class="preprocessor">#define M33_ITM_STIM21_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">// Register    : M33_ITM_STIM22</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab525658a2fee1b48aa0bb3fcdbea0f83">  371</a></span><span class="preprocessor">#define M33_ITM_STIM22_OFFSET _u(0x00000058)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab42023493e86dce3d775aa3244f42bd1">  372</a></span><span class="preprocessor">#define M33_ITM_STIM22_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ef036348f7ce3f0a7af811061d742a5">  373</a></span><span class="preprocessor">#define M33_ITM_STIM22_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">// Field       : M33_ITM_STIM22_STIMULUS</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c80ca132f9455ef73b780ae97359147">  379</a></span><span class="preprocessor">#define M33_ITM_STIM22_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad38c91cddc1281bd0d1fb0c9f4843ce3">  380</a></span><span class="preprocessor">#define M33_ITM_STIM22_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aea78c5dcc4376386e5a447a0a20ccdbb">  381</a></span><span class="preprocessor">#define M33_ITM_STIM22_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3e76ad718d07073d71827283d607fa0c">  382</a></span><span class="preprocessor">#define M33_ITM_STIM22_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a40dfd4a16202634b15507b9946968b61">  383</a></span><span class="preprocessor">#define M33_ITM_STIM22_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">// Register    : M33_ITM_STIM23</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb94d393660577e39ae6293f43335dfe">  387</a></span><span class="preprocessor">#define M33_ITM_STIM23_OFFSET _u(0x0000005c)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7af5acff5e54916cba96d3779f14ea0b">  388</a></span><span class="preprocessor">#define M33_ITM_STIM23_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeb1952a5097806564655c7372abb4668">  389</a></span><span class="preprocessor">#define M33_ITM_STIM23_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">// Field       : M33_ITM_STIM23_STIMULUS</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aad109a5266c9816777fc49674684a91c">  395</a></span><span class="preprocessor">#define M33_ITM_STIM23_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac46d2eac1f97ffd0eae3776a8b4792ab">  396</a></span><span class="preprocessor">#define M33_ITM_STIM23_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8a1af714195cb9155b15c24c0002fff6">  397</a></span><span class="preprocessor">#define M33_ITM_STIM23_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab61359edf68ca6bddf600e8633016cd2">  398</a></span><span class="preprocessor">#define M33_ITM_STIM23_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af787036fe889fdde5be56d9aa0f21786">  399</a></span><span class="preprocessor">#define M33_ITM_STIM23_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// Register    : M33_ITM_STIM24</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aedecee25abf57c41bf94bf4527f95d83">  403</a></span><span class="preprocessor">#define M33_ITM_STIM24_OFFSET _u(0x00000060)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae8caa27ef27b3c349668551f9a191922">  404</a></span><span class="preprocessor">#define M33_ITM_STIM24_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ccab277781d99de0adcaad3a2f9d500">  405</a></span><span class="preprocessor">#define M33_ITM_STIM24_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">// Field       : M33_ITM_STIM24_STIMULUS</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5445e921a141c9bce0d057d9cf5fc3f0">  411</a></span><span class="preprocessor">#define M33_ITM_STIM24_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae11efa1b2e43ef023eae8314101fc5a5">  412</a></span><span class="preprocessor">#define M33_ITM_STIM24_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a771c5674bd3e83dac07bda25369d0535">  413</a></span><span class="preprocessor">#define M33_ITM_STIM24_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a37703d528872936cdf2072c88c1937c1">  414</a></span><span class="preprocessor">#define M33_ITM_STIM24_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a739810fad724bec55fd1e710214a4bc6">  415</a></span><span class="preprocessor">#define M33_ITM_STIM24_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// Register    : M33_ITM_STIM25</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe5ae5e0b1c6eec1c99c1d923f2a27ec">  419</a></span><span class="preprocessor">#define M33_ITM_STIM25_OFFSET _u(0x00000064)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7cbafd6fcbea39ae59e8655018912ad4">  420</a></span><span class="preprocessor">#define M33_ITM_STIM25_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35741f776f916912f870628b6377e758">  421</a></span><span class="preprocessor">#define M33_ITM_STIM25_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">// Field       : M33_ITM_STIM25_STIMULUS</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e43ab6e7bb0400e6148d6962a83202c">  427</a></span><span class="preprocessor">#define M33_ITM_STIM25_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0d9f369eca7a6d55901f8d17567a2d9">  428</a></span><span class="preprocessor">#define M33_ITM_STIM25_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c2244c3853093abeab0721a624277b6">  429</a></span><span class="preprocessor">#define M33_ITM_STIM25_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e049ff67cf4e93963844bf044244b92">  430</a></span><span class="preprocessor">#define M33_ITM_STIM25_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac20f5b065e7429ab2858c8b959420546">  431</a></span><span class="preprocessor">#define M33_ITM_STIM25_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">// Register    : M33_ITM_STIM26</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1fae3874d34c198f060fc6e813fda9e9">  435</a></span><span class="preprocessor">#define M33_ITM_STIM26_OFFSET _u(0x00000068)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9c31e325c709ab4c4bce504ff375ce62">  436</a></span><span class="preprocessor">#define M33_ITM_STIM26_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1b815e160946a3828fedfe5fb6ab0e3">  437</a></span><span class="preprocessor">#define M33_ITM_STIM26_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">// Field       : M33_ITM_STIM26_STIMULUS</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a177bff4711a1f9559c2cbafeb213128d">  443</a></span><span class="preprocessor">#define M33_ITM_STIM26_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abed4c5ab488e9b04d21863e662bc0b8d">  444</a></span><span class="preprocessor">#define M33_ITM_STIM26_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41eadb668cd6eb1abe769936e621bed8">  445</a></span><span class="preprocessor">#define M33_ITM_STIM26_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad6c319b1b8e17bcf03cf8887b9ec50c2">  446</a></span><span class="preprocessor">#define M33_ITM_STIM26_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b17c92623bcceb47d751d6482d06137">  447</a></span><span class="preprocessor">#define M33_ITM_STIM26_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">// Register    : M33_ITM_STIM27</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7fe37b18fd16fe3fd46c101ee1796b3f">  451</a></span><span class="preprocessor">#define M33_ITM_STIM27_OFFSET _u(0x0000006c)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a493880e1ebbca6c7c008931e035da51c">  452</a></span><span class="preprocessor">#define M33_ITM_STIM27_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae8fd751d3589e02415982ac5befbbe5c">  453</a></span><span class="preprocessor">#define M33_ITM_STIM27_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">// Field       : M33_ITM_STIM27_STIMULUS</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aee6547d8fd9c557e285dbc296acd974b">  459</a></span><span class="preprocessor">#define M33_ITM_STIM27_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4646bb44082848bfd5aa72e9744a6ad6">  460</a></span><span class="preprocessor">#define M33_ITM_STIM27_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e8d3ec231061910710f809059542798">  461</a></span><span class="preprocessor">#define M33_ITM_STIM27_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a200cba27cea510e9178561aaa0c991c7">  462</a></span><span class="preprocessor">#define M33_ITM_STIM27_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc869cd553de46275d81288e19a9e342">  463</a></span><span class="preprocessor">#define M33_ITM_STIM27_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">// Register    : M33_ITM_STIM28</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae2a0b1e315336cc1cfb3a918f2b8b14d">  467</a></span><span class="preprocessor">#define M33_ITM_STIM28_OFFSET _u(0x00000070)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab704750919c8b4fdfa7fc9e3d8ad1504">  468</a></span><span class="preprocessor">#define M33_ITM_STIM28_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80118b4481f68fb34f336b36c6c9a54b">  469</a></span><span class="preprocessor">#define M33_ITM_STIM28_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">// Field       : M33_ITM_STIM28_STIMULUS</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af57a4353fabb1b0016cfc5a7ac8653de">  475</a></span><span class="preprocessor">#define M33_ITM_STIM28_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc83fd4ab03ada8293c34ba313653010">  476</a></span><span class="preprocessor">#define M33_ITM_STIM28_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae020524d41a1aadabc1c748e24ab8e50">  477</a></span><span class="preprocessor">#define M33_ITM_STIM28_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a203154aa792ad3fae732f722ee261dcf">  478</a></span><span class="preprocessor">#define M33_ITM_STIM28_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a48c0304fc3af016b25865e1ec5ef874f">  479</a></span><span class="preprocessor">#define M33_ITM_STIM28_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// Register    : M33_ITM_STIM29</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a37cfe67a1733f2e4d6ee099e2be8ebcc">  483</a></span><span class="preprocessor">#define M33_ITM_STIM29_OFFSET _u(0x00000074)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3dce1ef879e9a374752b173600ada9e9">  484</a></span><span class="preprocessor">#define M33_ITM_STIM29_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6bce98a2d2ae5925830dd6c026665c61">  485</a></span><span class="preprocessor">#define M33_ITM_STIM29_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">// Field       : M33_ITM_STIM29_STIMULUS</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ba835782f445e3d846af72f4620b388">  491</a></span><span class="preprocessor">#define M33_ITM_STIM29_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf7e72fb3b1b909557ea1e10a909ecdc">  492</a></span><span class="preprocessor">#define M33_ITM_STIM29_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae45dfb791894aa061c9787e4b1e671da">  493</a></span><span class="preprocessor">#define M33_ITM_STIM29_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af16522a828b2008f4fbb6a7021f2320c">  494</a></span><span class="preprocessor">#define M33_ITM_STIM29_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c25dc02e5949bfd275c01c826c4e67c">  495</a></span><span class="preprocessor">#define M33_ITM_STIM29_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">// Register    : M33_ITM_STIM30</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7727f7defcfd7f36ca3d42a2b6d0491">  499</a></span><span class="preprocessor">#define M33_ITM_STIM30_OFFSET _u(0x00000078)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ae1662bbf4ebe0b73e74286270049e0">  500</a></span><span class="preprocessor">#define M33_ITM_STIM30_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefc1aac0c50326fed33ab0d294b53a4e">  501</a></span><span class="preprocessor">#define M33_ITM_STIM30_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">// Field       : M33_ITM_STIM30_STIMULUS</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3a8899e2485664924145a56444d97ad">  507</a></span><span class="preprocessor">#define M33_ITM_STIM30_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe8646b26d7e3e4e74934fd283abf710">  508</a></span><span class="preprocessor">#define M33_ITM_STIM30_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af56bb108fa522be2537c11dee482a462">  509</a></span><span class="preprocessor">#define M33_ITM_STIM30_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0509262ad4ff5cc6a30b3dc602fb63db">  510</a></span><span class="preprocessor">#define M33_ITM_STIM30_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83274558ca55b1981c7aab50c315a8ce">  511</a></span><span class="preprocessor">#define M33_ITM_STIM30_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">// Register    : M33_ITM_STIM31</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">// Description : Provides the interface for generating Instrumentation packets</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29dcf1dde1fa4103a5bb50c0538cb72a">  515</a></span><span class="preprocessor">#define M33_ITM_STIM31_OFFSET _u(0x0000007c)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec5276a3ae81133bd736d0ae7d29c070">  516</a></span><span class="preprocessor">#define M33_ITM_STIM31_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad777dc0d8677bd48e4ef3f555c75d7d8">  517</a></span><span class="preprocessor">#define M33_ITM_STIM31_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">// Field       : M33_ITM_STIM31_STIMULUS</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">// Description : Data to write to the Stimulus Port FIFO, for forwarding as an</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">//               Instrumentation packet. The size of write access determines the</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">//               type of Instrumentation packet generated.</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9aea50e58e72ab99263c30a41ee0f56c">  523</a></span><span class="preprocessor">#define M33_ITM_STIM31_STIMULUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9abd201b45160df2bd284916d574c14e">  524</a></span><span class="preprocessor">#define M33_ITM_STIM31_STIMULUS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a111caf3ea4b8b5a0688b3f02f80b42c2">  525</a></span><span class="preprocessor">#define M33_ITM_STIM31_STIMULUS_MSB    _u(31)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a16c17cece70192e0ee25063408fa4e2a">  526</a></span><span class="preprocessor">#define M33_ITM_STIM31_STIMULUS_LSB    _u(0)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a339c8a1b3146a6b08d22ad55fe8f3524">  527</a></span><span class="preprocessor">#define M33_ITM_STIM31_STIMULUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">// Register    : M33_ITM_TER0</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// Description : Provide an individual enable bit for each ITM_STIM register</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a503a1bd622c38add71f92b03f07ac141">  531</a></span><span class="preprocessor">#define M33_ITM_TER0_OFFSET _u(0x00000e00)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abadb525dd6bd40e1ba823e2da9751be5">  532</a></span><span class="preprocessor">#define M33_ITM_TER0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad804192cc4dc6bc47e199db143ccc113">  533</a></span><span class="preprocessor">#define M33_ITM_TER0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">// Field       : M33_ITM_TER0_STIMENA</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">// Description : For STIMENA[m] in ITM_TER*n, controls whether ITM_STIM(32*n +</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">//               m) is enabled</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab7c7e58926d52263232eecad676063bf">  538</a></span><span class="preprocessor">#define M33_ITM_TER0_STIMENA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a715ff91cccca50e698aeb433d38b29f9">  539</a></span><span class="preprocessor">#define M33_ITM_TER0_STIMENA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acd7886601cacfe7576a7329151c7707e">  540</a></span><span class="preprocessor">#define M33_ITM_TER0_STIMENA_MSB    _u(31)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa7689b72e6b80924b9e9e385c3208b67">  541</a></span><span class="preprocessor">#define M33_ITM_TER0_STIMENA_LSB    _u(0)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d9fec622e8980752ad7ff45070ec445">  542</a></span><span class="preprocessor">#define M33_ITM_TER0_STIMENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">// Register    : M33_ITM_TPR</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">// Description : Controls which stimulus ports can be accessed by unprivileged</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">//               code</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01b9af48599f193cf8e68efacb4f00a0">  547</a></span><span class="preprocessor">#define M33_ITM_TPR_OFFSET _u(0x00000e40)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1bd67c451c927227a1e33a6f81cd3ea3">  548</a></span><span class="preprocessor">#define M33_ITM_TPR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2c2cafaf35f3c919ca5008a966573a9b">  549</a></span><span class="preprocessor">#define M33_ITM_TPR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">// Field       : M33_ITM_TPR_PRIVMASK</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">// Description : Bit mask to enable tracing on ITM stimulus ports</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29785e08cc74bbb1133c95159ae1f4fd">  553</a></span><span class="preprocessor">#define M33_ITM_TPR_PRIVMASK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac18a70597ee1db8f6b3d03fd9074e82d">  554</a></span><span class="preprocessor">#define M33_ITM_TPR_PRIVMASK_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adc89b9a9343df8cdf37608e7a5547467">  555</a></span><span class="preprocessor">#define M33_ITM_TPR_PRIVMASK_MSB    _u(3)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a17ba47f9f328c57e38bafad8edf10617">  556</a></span><span class="preprocessor">#define M33_ITM_TPR_PRIVMASK_LSB    _u(0)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a16f0730a92cbf48938130c93b588c819">  557</a></span><span class="preprocessor">#define M33_ITM_TPR_PRIVMASK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">// Register    : M33_ITM_TCR</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">// Description : Configures and controls transfers through the ITM interface</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af93a1a317c33e60e28917d38e74142c6">  561</a></span><span class="preprocessor">#define M33_ITM_TCR_OFFSET _u(0x00000e80)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a096bb4c1d17a5dca19abec366589632c">  562</a></span><span class="preprocessor">#define M33_ITM_TCR_BITS   _u(0x00ff0f3f)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c1ef9af89fd0640f1f2fa8159de0e8c">  563</a></span><span class="preprocessor">#define M33_ITM_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">// Field       : M33_ITM_TCR_BUSY</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">// Description : Indicates whether the ITM is currently processing events</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a82b6b1747fad257e140dde0264f45379">  567</a></span><span class="preprocessor">#define M33_ITM_TCR_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7e1ab47137034aa1f3ea680b39b1fd94">  568</a></span><span class="preprocessor">#define M33_ITM_TCR_BUSY_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a397eb4e94a3e964a88c0e475ba4bcb90">  569</a></span><span class="preprocessor">#define M33_ITM_TCR_BUSY_MSB    _u(23)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abf96417c89367b080b15cac8d149f231">  570</a></span><span class="preprocessor">#define M33_ITM_TCR_BUSY_LSB    _u(23)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adff71119b38519ee63f51b403fca6148">  571</a></span><span class="preprocessor">#define M33_ITM_TCR_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">// Field       : M33_ITM_TCR_TRACEBUSID</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">// Description : Identifier for multi-source trace stream formatting. If multi-</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">//               source trace is in use, the debugger must write a unique non-</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">//               zero trace ID value to this field</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a781be806e7fd64efff53400a5fcc3510">  577</a></span><span class="preprocessor">#define M33_ITM_TCR_TRACEBUSID_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2521e3bffeb052b5935ac72c69f68f2f">  578</a></span><span class="preprocessor">#define M33_ITM_TCR_TRACEBUSID_BITS   _u(0x007f0000)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b039d1304ea1ef024b034eb8f5c1313">  579</a></span><span class="preprocessor">#define M33_ITM_TCR_TRACEBUSID_MSB    _u(22)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb3c7a423ebdfe852dc16c8db5b24964">  580</a></span><span class="preprocessor">#define M33_ITM_TCR_TRACEBUSID_LSB    _u(16)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab05dfb299df95ab1f9fde96b80abca6a">  581</a></span><span class="preprocessor">#define M33_ITM_TCR_TRACEBUSID_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">// Field       : M33_ITM_TCR_GTSFREQ</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">// Description : Defines how often the ITM generates a global timestamp, based</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">//               on the global timestamp clock frequency, or disables generation</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">//               of global timestamps</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49619266920ea62d358622366c6a259f">  587</a></span><span class="preprocessor">#define M33_ITM_TCR_GTSFREQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2b0f0865f5f1e813b48d813a404bb27f">  588</a></span><span class="preprocessor">#define M33_ITM_TCR_GTSFREQ_BITS   _u(0x00000c00)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1e3c50587701c05c2fb59b4e545756f">  589</a></span><span class="preprocessor">#define M33_ITM_TCR_GTSFREQ_MSB    _u(11)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9915306946a4bc97f24d5e92d419570e">  590</a></span><span class="preprocessor">#define M33_ITM_TCR_GTSFREQ_LSB    _u(10)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab213228f78ff7ac23c9f51a2f1b4b035">  591</a></span><span class="preprocessor">#define M33_ITM_TCR_GTSFREQ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">// Field       : M33_ITM_TCR_TSPRESCALE</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">// Description : Local timestamp prescaler, used with the trace packet reference</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">//               clock</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a72ca55df7d6f951d113a9c4eee76a91b">  596</a></span><span class="preprocessor">#define M33_ITM_TCR_TSPRESCALE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8aed686609353a2332693181df45cf30">  597</a></span><span class="preprocessor">#define M33_ITM_TCR_TSPRESCALE_BITS   _u(0x00000300)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b077086d1e50e0a9e336ac7314b4715">  598</a></span><span class="preprocessor">#define M33_ITM_TCR_TSPRESCALE_MSB    _u(9)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa722f5b5fd7b0791097f238dd394981">  599</a></span><span class="preprocessor">#define M33_ITM_TCR_TSPRESCALE_LSB    _u(8)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a559185010edb7dc664ed70f1659c659c">  600</a></span><span class="preprocessor">#define M33_ITM_TCR_TSPRESCALE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">// Field       : M33_ITM_TCR_STALLENA</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">// Description : Stall the PE to guarantee delivery of Data Trace packets.</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc5f705f57653f6ec510f8a8857159f5">  604</a></span><span class="preprocessor">#define M33_ITM_TCR_STALLENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77c7850245dca619a1c520b0c5792a4f">  605</a></span><span class="preprocessor">#define M33_ITM_TCR_STALLENA_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a731dd07624b93c596be412653cfe31c3">  606</a></span><span class="preprocessor">#define M33_ITM_TCR_STALLENA_MSB    _u(5)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74aeebc520c2c659b21ac2ac7d4050cd">  607</a></span><span class="preprocessor">#define M33_ITM_TCR_STALLENA_LSB    _u(5)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acbcd792232d92e39cd8073aa829f8849">  608</a></span><span class="preprocessor">#define M33_ITM_TCR_STALLENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">// Field       : M33_ITM_TCR_SWOENA</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">// Description : Enables asynchronous clocking of the timestamp counter</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac83da3615a6a32cc7705bc699b68d37c">  612</a></span><span class="preprocessor">#define M33_ITM_TCR_SWOENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaaa6465518ebf95a50bedef1d99ef44e">  613</a></span><span class="preprocessor">#define M33_ITM_TCR_SWOENA_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba6cc8622eeab1aa491f40ada3e36636">  614</a></span><span class="preprocessor">#define M33_ITM_TCR_SWOENA_MSB    _u(4)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27c8f6f9ca298a098d229f6e21f78477">  615</a></span><span class="preprocessor">#define M33_ITM_TCR_SWOENA_LSB    _u(4)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2b64fe7ee8b8eca0950887dc7c990fb">  616</a></span><span class="preprocessor">#define M33_ITM_TCR_SWOENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">// Field       : M33_ITM_TCR_TXENA</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">// Description : Enables forwarding of hardware event packet from the DWT unit</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">//               to the ITM for output to the TPIU</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2cf730c930f8dc4bb3a26d6bc17924cf">  621</a></span><span class="preprocessor">#define M33_ITM_TCR_TXENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a87311e785b129ba07c7c018658979411">  622</a></span><span class="preprocessor">#define M33_ITM_TCR_TXENA_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a934d351db044f955d6d945b4f9297cb6">  623</a></span><span class="preprocessor">#define M33_ITM_TCR_TXENA_MSB    _u(3)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b7cacd9fd45871b68a531a4c24a57b5">  624</a></span><span class="preprocessor">#define M33_ITM_TCR_TXENA_LSB    _u(3)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af571dd25b544b8694ea977d86ac29926">  625</a></span><span class="preprocessor">#define M33_ITM_TCR_TXENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">// Field       : M33_ITM_TCR_SYNCENA</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">// Description : Enables Synchronization packet transmission for a synchronous</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">//               TPIU</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a56781622283a6619763492066bebb936">  630</a></span><span class="preprocessor">#define M33_ITM_TCR_SYNCENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7a5c39f4557b3dc53c0754755ce3496">  631</a></span><span class="preprocessor">#define M33_ITM_TCR_SYNCENA_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1bd7ffd4fe095f850f5e4fb6da868d4">  632</a></span><span class="preprocessor">#define M33_ITM_TCR_SYNCENA_MSB    _u(2)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d020fbda411953ffa8d8fbb00f7c26b">  633</a></span><span class="preprocessor">#define M33_ITM_TCR_SYNCENA_LSB    _u(2)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adbc32048d852bafff765cded90e5bfd1">  634</a></span><span class="preprocessor">#define M33_ITM_TCR_SYNCENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">// Field       : M33_ITM_TCR_TSENA</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">// Description : Enables Local timestamp generation</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5b63720529c473096a67304381c22d0">  638</a></span><span class="preprocessor">#define M33_ITM_TCR_TSENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0de9132976ff7fd75271552b40d1f187">  639</a></span><span class="preprocessor">#define M33_ITM_TCR_TSENA_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35a2e74bd321f9d1d7ccdf1f8254afdd">  640</a></span><span class="preprocessor">#define M33_ITM_TCR_TSENA_MSB    _u(1)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab35f0f752dc4f81ba4346627b03b94c8">  641</a></span><span class="preprocessor">#define M33_ITM_TCR_TSENA_LSB    _u(1)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7e3a7aa2e0529b05139d93ea088f2a7">  642</a></span><span class="preprocessor">#define M33_ITM_TCR_TSENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">// Field       : M33_ITM_TCR_ITMENA</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">// Description : Enables the ITM</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a923ecaa6e5f24ad2836b561138938345">  646</a></span><span class="preprocessor">#define M33_ITM_TCR_ITMENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94c17342b80f75700604c9794ca1ba1c">  647</a></span><span class="preprocessor">#define M33_ITM_TCR_ITMENA_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01e6dcf568cdc0c0188368beac7a69c9">  648</a></span><span class="preprocessor">#define M33_ITM_TCR_ITMENA_MSB    _u(0)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2df0751458e5b2e8554cbc134c80154a">  649</a></span><span class="preprocessor">#define M33_ITM_TCR_ITMENA_LSB    _u(0)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1ceb51fd9a6d26ba78f0cb493259019e">  650</a></span><span class="preprocessor">#define M33_ITM_TCR_ITMENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">// Register    : M33_INT_ATREADY</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">// Description : Integration Mode: Read ATB Ready</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc7298ea402e673e7ef08e1bff494bfe">  654</a></span><span class="preprocessor">#define M33_INT_ATREADY_OFFSET _u(0x00000ef0)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a72c68e087b86ab8184169a4bc956f11b">  655</a></span><span class="preprocessor">#define M33_INT_ATREADY_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a462916eee6bac681394bbaa630e63eb3">  656</a></span><span class="preprocessor">#define M33_INT_ATREADY_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">// Field       : M33_INT_ATREADY_AFVALID</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">// Description : A read of this bit returns the value of AFVALID</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2fbb9dd6c4439dc000b3226e5224c499">  660</a></span><span class="preprocessor">#define M33_INT_ATREADY_AFVALID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae051e98d1f27e9f1d35607e8252f14f3">  661</a></span><span class="preprocessor">#define M33_INT_ATREADY_AFVALID_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03c8c47bf8f46cef0498c0952de9a1ea">  662</a></span><span class="preprocessor">#define M33_INT_ATREADY_AFVALID_MSB    _u(1)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad630735fc13f30f4b3319eef0430fb0a">  663</a></span><span class="preprocessor">#define M33_INT_ATREADY_AFVALID_LSB    _u(1)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac3a0d41937702a91808e142d9f76e2e6">  664</a></span><span class="preprocessor">#define M33_INT_ATREADY_AFVALID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">// Field       : M33_INT_ATREADY_ATREADY</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">// Description : A read of this bit returns the value of ATREADY</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a760d493aec66210ffcbc8ffd776181b9">  668</a></span><span class="preprocessor">#define M33_INT_ATREADY_ATREADY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad1cb04e6822d0c4640cf7b941f9156b2">  669</a></span><span class="preprocessor">#define M33_INT_ATREADY_ATREADY_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa787a5ccf5e7926e7af8b66a88a6ab40">  670</a></span><span class="preprocessor">#define M33_INT_ATREADY_ATREADY_MSB    _u(0)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd0c910f84557a15af9f28f7da576e11">  671</a></span><span class="preprocessor">#define M33_INT_ATREADY_ATREADY_LSB    _u(0)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a75481be32355e51a1e23b2305c8ee9c9">  672</a></span><span class="preprocessor">#define M33_INT_ATREADY_ATREADY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">// Register    : M33_INT_ATVALID</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">// Description : Integration Mode: Write ATB Valid</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af42b43dc08f76afe78fd85942824d20f">  676</a></span><span class="preprocessor">#define M33_INT_ATVALID_OFFSET _u(0x00000ef8)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a75f908eb6cc548f00a986df29ec09078">  677</a></span><span class="preprocessor">#define M33_INT_ATVALID_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a604ad901248941a9d3420d8585888d4e">  678</a></span><span class="preprocessor">#define M33_INT_ATVALID_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">// Field       : M33_INT_ATVALID_AFREADY</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">// Description : A write to this bit gives the value of AFREADY</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a701d7d48491f8946810e216773ddfc45">  682</a></span><span class="preprocessor">#define M33_INT_ATVALID_AFREADY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65e0a669630b10533ac396b265c776c9">  683</a></span><span class="preprocessor">#define M33_INT_ATVALID_AFREADY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa43195bc4f7a201d08ad6e970287f99b">  684</a></span><span class="preprocessor">#define M33_INT_ATVALID_AFREADY_MSB    _u(1)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c7392c52b130b1b8985080ac3fee31e">  685</a></span><span class="preprocessor">#define M33_INT_ATVALID_AFREADY_LSB    _u(1)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aafa4bf35d128bd15e86c080e13e7ca4d">  686</a></span><span class="preprocessor">#define M33_INT_ATVALID_AFREADY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">// Field       : M33_INT_ATVALID_ATREADY</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">// Description : A write to this bit gives the value of ATVALID</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ec97625de275ac61a7fecaa4c2193d1">  690</a></span><span class="preprocessor">#define M33_INT_ATVALID_ATREADY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d994f324983d1f4cd0985af3ff5c655">  691</a></span><span class="preprocessor">#define M33_INT_ATVALID_ATREADY_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8dccb1272c0a195315a31945882d4bc7">  692</a></span><span class="preprocessor">#define M33_INT_ATVALID_ATREADY_MSB    _u(0)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af93beb2dcc831423bebcf033c88fd97d">  693</a></span><span class="preprocessor">#define M33_INT_ATVALID_ATREADY_LSB    _u(0)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49a7968702db2568c6d4775785852de0">  694</a></span><span class="preprocessor">#define M33_INT_ATVALID_ATREADY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">// Register    : M33_ITM_ITCTRL</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">// Description : Integration Mode Control Register</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68b02ae4ff66c26452e0a99af8bfbc7b">  698</a></span><span class="preprocessor">#define M33_ITM_ITCTRL_OFFSET _u(0x00000f00)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a577a1d1d91e4a05326ad83f94415f047">  699</a></span><span class="preprocessor">#define M33_ITM_ITCTRL_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a298bc8027ba61671f94f976a06be9e7d">  700</a></span><span class="preprocessor">#define M33_ITM_ITCTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">// Field       : M33_ITM_ITCTRL_IME</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">// Description : Integration mode enable bit - The possible values are:  0 - The</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">//               trace unit is not in integration mode. 1 - The trace unit is in</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">//               integration mode. This mode enables: A debug agent to perform</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">//               topology detection. SoC test software to perform integration</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">//               testing.</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac0651a1bb17c980fc327e99fe0d6dc53">  708</a></span><span class="preprocessor">#define M33_ITM_ITCTRL_IME_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a51cf4249f6a79933dc8c8a82d6f889bb">  709</a></span><span class="preprocessor">#define M33_ITM_ITCTRL_IME_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68e145b4af834f5b113fdd8209742e4b">  710</a></span><span class="preprocessor">#define M33_ITM_ITCTRL_IME_MSB    _u(0)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a44d354088bc88754fefb9b2750a50943">  711</a></span><span class="preprocessor">#define M33_ITM_ITCTRL_IME_LSB    _u(0)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad20f74959dab95599fc703afd381a7a9">  712</a></span><span class="preprocessor">#define M33_ITM_ITCTRL_IME_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">// Register    : M33_ITM_DEVARCH</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2b2f4331098f35a89ef5641b6d5b6e2c">  716</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_OFFSET _u(0x00000fbc)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2995ba9e1874988bd192913698a3bd28">  717</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac00a9c0a1ded4a6c84895e64484c993d">  718</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_RESET  _u(0x47701a01)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment">// Field       : M33_ITM_DEVARCH_ARCHITECT</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">// Description : Defines the architect of the component. Bits [31:28] are the</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">//               JEP106 continuation code (JEP106 bank ID, minus 1) and bits</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">//               [27:21] are the JEP106 ID code.</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aecc6ff1f64e6573b93e595f05619f2fb">  724</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHITECT_RESET  _u(0x23b)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac0455f76e05bc2d98a279ab33e6608a0">  725</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHITECT_BITS   _u(0xffe00000)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae9f83c109d1d4c74dff6e953071041de">  726</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHITECT_MSB    _u(31)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaeb9e0ba3ed6bbf487a42189a9a59d79">  727</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHITECT_LSB    _u(21)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1f64baf091aba00de22cd7f928ebc65f">  728</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHITECT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">// Field       : M33_ITM_DEVARCH_PRESENT</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">// Description : Defines that the DEVARCH register is present</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad639a212e2e636c38eda148285f40f27">  732</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_PRESENT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90c6d1f919af8c96bdc8f3ace3d7e1b5">  733</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_PRESENT_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a58b662b938317b470fd0215b3a5fb3f6">  734</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_PRESENT_MSB    _u(20)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a16dd5e8caf1f8a9c9ac52b33e22107a3">  735</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_PRESENT_LSB    _u(20)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29aa0e0aae9b33c6466264b656502a3d">  736</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_PRESENT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">// Field       : M33_ITM_DEVARCH_REVISION</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">// Description : Defines the architecture revision of the component</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a833fe37e37b4ee3f2bd4dfc6508ed1f1">  740</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a801d51ba819bb03551cfc081dd241fa3">  741</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_REVISION_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aabfdbdbbeaf522e2e0e0fc220054e631">  742</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_REVISION_MSB    _u(19)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09c832f19aecdc0eb073fe5c46ce4c8d">  743</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_REVISION_LSB    _u(16)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a373aa74489f5b8955132fbf4aee0b14e">  744</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">// Field       : M33_ITM_DEVARCH_ARCHVER</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">// Description : Defines the architecture version of the component</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd4ebb9e5ebf99982c17df215c43d5f3">  748</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHVER_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a113e78794705ce2a66796c6e8ee5a19e">  749</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHVER_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7fc0b8e108ba4cc1daf251751b01294">  750</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHVER_MSB    _u(15)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab043c1a64cd7240af6a1419e2add13de">  751</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHVER_LSB    _u(12)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad67ea632b02b06900bcba1d901c989f5">  752</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHVER_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">// Field       : M33_ITM_DEVARCH_ARCHPART</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">// Description : Defines the architecture of the component</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7940fe3fd13fa04952105af02819190d">  756</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHPART_RESET  _u(0xa01)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e4b94d5e4e2e31779dab1a151711fc0">  757</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHPART_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1197c46175af696b1cddb690dda751c8">  758</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHPART_MSB    _u(11)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad556a88c1b6cd4942bc9d9abca3111ef">  759</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHPART_LSB    _u(0)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2060d1be3a25030b12398cd79a3b064">  760</a></span><span class="preprocessor">#define M33_ITM_DEVARCH_ARCHPART_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">// Register    : M33_ITM_DEVTYPE</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03ddcbc7dbc157e632022e2bf761e99c">  764</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_OFFSET _u(0x00000fcc)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c2a2ea182a3d550a472cf4ce9ed3c7e">  765</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ef53ed2be6bb23dd6aa4f986fae809c">  766</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_RESET  _u(0x00000043)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">// Field       : M33_ITM_DEVTYPE_SUB</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">// Description : Component sub-type</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a734a58034c41f24bffbc5ef41fed7dee">  770</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_SUB_RESET  _u(0x4)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a82cd5a20f04315aa34a8fa29f066cb">  771</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_SUB_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f818da72c918da0a642fea2a0f7c0c5">  772</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_SUB_MSB    _u(7)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac63e5a1eda51cb0be367a9d545979a8e">  773</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_SUB_LSB    _u(4)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a852b2fd00290e76a3ea87018146e6c7c">  774</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_SUB_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">// Field       : M33_ITM_DEVTYPE_MAJOR</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">// Description : Component major type</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af36d5d7a38e5b355dd57d47af5aed523">  778</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_MAJOR_RESET  _u(0x3)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab7f2fb3e03aa3894c7ebc1b13d9f28c6">  779</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_MAJOR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a521ada244b9cf5e60ad8239945ef34bc">  780</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_MAJOR_MSB    _u(3)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7a4da57d6d6e117fb32f045c7a11703">  781</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_MAJOR_LSB    _u(0)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5adc2b229f41d761e61e7f9ee1cc1fc7">  782</a></span><span class="preprocessor">#define M33_ITM_DEVTYPE_MAJOR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">// Register    : M33_ITM_PIDR4</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a32560b08ed158787521ab05cf09e033c">  786</a></span><span class="preprocessor">#define M33_ITM_PIDR4_OFFSET _u(0x00000fd0)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae701dc84f427bdfdc477445428f95a3a">  787</a></span><span class="preprocessor">#define M33_ITM_PIDR4_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21b08e690d380e314f830d189fbdd0eb">  788</a></span><span class="preprocessor">#define M33_ITM_PIDR4_RESET  _u(0x00000004)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">// Field       : M33_ITM_PIDR4_SIZE</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04c0be42557d327dfc7c861b6cb170bb">  792</a></span><span class="preprocessor">#define M33_ITM_PIDR4_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50e88df6732d86af97cf5425920b72b2">  793</a></span><span class="preprocessor">#define M33_ITM_PIDR4_SIZE_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24c289a7dde2fe76565d7ce66db38e30">  794</a></span><span class="preprocessor">#define M33_ITM_PIDR4_SIZE_MSB    _u(7)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a16f2cd523c8b957426f7e1503263ce0a">  795</a></span><span class="preprocessor">#define M33_ITM_PIDR4_SIZE_LSB    _u(4)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a42779d2538e05caba71023953103fc07">  796</a></span><span class="preprocessor">#define M33_ITM_PIDR4_SIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">// Field       : M33_ITM_PIDR4_DES_2</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7f77fdf02b431520e5461805e1c52182">  800</a></span><span class="preprocessor">#define M33_ITM_PIDR4_DES_2_RESET  _u(0x4)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3a200c1bc1b8011c9107511588a4b75">  801</a></span><span class="preprocessor">#define M33_ITM_PIDR4_DES_2_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e49f50aeeb5cdeb36bbfeb6bde5eb00">  802</a></span><span class="preprocessor">#define M33_ITM_PIDR4_DES_2_MSB    _u(3)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af77907f8abbeb165eb01872df16ac2bd">  803</a></span><span class="preprocessor">#define M33_ITM_PIDR4_DES_2_LSB    _u(0)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9ac1b20ff2e4d9a2ea93cca5b0dd7584">  804</a></span><span class="preprocessor">#define M33_ITM_PIDR4_DES_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">// Register    : M33_ITM_PIDR5</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a219d99235d203e310c7de44d734f8a93">  808</a></span><span class="preprocessor">#define M33_ITM_PIDR5_OFFSET _u(0x00000fd4)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb9a5f7631ec8cbcb7d80fe8b099b3aa">  809</a></span><span class="preprocessor">#define M33_ITM_PIDR5_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a58a3c8fd6b10735fd3f7e34cb823ec67">  810</a></span><span class="preprocessor">#define M33_ITM_PIDR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac49c8e483012bdabf9239e9e9700ccfd">  811</a></span><span class="preprocessor">#define M33_ITM_PIDR5_MSB    _u(31)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac3eb18515d0c5f19ced5bc249808f2e7">  812</a></span><span class="preprocessor">#define M33_ITM_PIDR5_LSB    _u(0)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a253f18a648144b0822ecc12417194293">  813</a></span><span class="preprocessor">#define M33_ITM_PIDR5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">// Register    : M33_ITM_PIDR6</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2cf3b58ae933a7c9fcd71693c3034f77">  817</a></span><span class="preprocessor">#define M33_ITM_PIDR6_OFFSET _u(0x00000fd8)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a13e51eb8f0fc2d2570084e8ecb17bc50">  818</a></span><span class="preprocessor">#define M33_ITM_PIDR6_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1f23b55d3d4c95afc1e8f06b47e8c80">  819</a></span><span class="preprocessor">#define M33_ITM_PIDR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af4638b922619b50b49bbd8618f2a7c6e">  820</a></span><span class="preprocessor">#define M33_ITM_PIDR6_MSB    _u(31)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a568dc7b600679b8bd2c375c8dbdcb670">  821</a></span><span class="preprocessor">#define M33_ITM_PIDR6_LSB    _u(0)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b50dae325d2d82848d09b9b9f3e2653">  822</a></span><span class="preprocessor">#define M33_ITM_PIDR6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">// Register    : M33_ITM_PIDR7</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74af0442d077fe5973ccfebed3a5bf7d">  826</a></span><span class="preprocessor">#define M33_ITM_PIDR7_OFFSET _u(0x00000fdc)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6257e89f567fd7a5bd80f0a0e9713ce3">  827</a></span><span class="preprocessor">#define M33_ITM_PIDR7_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68b9a578ac2eafed689679b7b00d5cf7">  828</a></span><span class="preprocessor">#define M33_ITM_PIDR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aff67e625227d56853f767cfa0753d148">  829</a></span><span class="preprocessor">#define M33_ITM_PIDR7_MSB    _u(31)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68ee153374019a86152c9cedba4e86d8">  830</a></span><span class="preprocessor">#define M33_ITM_PIDR7_LSB    _u(0)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3d388be005ccc76bee780054a5b84f1">  831</a></span><span class="preprocessor">#define M33_ITM_PIDR7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">// Register    : M33_ITM_PIDR0</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab13df94fc8b0cff342eba80eab52509e">  835</a></span><span class="preprocessor">#define M33_ITM_PIDR0_OFFSET _u(0x00000fe0)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6f49f6bb440827b5f7204e615383781">  836</a></span><span class="preprocessor">#define M33_ITM_PIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac73387750b9abd77bb20c4d1e3ca7c78">  837</a></span><span class="preprocessor">#define M33_ITM_PIDR0_RESET  _u(0x00000021)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">// Field       : M33_ITM_PIDR0_PART_0</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a52b2ae3534d64ff04fc9c660e1e3fc2c">  841</a></span><span class="preprocessor">#define M33_ITM_PIDR0_PART_0_RESET  _u(0x21)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ada1498224246ffdf1b651c1bf978fb86">  842</a></span><span class="preprocessor">#define M33_ITM_PIDR0_PART_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec3759a5b250a681ede9de7bfc2cc438">  843</a></span><span class="preprocessor">#define M33_ITM_PIDR0_PART_0_MSB    _u(7)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acbf40202a94e9a6f0712d9b4ca1adf8b">  844</a></span><span class="preprocessor">#define M33_ITM_PIDR0_PART_0_LSB    _u(0)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa2d9378a7c36d9a29cbf0bc9e3644fa6">  845</a></span><span class="preprocessor">#define M33_ITM_PIDR0_PART_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">// Register    : M33_ITM_PIDR1</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b3c4de5c0467e2e659a63c6cabd2ce0">  849</a></span><span class="preprocessor">#define M33_ITM_PIDR1_OFFSET _u(0x00000fe4)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31f2c1596342220cffbf095b41d88067">  850</a></span><span class="preprocessor">#define M33_ITM_PIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10c43992e452c3ea6983dafaca2384a2">  851</a></span><span class="preprocessor">#define M33_ITM_PIDR1_RESET  _u(0x000000bd)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">// Field       : M33_ITM_PIDR1_DES_0</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8edd737139e8e71fdc602f705fee2445">  855</a></span><span class="preprocessor">#define M33_ITM_PIDR1_DES_0_RESET  _u(0xb)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a75444b1e7ebab927a31498c688a000d7">  856</a></span><span class="preprocessor">#define M33_ITM_PIDR1_DES_0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab9181974f6cc54724a92072f21f73256">  857</a></span><span class="preprocessor">#define M33_ITM_PIDR1_DES_0_MSB    _u(7)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89420e48d990319b33f46c8a3e0eddbd">  858</a></span><span class="preprocessor">#define M33_ITM_PIDR1_DES_0_LSB    _u(4)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4a4470818828eb8ac395af599a8c7f9">  859</a></span><span class="preprocessor">#define M33_ITM_PIDR1_DES_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">// Field       : M33_ITM_PIDR1_PART_1</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae97c2e51ecd780e012cac83576e1f3a3">  863</a></span><span class="preprocessor">#define M33_ITM_PIDR1_PART_1_RESET  _u(0xd)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5487547a07ac3968bd17d24b8dd8fbfa">  864</a></span><span class="preprocessor">#define M33_ITM_PIDR1_PART_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d2064db738dc63be37bc99aff2676b2">  865</a></span><span class="preprocessor">#define M33_ITM_PIDR1_PART_1_MSB    _u(3)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b2acb7f3e1da77331e7c6bfd2d94630">  866</a></span><span class="preprocessor">#define M33_ITM_PIDR1_PART_1_LSB    _u(0)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14a4df62a1c4857d221075e08182cfae">  867</a></span><span class="preprocessor">#define M33_ITM_PIDR1_PART_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">// Register    : M33_ITM_PIDR2</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a430e2d5e456351545d8e4d55e27716c6">  871</a></span><span class="preprocessor">#define M33_ITM_PIDR2_OFFSET _u(0x00000fe8)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f3569e81a40b4e251ecf29eb969742c">  872</a></span><span class="preprocessor">#define M33_ITM_PIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3efbf52258b686037100b586047821d1">  873</a></span><span class="preprocessor">#define M33_ITM_PIDR2_RESET  _u(0x0000000b)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">// Field       : M33_ITM_PIDR2_REVISION</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abf0e92c3a1cf238fcd8074812125e2d8">  877</a></span><span class="preprocessor">#define M33_ITM_PIDR2_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa74547c02fd785ef62a1f7a75bfeb8e">  878</a></span><span class="preprocessor">#define M33_ITM_PIDR2_REVISION_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad5231a3c95873cae99eae4e1c60d4843">  879</a></span><span class="preprocessor">#define M33_ITM_PIDR2_REVISION_MSB    _u(7)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1f9d841326bc060ee72dc917de94b816">  880</a></span><span class="preprocessor">#define M33_ITM_PIDR2_REVISION_LSB    _u(4)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3199c503146a0f5d99a4fdb7a5f8d8e0">  881</a></span><span class="preprocessor">#define M33_ITM_PIDR2_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">// Field       : M33_ITM_PIDR2_JEDEC</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1a1cfe32e3c7cf467a6e2c1cbb62f255">  885</a></span><span class="preprocessor">#define M33_ITM_PIDR2_JEDEC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab85abc189d3114a9929efd7404e84756">  886</a></span><span class="preprocessor">#define M33_ITM_PIDR2_JEDEC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ea5debaa15a7ff4c9ffe2a1c70a4cc1">  887</a></span><span class="preprocessor">#define M33_ITM_PIDR2_JEDEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a066cb2436744eb0d9c5bf86ca4a47cef">  888</a></span><span class="preprocessor">#define M33_ITM_PIDR2_JEDEC_LSB    _u(3)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ca0fc4ed3276986ef40966eff1c56cb">  889</a></span><span class="preprocessor">#define M33_ITM_PIDR2_JEDEC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">// Field       : M33_ITM_PIDR2_DES_1</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a427505c624057c2fe43c739202e96243">  893</a></span><span class="preprocessor">#define M33_ITM_PIDR2_DES_1_RESET  _u(0x3)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6222d149fe2a62c54bb1d313ccf3aa4">  894</a></span><span class="preprocessor">#define M33_ITM_PIDR2_DES_1_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38143c02844ff676d6a4cbfc876f36a5">  895</a></span><span class="preprocessor">#define M33_ITM_PIDR2_DES_1_MSB    _u(2)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad1fe90868a01e36a6a5a7e7457f43bc2">  896</a></span><span class="preprocessor">#define M33_ITM_PIDR2_DES_1_LSB    _u(0)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a693059dd0fb941c01c5ae16a04e60b5a">  897</a></span><span class="preprocessor">#define M33_ITM_PIDR2_DES_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">// Register    : M33_ITM_PIDR3</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a54dd33d6d274907ad239b471029352c1">  901</a></span><span class="preprocessor">#define M33_ITM_PIDR3_OFFSET _u(0x00000fec)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a37de1cc67e7c88f482fc569242ae93c5">  902</a></span><span class="preprocessor">#define M33_ITM_PIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad02209c47e0075e84b0d650489e4f622">  903</a></span><span class="preprocessor">#define M33_ITM_PIDR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">// Field       : M33_ITM_PIDR3_REVAND</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5284de865a4617f4b2e198830973c4fe">  907</a></span><span class="preprocessor">#define M33_ITM_PIDR3_REVAND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a785f183e254a795d883d44a4f84fb558">  908</a></span><span class="preprocessor">#define M33_ITM_PIDR3_REVAND_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaf550993c67ec30eb6ed126e929b4c91">  909</a></span><span class="preprocessor">#define M33_ITM_PIDR3_REVAND_MSB    _u(7)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76bad0643ddd409dec4cd732abd6b135">  910</a></span><span class="preprocessor">#define M33_ITM_PIDR3_REVAND_LSB    _u(4)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a662971fd2f0cd3b8b199d5858fc80f61">  911</a></span><span class="preprocessor">#define M33_ITM_PIDR3_REVAND_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">// Field       : M33_ITM_PIDR3_CMOD</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a473f08f2052aeceb071a97fea149aa1d">  915</a></span><span class="preprocessor">#define M33_ITM_PIDR3_CMOD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5204f2d2dc72d33d96a3a115c99407e9">  916</a></span><span class="preprocessor">#define M33_ITM_PIDR3_CMOD_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f7c27003f978fc7a17d72a8732956fb">  917</a></span><span class="preprocessor">#define M33_ITM_PIDR3_CMOD_MSB    _u(3)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9fea1ff05ff8d185a16c5abf8b2c1a85">  918</a></span><span class="preprocessor">#define M33_ITM_PIDR3_CMOD_LSB    _u(0)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7a67a923d13a8099b2db0a73a9e626b7">  919</a></span><span class="preprocessor">#define M33_ITM_PIDR3_CMOD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">// Register    : M33_ITM_CIDR0</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acfc320e8d2ed5b29f085ec329e835854">  923</a></span><span class="preprocessor">#define M33_ITM_CIDR0_OFFSET _u(0x00000ff0)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a398eec550c91f8aec1687e8ee2b6df91">  924</a></span><span class="preprocessor">#define M33_ITM_CIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a026427324eb5cfdcd6e95a0ce94e85">  925</a></span><span class="preprocessor">#define M33_ITM_CIDR0_RESET  _u(0x0000000d)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">// Field       : M33_ITM_CIDR0_PRMBL_0</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1363cd4664deaa814eaa0a3b3d2e800">  929</a></span><span class="preprocessor">#define M33_ITM_CIDR0_PRMBL_0_RESET  _u(0x0d)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a508e2945ef3bb906781fb11a620ab1f2">  930</a></span><span class="preprocessor">#define M33_ITM_CIDR0_PRMBL_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03fa0d12697d0abe643b68d35f4f5d1c">  931</a></span><span class="preprocessor">#define M33_ITM_CIDR0_PRMBL_0_MSB    _u(7)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb40164f81f4ecff031254b896922ee2">  932</a></span><span class="preprocessor">#define M33_ITM_CIDR0_PRMBL_0_LSB    _u(0)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a275aef8ba3a28d4d9ccd866eb0e3cb76">  933</a></span><span class="preprocessor">#define M33_ITM_CIDR0_PRMBL_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">// Register    : M33_ITM_CIDR1</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac0584f97027329a56df0f33d57fb7741">  937</a></span><span class="preprocessor">#define M33_ITM_CIDR1_OFFSET _u(0x00000ff4)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acede237a96ff06be9cc8d2c9748b0c85">  938</a></span><span class="preprocessor">#define M33_ITM_CIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03dcf3442a77b702e4a113985d7c1c76">  939</a></span><span class="preprocessor">#define M33_ITM_CIDR1_RESET  _u(0x00000090)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">// Field       : M33_ITM_CIDR1_CLASS</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c135f4c2abeef3811379c5ecd101dc4">  943</a></span><span class="preprocessor">#define M33_ITM_CIDR1_CLASS_RESET  _u(0x9)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa9516f962f7e46bddf4fd5ee8982dbba">  944</a></span><span class="preprocessor">#define M33_ITM_CIDR1_CLASS_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38d4d61dc077c1c06bca5886796cac1c">  945</a></span><span class="preprocessor">#define M33_ITM_CIDR1_CLASS_MSB    _u(7)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afebae05fbba46353071578f3fa1583ba">  946</a></span><span class="preprocessor">#define M33_ITM_CIDR1_CLASS_LSB    _u(4)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a078e55882f49cbb68b6bce2b26b0441b">  947</a></span><span class="preprocessor">#define M33_ITM_CIDR1_CLASS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">// Field       : M33_ITM_CIDR1_PRMBL_1</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15cd8d59d9193ed820e4ca23590a552c">  951</a></span><span class="preprocessor">#define M33_ITM_CIDR1_PRMBL_1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a057a7b66e940ac78e5e1a9a487e1ab67">  952</a></span><span class="preprocessor">#define M33_ITM_CIDR1_PRMBL_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaeb5e4ff1d444a46b7b613968d8b354c">  953</a></span><span class="preprocessor">#define M33_ITM_CIDR1_PRMBL_1_MSB    _u(3)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10bc2b982f7d68d6f2aac3199aff6b9e">  954</a></span><span class="preprocessor">#define M33_ITM_CIDR1_PRMBL_1_LSB    _u(0)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68ec34da59c0af9c5e71d7c810a37a41">  955</a></span><span class="preprocessor">#define M33_ITM_CIDR1_PRMBL_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">// Register    : M33_ITM_CIDR2</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c824ca9b5a552e369a4032695a717f7">  959</a></span><span class="preprocessor">#define M33_ITM_CIDR2_OFFSET _u(0x00000ff8)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3890970f243310699406a071f3cfb562">  960</a></span><span class="preprocessor">#define M33_ITM_CIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a042a7e119a0f4e616129adf3a5799697">  961</a></span><span class="preprocessor">#define M33_ITM_CIDR2_RESET  _u(0x00000005)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">// Field       : M33_ITM_CIDR2_PRMBL_2</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a556b2420e060bd2e429f898bb5b1ecc3">  965</a></span><span class="preprocessor">#define M33_ITM_CIDR2_PRMBL_2_RESET  _u(0x05)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9a5f92d7dd03173ceba797b20e1104e">  966</a></span><span class="preprocessor">#define M33_ITM_CIDR2_PRMBL_2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91c8665fd86eef8a4ebeb1d7091b7574">  967</a></span><span class="preprocessor">#define M33_ITM_CIDR2_PRMBL_2_MSB    _u(7)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0cea7356798775871460a03c41a3ad16">  968</a></span><span class="preprocessor">#define M33_ITM_CIDR2_PRMBL_2_LSB    _u(0)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abdbb7cc7b0caf9a48c2543ae9bc17a89">  969</a></span><span class="preprocessor">#define M33_ITM_CIDR2_PRMBL_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">// Register    : M33_ITM_CIDR3</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">// Description : Provides CoreSight discovery information for the ITM</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80a8cfc562ec4d2068e36da92ac53feb">  973</a></span><span class="preprocessor">#define M33_ITM_CIDR3_OFFSET _u(0x00000ffc)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a510682e92b3533fe40fef11770b148b3">  974</a></span><span class="preprocessor">#define M33_ITM_CIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e0656911b83105fa000aacca6ab0305">  975</a></span><span class="preprocessor">#define M33_ITM_CIDR3_RESET  _u(0x000000b1)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">// Field       : M33_ITM_CIDR3_PRMBL_3</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afea89b014a4059265e51c162f3301571">  979</a></span><span class="preprocessor">#define M33_ITM_CIDR3_PRMBL_3_RESET  _u(0xb1)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f3acd80f81293ac3f9e628394da040f">  980</a></span><span class="preprocessor">#define M33_ITM_CIDR3_PRMBL_3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aafab25a13526555055a8b35cedd2f0d6">  981</a></span><span class="preprocessor">#define M33_ITM_CIDR3_PRMBL_3_MSB    _u(7)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aafe2c0e5b985375ee45161c788a3d510">  982</a></span><span class="preprocessor">#define M33_ITM_CIDR3_PRMBL_3_LSB    _u(0)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01a18aa8ee3b5a1f5895c64b2b57e855">  983</a></span><span class="preprocessor">#define M33_ITM_CIDR3_PRMBL_3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">// Register    : M33_DWT_CTRL</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">// Description : Provides configuration and status information for the DWT unit,</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">//               and used to control features of the unit</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a34e18e99c5eba93545f74a06d9890580">  988</a></span><span class="preprocessor">#define M33_DWT_CTRL_OFFSET _u(0x00001000)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe9d7c83d2b1e2f77952d00d5fdf6928">  989</a></span><span class="preprocessor">#define M33_DWT_CTRL_BITS   _u(0xffff1fff)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1a1edaaef118a62c4f5e32cab992daef">  990</a></span><span class="preprocessor">#define M33_DWT_CTRL_RESET  _u(0x73741824)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">// Field       : M33_DWT_CTRL_NUMCOMP</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">// Description : Number of DWT comparators implemented</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ace69243951c5944143271a0113105cd0">  994</a></span><span class="preprocessor">#define M33_DWT_CTRL_NUMCOMP_RESET  _u(0x7)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6592fe70376c2d5d17fe6e6a44b0ad14">  995</a></span><span class="preprocessor">#define M33_DWT_CTRL_NUMCOMP_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9162938e34530d5b3553a99811f6e25f">  996</a></span><span class="preprocessor">#define M33_DWT_CTRL_NUMCOMP_MSB    _u(31)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa557eec9a7879a51d1db32ae0ef7db24">  997</a></span><span class="preprocessor">#define M33_DWT_CTRL_NUMCOMP_LSB    _u(28)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a627947d9735d1e53e970aa43f330b4c9">  998</a></span><span class="preprocessor">#define M33_DWT_CTRL_NUMCOMP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">// Field       : M33_DWT_CTRL_NOTRCPKT</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">// Description : Indicates whether the implementation does not support trace</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f899c2e1a99034385b9727f29646e3d"> 1002</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOTRCPKT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af1e4205195fa495a3cafa200c92dd062"> 1003</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOTRCPKT_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a55362b0fcbb0477f05fa3d815981abce"> 1004</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOTRCPKT_MSB    _u(27)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba302463cab0cba945c086ac924085d3"> 1005</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOTRCPKT_LSB    _u(27)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afef2dcece43849038bf150a431df0ec1"> 1006</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOTRCPKT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">// Field       : M33_DWT_CTRL_NOEXTTRIG</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">// Description : Reserved, RAZ</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a26a7a6608b81261c953c7ff883515722"> 1010</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOEXTTRIG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab4b32ea99e908c106888de4f3fffa9dc"> 1011</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOEXTTRIG_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c1960abb4135769fffd622bb491d70e"> 1012</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOEXTTRIG_MSB    _u(26)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3dc96d41df4750b2e741f3565d09b48f"> 1013</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOEXTTRIG_LSB    _u(26)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a979efb4ae75d6a7df24ce1aeb1f5587d"> 1014</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOEXTTRIG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">// Field       : M33_DWT_CTRL_NOCYCCNT</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">// Description : Indicates whether the implementation does not include a cycle</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">//               counter</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a109d82658f08755cb9dbd96c7e959804"> 1019</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOCYCCNT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6440c556232326933d188e749f0f615"> 1020</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOCYCCNT_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9690ec999ec1583c346aa3494749751d"> 1021</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOCYCCNT_MSB    _u(25)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac692e2234c346deb970316d36276cec8"> 1022</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOCYCCNT_LSB    _u(25)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a831762560d4f56f76afa9aa4b4422be5"> 1023</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOCYCCNT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">// Field       : M33_DWT_CTRL_NOPRFCNT</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">// Description : Indicates whether the implementation does not include the</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">//               profiling counters</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2cbb42af3792bbf0036392be14a0ebf"> 1028</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOPRFCNT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90a4f93c82af4c82fd7fdae990fdda7d"> 1029</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOPRFCNT_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af2928b9296a15a22df096efd6cd61ba5"> 1030</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOPRFCNT_MSB    _u(24)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a013da95d87cdacace0c3932dc0cd08e8"> 1031</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOPRFCNT_LSB    _u(24)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abbe615802076bace32507ede118b9299"> 1032</a></span><span class="preprocessor">#define M33_DWT_CTRL_NOPRFCNT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">// Field       : M33_DWT_CTRL_CYCDISS</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">// Description : Controls whether the cycle counter is disabled in Secure state</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae4bd0872fadde3a870d65867e0a5ddb"> 1036</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCDISS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a30669ec502dc2ea8dcdf16cc489aea89"> 1037</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCDISS_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9838ddb7a3212afd6a07fa70ba6456e5"> 1038</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCDISS_MSB    _u(23)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa74582759f8adb754c1afe4ed7d79019"> 1039</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCDISS_LSB    _u(23)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa424866723c23cc9872ff38447f23eba"> 1040</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCDISS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">// Field       : M33_DWT_CTRL_CYCEVTENA</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">// Description : Enables Event Counter packet generation on POSTCNT underflow</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a20d6253afcd015b6fecc0f39cafe36bf"> 1044</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCEVTENA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a11a1eb02d7bf4af815900f229d8a84"> 1045</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCEVTENA_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaebb52bab0ac8bc9ff166dd0692b3fee"> 1046</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCEVTENA_MSB    _u(22)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3e90ecaa3c6838c037b7e83885cbfb4"> 1047</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCEVTENA_LSB    _u(22)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa80852831636f821ca2c0585ab298485"> 1048</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCEVTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">// Field       : M33_DWT_CTRL_FOLDEVTENA</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">// Description : Enables DWT_FOLDCNT counter</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a99bcc40f1875395c9140542c62144888"> 1052</a></span><span class="preprocessor">#define M33_DWT_CTRL_FOLDEVTENA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d496e2daa7fc1f2b3d576bc9e19cf31"> 1053</a></span><span class="preprocessor">#define M33_DWT_CTRL_FOLDEVTENA_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa57a44b51ba253a7cd8ee2c9e321e08d"> 1054</a></span><span class="preprocessor">#define M33_DWT_CTRL_FOLDEVTENA_MSB    _u(21)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e69f0e53bc7b402d0f635bb8f0622df"> 1055</a></span><span class="preprocessor">#define M33_DWT_CTRL_FOLDEVTENA_LSB    _u(21)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aacbda6d8ffc3728e58947d9d94ea37c5"> 1056</a></span><span class="preprocessor">#define M33_DWT_CTRL_FOLDEVTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment">// Field       : M33_DWT_CTRL_LSUEVTENA</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">// Description : Enables DWT_LSUCNT counter</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3447f404dbf2932506228868089edca"> 1060</a></span><span class="preprocessor">#define M33_DWT_CTRL_LSUEVTENA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad24af2c7eeadd71a12f64b2bbe59b673"> 1061</a></span><span class="preprocessor">#define M33_DWT_CTRL_LSUEVTENA_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab5f794ae6310c6b8199d2b6c1aed8203"> 1062</a></span><span class="preprocessor">#define M33_DWT_CTRL_LSUEVTENA_MSB    _u(20)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af4624f9f2dcdbf7bf6c7dfaf1ed53809"> 1063</a></span><span class="preprocessor">#define M33_DWT_CTRL_LSUEVTENA_LSB    _u(20)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7c435fbb682ab15d926cd19ba7bf8f7"> 1064</a></span><span class="preprocessor">#define M33_DWT_CTRL_LSUEVTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">// Field       : M33_DWT_CTRL_SLEEPEVTENA</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">// Description : Enable DWT_SLEEPCNT counter</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f3cc52a5ebc8bef7adfce5e3a0e56a3"> 1068</a></span><span class="preprocessor">#define M33_DWT_CTRL_SLEEPEVTENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a39ae83f2c0f663a3bc5526507e2fd33f"> 1069</a></span><span class="preprocessor">#define M33_DWT_CTRL_SLEEPEVTENA_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec0934c3a8573be7a707b28b50efc4c1"> 1070</a></span><span class="preprocessor">#define M33_DWT_CTRL_SLEEPEVTENA_MSB    _u(19)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf4e7a3eda28897761a692bba85baed3"> 1071</a></span><span class="preprocessor">#define M33_DWT_CTRL_SLEEPEVTENA_LSB    _u(19)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b3938b6d2061e93819753a102cde6b8"> 1072</a></span><span class="preprocessor">#define M33_DWT_CTRL_SLEEPEVTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment">// Field       : M33_DWT_CTRL_EXCEVTENA</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">// Description : Enables DWT_EXCCNT counter</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb07a0a04aaf76e097587fae1cbcc6ca"> 1076</a></span><span class="preprocessor">#define M33_DWT_CTRL_EXCEVTENA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae2c5c4b412531cffb2c2d4fb7013139"> 1077</a></span><span class="preprocessor">#define M33_DWT_CTRL_EXCEVTENA_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3cf40faff3e1a9138e3901c331c8898f"> 1078</a></span><span class="preprocessor">#define M33_DWT_CTRL_EXCEVTENA_MSB    _u(18)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a557559adfd8117ed1982f65bfb9d0d8a"> 1079</a></span><span class="preprocessor">#define M33_DWT_CTRL_EXCEVTENA_LSB    _u(18)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a53c0937dc6a92218363b0d2681f9238b"> 1080</a></span><span class="preprocessor">#define M33_DWT_CTRL_EXCEVTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">// Field       : M33_DWT_CTRL_CPIEVTENA</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">// Description : Enables DWT_CPICNT counter</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5f680cc6d35dec7f4b0cc4f9b0b3e2d"> 1084</a></span><span class="preprocessor">#define M33_DWT_CTRL_CPIEVTENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a28479743ed6d4d565699de2b47b803b7"> 1085</a></span><span class="preprocessor">#define M33_DWT_CTRL_CPIEVTENA_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0596c029b585d2c7461bcae819221d5e"> 1086</a></span><span class="preprocessor">#define M33_DWT_CTRL_CPIEVTENA_MSB    _u(17)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7722bb08fffa367918e1534a9603ca48"> 1087</a></span><span class="preprocessor">#define M33_DWT_CTRL_CPIEVTENA_LSB    _u(17)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aad7824f1c71e36c414b6aa2a53744566"> 1088</a></span><span class="preprocessor">#define M33_DWT_CTRL_CPIEVTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment">// Field       : M33_DWT_CTRL_EXTTRCENA</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">// Description : Enables generation of Exception Trace packets</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac408d19a3b0399bcc089a7d63ff0cc46"> 1092</a></span><span class="preprocessor">#define M33_DWT_CTRL_EXTTRCENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b4fb16621b65319867b09c701ba9a5d"> 1093</a></span><span class="preprocessor">#define M33_DWT_CTRL_EXTTRCENA_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc370f1eb3f714e37825fa066ba1b561"> 1094</a></span><span class="preprocessor">#define M33_DWT_CTRL_EXTTRCENA_MSB    _u(16)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a56aa4a0d12378d2d1c9539783a116859"> 1095</a></span><span class="preprocessor">#define M33_DWT_CTRL_EXTTRCENA_LSB    _u(16)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a824805f3481ced4c850809b13e8176ab"> 1096</a></span><span class="preprocessor">#define M33_DWT_CTRL_EXTTRCENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment">// Field       : M33_DWT_CTRL_PCSAMPLENA</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">// Description : Enables use of POSTCNT counter as a timer for Periodic PC</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">//               Sample packet generation</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af6f59b1bc8b2a3d7ca9d1807d8a4531b"> 1101</a></span><span class="preprocessor">#define M33_DWT_CTRL_PCSAMPLENA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ee9ca18ecbd7b65a1e774b1afabd3b8"> 1102</a></span><span class="preprocessor">#define M33_DWT_CTRL_PCSAMPLENA_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27f7dff6206613c8da7ad062e60077c7"> 1103</a></span><span class="preprocessor">#define M33_DWT_CTRL_PCSAMPLENA_MSB    _u(12)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9fd543f60081e71e9d53d9e11c6fba29"> 1104</a></span><span class="preprocessor">#define M33_DWT_CTRL_PCSAMPLENA_LSB    _u(12)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a482f07d3268358307407a76aaa580a92"> 1105</a></span><span class="preprocessor">#define M33_DWT_CTRL_PCSAMPLENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment">// Field       : M33_DWT_CTRL_SYNCTAP</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment">// Description : Selects the position of the synchronization packet counter tap</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">//               on the CYCCNT counter. This determines the Synchronization</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">//               packet rate</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc2ffe303fe5688a0357ab52aaf8c3f8"> 1111</a></span><span class="preprocessor">#define M33_DWT_CTRL_SYNCTAP_RESET  _u(0x2)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5280f72212b1a3b2460ce2916bed80e1"> 1112</a></span><span class="preprocessor">#define M33_DWT_CTRL_SYNCTAP_BITS   _u(0x00000c00)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5eef68eba31480dac5db2ed2ab6f8ad8"> 1113</a></span><span class="preprocessor">#define M33_DWT_CTRL_SYNCTAP_MSB    _u(11)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a42db9ae17637824d5fcd6ba18b4c11ea"> 1114</a></span><span class="preprocessor">#define M33_DWT_CTRL_SYNCTAP_LSB    _u(10)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14f071bf9e49d13b4c74d42473596afa"> 1115</a></span><span class="preprocessor">#define M33_DWT_CTRL_SYNCTAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">// Field       : M33_DWT_CTRL_CYCTAP</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment">// Description : Selects the position of the POSTCNT tap on the CYCCNT counter</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5935607f7edf3e6cbcdc9b8d72a01b2"> 1119</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCTAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab11f69033d4deee80a55fb1b9014a450"> 1120</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCTAP_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8a9e916977b07878b4765722f849365d"> 1121</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCTAP_MSB    _u(9)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0cf8abbdfffc8e1ccd472f6695400c34"> 1122</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCTAP_LSB    _u(9)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1f46b8bd7c6a56b7cfa26b8305497dbb"> 1123</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCTAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">// Field       : M33_DWT_CTRL_POSTINIT</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">// Description : Initial value for the POSTCNT counter</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef74fb16636033b97f91876699ed66cf"> 1127</a></span><span class="preprocessor">#define M33_DWT_CTRL_POSTINIT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01bb4e91f8b4275a093e67eea62c25e6"> 1128</a></span><span class="preprocessor">#define M33_DWT_CTRL_POSTINIT_BITS   _u(0x000001e0)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa4468e97af63b4392d0478e0ac0d85f"> 1129</a></span><span class="preprocessor">#define M33_DWT_CTRL_POSTINIT_MSB    _u(8)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4473cc751aa0b0726a474d035acbf721"> 1130</a></span><span class="preprocessor">#define M33_DWT_CTRL_POSTINIT_LSB    _u(5)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a2cd689f573ae35800e8cf92372736c"> 1131</a></span><span class="preprocessor">#define M33_DWT_CTRL_POSTINIT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">// Field       : M33_DWT_CTRL_POSTPRESET</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment">// Description : Reload value for the POSTCNT counter</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac54ceca5b3840aae7a68c066a6d8ee4e"> 1135</a></span><span class="preprocessor">#define M33_DWT_CTRL_POSTPRESET_RESET  _u(0x2)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0dd301d457793ac1d7d17936d69ca16a"> 1136</a></span><span class="preprocessor">#define M33_DWT_CTRL_POSTPRESET_BITS   _u(0x0000001e)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a72808428dfa3b27350aea8749d2f11e4"> 1137</a></span><span class="preprocessor">#define M33_DWT_CTRL_POSTPRESET_MSB    _u(4)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a459a2d3139fbdf1ae5a1a934c90f3294"> 1138</a></span><span class="preprocessor">#define M33_DWT_CTRL_POSTPRESET_LSB    _u(1)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b17c0282ad7d4b5733445b6ac5a1400"> 1139</a></span><span class="preprocessor">#define M33_DWT_CTRL_POSTPRESET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">// Field       : M33_DWT_CTRL_CYCCNTENA</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">// Description : Enables CYCCNT</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9bd76a1390a7bec36dafc7a1c4cfb75a"> 1143</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCCNTENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8365f786255529c56cd64b436f4bb46d"> 1144</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCCNTENA_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7e9409c224974ffa8f7267d021a9bcda"> 1145</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCCNTENA_MSB    _u(0)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb15f1e65e7df37a56c108be3ec7ceac"> 1146</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCCNTENA_LSB    _u(0)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aea406bf86322d345eacf06064d6dfbb8"> 1147</a></span><span class="preprocessor">#define M33_DWT_CTRL_CYCCNTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">// Register    : M33_DWT_CYCCNT</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">// Description : Shows or sets the value of the processor cycle counter, CYCCNT</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad842452d81b2efe2a2351998abd4be6d"> 1151</a></span><span class="preprocessor">#define M33_DWT_CYCCNT_OFFSET _u(0x00001004)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a51624bb1647c159de891294cc3ee7794"> 1152</a></span><span class="preprocessor">#define M33_DWT_CYCCNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7809e3169764aa3ea6b306c61fefe24"> 1153</a></span><span class="preprocessor">#define M33_DWT_CYCCNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment">// Field       : M33_DWT_CYCCNT_CYCCNT</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment">// Description : Increments one on each processor clock cycle when</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">//               DWT_CTRL.CYCCNTENA == 1 and DEMCR.TRCENA == 1. On overflow,</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">//               CYCCNT wraps to zero</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b70a93e4b14d00ca9c5a5653bce5306"> 1159</a></span><span class="preprocessor">#define M33_DWT_CYCCNT_CYCCNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af93a5aea11b7a5bc332e398780b91502"> 1160</a></span><span class="preprocessor">#define M33_DWT_CYCCNT_CYCCNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80685bfb0a253fef48ff1adf5471d04a"> 1161</a></span><span class="preprocessor">#define M33_DWT_CYCCNT_CYCCNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a696f944e34ac7fd02b9daa8505d51b7f"> 1162</a></span><span class="preprocessor">#define M33_DWT_CYCCNT_CYCCNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f54a0d6e96b1a64e78ce2999243af3a"> 1163</a></span><span class="preprocessor">#define M33_DWT_CYCCNT_CYCCNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment">// Register    : M33_DWT_EXCCNT</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">// Description : Counts the total cycles spent in exception processing</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac1253be22115bc3a90f16dcae1a9bb83"> 1167</a></span><span class="preprocessor">#define M33_DWT_EXCCNT_OFFSET _u(0x0000100c)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95ba5c5ff8c0f75224a8f4587d87c2d7"> 1168</a></span><span class="preprocessor">#define M33_DWT_EXCCNT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23225433b676afd88dc53dd3cd8abec0"> 1169</a></span><span class="preprocessor">#define M33_DWT_EXCCNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">// Field       : M33_DWT_EXCCNT_EXCCNT</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">// Description : Counts one on each cycle when all of the following are true: -</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">//               DWT_CTRL.EXCEVTENA == 1 and DEMCR.TRCENA == 1. - No instruction</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">//               is executed, see DWT_CPICNT. - An exception-entry or exception-</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">//               exit related operation is in progress. - Either</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">//               SecureNoninvasiveDebugAllowed() == TRUE, or NS-Req for the</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">//               operation is set to Non-secure and NoninvasiveDebugAllowed() ==</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">//               TRUE.</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2b288f71f7b4dc9e1299031ef48cd327"> 1179</a></span><span class="preprocessor">#define M33_DWT_EXCCNT_EXCCNT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa328e9562c9d61abdeceeca854de0c7"> 1180</a></span><span class="preprocessor">#define M33_DWT_EXCCNT_EXCCNT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15150dbeaba9f82ffb96019ebb85bff6"> 1181</a></span><span class="preprocessor">#define M33_DWT_EXCCNT_EXCCNT_MSB    _u(7)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2c4b638f1c8b55ca4a707dac8be91c7"> 1182</a></span><span class="preprocessor">#define M33_DWT_EXCCNT_EXCCNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2dbdf9486ea353a6fad1c24b222675be"> 1183</a></span><span class="preprocessor">#define M33_DWT_EXCCNT_EXCCNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">// Register    : M33_DWT_LSUCNT</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">// Description : Increments on the additional cycles required to execute all</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment">//               load or store instructions</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0125c5ed893eb2b1aeba31566b7a74fb"> 1188</a></span><span class="preprocessor">#define M33_DWT_LSUCNT_OFFSET _u(0x00001014)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad21cbec5d240c2ff8056caf143259fe6"> 1189</a></span><span class="preprocessor">#define M33_DWT_LSUCNT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acbd503d4faeff36f75f88de852324671"> 1190</a></span><span class="preprocessor">#define M33_DWT_LSUCNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">// Field       : M33_DWT_LSUCNT_LSUCNT</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">// Description : Counts one on each cycle when all of the following are true: -</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">//               DWT_CTRL.LSUEVTENA == 1 and DEMCR.TRCENA == 1. - No instruction</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">//               is executed, see DWT_CPICNT. - No exception-entry or exception-</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment">//               exit operation is in progress, see DWT_EXCCNT. - A load-store</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">//               operation is in progress. - Either</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">//               SecureNoninvasiveDebugAllowed() == TRUE, or NS-Req for the</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">//               operation is set to Non-secure and NoninvasiveDebugAllowed() ==</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">//               TRUE.</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af57d851bf0a8efadfa37fbb914919309"> 1201</a></span><span class="preprocessor">#define M33_DWT_LSUCNT_LSUCNT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a07588096b1d122ace6d704373484c1b7"> 1202</a></span><span class="preprocessor">#define M33_DWT_LSUCNT_LSUCNT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31da4a1f830a375a6c5743ae9c719d39"> 1203</a></span><span class="preprocessor">#define M33_DWT_LSUCNT_LSUCNT_MSB    _u(7)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a32f708ee232bdd4e6a25c55296022b85"> 1204</a></span><span class="preprocessor">#define M33_DWT_LSUCNT_LSUCNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a176194c2acc4dd666e4b465cd13d5036"> 1205</a></span><span class="preprocessor">#define M33_DWT_LSUCNT_LSUCNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">// Register    : M33_DWT_FOLDCNT</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">// Description : Increments on the additional cycles required to execute all</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">//               load or store instructions</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b0e17a9e86a4a2aafa0e0b98171d038"> 1210</a></span><span class="preprocessor">#define M33_DWT_FOLDCNT_OFFSET _u(0x00001018)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b16069e3997e24729a4b102fad473f7"> 1211</a></span><span class="preprocessor">#define M33_DWT_FOLDCNT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a9d2f0b92302e7de347d64463d1744a"> 1212</a></span><span class="preprocessor">#define M33_DWT_FOLDCNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment">// Field       : M33_DWT_FOLDCNT_FOLDCNT</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">// Description : Counts on each cycle when all of the following are true: -</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">//               DWT_CTRL.FOLDEVTENA == 1 and DEMCR.TRCENA == 1. - At least two</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">//               instructions are executed, see DWT_CPICNT. - Either</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">//               SecureNoninvasiveDebugAllowed() == TRUE, or the PE is in Non-</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">//               secure state and NoninvasiveDebugAllowed() == TRUE. The counter</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">//               is incremented by the number of instructions executed, minus</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">//               one</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a17e39edfbc62e88b849deb134e31f62e"> 1222</a></span><span class="preprocessor">#define M33_DWT_FOLDCNT_FOLDCNT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac003433b923d2b9412e666640fdd95d5"> 1223</a></span><span class="preprocessor">#define M33_DWT_FOLDCNT_FOLDCNT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a657e25c8a971e0dc6db17accc10936cf"> 1224</a></span><span class="preprocessor">#define M33_DWT_FOLDCNT_FOLDCNT_MSB    _u(7)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa7bd430566e90114f1d4401ee7ec972"> 1225</a></span><span class="preprocessor">#define M33_DWT_FOLDCNT_FOLDCNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acfa323f021ff6e2e91cf2616c5d9f187"> 1226</a></span><span class="preprocessor">#define M33_DWT_FOLDCNT_FOLDCNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment">// Register    : M33_DWT_COMP0</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">// Description : Provides a reference value for use by watchpoint comparator 0</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49f244a8f8f01e11494df47a667d512d"> 1230</a></span><span class="preprocessor">#define M33_DWT_COMP0_OFFSET _u(0x00001020)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b346f79ccf2b34d3c6a8f365cf1f047"> 1231</a></span><span class="preprocessor">#define M33_DWT_COMP0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaae83adc901b49958ddb2b797df61975"> 1232</a></span><span class="preprocessor">#define M33_DWT_COMP0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab03f62f699fcc7baec5970025d876258"> 1233</a></span><span class="preprocessor">#define M33_DWT_COMP0_MSB    _u(31)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a657767c8f825a5f3e48aab983219e351"> 1234</a></span><span class="preprocessor">#define M33_DWT_COMP0_LSB    _u(0)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adad29fcd630bd2b1c6c51ffecc1528c8"> 1235</a></span><span class="preprocessor">#define M33_DWT_COMP0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">// Register    : M33_DWT_FUNCTION0</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment">// Description : Controls the operation of watchpoint comparator 0</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61308954df6d32762f8f8be5d63396d3"> 1239</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_OFFSET _u(0x00001028)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45c6f2e4cab673672dc7414b41a372ae"> 1240</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_BITS   _u(0xf9000c3f)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73871188881330e57afcb0e93d6cb396"> 1241</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_RESET  _u(0x58000000)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment">// Field       : M33_DWT_FUNCTION0_ID</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">// Description : Identifies the capabilities for MATCH for comparator *n</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f1e771c82a985cc5620566a6e23b5ee"> 1245</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_ID_RESET  _u(0x0b)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a54fbe9974a4bdb81f09e5d2cc6e4ebc5"> 1246</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_ID_BITS   _u(0xf8000000)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3ed265d081b36aa82f6cfa9c2b8d70b"> 1247</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_ID_MSB    _u(31)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c506a8fbdf9336ed44200d899bfa1a7"> 1248</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_ID_LSB    _u(27)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf2306228e8aa5c5f8ae47061d082e30"> 1249</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_ID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">// Field       : M33_DWT_FUNCTION0_MATCHED</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">// Description : Set to 1 when the comparator matches</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ed3dfb5eb149b99d85b87c6738b47f8"> 1253</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_MATCHED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adeb2097f46f93c7ad9b3db8dc069cf26"> 1254</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_MATCHED_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae217f244c96e6c6b414e64b8c7ebc3ad"> 1255</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_MATCHED_MSB    _u(24)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6535e5cec5c2598f823ba62189e16711"> 1256</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_MATCHED_LSB    _u(24)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5fadc02ff900c2f86335a3b7b89eca18"> 1257</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_MATCHED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">// Field       : M33_DWT_FUNCTION0_DATAVSIZE</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment">// Description : Defines the size of the object being watched for by Data Value</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">//               and Data Address comparators</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a145e2e2c17a43857559b6cda05e0c66f"> 1262</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_DATAVSIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aca17d10decd87b6cc68eb91e580f7d84"> 1263</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_DATAVSIZE_BITS   _u(0x00000c00)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a477ea20273f829f266593f093fb873d6"> 1264</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_DATAVSIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80d0341f62ff4825ad4f1f32825ffe32"> 1265</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_DATAVSIZE_LSB    _u(10)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab3ba3e412b037bf819d4d2730508fe31"> 1266</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_DATAVSIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment">// Field       : M33_DWT_FUNCTION0_ACTION</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">// Description : Defines the action on a match. This field is ignored and the</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">//               comparator generates no actions if it is disabled by MATCH</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8a1c8f72f5366dcc0de5038de85a52b2"> 1271</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_ACTION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a235f68d760c144303ca0f3d10ffa6457"> 1272</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_ACTION_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a57da4926533089d7cbccd320743894e0"> 1273</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_ACTION_MSB    _u(5)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a76ff97bb16ee6cb4c19a5de27052c2"> 1274</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_ACTION_LSB    _u(4)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21e98056fddbd6e319c7bc5b6fad733f"> 1275</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_ACTION_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">// Field       : M33_DWT_FUNCTION0_MATCH</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">// Description : Controls the type of match generated by this comparator</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a8b3b8fbe31a79a0380e8cbb6b18cf7"> 1279</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_MATCH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0d1edf123cc42fe196b5754311a714f"> 1280</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_MATCH_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5bc9d7eb8c54df1ab985645492df9eb0"> 1281</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_MATCH_MSB    _u(3)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abfca3634abf89319888db4b69fc3e8fe"> 1282</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_MATCH_LSB    _u(0)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a182e05add4d7e6dee989d7c9793649f9"> 1283</a></span><span class="preprocessor">#define M33_DWT_FUNCTION0_MATCH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment">// Register    : M33_DWT_COMP1</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">// Description : Provides a reference value for use by watchpoint comparator 1</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3e714f1d330a519983805a87520c7e1f"> 1287</a></span><span class="preprocessor">#define M33_DWT_COMP1_OFFSET _u(0x00001030)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01c1b15c4d436284d3156e54903e7388"> 1288</a></span><span class="preprocessor">#define M33_DWT_COMP1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab00b211bd7ff51bbeabe1956552b30e8"> 1289</a></span><span class="preprocessor">#define M33_DWT_COMP1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9ae49416148137ff2649c04e5e2a91fe"> 1290</a></span><span class="preprocessor">#define M33_DWT_COMP1_MSB    _u(31)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acca2a26e07224055a3c7638d5d4a994f"> 1291</a></span><span class="preprocessor">#define M33_DWT_COMP1_LSB    _u(0)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac88e3ca02a7f2945c1a7b96a9df88be3"> 1292</a></span><span class="preprocessor">#define M33_DWT_COMP1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment">// Register    : M33_DWT_FUNCTION1</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment">// Description : Controls the operation of watchpoint comparator 1</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7a1d8e7f4ae41c45e0284ea6c200f299"> 1296</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_OFFSET _u(0x00001038)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac0f4f81523f2fe6af95f7c9aa6e64914"> 1297</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_BITS   _u(0xf9000c3f)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd76afee819c1cd72f0e98595079f2ca"> 1298</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_RESET  _u(0x89000828)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">// Field       : M33_DWT_FUNCTION1_ID</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">// Description : Identifies the capabilities for MATCH for comparator *n</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa4966c189210fd1fcf1c2a22529be479"> 1302</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_ID_RESET  _u(0x11)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69e2b65560a494da8bb880b793c10bf6"> 1303</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_ID_BITS   _u(0xf8000000)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8d3c8cca314b3e1f4d0483ee6eb53a7"> 1304</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_ID_MSB    _u(31)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a34f8ae1769fdaa5e9f4e1d69677dd7a4"> 1305</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_ID_LSB    _u(27)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a980e4e9b69ccf3228d62c81e1967bd91"> 1306</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_ID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">// Field       : M33_DWT_FUNCTION1_MATCHED</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment">// Description : Set to 1 when the comparator matches</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeceea5f76e159fca1865f82dfba8a8dd"> 1310</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_MATCHED_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a22cc204676764069793ff2ded88e3c2e"> 1311</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_MATCHED_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a55e95d305f69815030ccbd442dd24f06"> 1312</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_MATCHED_MSB    _u(24)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35c9b3214fee14b917d705cb47a61dec"> 1313</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_MATCHED_LSB    _u(24)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a34a0efe2a6c6fdcb573e6e3993d33909"> 1314</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_MATCHED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">// Field       : M33_DWT_FUNCTION1_DATAVSIZE</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment">// Description : Defines the size of the object being watched for by Data Value</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment">//               and Data Address comparators</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a956beb344d6eb1a57a9bf7084949ab09"> 1319</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_DATAVSIZE_RESET  _u(0x2)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afb57b5b8cc4a44fe6c5a11fb43243f0b"> 1320</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_DATAVSIZE_BITS   _u(0x00000c00)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6a059d3410eeb5bcd7244b38745d6c4a"> 1321</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_DATAVSIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2bab81308add71a5e5e8b1be7b50de02"> 1322</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_DATAVSIZE_LSB    _u(10)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a81596322e6ae35bf98c49ead99911029"> 1323</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_DATAVSIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">// Field       : M33_DWT_FUNCTION1_ACTION</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">// Description : Defines the action on a match. This field is ignored and the</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">//               comparator generates no actions if it is disabled by MATCH</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8cb28144498b2c625f705d6a4bbb9530"> 1328</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_ACTION_RESET  _u(0x2)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeef49354543a3a0f72f2a197fe0bfd0c"> 1329</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_ACTION_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2cb51ae3b65bc714ba33ae69f89135d6"> 1330</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_ACTION_MSB    _u(5)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a02cf84a8404e6e649093d0a5c869e854"> 1331</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_ACTION_LSB    _u(4)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94729455d685a5c11d20a9acd877c409"> 1332</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_ACTION_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment">// Field       : M33_DWT_FUNCTION1_MATCH</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment">// Description : Controls the type of match generated by this comparator</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8dde937a69e46f72f3c18b500dc23eb5"> 1336</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_MATCH_RESET  _u(0x8)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adcbea4e6ed7327ffaa0c8a195ace480e"> 1337</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_MATCH_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f4bbbca171fd162dba2fbd0f1c5bc4a"> 1338</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_MATCH_MSB    _u(3)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac1100951784f14df77e9326aa4cd7d07"> 1339</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_MATCH_LSB    _u(0)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2b713110d8ab2b59979cc5299b602c49"> 1340</a></span><span class="preprocessor">#define M33_DWT_FUNCTION1_MATCH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">// Register    : M33_DWT_COMP2</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment">// Description : Provides a reference value for use by watchpoint comparator 2</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49e2a919b1cd4ee36b73ce88b886a904"> 1344</a></span><span class="preprocessor">#define M33_DWT_COMP2_OFFSET _u(0x00001040)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a17f79f28caa72db1b34cfee6d4634545"> 1345</a></span><span class="preprocessor">#define M33_DWT_COMP2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad03660d96e04e8adec062ee4bbf322c5"> 1346</a></span><span class="preprocessor">#define M33_DWT_COMP2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a915dc7be640023c703e12ba2b45cb045"> 1347</a></span><span class="preprocessor">#define M33_DWT_COMP2_MSB    _u(31)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ca3a81fbe74588754717d1d3fe202e4"> 1348</a></span><span class="preprocessor">#define M33_DWT_COMP2_LSB    _u(0)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a17aee3f16725ee807ec1f52659c784b5"> 1349</a></span><span class="preprocessor">#define M33_DWT_COMP2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">// Register    : M33_DWT_FUNCTION2</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">// Description : Controls the operation of watchpoint comparator 2</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a39b3c24593d9a8db9ed41bf3941985e5"> 1353</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_OFFSET _u(0x00001048)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b83806a73b2261546c530cefbe0d3ea"> 1354</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_BITS   _u(0xf9000c3f)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41118903857991175a76f814f8ec307c"> 1355</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_RESET  _u(0x50000000)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment">// Field       : M33_DWT_FUNCTION2_ID</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment">// Description : Identifies the capabilities for MATCH for comparator *n</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a372e29408b2b5579b72496342cfd3796"> 1359</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_ID_RESET  _u(0x0a)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a904fcf9e88da9231b78588efa85cd15d"> 1360</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_ID_BITS   _u(0xf8000000)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a569f7e5a88b8767fb1434a61739af5c2"> 1361</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_ID_MSB    _u(31)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1eb769c5c69caad1b15edfe980ded085"> 1362</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_ID_LSB    _u(27)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7f4fd1c6465cc08ed70b8605ee0a738"> 1363</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_ID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">// Field       : M33_DWT_FUNCTION2_MATCHED</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">// Description : Set to 1 when the comparator matches</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a453f265de9964ed9ee3306a31cecdd40"> 1367</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_MATCHED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a57ccdabdb812df4129ae84da65678845"> 1368</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_MATCHED_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac1bdde0c945498f8d25db74f2db8e238"> 1369</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_MATCHED_MSB    _u(24)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adba544bd0a471b64415b488802bb8fb3"> 1370</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_MATCHED_LSB    _u(24)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65a1e8fd2e7856eea6ad9b07a2dab3a5"> 1371</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_MATCHED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">// Field       : M33_DWT_FUNCTION2_DATAVSIZE</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment">// Description : Defines the size of the object being watched for by Data Value</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment">//               and Data Address comparators</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a780dda60ad33df596a30a6448e8e95f0"> 1376</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_DATAVSIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a770947460048d503f62df27b95fe7cb2"> 1377</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_DATAVSIZE_BITS   _u(0x00000c00)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae11a74cc436681f82bf175212e29f58b"> 1378</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_DATAVSIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad8b764e44dee50fd38b12c8134a51c65"> 1379</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_DATAVSIZE_LSB    _u(10)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a387ad96e2a4a4f6a8242d703465e7a11"> 1380</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_DATAVSIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">// Field       : M33_DWT_FUNCTION2_ACTION</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">// Description : Defines the action on a match. This field is ignored and the</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment">//               comparator generates no actions if it is disabled by MATCH</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad683249601a52a62cc9e788559592b9a"> 1385</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_ACTION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4eb6a862a8a21dd80864e4afec31a0b7"> 1386</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_ACTION_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ec4a24531c1a6681f091f4b83810ee9"> 1387</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_ACTION_MSB    _u(5)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d2bf308e8aef908fe423d4514bcf824"> 1388</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_ACTION_LSB    _u(4)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6aaac49bcad0dd92b5b8c9d151072b05"> 1389</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_ACTION_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">// Field       : M33_DWT_FUNCTION2_MATCH</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">// Description : Controls the type of match generated by this comparator</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a26a954d0c8ea9aa37a12022f2fddc0bf"> 1393</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_MATCH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab4dce5e567f51adbed57bd5666c4e8f5"> 1394</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_MATCH_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a529ca7c62a807bac3c372955afa905fc"> 1395</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_MATCH_MSB    _u(3)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aacd9103cad90cc48ec7e1981e1a2af28"> 1396</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_MATCH_LSB    _u(0)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8840f045025e8ede11cf43619de1e944"> 1397</a></span><span class="preprocessor">#define M33_DWT_FUNCTION2_MATCH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">// Register    : M33_DWT_COMP3</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">// Description : Provides a reference value for use by watchpoint comparator 3</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1841c342537c8511ae9aa00e5c6358a3"> 1401</a></span><span class="preprocessor">#define M33_DWT_COMP3_OFFSET _u(0x00001050)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01167091acddcfe526946e47e110d002"> 1402</a></span><span class="preprocessor">#define M33_DWT_COMP3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abad264ec1cef7b4e7cf7c797cd9367e1"> 1403</a></span><span class="preprocessor">#define M33_DWT_COMP3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a115fc88df5969451660a0b0a21301224"> 1404</a></span><span class="preprocessor">#define M33_DWT_COMP3_MSB    _u(31)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c9a5adb2672d83c1d42f2c614de1bff"> 1405</a></span><span class="preprocessor">#define M33_DWT_COMP3_LSB    _u(0)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a926bdef1fc8151e491125497338c79c2"> 1406</a></span><span class="preprocessor">#define M33_DWT_COMP3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment">// Register    : M33_DWT_FUNCTION3</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">// Description : Controls the operation of watchpoint comparator 3</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b09efe080c9ccb00d2857d912ba1adb"> 1410</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_OFFSET _u(0x00001058)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1cb025979ad13b8d8df30ba6d7ee397c"> 1411</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_BITS   _u(0xf9000c3f)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3890a08a43146c90f2593d73cfb4817d"> 1412</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_RESET  _u(0x20000800)</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">// Field       : M33_DWT_FUNCTION3_ID</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment">// Description : Identifies the capabilities for MATCH for comparator *n</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a22e4e945c35ee326ad4787b5582eee18"> 1416</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_ID_RESET  _u(0x04)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef71bbea1cf6222182a5ba8466b14ec4"> 1417</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_ID_BITS   _u(0xf8000000)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af670a1e29564d3076fb76f680b0cc74d"> 1418</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_ID_MSB    _u(31)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2c5522c391d5114de00fce69313c3d7d"> 1419</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_ID_LSB    _u(27)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a425a410624e593b128fa565e8eb399"> 1420</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_ID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment">// Field       : M33_DWT_FUNCTION3_MATCHED</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">// Description : Set to 1 when the comparator matches</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08fc32c71591f8fe0d1d2d4a029cfda4"> 1424</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_MATCHED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af4df2c3602a3eec1a5146b7bcf333cde"> 1425</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_MATCHED_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e1460fcecade8fd25c9640ed13b52db"> 1426</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_MATCHED_MSB    _u(24)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b45b77685565a988cede90aebabcfd2"> 1427</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_MATCHED_LSB    _u(24)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08cf71121778ed016f79a0a09778731d"> 1428</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_MATCHED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment">// Field       : M33_DWT_FUNCTION3_DATAVSIZE</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">// Description : Defines the size of the object being watched for by Data Value</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">//               and Data Address comparators</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d9fe250f3c5222dd71e9cd038aea668"> 1433</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_DATAVSIZE_RESET  _u(0x2)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae671d497b096ddaeadaa7902c24b3e64"> 1434</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_DATAVSIZE_BITS   _u(0x00000c00)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae078ecce10e6a189d52dea5a610294e6"> 1435</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_DATAVSIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab4db8d4a0a0fcdef2415f009a3bcd0d8"> 1436</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_DATAVSIZE_LSB    _u(10)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab36cdb5e7e88e516aef782f7aece518"> 1437</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_DATAVSIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">// Field       : M33_DWT_FUNCTION3_ACTION</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">// Description : Defines the action on a match. This field is ignored and the</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">//               comparator generates no actions if it is disabled by MATCH</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeae8bb793e91d52b07e8dd3b356ac40d"> 1442</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_ACTION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5b5b08bf5daa3b00c6533b2d6b001fb6"> 1443</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_ACTION_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e6c924a04f85756816d5bfc67c8fc48"> 1444</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_ACTION_MSB    _u(5)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68fb984d5b6806f080b911fced9e5818"> 1445</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_ACTION_LSB    _u(4)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab3874f01ba643cbf0b6d31b7839b607f"> 1446</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_ACTION_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">// Field       : M33_DWT_FUNCTION3_MATCH</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment">// Description : Controls the type of match generated by this comparator</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae9bbc26d11bcda1dfe76c73b9b9e5590"> 1450</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_MATCH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38cb5041c467432068633a4977af0703"> 1451</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_MATCH_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7964d65e29485088464d641a3dcbc1e5"> 1452</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_MATCH_MSB    _u(3)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1760372bcb1bf295a282bf1924004175"> 1453</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_MATCH_LSB    _u(0)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a22ce2767076c6f43a0df9925bde3652b"> 1454</a></span><span class="preprocessor">#define M33_DWT_FUNCTION3_MATCH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">// Register    : M33_DWT_DEVARCH</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4ab54b63fef81a3730bce4b3896f68d1"> 1458</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_OFFSET _u(0x00001fbc)</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abcca9d3aa06291a0029f7fa9b60dea6f"> 1459</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac3ef5c4a805af9a2801f55d5c9b9ae7c"> 1460</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_RESET  _u(0x47701a02)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment">// Field       : M33_DWT_DEVARCH_ARCHITECT</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">// Description : Defines the architect of the component. Bits [31:28] are the</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment">//               JEP106 continuation code (JEP106 bank ID, minus 1) and bits</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">//               [27:21] are the JEP106 ID code.</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8250fb7ad8e8c5496d99fac5a98bc98"> 1466</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHITECT_RESET  _u(0x23b)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04e2ed4c45d3360a186c8de7438a3232"> 1467</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHITECT_BITS   _u(0xffe00000)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa612bbbbf767257f8a13828d8c828080"> 1468</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHITECT_MSB    _u(31)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ff22f64ac8c0da0fcc6710bf7207585"> 1469</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHITECT_LSB    _u(21)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a255c2dbd87e5050fc8baa4e462512ca1"> 1470</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHITECT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">// Field       : M33_DWT_DEVARCH_PRESENT</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">// Description : Defines that the DEVARCH register is present</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8a2e22352cf26fd4a1ccf5775d6ba47"> 1474</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_PRESENT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a75a2d2cb852c77ad79c8b490e23f6950"> 1475</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_PRESENT_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5c1b1a8b0ec20c264aafd672d87d2eef"> 1476</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_PRESENT_MSB    _u(20)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3573cd0d6d56946adabf0076f421f4ea"> 1477</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_PRESENT_LSB    _u(20)</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73a9a6af4a17a588ab1b80f4167c79d4"> 1478</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_PRESENT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment">// Field       : M33_DWT_DEVARCH_REVISION</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment">// Description : Defines the architecture revision of the component</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af54d07282c533f14b71b7a33589ab0f0"> 1482</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a751aa355a7ce4e86e4d0584456885e89"> 1483</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_REVISION_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae631f7eb74625875e5d990f1ac727d7c"> 1484</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_REVISION_MSB    _u(19)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49e1686456b4ea7d563e1525d7d19c82"> 1485</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_REVISION_LSB    _u(16)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a75c918d8685e961c153427b136a19ade"> 1486</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment">// Field       : M33_DWT_DEVARCH_ARCHVER</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment">// Description : Defines the architecture version of the component</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e61b3090255b4a3cae54d504bb64d88"> 1490</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHVER_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9bbeeb4b72da67ac9fb672e8801ece76"> 1491</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHVER_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49bd9a63a53e85249cf957094caf4185"> 1492</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHVER_MSB    _u(15)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab4597efc04dc6de60f3bb800813d3bc0"> 1493</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHVER_LSB    _u(12)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aca7f8366844b4f7f4d795102a476000f"> 1494</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHVER_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment">// Field       : M33_DWT_DEVARCH_ARCHPART</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">// Description : Defines the architecture of the component</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03e26cd2282d909c3d96ddae22a75669"> 1498</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHPART_RESET  _u(0xa02)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a160ff6b6b55625dc0daa780a15df2890"> 1499</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHPART_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a34770cdefdd01f1afc148ba69cd951bd"> 1500</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHPART_MSB    _u(11)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d5d1e4df9ee979199c6393e5d69184e"> 1501</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHPART_LSB    _u(0)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e47d739459af93577ad5e8373810254"> 1502</a></span><span class="preprocessor">#define M33_DWT_DEVARCH_ARCHPART_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">// Register    : M33_DWT_DEVTYPE</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aff79c4f994e92bb1850690dbd4065640"> 1506</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_OFFSET _u(0x00001fcc)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c337ed0c3023b5b2a7f656fb04b167f"> 1507</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ccf8c70f5b58a0b2bd7323167be13a9"> 1508</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">// Field       : M33_DWT_DEVTYPE_SUB</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">// Description : Component sub-type</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2594cfae46bc25817b2e5d2280c6674f"> 1512</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_SUB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeefbdced91152529508433308e155075"> 1513</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_SUB_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d2a9bef357a13747b8529eb22bb8cbd"> 1514</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_SUB_MSB    _u(7)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a749d9d60611365abcf035971e5cb1ba6"> 1515</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_SUB_LSB    _u(4)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb4a31799d858d803ade7ca0afb6cbcb"> 1516</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_SUB_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">// Field       : M33_DWT_DEVTYPE_MAJOR</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">// Description : Component major type</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae337b7abbe96c601398a1535588f49b0"> 1520</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_MAJOR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad068b9f6f109af93b3bc17bd6401fcba"> 1521</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_MAJOR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abdb2788e5830ba5c2f4ac721414f82d5"> 1522</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_MAJOR_MSB    _u(3)</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1eac9f164dba7fa2a078b93e9d60e341"> 1523</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_MAJOR_LSB    _u(0)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a71aee686fd1e7c59c45666b08aca932c"> 1524</a></span><span class="preprocessor">#define M33_DWT_DEVTYPE_MAJOR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment">// Register    : M33_DWT_PIDR4</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d898d6c096ea4f3c330cfe2cc714419"> 1528</a></span><span class="preprocessor">#define M33_DWT_PIDR4_OFFSET _u(0x00001fd0)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add9e7436f8581deb87e67b0fc5443d98"> 1529</a></span><span class="preprocessor">#define M33_DWT_PIDR4_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45b5bd1bb9be2988501519a7d292f11c"> 1530</a></span><span class="preprocessor">#define M33_DWT_PIDR4_RESET  _u(0x00000004)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">// Field       : M33_DWT_PIDR4_SIZE</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49b62ff10d9264e738d952b2c8e64cfb"> 1534</a></span><span class="preprocessor">#define M33_DWT_PIDR4_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11d62086359cb1cd13e9a5548758289d"> 1535</a></span><span class="preprocessor">#define M33_DWT_PIDR4_SIZE_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad21653c7022cb9dc770545aeaf6f7993"> 1536</a></span><span class="preprocessor">#define M33_DWT_PIDR4_SIZE_MSB    _u(7)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af85d98b60ef83eb67059feb169d86f2e"> 1537</a></span><span class="preprocessor">#define M33_DWT_PIDR4_SIZE_LSB    _u(4)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afec10f3c650a9ada1ea1dc98d7175954"> 1538</a></span><span class="preprocessor">#define M33_DWT_PIDR4_SIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment">// Field       : M33_DWT_PIDR4_DES_2</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a96d606d90bda9a6b437610347599deea"> 1542</a></span><span class="preprocessor">#define M33_DWT_PIDR4_DES_2_RESET  _u(0x4)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a798b9ab9580430abf314ed4812ac9dce"> 1543</a></span><span class="preprocessor">#define M33_DWT_PIDR4_DES_2_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a838823aa4fef321b7d1e5cdffb2ee5b7"> 1544</a></span><span class="preprocessor">#define M33_DWT_PIDR4_DES_2_MSB    _u(3)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab15ccb488373bd5c42059bfd9c4bcf1c"> 1545</a></span><span class="preprocessor">#define M33_DWT_PIDR4_DES_2_LSB    _u(0)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae61c2b3ca724a9ec82e5431c29b607b7"> 1546</a></span><span class="preprocessor">#define M33_DWT_PIDR4_DES_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">// Register    : M33_DWT_PIDR5</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab39fddad974dd9c9fdeaa1fa1d46dbae"> 1550</a></span><span class="preprocessor">#define M33_DWT_PIDR5_OFFSET _u(0x00001fd4)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90533748d18adcbd4f56e1863e32b59f"> 1551</a></span><span class="preprocessor">#define M33_DWT_PIDR5_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc763e7585fb56d6dc0c8f94ed26eafb"> 1552</a></span><span class="preprocessor">#define M33_DWT_PIDR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7dfff5c0852ab08ae96ba227120b74c"> 1553</a></span><span class="preprocessor">#define M33_DWT_PIDR5_MSB    _u(31)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c3dea60abc057651e817288e68ad942"> 1554</a></span><span class="preprocessor">#define M33_DWT_PIDR5_LSB    _u(0)</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac3d4c5d2b2ee7767da36bf7ba512e802"> 1555</a></span><span class="preprocessor">#define M33_DWT_PIDR5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment">// Register    : M33_DWT_PIDR6</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a536b3de28f51bb72e9574078932b7555"> 1559</a></span><span class="preprocessor">#define M33_DWT_PIDR6_OFFSET _u(0x00001fd8)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f339901f738b01d047c4831c02695ff"> 1560</a></span><span class="preprocessor">#define M33_DWT_PIDR6_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3388290700ae54959d5fb3be8a35d891"> 1561</a></span><span class="preprocessor">#define M33_DWT_PIDR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af9452c52736c6fdea268cb96fd98cffc"> 1562</a></span><span class="preprocessor">#define M33_DWT_PIDR6_MSB    _u(31)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa619674d0a3198a44c417fee3d1ec2f3"> 1563</a></span><span class="preprocessor">#define M33_DWT_PIDR6_LSB    _u(0)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#addc46d9e7b51af37835dad6bc29e6b09"> 1564</a></span><span class="preprocessor">#define M33_DWT_PIDR6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment">// Register    : M33_DWT_PIDR7</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac023e705dcfe859afe424b487d11c8bf"> 1568</a></span><span class="preprocessor">#define M33_DWT_PIDR7_OFFSET _u(0x00001fdc)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab658d2e3760288202232cfdd36eb251"> 1569</a></span><span class="preprocessor">#define M33_DWT_PIDR7_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f98290ea9be524d809f5f273f9bb6d9"> 1570</a></span><span class="preprocessor">#define M33_DWT_PIDR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1da41c0ecdd9845222584b40861fe493"> 1571</a></span><span class="preprocessor">#define M33_DWT_PIDR7_MSB    _u(31)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae7736f182fbbaae0a9d6f94a7b45e8e5"> 1572</a></span><span class="preprocessor">#define M33_DWT_PIDR7_LSB    _u(0)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af651371d4905d0ad797482928e679015"> 1573</a></span><span class="preprocessor">#define M33_DWT_PIDR7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment">// Register    : M33_DWT_PIDR0</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af2d2e78ed9efa7c419bc932368b2e935"> 1577</a></span><span class="preprocessor">#define M33_DWT_PIDR0_OFFSET _u(0x00001fe0)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a011cfe5d9add82223006f408133dec42"> 1578</a></span><span class="preprocessor">#define M33_DWT_PIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8c9e6486e72f9bd0f2d444988b69ae6"> 1579</a></span><span class="preprocessor">#define M33_DWT_PIDR0_RESET  _u(0x00000021)</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">// Field       : M33_DWT_PIDR0_PART_0</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31659cc61bc013474697ee72e4be96ea"> 1583</a></span><span class="preprocessor">#define M33_DWT_PIDR0_PART_0_RESET  _u(0x21)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad1732701228eff838c117b2a148fd27d"> 1584</a></span><span class="preprocessor">#define M33_DWT_PIDR0_PART_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a392df9d0388dcb7eb24e3df1366216a8"> 1585</a></span><span class="preprocessor">#define M33_DWT_PIDR0_PART_0_MSB    _u(7)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a203e3c01016875f61f3f29023d736856"> 1586</a></span><span class="preprocessor">#define M33_DWT_PIDR0_PART_0_LSB    _u(0)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f5ad3f1b20de7247b73e6b23a3abdc4"> 1587</a></span><span class="preprocessor">#define M33_DWT_PIDR0_PART_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment">// Register    : M33_DWT_PIDR1</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4678cce3f7f03fb986757acde908b4b7"> 1591</a></span><span class="preprocessor">#define M33_DWT_PIDR1_OFFSET _u(0x00001fe4)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3e267f96ef7523581e7ce05c270fffad"> 1592</a></span><span class="preprocessor">#define M33_DWT_PIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa43f14c7aff84a306a85cfed086163fd"> 1593</a></span><span class="preprocessor">#define M33_DWT_PIDR1_RESET  _u(0x000000bd)</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">// Field       : M33_DWT_PIDR1_DES_0</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aee920930a216eab260cffbad2e6e05f7"> 1597</a></span><span class="preprocessor">#define M33_DWT_PIDR1_DES_0_RESET  _u(0xb)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9c9bed6cb44f22755877ed14f302a036"> 1598</a></span><span class="preprocessor">#define M33_DWT_PIDR1_DES_0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad19f5f0d49450b7d25c0f991f3879188"> 1599</a></span><span class="preprocessor">#define M33_DWT_PIDR1_DES_0_MSB    _u(7)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d32b98a7332da7a17e7f52a153d2bb0"> 1600</a></span><span class="preprocessor">#define M33_DWT_PIDR1_DES_0_LSB    _u(4)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1a71cfec0fc5c15864deca161c45de54"> 1601</a></span><span class="preprocessor">#define M33_DWT_PIDR1_DES_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment">// Field       : M33_DWT_PIDR1_PART_1</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af098ab3920ce9e66c99abf1ef1dbf90a"> 1605</a></span><span class="preprocessor">#define M33_DWT_PIDR1_PART_1_RESET  _u(0xd)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b61708aa8058e9d20397839ee35c402"> 1606</a></span><span class="preprocessor">#define M33_DWT_PIDR1_PART_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a55a9f1e45c281c18c9e7ec9b17184f62"> 1607</a></span><span class="preprocessor">#define M33_DWT_PIDR1_PART_1_MSB    _u(3)</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afca580c87cb9a92d6c064db9087adc52"> 1608</a></span><span class="preprocessor">#define M33_DWT_PIDR1_PART_1_LSB    _u(0)</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acedd5698c4cd78e9d0292b26213634ad"> 1609</a></span><span class="preprocessor">#define M33_DWT_PIDR1_PART_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">// Register    : M33_DWT_PIDR2</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0fc82699bc547f6dcb6ef230b809a373"> 1613</a></span><span class="preprocessor">#define M33_DWT_PIDR2_OFFSET _u(0x00001fe8)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a07df5b24b9ba1b7cf508523bdbaebf8b"> 1614</a></span><span class="preprocessor">#define M33_DWT_PIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a158c23a113a8d8d943613acb7963803e"> 1615</a></span><span class="preprocessor">#define M33_DWT_PIDR2_RESET  _u(0x0000000b)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment">// Field       : M33_DWT_PIDR2_REVISION</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b5b985ef69d34f23181166719f27e7d"> 1619</a></span><span class="preprocessor">#define M33_DWT_PIDR2_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94ae9e2dd2253be449d86245781edbbb"> 1620</a></span><span class="preprocessor">#define M33_DWT_PIDR2_REVISION_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abade098cc2f24021593ecf8405480376"> 1621</a></span><span class="preprocessor">#define M33_DWT_PIDR2_REVISION_MSB    _u(7)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5559e25da6976d3723d99e8600dd8c3e"> 1622</a></span><span class="preprocessor">#define M33_DWT_PIDR2_REVISION_LSB    _u(4)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa37eb434ed51ae99f4c34f1925b8388f"> 1623</a></span><span class="preprocessor">#define M33_DWT_PIDR2_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">// Field       : M33_DWT_PIDR2_JEDEC</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9cefdbfe630deb5361110e96d0de8a64"> 1627</a></span><span class="preprocessor">#define M33_DWT_PIDR2_JEDEC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5c56a75cef9bbd82e3539ec99a0cce55"> 1628</a></span><span class="preprocessor">#define M33_DWT_PIDR2_JEDEC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31306e800b92faaaa0effeb605cf6f89"> 1629</a></span><span class="preprocessor">#define M33_DWT_PIDR2_JEDEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5a0ce2c0d99f0730536fc62d514e762"> 1630</a></span><span class="preprocessor">#define M33_DWT_PIDR2_JEDEC_LSB    _u(3)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adeade46ba58560738c255f344060abe1"> 1631</a></span><span class="preprocessor">#define M33_DWT_PIDR2_JEDEC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment">// Field       : M33_DWT_PIDR2_DES_1</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab649c89d2215287e839b24781cf2a8f"> 1635</a></span><span class="preprocessor">#define M33_DWT_PIDR2_DES_1_RESET  _u(0x3)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8f2360c1322878191928ce040029f8b"> 1636</a></span><span class="preprocessor">#define M33_DWT_PIDR2_DES_1_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab281f62371f12c060e82ad2d827a4c9f"> 1637</a></span><span class="preprocessor">#define M33_DWT_PIDR2_DES_1_MSB    _u(2)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b02955a044bbd1a8874ba7d0100006d"> 1638</a></span><span class="preprocessor">#define M33_DWT_PIDR2_DES_1_LSB    _u(0)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a62e2f1be3ed468a63dd2a61b42301555"> 1639</a></span><span class="preprocessor">#define M33_DWT_PIDR2_DES_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">// Register    : M33_DWT_PIDR3</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a683206e081606b02dd5bf6b164893d8d"> 1643</a></span><span class="preprocessor">#define M33_DWT_PIDR3_OFFSET _u(0x00001fec)</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a598cd7199ac0d69116d9378234e4073a"> 1644</a></span><span class="preprocessor">#define M33_DWT_PIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a20944bd819796956df65f936560a5bba"> 1645</a></span><span class="preprocessor">#define M33_DWT_PIDR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment">// Field       : M33_DWT_PIDR3_REVAND</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a653925508cac32f2a458591c907eefe6"> 1649</a></span><span class="preprocessor">#define M33_DWT_PIDR3_REVAND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a434502b2204958be5caa421d965b13f1"> 1650</a></span><span class="preprocessor">#define M33_DWT_PIDR3_REVAND_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae7388938a73c7c28313c767b671c0a87"> 1651</a></span><span class="preprocessor">#define M33_DWT_PIDR3_REVAND_MSB    _u(7)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a443f60d3fcdddfcb3e455b378333335e"> 1652</a></span><span class="preprocessor">#define M33_DWT_PIDR3_REVAND_LSB    _u(4)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a060fab681373fc8edebe8c005c266439"> 1653</a></span><span class="preprocessor">#define M33_DWT_PIDR3_REVAND_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment">// Field       : M33_DWT_PIDR3_CMOD</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa7dcd0926f9fc77887c0350c7f650a73"> 1657</a></span><span class="preprocessor">#define M33_DWT_PIDR3_CMOD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a17f625e2f68b3479d1d9b9c44389855f"> 1658</a></span><span class="preprocessor">#define M33_DWT_PIDR3_CMOD_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a52e2c1206450b8aaef4831f967fe48d8"> 1659</a></span><span class="preprocessor">#define M33_DWT_PIDR3_CMOD_MSB    _u(3)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acdad88516d6b39c0c7eed304634d22b1"> 1660</a></span><span class="preprocessor">#define M33_DWT_PIDR3_CMOD_LSB    _u(0)</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6427302a616cc1d2999d92680d8de599"> 1661</a></span><span class="preprocessor">#define M33_DWT_PIDR3_CMOD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment">// Register    : M33_DWT_CIDR0</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5681d9fd63a97c8b427e263ca677a56"> 1665</a></span><span class="preprocessor">#define M33_DWT_CIDR0_OFFSET _u(0x00001ff0)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a85cb15dedadc848c69e682861244df30"> 1666</a></span><span class="preprocessor">#define M33_DWT_CIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a13eac57195e2a83dcd4f8d624be0b90d"> 1667</a></span><span class="preprocessor">#define M33_DWT_CIDR0_RESET  _u(0x0000000d)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment">// Field       : M33_DWT_CIDR0_PRMBL_0</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79420a12b88670f8db3d3440907fab00"> 1671</a></span><span class="preprocessor">#define M33_DWT_CIDR0_PRMBL_0_RESET  _u(0x0d)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a531a3c29535614db8894056824918500"> 1672</a></span><span class="preprocessor">#define M33_DWT_CIDR0_PRMBL_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aed8c89b4e25246664f91060df7c02122"> 1673</a></span><span class="preprocessor">#define M33_DWT_CIDR0_PRMBL_0_MSB    _u(7)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b172af0223e0fd0bcaf49e71a517ddc"> 1674</a></span><span class="preprocessor">#define M33_DWT_CIDR0_PRMBL_0_LSB    _u(0)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3f335fe9f62be37abc56b79cb8244b5"> 1675</a></span><span class="preprocessor">#define M33_DWT_CIDR0_PRMBL_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">// Register    : M33_DWT_CIDR1</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5992a54d0fb4f575bb3c9b3789c0fa1f"> 1679</a></span><span class="preprocessor">#define M33_DWT_CIDR1_OFFSET _u(0x00001ff4)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac3f7b7f52546969344f65df05f7e7983"> 1680</a></span><span class="preprocessor">#define M33_DWT_CIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb241d5e1342e5a5fe92623bf0b73218"> 1681</a></span><span class="preprocessor">#define M33_DWT_CIDR1_RESET  _u(0x00000090)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment">// Field       : M33_DWT_CIDR1_CLASS</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a774e154c93acdb511ef2887919641c6e"> 1685</a></span><span class="preprocessor">#define M33_DWT_CIDR1_CLASS_RESET  _u(0x9)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1591f7cc8a6c326c24482f6ec44015d"> 1686</a></span><span class="preprocessor">#define M33_DWT_CIDR1_CLASS_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac56e610a7e3f5199a6d84213322ed5f5"> 1687</a></span><span class="preprocessor">#define M33_DWT_CIDR1_CLASS_MSB    _u(7)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6010976dc5ae836aba102cc6baecc96a"> 1688</a></span><span class="preprocessor">#define M33_DWT_CIDR1_CLASS_LSB    _u(4)</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2763daf74239c0d7ba903a7e67afd3f6"> 1689</a></span><span class="preprocessor">#define M33_DWT_CIDR1_CLASS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment">// Field       : M33_DWT_CIDR1_PRMBL_1</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8cae1f1e68bbdf0813fae3a77df81556"> 1693</a></span><span class="preprocessor">#define M33_DWT_CIDR1_PRMBL_1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af39424d3c8c96007e93dcc7d86d1d65c"> 1694</a></span><span class="preprocessor">#define M33_DWT_CIDR1_PRMBL_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a119df0cbfff2c41b93c390b73eb50e84"> 1695</a></span><span class="preprocessor">#define M33_DWT_CIDR1_PRMBL_1_MSB    _u(3)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5b10335a90b9da39a889a4a511b3065f"> 1696</a></span><span class="preprocessor">#define M33_DWT_CIDR1_PRMBL_1_LSB    _u(0)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3fa9a628575d726fb6533a117435d394"> 1697</a></span><span class="preprocessor">#define M33_DWT_CIDR1_PRMBL_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">// Register    : M33_DWT_CIDR2</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66508ad790eb04872c3f4f7b7784f98b"> 1701</a></span><span class="preprocessor">#define M33_DWT_CIDR2_OFFSET _u(0x00001ff8)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a093a90042ea5ff99a273260152584e2d"> 1702</a></span><span class="preprocessor">#define M33_DWT_CIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae3158b1bec5e7fdeb92216d349cc2a8e"> 1703</a></span><span class="preprocessor">#define M33_DWT_CIDR2_RESET  _u(0x00000005)</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment">// Field       : M33_DWT_CIDR2_PRMBL_2</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf3b53eb8826db31522453b8b2bc5684"> 1707</a></span><span class="preprocessor">#define M33_DWT_CIDR2_PRMBL_2_RESET  _u(0x05)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a418145d7e064b2956da317b844100fc5"> 1708</a></span><span class="preprocessor">#define M33_DWT_CIDR2_PRMBL_2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f30f745f928ae5edfffbbc518159982"> 1709</a></span><span class="preprocessor">#define M33_DWT_CIDR2_PRMBL_2_MSB    _u(7)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc5e3286440d71f6af48806792086c9b"> 1710</a></span><span class="preprocessor">#define M33_DWT_CIDR2_PRMBL_2_LSB    _u(0)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8be22a3c036146cb0f745d4b990c8cb0"> 1711</a></span><span class="preprocessor">#define M33_DWT_CIDR2_PRMBL_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment">// Register    : M33_DWT_CIDR3</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment">// Description : Provides CoreSight discovery information for the DWT</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a06cd7f166fc505116aba853691d8ef4e"> 1715</a></span><span class="preprocessor">#define M33_DWT_CIDR3_OFFSET _u(0x00001ffc)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad427520f0942c88299934310feb12b83"> 1716</a></span><span class="preprocessor">#define M33_DWT_CIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a06c8c3297d25e910e1adc9b7b70c1926"> 1717</a></span><span class="preprocessor">#define M33_DWT_CIDR3_RESET  _u(0x000000b1)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment">// Field       : M33_DWT_CIDR3_PRMBL_3</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01801d4d165694659fd6d93aeed6ef34"> 1721</a></span><span class="preprocessor">#define M33_DWT_CIDR3_PRMBL_3_RESET  _u(0xb1)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa055103262e895700d9c5c4512bdf29"> 1722</a></span><span class="preprocessor">#define M33_DWT_CIDR3_PRMBL_3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a214c9eaf30ebf9c505481e0d263c3ee4"> 1723</a></span><span class="preprocessor">#define M33_DWT_CIDR3_PRMBL_3_MSB    _u(7)</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4f73da28772cdfd4652dfcfc0dc8c3e"> 1724</a></span><span class="preprocessor">#define M33_DWT_CIDR3_PRMBL_3_LSB    _u(0)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45ab39acadfac7ed82b7bc951f7df0ab"> 1725</a></span><span class="preprocessor">#define M33_DWT_CIDR3_PRMBL_3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">// Register    : M33_FP_CTRL</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="comment">// Description : Provides FPB implementation information, and the global enable</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="comment">//               for the FPB unit</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1809c95a7fb68689b194ff2bf4fbd7f6"> 1730</a></span><span class="preprocessor">#define M33_FP_CTRL_OFFSET _u(0x00002000)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a401bb6e620fa3b27165dea88a31feef5"> 1731</a></span><span class="preprocessor">#define M33_FP_CTRL_BITS   _u(0xf0007ff3)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4cb2c79d9e91a10037be251ce23e42b3"> 1732</a></span><span class="preprocessor">#define M33_FP_CTRL_RESET  _u(0x60005580)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">// Field       : M33_FP_CTRL_REV</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">// Description : Flash Patch and Breakpoint Unit architecture revision</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0a7e301e4fa27a40545d914d41a746f"> 1736</a></span><span class="preprocessor">#define M33_FP_CTRL_REV_RESET  _u(0x6)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1322b2479fcf6ffe3e9a4770fe438480"> 1737</a></span><span class="preprocessor">#define M33_FP_CTRL_REV_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae6f4d5d424d69c8361e7e6552f91af2b"> 1738</a></span><span class="preprocessor">#define M33_FP_CTRL_REV_MSB    _u(31)</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a20c682340f7f9237d3a44d64349ec2d8"> 1739</a></span><span class="preprocessor">#define M33_FP_CTRL_REV_LSB    _u(28)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9cd5a3746069d3a67a1dc302eda7df73"> 1740</a></span><span class="preprocessor">#define M33_FP_CTRL_REV_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">// Field       : M33_FP_CTRL_NUM_CODE_14_12_</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">// Description : Indicates the number of implemented instruction address</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">//               comparators. Zero indicates no Instruction Address comparators</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">//               are implemented. The Instruction Address comparators are</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="comment">//               numbered from 0 to NUM_CODE - 1</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adfc6308759851d95e22bd2cf1833ccb6"> 1747</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_CODE_14_12__RESET  _u(0x5)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a165888b4e969a16cb35dff09e98a2756"> 1748</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_CODE_14_12__BITS   _u(0x00007000)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9fad283ed7db1b04e116ab51f0ada306"> 1749</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_CODE_14_12__MSB    _u(14)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae3eb4ef574915ec64377186cc0f653af"> 1750</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_CODE_14_12__LSB    _u(12)</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65f0819ac4caf75ef3ea2e1a5f34edce"> 1751</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_CODE_14_12__ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment">// Field       : M33_FP_CTRL_NUM_LIT</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment">// Description : Indicates the number of implemented literal address</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="comment">//               comparators. The Literal Address comparators are numbered from</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment">//               NUM_CODE to NUM_CODE + NUM_LIT - 1</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a986acd26479b953b4c213c19d4ef694a"> 1757</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_LIT_RESET  _u(0x5)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5c174b21aadc1fac4a5fb602391a4afe"> 1758</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_LIT_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0d18a8a57ee17fc8edec7d173c9e722"> 1759</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_LIT_MSB    _u(11)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aabd16bc95fd996528418509824e16bb2"> 1760</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_LIT_LSB    _u(8)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acfa7d20ad68cfd3c4d0f369a0c191723"> 1761</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_LIT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment">// Field       : M33_FP_CTRL_NUM_CODE_7_4_</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment">// Description : Indicates the number of implemented instruction address</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment">//               comparators. Zero indicates no Instruction Address comparators</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment">//               are implemented. The Instruction Address comparators are</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment">//               numbered from 0 to NUM_CODE - 1</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5408ef3324897bfbf912cc2e6ad7d67"> 1768</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_CODE_7_4__RESET  _u(0x8)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95b92cb658b3fb20a94f12fee8026935"> 1769</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_CODE_7_4__BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50bd09ee4f7c6a77b2bed15488f572ee"> 1770</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_CODE_7_4__MSB    _u(7)</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38d630c77d585334ba953c65f9132809"> 1771</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_CODE_7_4__LSB    _u(4)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a97a3e928360df9906de09eda06cb223f"> 1772</a></span><span class="preprocessor">#define M33_FP_CTRL_NUM_CODE_7_4__ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="comment">// Field       : M33_FP_CTRL_KEY</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment">// Description : Writes to the FP_CTRL are ignored unless KEY is concurrently</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment">//               written to one</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2acd251801b34d33951e742b98b836df"> 1777</a></span><span class="preprocessor">#define M33_FP_CTRL_KEY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49bd184fac1fb6bb1f5fa01ada4eb90a"> 1778</a></span><span class="preprocessor">#define M33_FP_CTRL_KEY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0b475dfa070cde479b406a56b08d57e"> 1779</a></span><span class="preprocessor">#define M33_FP_CTRL_KEY_MSB    _u(1)</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d5485e00edfe1525bb415e94bb6a46c"> 1780</a></span><span class="preprocessor">#define M33_FP_CTRL_KEY_LSB    _u(1)</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f89e8f189eaa8445db837bbf9799a4a"> 1781</a></span><span class="preprocessor">#define M33_FP_CTRL_KEY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment">// Field       : M33_FP_CTRL_ENABLE</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment">// Description : Enables the FPB</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60d0d1e9a68bebb5cc6361e049eb959e"> 1785</a></span><span class="preprocessor">#define M33_FP_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3894934efe11e7646afc547e0bf9137a"> 1786</a></span><span class="preprocessor">#define M33_FP_CTRL_ENABLE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abf7e89511bf559c370d14be7b0b17171"> 1787</a></span><span class="preprocessor">#define M33_FP_CTRL_ENABLE_MSB    _u(0)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac65434934cf3ce6628f4ce7f26f43817"> 1788</a></span><span class="preprocessor">#define M33_FP_CTRL_ENABLE_LSB    _u(0)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa48c454a64632e42b426584b4aa55cd5"> 1789</a></span><span class="preprocessor">#define M33_FP_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment">// Register    : M33_FP_REMAP</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment">// Description : Indicates whether the implementation supports Flash Patch remap</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment">//               and, if it does, holds the target address for remap</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adf8e1c9bfb975e16f5101a36316887fc"> 1794</a></span><span class="preprocessor">#define M33_FP_REMAP_OFFSET _u(0x00002004)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1d7fb7dda5afa60040bf6c82b34f2d3"> 1795</a></span><span class="preprocessor">#define M33_FP_REMAP_BITS   _u(0x3fffffe0)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acdce8e1bb46c1f8865a704142273a945"> 1796</a></span><span class="preprocessor">#define M33_FP_REMAP_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment">// Field       : M33_FP_REMAP_RMPSPT</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">// Description : Indicates whether the FPB unit supports the Flash Patch remap</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">//               function</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8afd0d46677cf810790159bc64f331f3"> 1801</a></span><span class="preprocessor">#define M33_FP_REMAP_RMPSPT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a88c5ee8e505218d635930c3b207ff81f"> 1802</a></span><span class="preprocessor">#define M33_FP_REMAP_RMPSPT_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c5f7c26dfc02f8e9953af03ae64931a"> 1803</a></span><span class="preprocessor">#define M33_FP_REMAP_RMPSPT_MSB    _u(29)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac473f11219dee63b7e65f5db23b1d821"> 1804</a></span><span class="preprocessor">#define M33_FP_REMAP_RMPSPT_LSB    _u(29)</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1f2e3b5e51da065e82996d168be8347c"> 1805</a></span><span class="preprocessor">#define M33_FP_REMAP_RMPSPT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment">// Field       : M33_FP_REMAP_REMAP</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment">// Description : Holds the bits[28:5] of the Flash Patch remap address</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74e7628e0ab7d965d6d654981b19d2c2"> 1809</a></span><span class="preprocessor">#define M33_FP_REMAP_REMAP_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24e75f24004b533383f1801fa90302c4"> 1810</a></span><span class="preprocessor">#define M33_FP_REMAP_REMAP_BITS   _u(0x1fffffe0)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7a1903cb14dfb2595cb3fa67bf5bebfd"> 1811</a></span><span class="preprocessor">#define M33_FP_REMAP_REMAP_MSB    _u(28)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a64a00e9646dbc0bb51a4ee81ff8fd71d"> 1812</a></span><span class="preprocessor">#define M33_FP_REMAP_REMAP_LSB    _u(5)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2db9dfb3ec37467119911ef76c1ea03d"> 1813</a></span><span class="preprocessor">#define M33_FP_REMAP_REMAP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment">// Register    : M33_FP_COMP0</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment">// Description : Holds an address for comparison. The effect of the match</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment">//               depends on the configuration of the FPB and whether the</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment">//               comparator is an instruction address comparator or a literal</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment">//               address comparator</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c97a3d7be8ff33118954aedd09a832b"> 1820</a></span><span class="preprocessor">#define M33_FP_COMP0_OFFSET _u(0x00002008)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa26d926b1521f47c9866b9c9b4579a8e"> 1821</a></span><span class="preprocessor">#define M33_FP_COMP0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af426a3f34c5fcad5df8a248df657dd9a"> 1822</a></span><span class="preprocessor">#define M33_FP_COMP0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment">// Field       : M33_FP_COMP0_BE</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment">// Description : Selects between flashpatch and breakpoint functionality</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd0ab3397584a8fc19d556566acd0fd6"> 1826</a></span><span class="preprocessor">#define M33_FP_COMP0_BE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3017a7766973db5cbdbd4195d497313d"> 1827</a></span><span class="preprocessor">#define M33_FP_COMP0_BE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae8a923fb38fbfae989bbda66da875899"> 1828</a></span><span class="preprocessor">#define M33_FP_COMP0_BE_MSB    _u(0)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e37825bc2b0d544feca61901c3d6992"> 1829</a></span><span class="preprocessor">#define M33_FP_COMP0_BE_LSB    _u(0)</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89973452e5b0d79f35cb29a69b737868"> 1830</a></span><span class="preprocessor">#define M33_FP_COMP0_BE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">// Register    : M33_FP_COMP1</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">// Description : Holds an address for comparison. The effect of the match</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment">//               depends on the configuration of the FPB and whether the</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">//               comparator is an instruction address comparator or a literal</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment">//               address comparator</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac0a93e2d11189f85e19d1bceca35c619"> 1837</a></span><span class="preprocessor">#define M33_FP_COMP1_OFFSET _u(0x0000200c)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adce370c311af7ea138cf186a69af0fc8"> 1838</a></span><span class="preprocessor">#define M33_FP_COMP1_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69f20ae5310dbdc629a6b52e9572add4"> 1839</a></span><span class="preprocessor">#define M33_FP_COMP1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment">// Field       : M33_FP_COMP1_BE</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment">// Description : Selects between flashpatch and breakpoint functionality</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9307de2ea89b8f5a66f2a91db644d666"> 1843</a></span><span class="preprocessor">#define M33_FP_COMP1_BE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29f7f6bb2191d898d9d1f1cbab529d96"> 1844</a></span><span class="preprocessor">#define M33_FP_COMP1_BE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a02b5a513bcc3cf850f3ea26600151924"> 1845</a></span><span class="preprocessor">#define M33_FP_COMP1_BE_MSB    _u(0)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a627fc87b3241bbe8478a36ac1d9ea1cc"> 1846</a></span><span class="preprocessor">#define M33_FP_COMP1_BE_LSB    _u(0)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2c6222a3be4ae23ce9bf1020625a616"> 1847</a></span><span class="preprocessor">#define M33_FP_COMP1_BE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment">// Register    : M33_FP_COMP2</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment">// Description : Holds an address for comparison. The effect of the match</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment">//               depends on the configuration of the FPB and whether the</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">//               comparator is an instruction address comparator or a literal</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">//               address comparator</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4697908dceb8132c229b26f247ba5c2"> 1854</a></span><span class="preprocessor">#define M33_FP_COMP2_OFFSET _u(0x00002010)</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a416bb904e547debc37e4fa458b77f478"> 1855</a></span><span class="preprocessor">#define M33_FP_COMP2_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8004ab8479240cf7d4ac5bb28b93f0d8"> 1856</a></span><span class="preprocessor">#define M33_FP_COMP2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="comment">// Field       : M33_FP_COMP2_BE</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment">// Description : Selects between flashpatch and breakpoint functionality</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa698b5d62e3c5fe5416865259066038f"> 1860</a></span><span class="preprocessor">#define M33_FP_COMP2_BE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4ec22532bba930b417b1e0f24faaf457"> 1861</a></span><span class="preprocessor">#define M33_FP_COMP2_BE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11556576b4b3d1a96f3c049677d1b69a"> 1862</a></span><span class="preprocessor">#define M33_FP_COMP2_BE_MSB    _u(0)</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc07105ec7d764ad94f1e8e06756d714"> 1863</a></span><span class="preprocessor">#define M33_FP_COMP2_BE_LSB    _u(0)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac058fc7b63638bea445599c04f65aaae"> 1864</a></span><span class="preprocessor">#define M33_FP_COMP2_BE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment">// Register    : M33_FP_COMP3</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment">// Description : Holds an address for comparison. The effect of the match</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment">//               depends on the configuration of the FPB and whether the</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment">//               comparator is an instruction address comparator or a literal</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">//               address comparator</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf5c2aad1a5bdec8e2c14e287ba9fed2"> 1871</a></span><span class="preprocessor">#define M33_FP_COMP3_OFFSET _u(0x00002014)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2d9d6c41f74a74e46f6d428a0b28255"> 1872</a></span><span class="preprocessor">#define M33_FP_COMP3_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab49caa2060db111203f030610ea3342"> 1873</a></span><span class="preprocessor">#define M33_FP_COMP3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="comment">// Field       : M33_FP_COMP3_BE</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="comment">// Description : Selects between flashpatch and breakpoint functionality</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65bcc1f5f86f9effdf86fe3eadac8584"> 1877</a></span><span class="preprocessor">#define M33_FP_COMP3_BE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad89785a2d5d74650bcb9a96f089b670a"> 1878</a></span><span class="preprocessor">#define M33_FP_COMP3_BE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4391b7e088f53b889221830d8b1e8e5b"> 1879</a></span><span class="preprocessor">#define M33_FP_COMP3_BE_MSB    _u(0)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a554ceb114d7e8c4c29b38585f497834e"> 1880</a></span><span class="preprocessor">#define M33_FP_COMP3_BE_LSB    _u(0)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a87b14d599a16b319f5dd639e81b70bba"> 1881</a></span><span class="preprocessor">#define M33_FP_COMP3_BE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment">// Register    : M33_FP_COMP4</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment">// Description : Holds an address for comparison. The effect of the match</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="comment">//               depends on the configuration of the FPB and whether the</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="comment">//               comparator is an instruction address comparator or a literal</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment">//               address comparator</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae9f58a1479b2eaab4b704ee330f29396"> 1888</a></span><span class="preprocessor">#define M33_FP_COMP4_OFFSET _u(0x00002018)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2415df762f0075900ab3650b7bbb8baf"> 1889</a></span><span class="preprocessor">#define M33_FP_COMP4_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7682a9c88feb33b82271ae2866cc449b"> 1890</a></span><span class="preprocessor">#define M33_FP_COMP4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment">// Field       : M33_FP_COMP4_BE</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment">// Description : Selects between flashpatch and breakpoint functionality</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad42696ca6c597b5a9b9a9b3cbbc3c317"> 1894</a></span><span class="preprocessor">#define M33_FP_COMP4_BE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec6e25e89c30f8236e8510fa1f204512"> 1895</a></span><span class="preprocessor">#define M33_FP_COMP4_BE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35cbe4bc8c29ce637ccf4b3c9bb5dffb"> 1896</a></span><span class="preprocessor">#define M33_FP_COMP4_BE_MSB    _u(0)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aee2c785bc0643e6d96d21f50195add45"> 1897</a></span><span class="preprocessor">#define M33_FP_COMP4_BE_LSB    _u(0)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab5c391875638a4e56a414286721477f"> 1898</a></span><span class="preprocessor">#define M33_FP_COMP4_BE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">// Register    : M33_FP_COMP5</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment">// Description : Holds an address for comparison. The effect of the match</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment">//               depends on the configuration of the FPB and whether the</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment">//               comparator is an instruction address comparator or a literal</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment">//               address comparator</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac9d039f18f5b278505e44c1fd89e3921"> 1905</a></span><span class="preprocessor">#define M33_FP_COMP5_OFFSET _u(0x0000201c)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac069cde790f52f070750a4758793d0b4"> 1906</a></span><span class="preprocessor">#define M33_FP_COMP5_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7348685214fc5433994564549a28f904"> 1907</a></span><span class="preprocessor">#define M33_FP_COMP5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment">// Field       : M33_FP_COMP5_BE</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="comment">// Description : Selects between flashpatch and breakpoint functionality</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a25ebea8dba357c1a05abc2bf4e36f70e"> 1911</a></span><span class="preprocessor">#define M33_FP_COMP5_BE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11e4bec4a494618f7b523410eeb131e4"> 1912</a></span><span class="preprocessor">#define M33_FP_COMP5_BE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9170cdaa74d0714ed2d62c22778012db"> 1913</a></span><span class="preprocessor">#define M33_FP_COMP5_BE_MSB    _u(0)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3e29ef7a2f22248dd7c8fdbab5cb0798"> 1914</a></span><span class="preprocessor">#define M33_FP_COMP5_BE_LSB    _u(0)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05f9f42b54fb80a65fa78ebceb3255a2"> 1915</a></span><span class="preprocessor">#define M33_FP_COMP5_BE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment">// Register    : M33_FP_COMP6</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment">// Description : Holds an address for comparison. The effect of the match</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment">//               depends on the configuration of the FPB and whether the</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="comment">//               comparator is an instruction address comparator or a literal</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment">//               address comparator</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77c432364ab4bc9fc52c8ee7a6271027"> 1922</a></span><span class="preprocessor">#define M33_FP_COMP6_OFFSET _u(0x00002020)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af8f1afd7630f09ca9f591d97885e319f"> 1923</a></span><span class="preprocessor">#define M33_FP_COMP6_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac884e037d4065a324e4e3e82f5772483"> 1924</a></span><span class="preprocessor">#define M33_FP_COMP6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment">// Field       : M33_FP_COMP6_BE</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment">// Description : Selects between flashpatch and breakpoint functionality</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab58e0b2aeaed990925b154bf8da86cd3"> 1928</a></span><span class="preprocessor">#define M33_FP_COMP6_BE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a097bc252c9d756bc24f6b07927fe7048"> 1929</a></span><span class="preprocessor">#define M33_FP_COMP6_BE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69117beb94d4f92a50e15cee4daedf3c"> 1930</a></span><span class="preprocessor">#define M33_FP_COMP6_BE_MSB    _u(0)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60af9dc47465041728637063376bc29e"> 1931</a></span><span class="preprocessor">#define M33_FP_COMP6_BE_LSB    _u(0)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa371a6eab33f5f332a77aa5beef55f6e"> 1932</a></span><span class="preprocessor">#define M33_FP_COMP6_BE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment">// Register    : M33_FP_COMP7</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="comment">// Description : Holds an address for comparison. The effect of the match</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment">//               depends on the configuration of the FPB and whether the</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">//               comparator is an instruction address comparator or a literal</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment">//               address comparator</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35f21edffc302a38c892aead3721bd15"> 1939</a></span><span class="preprocessor">#define M33_FP_COMP7_OFFSET _u(0x00002024)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a43eaddb32681195a2d23b2d3ddf56b76"> 1940</a></span><span class="preprocessor">#define M33_FP_COMP7_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15d845ce2f4c1d8328049507821ad4f0"> 1941</a></span><span class="preprocessor">#define M33_FP_COMP7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment">// Field       : M33_FP_COMP7_BE</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment">// Description : Selects between flashpatch and breakpoint functionality</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aff5c4382c4723a476210b8ef4d9de9f2"> 1945</a></span><span class="preprocessor">#define M33_FP_COMP7_BE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e0fd1d94855afc3efa9b024450186ab"> 1946</a></span><span class="preprocessor">#define M33_FP_COMP7_BE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31c039c4464b0d8e47dd5ac90f9020a6"> 1947</a></span><span class="preprocessor">#define M33_FP_COMP7_BE_MSB    _u(0)</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d6f86428f25bd0143ce7dc2fb90f67e"> 1948</a></span><span class="preprocessor">#define M33_FP_COMP7_BE_LSB    _u(0)</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac402e365be7a1b5c3e31684818f65c0c"> 1949</a></span><span class="preprocessor">#define M33_FP_COMP7_BE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">// Register    : M33_FP_DEVARCH</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="comment">// Description : Provides CoreSight discovery information for the FPB</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ba85d045cf27ff56243834ef3c1f493"> 1953</a></span><span class="preprocessor">#define M33_FP_DEVARCH_OFFSET _u(0x00002fbc)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaaa27a0333341a6b3b1a145b2158512a"> 1954</a></span><span class="preprocessor">#define M33_FP_DEVARCH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad94d949dc8c9f6569705be9174a753fb"> 1955</a></span><span class="preprocessor">#define M33_FP_DEVARCH_RESET  _u(0x47701a03)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment">// Field       : M33_FP_DEVARCH_ARCHITECT</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment">// Description : Defines the architect of the component. Bits [31:28] are the</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment">//               JEP106 continuation code (JEP106 bank ID, minus 1) and bits</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment">//               [27:21] are the JEP106 ID code.</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b3d47bf5d0b7c162b518e64ef3c01ed"> 1961</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHITECT_RESET  _u(0x23b)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a537238ff4df86769ec3b4d21c152778a"> 1962</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHITECT_BITS   _u(0xffe00000)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a822ccd42d5dbab571723f29c54064d5e"> 1963</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHITECT_MSB    _u(31)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4ca73390d57a0ed1e3e7444666df50b4"> 1964</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHITECT_LSB    _u(21)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d2af1df2064456decf9439e3c5d1e1a"> 1965</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHITECT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment">// Field       : M33_FP_DEVARCH_PRESENT</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment">// Description : Defines that the DEVARCH register is present</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af8115973d453ff04ca911c639af81e23"> 1969</a></span><span class="preprocessor">#define M33_FP_DEVARCH_PRESENT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3fca84af3df6f8a1115e9e63848f2930"> 1970</a></span><span class="preprocessor">#define M33_FP_DEVARCH_PRESENT_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9f7f2589c88cc34c86774c7d3d8efdf8"> 1971</a></span><span class="preprocessor">#define M33_FP_DEVARCH_PRESENT_MSB    _u(20)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9af08ac46afffff4702191d480eb169b"> 1972</a></span><span class="preprocessor">#define M33_FP_DEVARCH_PRESENT_LSB    _u(20)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac71b0cd0211e188a1344ca9091fe5530"> 1973</a></span><span class="preprocessor">#define M33_FP_DEVARCH_PRESENT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment">// Field       : M33_FP_DEVARCH_REVISION</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment">// Description : Defines the architecture revision of the component</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad76791f25852568295c4812331965da5"> 1977</a></span><span class="preprocessor">#define M33_FP_DEVARCH_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ade4845c7ff627477585743c99b7aaa14"> 1978</a></span><span class="preprocessor">#define M33_FP_DEVARCH_REVISION_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af662905037db9d0ca58095113dd7be87"> 1979</a></span><span class="preprocessor">#define M33_FP_DEVARCH_REVISION_MSB    _u(19)</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a287ccae594787d95587ad8cdf80f71ab"> 1980</a></span><span class="preprocessor">#define M33_FP_DEVARCH_REVISION_LSB    _u(16)</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a807e853b1ee85ce8ecd0d7678e093f09"> 1981</a></span><span class="preprocessor">#define M33_FP_DEVARCH_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment">// Field       : M33_FP_DEVARCH_ARCHVER</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="comment">// Description : Defines the architecture version of the component</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef09b21b740d06da032be24f0d5150f3"> 1985</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHVER_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae04367ecd965b351253674d600d93229"> 1986</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHVER_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a887d284e89c327fdcd564733226caaf1"> 1987</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHVER_MSB    _u(15)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a731673139d81e4b7d5ea04d00c94968d"> 1988</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHVER_LSB    _u(12)</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a288ecf0d4fdc4c45a9dc4e5b89edb87b"> 1989</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHVER_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment">// Field       : M33_FP_DEVARCH_ARCHPART</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="comment">// Description : Defines the architecture of the component</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d52199d9db86b9618441a6a06f815a6"> 1993</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHPART_RESET  _u(0xa03)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a364228b726f92ee765ae367e46eaadbb"> 1994</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHPART_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d8cdc1e99eedaab6f4d0d4f532a96b2"> 1995</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHPART_MSB    _u(11)</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61546c43cda038fd44871c960db5b75b"> 1996</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHPART_LSB    _u(0)</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3f618bfe323dbcc350bdd0f1c502491"> 1997</a></span><span class="preprocessor">#define M33_FP_DEVARCH_ARCHPART_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment">// Register    : M33_FP_DEVTYPE</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment">// Description : Provides CoreSight discovery information for the FPB</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a986fa70144c3879aa06ecf7b198f22d5"> 2001</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_OFFSET _u(0x00002fcc)</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad1f13fbaaa66a6c5ace1273283cc112e"> 2002</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27a2c9e860a050b24e519bfb0e90ce23"> 2003</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment">// Field       : M33_FP_DEVTYPE_SUB</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment">// Description : Component sub-type</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d33198ae8c6b017c906d3985e91360d"> 2007</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_SUB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab67e815a1e1244718bba8bccaa16b6db"> 2008</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_SUB_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5986ecee55f3241c7aa1305f108d276e"> 2009</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_SUB_MSB    _u(7)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6de20824443369fef37f9ce36354fcdf"> 2010</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_SUB_LSB    _u(4)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3201f12d4952cddc7467485cb700d32f"> 2011</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_SUB_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment">// Field       : M33_FP_DEVTYPE_MAJOR</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment">// Description : Component major type</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3a1ae0c6c506e1e5f66b9f79556f4d5"> 2015</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_MAJOR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a373f43e707c2528b557dc8deb5319c3f"> 2016</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_MAJOR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a59cad6898c380fc608b16758faaf6f89"> 2017</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_MAJOR_MSB    _u(3)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7e9aa9eaa555c854001b6d61de61cdf8"> 2018</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_MAJOR_LSB    _u(0)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4ecf5d12c35ae587aa3564e505b92d6b"> 2019</a></span><span class="preprocessor">#define M33_FP_DEVTYPE_MAJOR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment">// Register    : M33_FP_PIDR4</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa9d93de92ff3dcc8860a1a3dd9dba760"> 2023</a></span><span class="preprocessor">#define M33_FP_PIDR4_OFFSET _u(0x00002fd0)</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aebee7a4ca00a33c8e94567b0093cb863"> 2024</a></span><span class="preprocessor">#define M33_FP_PIDR4_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9eed8f20dfa085953b90e46904c98b12"> 2025</a></span><span class="preprocessor">#define M33_FP_PIDR4_RESET  _u(0x00000004)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment">// Field       : M33_FP_PIDR4_SIZE</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a85b33b6c69b301201d9ad56cede9cef5"> 2029</a></span><span class="preprocessor">#define M33_FP_PIDR4_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a518d1f93a858161ba62c7b483ad0d128"> 2030</a></span><span class="preprocessor">#define M33_FP_PIDR4_SIZE_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e37d431164ec6a6ef0172556c305a4f"> 2031</a></span><span class="preprocessor">#define M33_FP_PIDR4_SIZE_MSB    _u(7)</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0af4873b5142a9daa1539f49b310ff53"> 2032</a></span><span class="preprocessor">#define M33_FP_PIDR4_SIZE_LSB    _u(4)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae813066414f9e99cd121ec92040b9b3c"> 2033</a></span><span class="preprocessor">#define M33_FP_PIDR4_SIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment">// Field       : M33_FP_PIDR4_DES_2</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2dc00816c0bbf386dc06169fa36c4be8"> 2037</a></span><span class="preprocessor">#define M33_FP_PIDR4_DES_2_RESET  _u(0x4)</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab5a298677eac6d8bae8dc9efc5b291ba"> 2038</a></span><span class="preprocessor">#define M33_FP_PIDR4_DES_2_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e0308fc532425b8025f0a865e1dbaa4"> 2039</a></span><span class="preprocessor">#define M33_FP_PIDR4_DES_2_MSB    _u(3)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a298282634a97263f49865cfc88243fdc"> 2040</a></span><span class="preprocessor">#define M33_FP_PIDR4_DES_2_LSB    _u(0)</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a755014d58eb44a9982295dd38f56d67e"> 2041</a></span><span class="preprocessor">#define M33_FP_PIDR4_DES_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment">// Register    : M33_FP_PIDR5</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b93420a6164ff0c5299ded5164aa399"> 2045</a></span><span class="preprocessor">#define M33_FP_PIDR5_OFFSET _u(0x00002fd4)</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a56062fe65eb60c718f9b68ed32c811d5"> 2046</a></span><span class="preprocessor">#define M33_FP_PIDR5_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0d7d3452d9833d3bb2349da18716f68"> 2047</a></span><span class="preprocessor">#define M33_FP_PIDR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a398ddb07b6cf68c598403d371bc0eb19"> 2048</a></span><span class="preprocessor">#define M33_FP_PIDR5_MSB    _u(31)</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa46cd2a1dd40ff80cb26530b18d5be43"> 2049</a></span><span class="preprocessor">#define M33_FP_PIDR5_LSB    _u(0)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab309ba7586459242353b2d8b648a8fdb"> 2050</a></span><span class="preprocessor">#define M33_FP_PIDR5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment">// Register    : M33_FP_PIDR6</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeb0951cb015955660a7a9f3328e60925"> 2054</a></span><span class="preprocessor">#define M33_FP_PIDR6_OFFSET _u(0x00002fd8)</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac4551abd7a214aa6cfbda217683d838a"> 2055</a></span><span class="preprocessor">#define M33_FP_PIDR6_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5062986ced89f24f6b0cebb320a439b0"> 2056</a></span><span class="preprocessor">#define M33_FP_PIDR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3dcdb8bdcabe91e97bc4548c91580c1"> 2057</a></span><span class="preprocessor">#define M33_FP_PIDR6_MSB    _u(31)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a30002c985081a0eafd1a3abda9bf7e3d"> 2058</a></span><span class="preprocessor">#define M33_FP_PIDR6_LSB    _u(0)</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4e8b87f8eb00e6cead20298e9aad05d"> 2059</a></span><span class="preprocessor">#define M33_FP_PIDR6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment">// Register    : M33_FP_PIDR7</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11527628793992347237fe7effc10e4e"> 2063</a></span><span class="preprocessor">#define M33_FP_PIDR7_OFFSET _u(0x00002fdc)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ab2f8c9e907245c332c5446f26a8be1"> 2064</a></span><span class="preprocessor">#define M33_FP_PIDR7_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79e8abfc96b12389bf4c1ccbb6de6939"> 2065</a></span><span class="preprocessor">#define M33_FP_PIDR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa2ec971410d452fc67784e814c3f5345"> 2066</a></span><span class="preprocessor">#define M33_FP_PIDR7_MSB    _u(31)</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae2e370dcd1db62b79b2e19a2576ca828"> 2067</a></span><span class="preprocessor">#define M33_FP_PIDR7_LSB    _u(0)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a383726c3454414fa4527e70164a83ce7"> 2068</a></span><span class="preprocessor">#define M33_FP_PIDR7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment">// Register    : M33_FP_PIDR0</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c1d7a9bb1027d82d007bb4e1c0f2e3e"> 2072</a></span><span class="preprocessor">#define M33_FP_PIDR0_OFFSET _u(0x00002fe0)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adba7530dfb77e123564b78397b3b93c6"> 2073</a></span><span class="preprocessor">#define M33_FP_PIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef79e2b0f2fa13e228db38d975ce1067"> 2074</a></span><span class="preprocessor">#define M33_FP_PIDR0_RESET  _u(0x00000021)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">// Field       : M33_FP_PIDR0_PART_0</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7133be49ef9582a83c7e2a5a92ce6d81"> 2078</a></span><span class="preprocessor">#define M33_FP_PIDR0_PART_0_RESET  _u(0x21)</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a226a07f2b80051f5c0d245406b685061"> 2079</a></span><span class="preprocessor">#define M33_FP_PIDR0_PART_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21e4d019bf404bada08b634de23e07cf"> 2080</a></span><span class="preprocessor">#define M33_FP_PIDR0_PART_0_MSB    _u(7)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8dbda0c2450b723ec2f830451f9ac5aa"> 2081</a></span><span class="preprocessor">#define M33_FP_PIDR0_PART_0_LSB    _u(0)</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a59342c307b2467a0b39b95a981d95e14"> 2082</a></span><span class="preprocessor">#define M33_FP_PIDR0_PART_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment">// Register    : M33_FP_PIDR1</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a12fecbd42e878bf987750bfc82a53db8"> 2086</a></span><span class="preprocessor">#define M33_FP_PIDR1_OFFSET _u(0x00002fe4)</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5503fff78ba240a1bfb0411e62bd4a48"> 2087</a></span><span class="preprocessor">#define M33_FP_PIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2232afed1d4cc3cfb7595401be887020"> 2088</a></span><span class="preprocessor">#define M33_FP_PIDR1_RESET  _u(0x000000bd)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment">// Field       : M33_FP_PIDR1_DES_0</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3790a7f116e7c7b6fdf3699ee8338e8"> 2092</a></span><span class="preprocessor">#define M33_FP_PIDR1_DES_0_RESET  _u(0xb)</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa87e35db9e43f71eb3182b160f50cb40"> 2093</a></span><span class="preprocessor">#define M33_FP_PIDR1_DES_0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d67c9721d1016eb23a17ad65d06a651"> 2094</a></span><span class="preprocessor">#define M33_FP_PIDR1_DES_0_MSB    _u(7)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a708eb0d3c37b852e6e39775092a8ece0"> 2095</a></span><span class="preprocessor">#define M33_FP_PIDR1_DES_0_LSB    _u(4)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1815ea500a72c247fe12ce42164e6774"> 2096</a></span><span class="preprocessor">#define M33_FP_PIDR1_DES_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment">// Field       : M33_FP_PIDR1_PART_1</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#affff9a5d6feaaac1ed47d87aaf1ccf8e"> 2100</a></span><span class="preprocessor">#define M33_FP_PIDR1_PART_1_RESET  _u(0xd)</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08578ad0e7dec1eb48342cd28024f8d3"> 2101</a></span><span class="preprocessor">#define M33_FP_PIDR1_PART_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a88594c74c116fb2eea33d5a4ec4baacc"> 2102</a></span><span class="preprocessor">#define M33_FP_PIDR1_PART_1_MSB    _u(3)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af1298255c28b08701a9de69eff62b640"> 2103</a></span><span class="preprocessor">#define M33_FP_PIDR1_PART_1_LSB    _u(0)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afeab2e60b7c84d2fab23bf09d0e0ab30"> 2104</a></span><span class="preprocessor">#define M33_FP_PIDR1_PART_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment">// Register    : M33_FP_PIDR2</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aea9e7e49ac0945ecb0fc48200bb8613b"> 2108</a></span><span class="preprocessor">#define M33_FP_PIDR2_OFFSET _u(0x00002fe8)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aabab8e6a3b671c0a3ea9ab7624a12b29"> 2109</a></span><span class="preprocessor">#define M33_FP_PIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc9044f2e7ef34ece59d25c27e17bc76"> 2110</a></span><span class="preprocessor">#define M33_FP_PIDR2_RESET  _u(0x0000000b)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment">// Field       : M33_FP_PIDR2_REVISION</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5fd65d800f486695a51843946451c23f"> 2114</a></span><span class="preprocessor">#define M33_FP_PIDR2_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae9efd1806d2013dffe3fbcf6949a2411"> 2115</a></span><span class="preprocessor">#define M33_FP_PIDR2_REVISION_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4031cadc92d95c98b4c920f3aa5a45ca"> 2116</a></span><span class="preprocessor">#define M33_FP_PIDR2_REVISION_MSB    _u(7)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a529cd74fcf8265de274e5bca35c531ae"> 2117</a></span><span class="preprocessor">#define M33_FP_PIDR2_REVISION_LSB    _u(4)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac9ee45925eaa17a1921ae5a10482b065"> 2118</a></span><span class="preprocessor">#define M33_FP_PIDR2_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="comment">// Field       : M33_FP_PIDR2_JEDEC</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9c92de468aa804e22af18ff4c6dba91"> 2122</a></span><span class="preprocessor">#define M33_FP_PIDR2_JEDEC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad07cbcb89c9121a04002c4cf5d5320ef"> 2123</a></span><span class="preprocessor">#define M33_FP_PIDR2_JEDEC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8992698b4c169959fcc5496abdf62c7d"> 2124</a></span><span class="preprocessor">#define M33_FP_PIDR2_JEDEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9f79bae630207f198dfc935653c215f9"> 2125</a></span><span class="preprocessor">#define M33_FP_PIDR2_JEDEC_LSB    _u(3)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a20be4bcf231f62797cb299964024002a"> 2126</a></span><span class="preprocessor">#define M33_FP_PIDR2_JEDEC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment">// Field       : M33_FP_PIDR2_DES_1</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acd5583006107e44f2d77a9cf10993bee"> 2130</a></span><span class="preprocessor">#define M33_FP_PIDR2_DES_1_RESET  _u(0x3)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6abd338062a987ccafe20335e6a6b4c4"> 2131</a></span><span class="preprocessor">#define M33_FP_PIDR2_DES_1_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94d516ff83d69b4a343f1b43c580bb78"> 2132</a></span><span class="preprocessor">#define M33_FP_PIDR2_DES_1_MSB    _u(2)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acd4d77bd1917d43b37dc70011c336862"> 2133</a></span><span class="preprocessor">#define M33_FP_PIDR2_DES_1_LSB    _u(0)</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1f3105c34c16df0b6960d5fd2ae0cd94"> 2134</a></span><span class="preprocessor">#define M33_FP_PIDR2_DES_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment">// Register    : M33_FP_PIDR3</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2ba5e22ea20871497c65f7afd9950f0"> 2138</a></span><span class="preprocessor">#define M33_FP_PIDR3_OFFSET _u(0x00002fec)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4923cdfa4c724e3c4ac444c9c7b1752c"> 2139</a></span><span class="preprocessor">#define M33_FP_PIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af1cc519553837967ccee73b9c2d27212"> 2140</a></span><span class="preprocessor">#define M33_FP_PIDR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment">// Field       : M33_FP_PIDR3_REVAND</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9dd7c34f0b411aee5186567b89cff683"> 2144</a></span><span class="preprocessor">#define M33_FP_PIDR3_REVAND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a28b0844ff604543b4d007f65c9112b27"> 2145</a></span><span class="preprocessor">#define M33_FP_PIDR3_REVAND_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a767afa04d4d1a385161a187031218129"> 2146</a></span><span class="preprocessor">#define M33_FP_PIDR3_REVAND_MSB    _u(7)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b42a06b874a3d1d64365119fb64e68c"> 2147</a></span><span class="preprocessor">#define M33_FP_PIDR3_REVAND_LSB    _u(4)</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab4f9a9b58e64d96636a6b5bc35597aef"> 2148</a></span><span class="preprocessor">#define M33_FP_PIDR3_REVAND_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment">// Field       : M33_FP_PIDR3_CMOD</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a842f953af173223adf75f445beb5f5"> 2152</a></span><span class="preprocessor">#define M33_FP_PIDR3_CMOD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af4ac430b7347a8f4849aa5ec56448c57"> 2153</a></span><span class="preprocessor">#define M33_FP_PIDR3_CMOD_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba57b241e72f77cb931d07c11127a820"> 2154</a></span><span class="preprocessor">#define M33_FP_PIDR3_CMOD_MSB    _u(3)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa15f7e067c730fbcef642ba488e79859"> 2155</a></span><span class="preprocessor">#define M33_FP_PIDR3_CMOD_LSB    _u(0)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb985a82eb55835887f111b1a643ff52"> 2156</a></span><span class="preprocessor">#define M33_FP_PIDR3_CMOD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment">// Register    : M33_FP_CIDR0</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6891cb71fd0e1ec0b73b36d495121c0"> 2160</a></span><span class="preprocessor">#define M33_FP_CIDR0_OFFSET _u(0x00002ff0)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a165f5b8c10f1fcfe16dfbdb317381564"> 2161</a></span><span class="preprocessor">#define M33_FP_CIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ed3336c6b43fce0484a97834bce8fa3"> 2162</a></span><span class="preprocessor">#define M33_FP_CIDR0_RESET  _u(0x0000000d)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="comment">// Field       : M33_FP_CIDR0_PRMBL_0</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa0615db3f641d3740155d32357888423"> 2166</a></span><span class="preprocessor">#define M33_FP_CIDR0_PRMBL_0_RESET  _u(0x0d)</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9ab6c283bcfffae4afdb00cf69264f40"> 2167</a></span><span class="preprocessor">#define M33_FP_CIDR0_PRMBL_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d89b9111957f5c154cf24a00b88ad83"> 2168</a></span><span class="preprocessor">#define M33_FP_CIDR0_PRMBL_0_MSB    _u(7)</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a064f1aae56b3003658fa6014824be86a"> 2169</a></span><span class="preprocessor">#define M33_FP_CIDR0_PRMBL_0_LSB    _u(0)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b81bb7a8457dd940ea57e18f24d50ca"> 2170</a></span><span class="preprocessor">#define M33_FP_CIDR0_PRMBL_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="comment">// Register    : M33_FP_CIDR1</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8cd47d2aeb9349486093299fb4f5d2bb"> 2174</a></span><span class="preprocessor">#define M33_FP_CIDR1_OFFSET _u(0x00002ff4)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a443fee48f17eeb950153c6d8f1034e61"> 2175</a></span><span class="preprocessor">#define M33_FP_CIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad835546036252828d3b1a00eb272f544"> 2176</a></span><span class="preprocessor">#define M33_FP_CIDR1_RESET  _u(0x00000090)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment">// Field       : M33_FP_CIDR1_CLASS</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47360dbec472746ea7c3b55e5b9e4dd1"> 2180</a></span><span class="preprocessor">#define M33_FP_CIDR1_CLASS_RESET  _u(0x9)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27ed4df3488ed58761ee1414d1a0f213"> 2181</a></span><span class="preprocessor">#define M33_FP_CIDR1_CLASS_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6179c64f0584879f7e130942a0f9b71"> 2182</a></span><span class="preprocessor">#define M33_FP_CIDR1_CLASS_MSB    _u(7)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa11a3b4f5d9bd0c76c85ea84f342da32"> 2183</a></span><span class="preprocessor">#define M33_FP_CIDR1_CLASS_LSB    _u(4)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc8f7e4becdca9cb0b43fd993850a3b1"> 2184</a></span><span class="preprocessor">#define M33_FP_CIDR1_CLASS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment">// Field       : M33_FP_CIDR1_PRMBL_1</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a854c1a06f1ec4ea5a11cb228aaf91bc8"> 2188</a></span><span class="preprocessor">#define M33_FP_CIDR1_PRMBL_1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c3e021e70c977cd8b05761d60220707"> 2189</a></span><span class="preprocessor">#define M33_FP_CIDR1_PRMBL_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6316dd5c10d0b6d5d2a2496a4164448d"> 2190</a></span><span class="preprocessor">#define M33_FP_CIDR1_PRMBL_1_MSB    _u(3)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2097e79173680bf955c38026e5d728b7"> 2191</a></span><span class="preprocessor">#define M33_FP_CIDR1_PRMBL_1_LSB    _u(0)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a40c017293adcb2c7da4b636818b85514"> 2192</a></span><span class="preprocessor">#define M33_FP_CIDR1_PRMBL_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="comment">// Register    : M33_FP_CIDR2</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a026f22d563d9b557774537db0a66c616"> 2196</a></span><span class="preprocessor">#define M33_FP_CIDR2_OFFSET _u(0x00002ff8)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a218bd10be983a3b899c992008d951a3c"> 2197</a></span><span class="preprocessor">#define M33_FP_CIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80e7a3144eebe805c942ceb5a4ff054c"> 2198</a></span><span class="preprocessor">#define M33_FP_CIDR2_RESET  _u(0x00000005)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment">// Field       : M33_FP_CIDR2_PRMBL_2</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a355f6ee433acb904c5abfbcea7b82e31"> 2202</a></span><span class="preprocessor">#define M33_FP_CIDR2_PRMBL_2_RESET  _u(0x05)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5630dc1c817511ae479dd08aab9167a1"> 2203</a></span><span class="preprocessor">#define M33_FP_CIDR2_PRMBL_2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50f6e96c954b3cb37e4b91353a78daf3"> 2204</a></span><span class="preprocessor">#define M33_FP_CIDR2_PRMBL_2_MSB    _u(7)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3946c86dd940e8565887fc800f5a3bec"> 2205</a></span><span class="preprocessor">#define M33_FP_CIDR2_PRMBL_2_LSB    _u(0)</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adcf66dea0d93ddc75926d8e8935bd8ae"> 2206</a></span><span class="preprocessor">#define M33_FP_CIDR2_PRMBL_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment">// Register    : M33_FP_CIDR3</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment">// Description : Provides CoreSight discovery information for the FP</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac878a37813e170def4ff3b4bc2188d81"> 2210</a></span><span class="preprocessor">#define M33_FP_CIDR3_OFFSET _u(0x00002ffc)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a902b5a9975537fa20efc9fd0ff09508a"> 2211</a></span><span class="preprocessor">#define M33_FP_CIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61bc3716953c2e8496ba90a1da288cb7"> 2212</a></span><span class="preprocessor">#define M33_FP_CIDR3_RESET  _u(0x000000b1)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="comment">// Field       : M33_FP_CIDR3_PRMBL_3</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69a0e09b7771bb725a15951d2d13ae7f"> 2216</a></span><span class="preprocessor">#define M33_FP_CIDR3_PRMBL_3_RESET  _u(0xb1)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afb541d5f11c118ab208e7e6203ac205e"> 2217</a></span><span class="preprocessor">#define M33_FP_CIDR3_PRMBL_3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae41a6b2f6117c8c7c3810c5d8ef5918c"> 2218</a></span><span class="preprocessor">#define M33_FP_CIDR3_PRMBL_3_MSB    _u(7)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d190f1dff4f12f0a1d56b407a270c95"> 2219</a></span><span class="preprocessor">#define M33_FP_CIDR3_PRMBL_3_LSB    _u(0)</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2bc52193e29c52720ca01d756f3f6beb"> 2220</a></span><span class="preprocessor">#define M33_FP_CIDR3_PRMBL_3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment">// Register    : M33_ICTR</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment">// Description : Provides information about the interrupt controller</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a419848c51b1da3201bcbd311e7b95c4d"> 2224</a></span><span class="preprocessor">#define M33_ICTR_OFFSET _u(0x0000e004)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a971a7270a520e1b5f8fafeb59171b330"> 2225</a></span><span class="preprocessor">#define M33_ICTR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2cc0acd437a5434fdbe6e076f5b5804b"> 2226</a></span><span class="preprocessor">#define M33_ICTR_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="comment">// Field       : M33_ICTR_INTLINESNUM</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="comment">// Description : Indicates the number of the highest implemented register in</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment">//               each of the NVIC control register sets, or in the case of</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment">//               NVIC_IPR*n, 4×INTLINESNUM</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa4a5ed6c302d66a3bb737ce53b4b3589"> 2232</a></span><span class="preprocessor">#define M33_ICTR_INTLINESNUM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a280d39ff970e6683858a5ad8a0b2d2d6"> 2233</a></span><span class="preprocessor">#define M33_ICTR_INTLINESNUM_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a897ac14eab7017fe2e1a3ba82cd98860"> 2234</a></span><span class="preprocessor">#define M33_ICTR_INTLINESNUM_MSB    _u(3)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeee5a07ccf91167535734a83b071715d"> 2235</a></span><span class="preprocessor">#define M33_ICTR_INTLINESNUM_LSB    _u(0)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a291a343243f3754f5235fab871409aac"> 2236</a></span><span class="preprocessor">#define M33_ICTR_INTLINESNUM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment">// Register    : M33_ACTLR</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="comment">// Description : Provides IMPLEMENTATION DEFINED configuration and control</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="comment">//               options</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05f15d1dc48a1274ba46c74ff6f7a45e"> 2241</a></span><span class="preprocessor">#define M33_ACTLR_OFFSET _u(0x0000e008)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0c9d1af3515b128dd0f86edbbc7a19d"> 2242</a></span><span class="preprocessor">#define M33_ACTLR_BITS   _u(0x20001605)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7380389a834af127b6bba182a60478a5"> 2243</a></span><span class="preprocessor">#define M33_ACTLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment">// Field       : M33_ACTLR_EXTEXCLALL</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment">// Description : External Exclusives Allowed with no MPU</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90cdad57f025b539c77953086679e356"> 2247</a></span><span class="preprocessor">#define M33_ACTLR_EXTEXCLALL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa845941d153f77b5e2229cda04673c2b"> 2248</a></span><span class="preprocessor">#define M33_ACTLR_EXTEXCLALL_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab977424561e280e63e034bd3c9ad4f01"> 2249</a></span><span class="preprocessor">#define M33_ACTLR_EXTEXCLALL_MSB    _u(29)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6285505db0580faec05f670d6e6458b4"> 2250</a></span><span class="preprocessor">#define M33_ACTLR_EXTEXCLALL_LSB    _u(29)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f976da9fb41d565c1fa3ec5cf797b89"> 2251</a></span><span class="preprocessor">#define M33_ACTLR_EXTEXCLALL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment">// Field       : M33_ACTLR_DISITMATBFLUSH</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment">// Description : Disable ATB Flush</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68e66d80d16d25db8eac162ddd6e60b8"> 2255</a></span><span class="preprocessor">#define M33_ACTLR_DISITMATBFLUSH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0aa787f98daee8dc4b5ed4dd800ba968"> 2256</a></span><span class="preprocessor">#define M33_ACTLR_DISITMATBFLUSH_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae385cbb3138684c204a163f5415f2c7"> 2257</a></span><span class="preprocessor">#define M33_ACTLR_DISITMATBFLUSH_MSB    _u(12)</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeb762de9802ca8cded6e37b959810c15"> 2258</a></span><span class="preprocessor">#define M33_ACTLR_DISITMATBFLUSH_LSB    _u(12)</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9f37034bf2e499f4397d01cbaac00395"> 2259</a></span><span class="preprocessor">#define M33_ACTLR_DISITMATBFLUSH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment">// Field       : M33_ACTLR_FPEXCODIS</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="comment">// Description : Disable FPU exception outputs</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5d02d65ac8a346f7251cdef9f97c068c"> 2263</a></span><span class="preprocessor">#define M33_ACTLR_FPEXCODIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a731cabb40fe1870cce3c32808449a308"> 2264</a></span><span class="preprocessor">#define M33_ACTLR_FPEXCODIS_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e0b0766156deaa8100b9ada74071704"> 2265</a></span><span class="preprocessor">#define M33_ACTLR_FPEXCODIS_MSB    _u(10)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38dc0fd67ef6b3192ef6789eefcda946"> 2266</a></span><span class="preprocessor">#define M33_ACTLR_FPEXCODIS_LSB    _u(10)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3d8abb683547fad34c31994687719c5a"> 2267</a></span><span class="preprocessor">#define M33_ACTLR_FPEXCODIS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment">// Field       : M33_ACTLR_DISOOFP</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment">// Description : Disable out-of-order FP instruction completion</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a54ff714e599e5435f7fe802730cb4786"> 2271</a></span><span class="preprocessor">#define M33_ACTLR_DISOOFP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a346d4cb85c5cdc3063787800da9bbc6a"> 2272</a></span><span class="preprocessor">#define M33_ACTLR_DISOOFP_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab36c999d270c646051788c49351f4b0a"> 2273</a></span><span class="preprocessor">#define M33_ACTLR_DISOOFP_MSB    _u(9)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adf5e874bd32c2bf9e5983abe61f9857d"> 2274</a></span><span class="preprocessor">#define M33_ACTLR_DISOOFP_LSB    _u(9)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5dd0bbc3ca08a2df153d9642e8bcaf8e"> 2275</a></span><span class="preprocessor">#define M33_ACTLR_DISOOFP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="comment">// Field       : M33_ACTLR_DISFOLD</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="comment">// Description : Disable dual-issue.</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2d844077f3d5e71adddcec55c2ba8e4"> 2279</a></span><span class="preprocessor">#define M33_ACTLR_DISFOLD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66e5d0dade41bf897ed8db74b02c7bc2"> 2280</a></span><span class="preprocessor">#define M33_ACTLR_DISFOLD_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aada6e72f7263c495250946cade9b49b1"> 2281</a></span><span class="preprocessor">#define M33_ACTLR_DISFOLD_MSB    _u(2)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abaa0e1b00e8c31ff7a61968af8584523"> 2282</a></span><span class="preprocessor">#define M33_ACTLR_DISFOLD_LSB    _u(2)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ba459229231a170f94c07ddee99de70"> 2283</a></span><span class="preprocessor">#define M33_ACTLR_DISFOLD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment">// Field       : M33_ACTLR_DISMCYCINT</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment">// Description : Disable dual-issue.</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4258b1229f605ad9c8d12a12e044a240"> 2287</a></span><span class="preprocessor">#define M33_ACTLR_DISMCYCINT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d00adb5f3e2b711b4f56f07eb142114"> 2288</a></span><span class="preprocessor">#define M33_ACTLR_DISMCYCINT_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a780441cdad73504aa057078821d4c216"> 2289</a></span><span class="preprocessor">#define M33_ACTLR_DISMCYCINT_MSB    _u(0)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae299d19f6e182afd3ea4fe8be65af76f"> 2290</a></span><span class="preprocessor">#define M33_ACTLR_DISMCYCINT_LSB    _u(0)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65167ea4126f079be8c829fc84609f10"> 2291</a></span><span class="preprocessor">#define M33_ACTLR_DISMCYCINT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="comment">// Register    : M33_SYST_CSR</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="comment">// Description : Use the SysTick Control and Status Register to enable the</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="comment">//               SysTick features.</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ac7379f036b784309bd640f3d0ffe2f"> 2296</a></span><span class="preprocessor">#define M33_SYST_CSR_OFFSET _u(0x0000e010)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ace6a0942b8cec91c84712feff2bec218"> 2297</a></span><span class="preprocessor">#define M33_SYST_CSR_BITS   _u(0x00010007)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a028b7815b943dcc7aefff4bd8c7ce25c"> 2298</a></span><span class="preprocessor">#define M33_SYST_CSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment">// Field       : M33_SYST_CSR_COUNTFLAG</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment">// Description : Returns 1 if timer counted to 0 since last time this was read.</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="comment">//               Clears on read by application or debugger.</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a607dc02c362c965bb9583aa7ea4504cc"> 2303</a></span><span class="preprocessor">#define M33_SYST_CSR_COUNTFLAG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab426037ab8b5d62f9b98b3aa4f0cc65c"> 2304</a></span><span class="preprocessor">#define M33_SYST_CSR_COUNTFLAG_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68e4838bfbaac2b10b7db9f0029cf669"> 2305</a></span><span class="preprocessor">#define M33_SYST_CSR_COUNTFLAG_MSB    _u(16)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c786ff64673536c50ba7212767e3b05"> 2306</a></span><span class="preprocessor">#define M33_SYST_CSR_COUNTFLAG_LSB    _u(16)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ceb05bcf2189f0124e59c19717d8cbc"> 2307</a></span><span class="preprocessor">#define M33_SYST_CSR_COUNTFLAG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment">// Field       : M33_SYST_CSR_CLKSOURCE</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="comment">// Description : SysTick clock source. Always reads as one if SYST_CALIB reports</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="comment">//               NOREF.</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="comment">//               Selects the SysTick timer clock source:</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="comment">//               0 = External reference clock.</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment">//               1 = Processor clock.</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89e9f3b0bdb21131ac0484b3ffea2f31"> 2315</a></span><span class="preprocessor">#define M33_SYST_CSR_CLKSOURCE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8439583f19147b97b1017a048eef4d75"> 2316</a></span><span class="preprocessor">#define M33_SYST_CSR_CLKSOURCE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8052a2fbe4fe1c878a97fbcd9c669f31"> 2317</a></span><span class="preprocessor">#define M33_SYST_CSR_CLKSOURCE_MSB    _u(2)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acfe8d6be498b8789e8b59e7889544166"> 2318</a></span><span class="preprocessor">#define M33_SYST_CSR_CLKSOURCE_LSB    _u(2)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5538f0f91c98ba24cc7c663c6fb94651"> 2319</a></span><span class="preprocessor">#define M33_SYST_CSR_CLKSOURCE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment">// Field       : M33_SYST_CSR_TICKINT</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment">// Description : Enables SysTick exception request:</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment">//               0 = Counting down to zero does not assert the SysTick exception</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment">//               request.</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment">//               1 = Counting down to zero to asserts the SysTick exception</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">//               request.</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10aafc1480067aa82bb8d4769e9e8ecf"> 2327</a></span><span class="preprocessor">#define M33_SYST_CSR_TICKINT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3d1f288ca03a3329880b9789605f1750"> 2328</a></span><span class="preprocessor">#define M33_SYST_CSR_TICKINT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad8d33944697140d0cbd0ef611fd10841"> 2329</a></span><span class="preprocessor">#define M33_SYST_CSR_TICKINT_MSB    _u(1)</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af67d8f8b54c42d455a1a99c25d3a1984"> 2330</a></span><span class="preprocessor">#define M33_SYST_CSR_TICKINT_LSB    _u(1)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a19d8db3a02574d498bcfa135dd727903"> 2331</a></span><span class="preprocessor">#define M33_SYST_CSR_TICKINT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="comment">// Field       : M33_SYST_CSR_ENABLE</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span><span class="comment">// Description : Enable SysTick counter:</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment">//               0 = Counter disabled.</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment">//               1 = Counter enabled.</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d49230f938594932493a9a8c8e29bad"> 2337</a></span><span class="preprocessor">#define M33_SYST_CSR_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab4823500a91c5f9542e4574c5d53b809"> 2338</a></span><span class="preprocessor">#define M33_SYST_CSR_ENABLE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10a4377bde308afa8f91f4b7dc2bc97c"> 2339</a></span><span class="preprocessor">#define M33_SYST_CSR_ENABLE_MSB    _u(0)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa42bd5cba314b27d913af2d01d5e7aa5"> 2340</a></span><span class="preprocessor">#define M33_SYST_CSR_ENABLE_LSB    _u(0)</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a971efd40080e93c4cb7f7fcc58e313ea"> 2341</a></span><span class="preprocessor">#define M33_SYST_CSR_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment">// Register    : M33_SYST_RVR</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment">// Description : Use the SysTick Reload Value Register to specify the start</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment">//               value to load into the current value register when the counter</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span><span class="comment">//               reaches 0. It can be any value between 0 and 0x00FFFFFF. A</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="comment">//               start value of 0 is possible, but has no effect because the</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="comment">//               SysTick interrupt and COUNTFLAG are activated when counting</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="comment">//               from 1 to 0. The reset value of this register is UNKNOWN.</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment">//               To generate a multi-shot timer with a period of N processor</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment">//               clock cycles, use a RELOAD value of N-1. For example, if the</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment">//               SysTick interrupt is required every 100 clock pulses, set</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment">//               RELOAD to 99.</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a59ba5d44bb1fe8b949f25439cdcc30d3"> 2354</a></span><span class="preprocessor">#define M33_SYST_RVR_OFFSET _u(0x0000e014)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68e5f709873aff86c6e643c4e7e2052a"> 2355</a></span><span class="preprocessor">#define M33_SYST_RVR_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77bff569fe4447f08de88e9658a2f30c"> 2356</a></span><span class="preprocessor">#define M33_SYST_RVR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="comment">// Field       : M33_SYST_RVR_RELOAD</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment">// Description : Value to load into the SysTick Current Value Register when the</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="comment">//               counter reaches 0.</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0bfb3ad76f0d4309e6e1c5549fd3a9bb"> 2361</a></span><span class="preprocessor">#define M33_SYST_RVR_RELOAD_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ab9f1f0f2c7ca83dc268f4a52dc351a"> 2362</a></span><span class="preprocessor">#define M33_SYST_RVR_RELOAD_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41781a794288cf5687aaa6999a879e55"> 2363</a></span><span class="preprocessor">#define M33_SYST_RVR_RELOAD_MSB    _u(23)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29d140482156e38e0a26721cae14d26e"> 2364</a></span><span class="preprocessor">#define M33_SYST_RVR_RELOAD_LSB    _u(0)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9092b1bebffddf53a9d9d2fd94684f7a"> 2365</a></span><span class="preprocessor">#define M33_SYST_RVR_RELOAD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="comment">// Register    : M33_SYST_CVR</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment">// Description : Use the SysTick Current Value Register to find the current</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">//               value in the register. The reset value of this register is</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment">//               UNKNOWN.</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4507fdf18a6acb2df493bce219d2e8b8"> 2371</a></span><span class="preprocessor">#define M33_SYST_CVR_OFFSET _u(0x0000e018)</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c9a9577e7eaed791e0bd54fff9e8b76"> 2372</a></span><span class="preprocessor">#define M33_SYST_CVR_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab9cc607b60cfa3fcd1535a5aec1c3860"> 2373</a></span><span class="preprocessor">#define M33_SYST_CVR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="comment">// Field       : M33_SYST_CVR_CURRENT</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment">// Description : Reads return the current value of the SysTick counter. This</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="comment">//               register is write-clear. Writing to it with any value clears</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment">//               the register to 0. Clearing this register also clears the</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment">//               COUNTFLAG bit of the SysTick Control and Status Register.</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaac4d3a67af8f254ef5fd1afbbf875da"> 2380</a></span><span class="preprocessor">#define M33_SYST_CVR_CURRENT_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2caed00e18a97990fa08179fae73271"> 2381</a></span><span class="preprocessor">#define M33_SYST_CVR_CURRENT_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac272f8767698209158440cf27520e2e5"> 2382</a></span><span class="preprocessor">#define M33_SYST_CVR_CURRENT_MSB    _u(23)</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac88b7a3b0d16e12dd5047930d7229bb4"> 2383</a></span><span class="preprocessor">#define M33_SYST_CVR_CURRENT_LSB    _u(0)</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2855420b9b45fcbe871ee1523479896"> 2384</a></span><span class="preprocessor">#define M33_SYST_CVR_CURRENT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="comment">// Register    : M33_SYST_CALIB</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment">// Description : Use the SysTick Calibration Value Register to enable software</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment">//               to scale to any required speed using divide and multiply.</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a84594049624d406d0aed63c60e1375a2"> 2389</a></span><span class="preprocessor">#define M33_SYST_CALIB_OFFSET _u(0x0000e01c)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a077bfa07f206a0a453d3224632cc706b"> 2390</a></span><span class="preprocessor">#define M33_SYST_CALIB_BITS   _u(0xc0ffffff)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c65e51b7a19821821da22aa00d26652"> 2391</a></span><span class="preprocessor">#define M33_SYST_CALIB_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment">// Field       : M33_SYST_CALIB_NOREF</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment">// Description : If reads as 1, the Reference clock is not provided - the</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment">//               CLKSOURCE bit of the SysTick Control and Status register will</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment">//               be forced to 1 and cannot be cleared to 0.</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6dd2de4ac1ad117b1b04747ac70066a9"> 2397</a></span><span class="preprocessor">#define M33_SYST_CALIB_NOREF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4181f5a3aa802ffa84b53d9b07eca960"> 2398</a></span><span class="preprocessor">#define M33_SYST_CALIB_NOREF_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a192775b7c5c6223b2fd3b313680f6f6d"> 2399</a></span><span class="preprocessor">#define M33_SYST_CALIB_NOREF_MSB    _u(31)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a554464b9d4a67f5fba39b9da19e2fc28"> 2400</a></span><span class="preprocessor">#define M33_SYST_CALIB_NOREF_LSB    _u(31)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24ff3d28b17f32613b8e4497f9ffc5b3"> 2401</a></span><span class="preprocessor">#define M33_SYST_CALIB_NOREF_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment">// Field       : M33_SYST_CALIB_SKEW</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment">// Description : If reads as 1, the calibration value for 10ms is inexact (due</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="comment">//               to clock frequency).</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5bba9b947618a32e0751363a74c15355"> 2406</a></span><span class="preprocessor">#define M33_SYST_CALIB_SKEW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac9d58d5ea2192e9123789efbaca7919f"> 2407</a></span><span class="preprocessor">#define M33_SYST_CALIB_SKEW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a81f97119c3c7bb2be9aacd72d703800a"> 2408</a></span><span class="preprocessor">#define M33_SYST_CALIB_SKEW_MSB    _u(30)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69dabbc52ca8c3f7194b7501bb657a5a"> 2409</a></span><span class="preprocessor">#define M33_SYST_CALIB_SKEW_LSB    _u(30)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab77e0dfca8c7fb2c17e355f06a5e745e"> 2410</a></span><span class="preprocessor">#define M33_SYST_CALIB_SKEW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment">// Field       : M33_SYST_CALIB_TENMS</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment">// Description : An optional Reload value to be used for 10ms (100Hz) timing,</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment">//               subject to system clock skew errors. If the value reads as 0,</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="comment">//               the calibration value is not known.</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f5e3bcff022bc03ddbb98f41b43648a"> 2416</a></span><span class="preprocessor">#define M33_SYST_CALIB_TENMS_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a36d6b9bf74194ebf7504c06c157cbff2"> 2417</a></span><span class="preprocessor">#define M33_SYST_CALIB_TENMS_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f8d1c5a0c1af67134d23956b476ca1c"> 2418</a></span><span class="preprocessor">#define M33_SYST_CALIB_TENMS_MSB    _u(23)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa5df474aeee3907aefd8333b280f717"> 2419</a></span><span class="preprocessor">#define M33_SYST_CALIB_TENMS_LSB    _u(0)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae15df1f5bba71746f5dff1f05602153b"> 2420</a></span><span class="preprocessor">#define M33_SYST_CALIB_TENMS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment">// Register    : M33_NVIC_ISER0</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment">// Description : Enables or reads the enabled state of each group of 32</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="comment">//               interrupts</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5ec85c373fdd8bf21e94da6ddf7e2e48"> 2425</a></span><span class="preprocessor">#define M33_NVIC_ISER0_OFFSET _u(0x0000e100)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac74af6c225bcfd2bc811f5a6e28e0d1f"> 2426</a></span><span class="preprocessor">#define M33_NVIC_ISER0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af5a1c645853e680b5d4e47acf66d5c55"> 2427</a></span><span class="preprocessor">#define M33_NVIC_ISER0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">// Field       : M33_NVIC_ISER0_SETENA</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment">// Description : For SETENA[m] in NVIC_ISER*n, indicates whether interrupt 32*n</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment">//               + m is enabled</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3b4b52bbbedce1485ad9a82a010ad9a"> 2432</a></span><span class="preprocessor">#define M33_NVIC_ISER0_SETENA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4eed1afb074b8fd2531ab9f0805f563d"> 2433</a></span><span class="preprocessor">#define M33_NVIC_ISER0_SETENA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e0aecccb3e10a317425f318184dd486"> 2434</a></span><span class="preprocessor">#define M33_NVIC_ISER0_SETENA_MSB    _u(31)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2538ef9f2b1af77fc673f0e5af47b6fc"> 2435</a></span><span class="preprocessor">#define M33_NVIC_ISER0_SETENA_LSB    _u(0)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89000918d255ec53df40dfd089dda1ba"> 2436</a></span><span class="preprocessor">#define M33_NVIC_ISER0_SETENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment">// Register    : M33_NVIC_ISER1</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment">// Description : Enables or reads the enabled state of each group of 32</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment">//               interrupts</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae7894013352706599cf362462738e8d1"> 2441</a></span><span class="preprocessor">#define M33_NVIC_ISER1_OFFSET _u(0x0000e104)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49165fd4e27acfee844ad91e0699b944"> 2442</a></span><span class="preprocessor">#define M33_NVIC_ISER1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0623f16f4d4f35fe4b2847cdfca83ce4"> 2443</a></span><span class="preprocessor">#define M33_NVIC_ISER1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="comment">// Field       : M33_NVIC_ISER1_SETENA</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="comment">// Description : For SETENA[m] in NVIC_ISER*n, indicates whether interrupt 32*n</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="comment">//               + m is enabled</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae87b2a08cd2096490537a0f4d6abba01"> 2448</a></span><span class="preprocessor">#define M33_NVIC_ISER1_SETENA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad250c902c45c9bfd730c104f1e3df0f7"> 2449</a></span><span class="preprocessor">#define M33_NVIC_ISER1_SETENA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8964b30ad7ecb0644abd6b023a89fd01"> 2450</a></span><span class="preprocessor">#define M33_NVIC_ISER1_SETENA_MSB    _u(31)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae462b7aa31ac812c568df5e704066ff4"> 2451</a></span><span class="preprocessor">#define M33_NVIC_ISER1_SETENA_LSB    _u(0)</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1566b7fd7e89616f1223b0a5ee8665f4"> 2452</a></span><span class="preprocessor">#define M33_NVIC_ISER1_SETENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="comment">// Register    : M33_NVIC_ICER0</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment">// Description : Clears or reads the enabled state of each group of 32</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment">//               interrupts</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f3115ee123783cc0554f51cee0cead7"> 2457</a></span><span class="preprocessor">#define M33_NVIC_ICER0_OFFSET _u(0x0000e180)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aacf06079096f611d0321567e244739ab"> 2458</a></span><span class="preprocessor">#define M33_NVIC_ICER0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a396282ccbfec1e722eb66055f359745f"> 2459</a></span><span class="preprocessor">#define M33_NVIC_ICER0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment">// Field       : M33_NVIC_ICER0_CLRENA</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment">// Description : For CLRENA[m] in NVIC_ICER*n, indicates whether interrupt 32*n</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment">//               + m is enabled</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7da78e67538a78f3855f6acf05163278"> 2464</a></span><span class="preprocessor">#define M33_NVIC_ICER0_CLRENA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d0f0ce8c77543581b9ae44e628af23e"> 2465</a></span><span class="preprocessor">#define M33_NVIC_ICER0_CLRENA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa93f717b308dcd8144df1b1a0456ca3"> 2466</a></span><span class="preprocessor">#define M33_NVIC_ICER0_CLRENA_MSB    _u(31)</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9f55aa6b415f713dc7ba1be28f50a0f1"> 2467</a></span><span class="preprocessor">#define M33_NVIC_ICER0_CLRENA_LSB    _u(0)</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afe641cdd74c105900c308eb3afdc9a7d"> 2468</a></span><span class="preprocessor">#define M33_NVIC_ICER0_CLRENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment">// Register    : M33_NVIC_ICER1</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="comment">// Description : Clears or reads the enabled state of each group of 32</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="comment">//               interrupts</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01caa1402898867071e04cbfe7e6abff"> 2473</a></span><span class="preprocessor">#define M33_NVIC_ICER1_OFFSET _u(0x0000e184)</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3d9493878c6d74e5d1f773de17234aa8"> 2474</a></span><span class="preprocessor">#define M33_NVIC_ICER1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a561070e2a168dfa627f057709fa46717"> 2475</a></span><span class="preprocessor">#define M33_NVIC_ICER1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment">// Field       : M33_NVIC_ICER1_CLRENA</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="comment">// Description : For CLRENA[m] in NVIC_ICER*n, indicates whether interrupt 32*n</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="comment">//               + m is enabled</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af6c214bcfcd96fdf34153baba185f163"> 2480</a></span><span class="preprocessor">#define M33_NVIC_ICER1_CLRENA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6aeb418699e0cc3e75b8f26959f0381"> 2481</a></span><span class="preprocessor">#define M33_NVIC_ICER1_CLRENA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1fd8d9f6e84833ce45cd0783396a22d0"> 2482</a></span><span class="preprocessor">#define M33_NVIC_ICER1_CLRENA_MSB    _u(31)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae82a5d1350a8933e25aca8a4ab87d1f9"> 2483</a></span><span class="preprocessor">#define M33_NVIC_ICER1_CLRENA_LSB    _u(0)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94a87f8abe546d2e3f0b1b1917d9d237"> 2484</a></span><span class="preprocessor">#define M33_NVIC_ICER1_CLRENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="comment">// Register    : M33_NVIC_ISPR0</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment">// Description : Enables or reads the pending state of each group of 32</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="comment">//               interrupts</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5584de015f6972d4f6a69e6c88f9354a"> 2489</a></span><span class="preprocessor">#define M33_NVIC_ISPR0_OFFSET _u(0x0000e200)</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c141e6c725c70a5360a5c79048cd34e"> 2490</a></span><span class="preprocessor">#define M33_NVIC_ISPR0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8158f368981bfb4b14780ffa500ff67c"> 2491</a></span><span class="preprocessor">#define M33_NVIC_ISPR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="comment">// Field       : M33_NVIC_ISPR0_SETPEND</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment">// Description : For SETPEND[m] in NVIC_ISPR*n, indicates whether interrupt 32*n</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="comment">//               + m is pending</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab17ccb7e083c552b210d69069a3d5f3e"> 2496</a></span><span class="preprocessor">#define M33_NVIC_ISPR0_SETPEND_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d68fdd73955c82f36dcfed55ff2875e"> 2497</a></span><span class="preprocessor">#define M33_NVIC_ISPR0_SETPEND_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a713a9fb46dd9e3fd54c0bda7bb277401"> 2498</a></span><span class="preprocessor">#define M33_NVIC_ISPR0_SETPEND_MSB    _u(31)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a02b1d336c040939750dc7cbdd2baffef"> 2499</a></span><span class="preprocessor">#define M33_NVIC_ISPR0_SETPEND_LSB    _u(0)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefc66fd52434a062f05dc5088bf0eebf"> 2500</a></span><span class="preprocessor">#define M33_NVIC_ISPR0_SETPEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment">// Register    : M33_NVIC_ISPR1</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment">// Description : Enables or reads the pending state of each group of 32</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="comment">//               interrupts</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8afd85cf3be3598f0b1b412c5cb3f2a"> 2505</a></span><span class="preprocessor">#define M33_NVIC_ISPR1_OFFSET _u(0x0000e204)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5940f5f5f80b065cede73661fa065405"> 2506</a></span><span class="preprocessor">#define M33_NVIC_ISPR1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac4117c0d5e41aa7770d8ed4e459e23c2"> 2507</a></span><span class="preprocessor">#define M33_NVIC_ISPR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="comment">// Field       : M33_NVIC_ISPR1_SETPEND</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="comment">// Description : For SETPEND[m] in NVIC_ISPR*n, indicates whether interrupt 32*n</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment">//               + m is pending</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a043e4b5618bff0b616a940f9c25e5180"> 2512</a></span><span class="preprocessor">#define M33_NVIC_ISPR1_SETPEND_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb3809e1e4156b11703199dc7a784ef1"> 2513</a></span><span class="preprocessor">#define M33_NVIC_ISPR1_SETPEND_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3d44ba8708610327e654f08bbc7114b"> 2514</a></span><span class="preprocessor">#define M33_NVIC_ISPR1_SETPEND_MSB    _u(31)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d242b8f8594f93b641e724ae7704d49"> 2515</a></span><span class="preprocessor">#define M33_NVIC_ISPR1_SETPEND_LSB    _u(0)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad091b3d814457d0890c86ff7ec22030a"> 2516</a></span><span class="preprocessor">#define M33_NVIC_ISPR1_SETPEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><span class="comment">// Register    : M33_NVIC_ICPR0</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="comment">// Description : Clears or reads the pending state of each group of 32</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="comment">//               interrupts</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a175e317c2685f35bc2df8e11d9cb9e09"> 2521</a></span><span class="preprocessor">#define M33_NVIC_ICPR0_OFFSET _u(0x0000e280)</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab80114a738e61abc486f85cfa8abacc2"> 2522</a></span><span class="preprocessor">#define M33_NVIC_ICPR0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a243a77a4e50172a2ae0aba25267217e6"> 2523</a></span><span class="preprocessor">#define M33_NVIC_ICPR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="comment">// Field       : M33_NVIC_ICPR0_CLRPEND</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="comment">// Description : For CLRPEND[m] in NVIC_ICPR*n, indicates whether interrupt 32*n</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span><span class="comment">//               + m is pending</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6cb743a3a60d1eeaafe55d84759cc432"> 2528</a></span><span class="preprocessor">#define M33_NVIC_ICPR0_CLRPEND_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e2580ea82a56fb59b0d6c642c3858f7"> 2529</a></span><span class="preprocessor">#define M33_NVIC_ICPR0_CLRPEND_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb7ee6b3b9a8d9344999884c0cd6319c"> 2530</a></span><span class="preprocessor">#define M33_NVIC_ICPR0_CLRPEND_MSB    _u(31)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab972b3083d09dd2c0f8072dbca0eb7b2"> 2531</a></span><span class="preprocessor">#define M33_NVIC_ICPR0_CLRPEND_LSB    _u(0)</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad8c93dfe81f9d08f95cef1e7add475c8"> 2532</a></span><span class="preprocessor">#define M33_NVIC_ICPR0_CLRPEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="comment">// Register    : M33_NVIC_ICPR1</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="comment">// Description : Clears or reads the pending state of each group of 32</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="comment">//               interrupts</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa57b572cacf569fb70c3b3c2461ca5d0"> 2537</a></span><span class="preprocessor">#define M33_NVIC_ICPR1_OFFSET _u(0x0000e284)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac29df3882bfb26d3f16178c9722e9560"> 2538</a></span><span class="preprocessor">#define M33_NVIC_ICPR1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6a6b56e7b0fbcd83c21375bf0951d9e"> 2539</a></span><span class="preprocessor">#define M33_NVIC_ICPR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment">// Field       : M33_NVIC_ICPR1_CLRPEND</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="comment">// Description : For CLRPEND[m] in NVIC_ICPR*n, indicates whether interrupt 32*n</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="comment">//               + m is pending</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b1ef8dbc85a2dba342a3e364d79ed10"> 2544</a></span><span class="preprocessor">#define M33_NVIC_ICPR1_CLRPEND_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21a6b3144d92021ad2f25aac3e272132"> 2545</a></span><span class="preprocessor">#define M33_NVIC_ICPR1_CLRPEND_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6dd06941e7f3ce76b9f961211b499c91"> 2546</a></span><span class="preprocessor">#define M33_NVIC_ICPR1_CLRPEND_MSB    _u(31)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a86ff7ca9912802d2d1fb85656b0bcf8a"> 2547</a></span><span class="preprocessor">#define M33_NVIC_ICPR1_CLRPEND_LSB    _u(0)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab74120e45474b8475029efc968795a91"> 2548</a></span><span class="preprocessor">#define M33_NVIC_ICPR1_CLRPEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">// Register    : M33_NVIC_IABR0</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment">// Description : For each group of 32 interrupts, shows the active state of each</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment">//               interrupt</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a99df615ab6f0afb90dfd5fa0fe778966"> 2553</a></span><span class="preprocessor">#define M33_NVIC_IABR0_OFFSET _u(0x0000e300)</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ca1f13261dee144938a063bc7a2fd67"> 2554</a></span><span class="preprocessor">#define M33_NVIC_IABR0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7d6497e4068c046c84fda9509105e9d"> 2555</a></span><span class="preprocessor">#define M33_NVIC_IABR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span><span class="comment">// Field       : M33_NVIC_IABR0_ACTIVE</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span><span class="comment">// Description : For ACTIVE[m] in NVIC_IABR*n, indicates the active state for</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span><span class="comment">//               interrupt 32*n+m</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a423f87eaa521077646c94c4e0d560d6a"> 2560</a></span><span class="preprocessor">#define M33_NVIC_IABR0_ACTIVE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c1b6d5621aa95c90063ddd282f9831b"> 2561</a></span><span class="preprocessor">#define M33_NVIC_IABR0_ACTIVE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95bab022c898a6cb4050ca171b89a146"> 2562</a></span><span class="preprocessor">#define M33_NVIC_IABR0_ACTIVE_MSB    _u(31)</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45db0a843f1d7af01494ad960f950e0f"> 2563</a></span><span class="preprocessor">#define M33_NVIC_IABR0_ACTIVE_LSB    _u(0)</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa48094f13c03aad8534810688b879682"> 2564</a></span><span class="preprocessor">#define M33_NVIC_IABR0_ACTIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment">// Register    : M33_NVIC_IABR1</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment">// Description : For each group of 32 interrupts, shows the active state of each</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span><span class="comment">//               interrupt</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6eacac2de4f664f3c7ede82afdf2ba4a"> 2569</a></span><span class="preprocessor">#define M33_NVIC_IABR1_OFFSET _u(0x0000e304)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a34bd45abd95b7e2389a6443647ea6f"> 2570</a></span><span class="preprocessor">#define M33_NVIC_IABR1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0777d218af4ee9d10acd1a8af3b8143"> 2571</a></span><span class="preprocessor">#define M33_NVIC_IABR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment">// Field       : M33_NVIC_IABR1_ACTIVE</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment">// Description : For ACTIVE[m] in NVIC_IABR*n, indicates the active state for</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="comment">//               interrupt 32*n+m</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af9242d5b42b2b84cac969f33337f4458"> 2576</a></span><span class="preprocessor">#define M33_NVIC_IABR1_ACTIVE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2b908a67baf95c0be44e6510c5ae6f5"> 2577</a></span><span class="preprocessor">#define M33_NVIC_IABR1_ACTIVE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a402bcdac356b889792af0776aea2c08d"> 2578</a></span><span class="preprocessor">#define M33_NVIC_IABR1_ACTIVE_MSB    _u(31)</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e5b9ae66ee4b090cdc145b40a48812e"> 2579</a></span><span class="preprocessor">#define M33_NVIC_IABR1_ACTIVE_LSB    _u(0)</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a20a4e3fa5ead54952c4011f6fd644199"> 2580</a></span><span class="preprocessor">#define M33_NVIC_IABR1_ACTIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span><span class="comment">// Register    : M33_NVIC_ITNS0</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span><span class="comment">// Description : For each group of 32 interrupts, determines whether each</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="comment">//               interrupt targets Non-secure or Secure state</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e32515da0614e9095cc1fa5e36b16fb"> 2585</a></span><span class="preprocessor">#define M33_NVIC_ITNS0_OFFSET _u(0x0000e380)</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b9eaaa23efae8270d8bc853674af714"> 2586</a></span><span class="preprocessor">#define M33_NVIC_ITNS0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a64a11744d75b76d4686abcca355669c2"> 2587</a></span><span class="preprocessor">#define M33_NVIC_ITNS0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="comment">// Field       : M33_NVIC_ITNS0_ITNS</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="comment">// Description : For ITNS[m] in NVIC_ITNS*n, `IAAMO the target Security state</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment">//               for interrupt 32*n+m</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a54293f9da1a9be9264f5b9175b06670d"> 2592</a></span><span class="preprocessor">#define M33_NVIC_ITNS0_ITNS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8bf9718a8872508b367f72ac25dfff85"> 2593</a></span><span class="preprocessor">#define M33_NVIC_ITNS0_ITNS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adfaaf93119ce8352de0a54214c4deebf"> 2594</a></span><span class="preprocessor">#define M33_NVIC_ITNS0_ITNS_MSB    _u(31)</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a570689c87302b17a7339c6f03079e322"> 2595</a></span><span class="preprocessor">#define M33_NVIC_ITNS0_ITNS_LSB    _u(0)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5fccd6c5e0a696b92ce9039fc4bdeac8"> 2596</a></span><span class="preprocessor">#define M33_NVIC_ITNS0_ITNS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="comment">// Register    : M33_NVIC_ITNS1</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment">// Description : For each group of 32 interrupts, determines whether each</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment">//               interrupt targets Non-secure or Secure state</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6585686a66b5f81f1eb70884a6cc62e4"> 2601</a></span><span class="preprocessor">#define M33_NVIC_ITNS1_OFFSET _u(0x0000e384)</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2a70b510cb3856da99ac652ae67e29c"> 2602</a></span><span class="preprocessor">#define M33_NVIC_ITNS1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a86015512834b3884909ef95525775e07"> 2603</a></span><span class="preprocessor">#define M33_NVIC_ITNS1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><span class="comment">// Field       : M33_NVIC_ITNS1_ITNS</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="comment">// Description : For ITNS[m] in NVIC_ITNS*n, `IAAMO the target Security state</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="comment">//               for interrupt 32*n+m</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a373f1e23f6f80cff079b04154bced24c"> 2608</a></span><span class="preprocessor">#define M33_NVIC_ITNS1_ITNS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a907f06a3880a5162ef08de0fa5ce4ef1"> 2609</a></span><span class="preprocessor">#define M33_NVIC_ITNS1_ITNS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10ad4e38f6b1a6581d9b3c88f32058f2"> 2610</a></span><span class="preprocessor">#define M33_NVIC_ITNS1_ITNS_MSB    _u(31)</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a488991697f9075ababcb2860f398e6b1"> 2611</a></span><span class="preprocessor">#define M33_NVIC_ITNS1_ITNS_LSB    _u(0)</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa12ccc81b8efd71edeb43c8bcb08b0df"> 2612</a></span><span class="preprocessor">#define M33_NVIC_ITNS1_ITNS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="comment">// Register    : M33_NVIC_IPR0</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a767dfafae4c70a8f29fa2aae3298dbd8"> 2616</a></span><span class="preprocessor">#define M33_NVIC_IPR0_OFFSET _u(0x0000e400)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45f077f2ddad21680c0b15e018b24b87"> 2617</a></span><span class="preprocessor">#define M33_NVIC_IPR0_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aff59b6208d2c8f911cba2ba66c2c726b"> 2618</a></span><span class="preprocessor">#define M33_NVIC_IPR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment">// Field       : M33_NVIC_IPR0_PRI_N3</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83b54b620330c897c7daf970d7be986e"> 2623</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a533a769fd04a35f4a1ac668d105f455b"> 2624</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b4352b0513719730dbfe1eb8695edf0"> 2625</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeaaca2b09479b28c402d7f01f000773a"> 2626</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af80beddf5a51a4d8aa7ad121b4b4df21"> 2627</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="comment">// Field       : M33_NVIC_IPR0_PRI_N2</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a060c03962c5d090e3f4da60dc990dca8"> 2632</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af2c5a21eeb8949a1c29089c5aaab80c3"> 2633</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aff39c6d953916ab5087fb9a58c6f3d33"> 2634</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80060014c0acbd23aed815437a51e946"> 2635</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a085253b88935d0d7b9fe6a3dda9e74a4"> 2636</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="comment">// Field       : M33_NVIC_IPR0_PRI_N1</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaffd648c386df157e924fd47b9b66e10"> 2641</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a97f6f145ff7d12e5ac052421e1ff246e"> 2642</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a313bd208b8ac6ac2846a779003f0adc6"> 2643</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae936d6274e88ad858dee6cba92abb5cf"> 2644</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af4fab0c137f72740d5aedc248384ef44"> 2645</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">// Field       : M33_NVIC_IPR0_PRI_N0</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e66ffe521076af9ab2217a8c58a7512"> 2650</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a383561f9d4a70709daf6bb546641f13e"> 2651</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac12ee66fa8fc407352393cd14d7676ff"> 2652</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9fdcf80616c0bf1ed1052ae9d0e91a34"> 2653</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1e30437bc9efe63bbfe73bf66a537eeb"> 2654</a></span><span class="preprocessor">#define M33_NVIC_IPR0_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="comment">// Register    : M33_NVIC_IPR1</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae8047be8ba2e02fe0e45ca15ff429102"> 2658</a></span><span class="preprocessor">#define M33_NVIC_IPR1_OFFSET _u(0x0000e404)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6174075eada96e728831adc734c84048"> 2659</a></span><span class="preprocessor">#define M33_NVIC_IPR1_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3acb28cde5a55a5a85199d18765d9a8"> 2660</a></span><span class="preprocessor">#define M33_NVIC_IPR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment">// Field       : M33_NVIC_IPR1_PRI_N3</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aabd8f6639d86938e91f748c4eda361ff"> 2665</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e4b7864f246f11ec3ead8469fd29be5"> 2666</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a698ca687496f92e6f75a5b5cb694ab7d"> 2667</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5670e1a9873cb61efa814b9c5edaa664"> 2668</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac51ae85192fd97513ee777cbb91ef6ee"> 2669</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="comment">// Field       : M33_NVIC_IPR1_PRI_N2</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a422c6ce0d7a5b98b1423eec495e7d357"> 2674</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d674b3c3097e87c464405ddb4944bed"> 2675</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8dad530533eaff651a013ea76dbe4d8d"> 2676</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa2bd514a98e43ef158aa42f0069a5b0a"> 2677</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a13d553cb12af94359f45e906ab1f9e"> 2678</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="comment">// Field       : M33_NVIC_IPR1_PRI_N1</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae658ab6c7be044e0f60e4699ce9fc305"> 2683</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a725736a599eab6adcfa0798318b210df"> 2684</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb3a2c9eb8c1a88de28f565cd3e526a9"> 2685</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a8b74f585b0595a36402fd994449e78"> 2686</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a023bf25edffa0abbe258d9d3a346cfda"> 2687</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="comment">// Field       : M33_NVIC_IPR1_PRI_N0</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a142a2a6599067944e728823ab589c156"> 2692</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04fd9450c423f857c0d3b78e9adeb683"> 2693</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7077df3044f1e2739c9a51ea90714d81"> 2694</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aee42046c6a7174ab62c67860b9339cd5"> 2695</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a179700f538c18e2b379d73ba23ec7bf0"> 2696</a></span><span class="preprocessor">#define M33_NVIC_IPR1_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span><span class="comment">// Register    : M33_NVIC_IPR2</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70385b6eb4dc18b125067d2b165f5a66"> 2700</a></span><span class="preprocessor">#define M33_NVIC_IPR2_OFFSET _u(0x0000e408)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0db84cc84da791375c50112eaf2eaf73"> 2701</a></span><span class="preprocessor">#define M33_NVIC_IPR2_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60acf0856d08c5c0690e50b0cbcd1e3b"> 2702</a></span><span class="preprocessor">#define M33_NVIC_IPR2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="comment">// Field       : M33_NVIC_IPR2_PRI_N3</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a242d0cfffc401ae7f7ace304b555415a"> 2707</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a781eded7f61180de3d1048e8f4d19aa1"> 2708</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a105327b48097def9084b846782e83a40"> 2709</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49fa5487f0e6643030d6f14bb8a0d801"> 2710</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a86a715d6f51a0e1385641424e2f81f2e"> 2711</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="comment">// Field       : M33_NVIC_IPR2_PRI_N2</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38155080a08d85f54891075ec87e4dbd"> 2716</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a32c1b974efec1416ec98b30df3d7d05e"> 2717</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c53fed1fc6b3cbe9b16567fe59b1dd8"> 2718</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefa15c26efcbfe95c358a1604d190cb9"> 2719</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab550eddefb1b4e70896374ac97aaa2f0"> 2720</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="comment">// Field       : M33_NVIC_IPR2_PRI_N1</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9426a04c41c8a391f995c651f88cc6aa"> 2725</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af1291e7f1a8cf486de790804f32ac3e0"> 2726</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adcfe29b0d92dd063f4f2ce903efa8f3c"> 2727</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adc6a54b96db5f72ca9f32e40b3e86803"> 2728</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7011dd2c14b16b1c0a751d6d0b1505df"> 2729</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="comment">// Field       : M33_NVIC_IPR2_PRI_N0</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9929c0d32e434b76537c1b0b01d6bc3e"> 2734</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a360b716c8d51c5bd800b16ec4feff690"> 2735</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6466e596d7c138329a380d464cae8706"> 2736</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d36e4c3124404aca3ea54fd515551d3"> 2737</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0ca9df2534225df00adc4ab0d194d68"> 2738</a></span><span class="preprocessor">#define M33_NVIC_IPR2_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="comment">// Register    : M33_NVIC_IPR3</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1246335ff50b9c7d117bc0ba246c3a0b"> 2742</a></span><span class="preprocessor">#define M33_NVIC_IPR3_OFFSET _u(0x0000e40c)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47bf73c2f1a5c8d47b7aab96e5576218"> 2743</a></span><span class="preprocessor">#define M33_NVIC_IPR3_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc4db8f7f84d5622cec243ed7ddb4db9"> 2744</a></span><span class="preprocessor">#define M33_NVIC_IPR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="comment">// Field       : M33_NVIC_IPR3_PRI_N3</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab633c495e0a1e3c225d6e30e78fff325"> 2749</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c51c8d5f6e4a5a9c20dfb12a164e26c"> 2750</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2cd88c7de2adaba1a3f61fa4c04bd6b4"> 2751</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0dfc7e9a48f3e53d14cf320eae23925"> 2752</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d0277d1985971e6bbd0d8a0a51799fb"> 2753</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment">// Field       : M33_NVIC_IPR3_PRI_N2</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1af41e380ed9205f2d001f9e15ceabb5"> 2758</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abf598d3f25db8d30e1dbe266fa50f9df"> 2759</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a558e2bc39913514f280de8bc226d2aeb"> 2760</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77d3526376c12ac76ef6eed877371181"> 2761</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb99aee8c10c03e0013ae5497c730a5a"> 2762</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment">// Field       : M33_NVIC_IPR3_PRI_N1</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a82b860bf377da153e180f315255d3047"> 2767</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9141028002460ca417ce69d966a7f493"> 2768</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aea9b67fa3a3b97c27915f5fb4211e0e4"> 2769</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af5c2c69c79fddac4471bce39bf2c69e3"> 2770</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8d61839022600f5f3a1cce5b2caef00"> 2771</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment">// Field       : M33_NVIC_IPR3_PRI_N0</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abf96584442787e55f961fa8ec3e58e64"> 2776</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a923783be73920f848c6bd42712f97d8b"> 2777</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a71974742e10d9cb80526d26e154ad254"> 2778</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af6d73e7da742ae20a91f7eb120f2ac1c"> 2779</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaf1fd6c3a4b6d05148b15fac64559ef0"> 2780</a></span><span class="preprocessor">#define M33_NVIC_IPR3_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment">// Register    : M33_NVIC_IPR4</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa2316e428c3db64867044c8a8c194ac"> 2784</a></span><span class="preprocessor">#define M33_NVIC_IPR4_OFFSET _u(0x0000e410)</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e811258ca7171572dacb4205e5361a7"> 2785</a></span><span class="preprocessor">#define M33_NVIC_IPR4_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a543822cd137981abf7556425bd4c81c8"> 2786</a></span><span class="preprocessor">#define M33_NVIC_IPR4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="comment">// Field       : M33_NVIC_IPR4_PRI_N3</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c69550318aa70eebde2bd1369748d4d"> 2791</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a88fe04775f0a3241cc286c743dc9ac09"> 2792</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4aecba1972c2f2b64c20786ef998a351"> 2793</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a12e931794f6b682c0d88a9ceb316f1d8"> 2794</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac247933c2f44e5650e0aa65b104acce9"> 2795</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="comment">// Field       : M33_NVIC_IPR4_PRI_N2</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05b4733a47532f7e924e89bfa35da9d1"> 2800</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23737a0ee76e61156f74615493ce9f10"> 2801</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a87a61ac8100b249a513701ed56400d43"> 2802</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa2d941d9f720a8146afbe524f70234ae"> 2803</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af8e2d75a39f0f77ebf24fab49c21b537"> 2804</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><span class="comment">// Field       : M33_NVIC_IPR4_PRI_N1</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa746c74d8e95c85465b0e44479b37b7f"> 2809</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9c98cc7cee65dc4f41ab6d8e0b6e44de"> 2810</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8eb7fd342255cb5fd53b35d23729ed2e"> 2811</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc32e82211b19b47492cccb0519a38bf"> 2812</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4af2e8831bf679b26979c1725b605153"> 2813</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment">// Field       : M33_NVIC_IPR4_PRI_N0</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15a5730ca80a6564c44ac0ddc5a21df0"> 2818</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a583b28bc191eb1f2dbac09d97a3a1800"> 2819</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba85e3f0456cade1cbb7a7c9f9801545"> 2820</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acdaf86c94ae417bfc483f033f93541c1"> 2821</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b5a79612e925461743115674aef6db2"> 2822</a></span><span class="preprocessor">#define M33_NVIC_IPR4_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="comment">// Register    : M33_NVIC_IPR5</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03d1d2eeb7043bdcac5d2bd20ea62e88"> 2826</a></span><span class="preprocessor">#define M33_NVIC_IPR5_OFFSET _u(0x0000e414)</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a55f1ea3aa874495d4d2aea4814cfb4cc"> 2827</a></span><span class="preprocessor">#define M33_NVIC_IPR5_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6df59d2f9bf6d166b54f9ea72eb760f"> 2828</a></span><span class="preprocessor">#define M33_NVIC_IPR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment">// Field       : M33_NVIC_IPR5_PRI_N3</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb23bc64b9b0a02031f8ad4241d76ac4"> 2833</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a630be77c440165defc9209f8b37b3b3d"> 2834</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3583e9de9c76f75656db86f49af1a60"> 2835</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15147ab84a94c9aa5a17c8542d435f36"> 2836</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af982997bc7a558ee79e5666d47d48d87"> 2837</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="comment">// Field       : M33_NVIC_IPR5_PRI_N2</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add42ec2ff17d7e6545d7d83ad774ba67"> 2842</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79def0d853b6202f59ff2863093f14fe"> 2843</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b096f7dd4ffbd4120998e0d24892dac"> 2844</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add4d9a3f4ee43fc1b80e1a7db84df498"> 2845</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a073d80af1eac05217cecc0695714f8db"> 2846</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="comment">// Field       : M33_NVIC_IPR5_PRI_N1</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6358d055820f1106e9ddff6eac8b7b66"> 2851</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a840e6f3b5ec564bf810e7f7cb68ffe"> 2852</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a33b27c483a27e248e00bb1789a140b40"> 2853</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a6191d009813c506231d2bf8e986c2c"> 2854</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3508fa197b6bbfa8bb71666438ef01b0"> 2855</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="comment">// Field       : M33_NVIC_IPR5_PRI_N0</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afb2c8042caf83c81ec519c1e2dd38a96"> 2860</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47dedea89a6f83a9e9e18f488015b931"> 2861</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a93627b406811c37dd176a20c330b7465"> 2862</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#accdbfc5699875bf33404a52fdc09797f"> 2863</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b48bb7853a8621216b20d230511e389"> 2864</a></span><span class="preprocessor">#define M33_NVIC_IPR5_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment">// Register    : M33_NVIC_IPR6</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04e24b328628f20dd9aa43503c1c1179"> 2868</a></span><span class="preprocessor">#define M33_NVIC_IPR6_OFFSET _u(0x0000e418)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a416505de760ed39325f740fd8d4bccbc"> 2869</a></span><span class="preprocessor">#define M33_NVIC_IPR6_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefd3b2cd9be87c31d2d0b9d7042dff1f"> 2870</a></span><span class="preprocessor">#define M33_NVIC_IPR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="comment">// Field       : M33_NVIC_IPR6_PRI_N3</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acace999fdd19cc540f13ac1b7a78e62f"> 2875</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a875d03b45789b8bde0f7cf05316487b4"> 2876</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5840214eb19197b3c045ff00b0a8e63d"> 2877</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3806367816455986c8d1f366907ac26a"> 2878</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3bf2bd454c9f8adc062daa2580b9f9a7"> 2879</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment">// Field       : M33_NVIC_IPR6_PRI_N2</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23d0759db605526334b6c9450f3c58a4"> 2884</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a88783ca57fc89e7034e04ba45a82173c"> 2885</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a67566ad30678c81e9d8dfe38465c70b2"> 2886</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f92b3a7c064bbd7447e617c71b9399f"> 2887</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7d988b50168c88b9f49137530e79584"> 2888</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="comment">// Field       : M33_NVIC_IPR6_PRI_N1</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c335874233d641c7ba0ef8a4fee6cc2"> 2893</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a671521538fc43376b27aaa3902a273fa"> 2894</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a64da4e28c869e2352b27844737afca42"> 2895</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5b04af481b0f2388311d68ba958581de"> 2896</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3958a660b5cfe3b78fc52f21135ff56"> 2897</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="comment">// Field       : M33_NVIC_IPR6_PRI_N0</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae54291ea1b6b6575901ed63f073c6a0e"> 2902</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14060192b12c5aebcdff31e2ee712f08"> 2903</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab9b56f8a716a046e736b27f6de6a4f92"> 2904</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab81a9ffe71910ed009a8890fbbc543ad"> 2905</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acadb45768c2af45645f4cea9c832ab94"> 2906</a></span><span class="preprocessor">#define M33_NVIC_IPR6_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment">// Register    : M33_NVIC_IPR7</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3fa09d75334ddd176bc1109262a71bcb"> 2910</a></span><span class="preprocessor">#define M33_NVIC_IPR7_OFFSET _u(0x0000e41c)</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1468bae728e036ea542ae48c05744f16"> 2911</a></span><span class="preprocessor">#define M33_NVIC_IPR7_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad64668f51e5e52b17e7a462b15a05e4f"> 2912</a></span><span class="preprocessor">#define M33_NVIC_IPR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="comment">// Field       : M33_NVIC_IPR7_PRI_N3</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7284ca88efb5f34d178e50d3200aca54"> 2917</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a841a50b30afd8c8ef59722d0c1351b17"> 2918</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a856a281b7cbc625b9f3d2e3c1315378c"> 2919</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c2a9584d02bcfef261f8b8069c5fa95"> 2920</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a452f13898100aa7cdc3b53ba4f40603d"> 2921</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment">// Field       : M33_NVIC_IPR7_PRI_N2</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a814b21caed090467c9d4554c1ae637f6"> 2926</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad03b7fc167be640b30a4efd3ac2c12d3"> 2927</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79ab25cb6f6ea0ab4f58403441f5ac3f"> 2928</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2b871359b84575af0c14e7139008ebd"> 2929</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a39da00f72c7c2d70bc690e964b92c7ec"> 2930</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="comment">// Field       : M33_NVIC_IPR7_PRI_N1</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a332a709bd7e1dc142ea13ca18ce55bae"> 2935</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a28f3d8d19ded04c7381f16a1667ca79e"> 2936</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#accd5efc9e11d0c9154392b57dc33a45b"> 2937</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a71729e8bec973d7b46a335e7a66a43de"> 2938</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad67885674b4986e413c74a12b23dee18"> 2939</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="comment">// Field       : M33_NVIC_IPR7_PRI_N0</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa0dc4febee519947d1138d032466c32c"> 2944</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aea91a9d24016c077a44caebd2a12f713"> 2945</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68994662400f1a3fcc3c3f3bc4d212ff"> 2946</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae1ecfacaa54b2a35293f783ac1eb5338"> 2947</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e9c3df6f589e0b2c849d3696ee8edf1"> 2948</a></span><span class="preprocessor">#define M33_NVIC_IPR7_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment">// Register    : M33_NVIC_IPR8</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8407f7e0ce6a7d5dcfbd4120291341f"> 2952</a></span><span class="preprocessor">#define M33_NVIC_IPR8_OFFSET _u(0x0000e420)</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aad486d621bd5c704132d9199a0d32a63"> 2953</a></span><span class="preprocessor">#define M33_NVIC_IPR8_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec08adf6916872091b14017c1f2c2193"> 2954</a></span><span class="preprocessor">#define M33_NVIC_IPR8_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span><span class="comment">// Field       : M33_NVIC_IPR8_PRI_N3</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a208bcc59156e3268e196f2db37ba2d5a"> 2959</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a54be2a066c5f3b02110de8d39752a744"> 2960</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ee849ed3bf430b672f6756aa1d063f2"> 2961</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a443f4142a44ddbca13f18bf102ac9584"> 2962</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24651f12d476ba8784cd1bbc37f80dbd"> 2963</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="comment">// Field       : M33_NVIC_IPR8_PRI_N2</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afcbd931c3afc9a654810b89930e3eb20"> 2968</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aebab341ee17f3ae930f4ec823df482fb"> 2969</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7935075132b8fea70438f8b7f99ccfe"> 2970</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83ffd73eca3cd27ca26e5e08d611dae2"> 2971</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb450044f1fced5a7675cfa53fdc4471"> 2972</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="comment">// Field       : M33_NVIC_IPR8_PRI_N1</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa057b4fb8bcb3bf19d62d7bcdaee3ac7"> 2977</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab0a765f2708d05bfa8955e38dbf2cdb6"> 2978</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74c25b30737937238a920aff8f7f3f9c"> 2979</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2f67056b7580ffa5c838bf71be2cba4d"> 2980</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c8a8545b7ca7447f41ccea165a4e54c"> 2981</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment">// Field       : M33_NVIC_IPR8_PRI_N0</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa14d7dbe3f119f6f8afb1c87b61cd3d0"> 2986</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adc4f84a09474a6199006a33c3ee1742d"> 2987</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c6500a5247d67fad8c6c246bb289de9"> 2988</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0459e76a0909ddbc896bb8131799fece"> 2989</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae342c848b855f5e5f2e3b2f1de309e74"> 2990</a></span><span class="preprocessor">#define M33_NVIC_IPR8_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="comment">// Register    : M33_NVIC_IPR9</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4deba9102ad5e56041564cf8cbbeec68"> 2994</a></span><span class="preprocessor">#define M33_NVIC_IPR9_OFFSET _u(0x0000e424)</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a635976cde81bf0cb89d0df89201bc9f1"> 2995</a></span><span class="preprocessor">#define M33_NVIC_IPR9_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60e16ad103ad8dac165d9deb6bce426e"> 2996</a></span><span class="preprocessor">#define M33_NVIC_IPR9_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="comment">// Field       : M33_NVIC_IPR9_PRI_N3</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31f3f156b39fc1db7bab2dfe4354f594"> 3001</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2ae8b5977fc7a5b816a526f93135d5b"> 3002</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6f8f902a81a76780e4c17c6e9ac03e0"> 3003</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2ec50fddbec9a9a2027bcc09a61d934"> 3004</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b7078a34a9af1931b43b96ba3b7eaff"> 3005</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="comment">// Field       : M33_NVIC_IPR9_PRI_N2</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a265911f95e420bd6a713662dc83fed46"> 3010</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21f918b0e835f3c30d3f9aeb98876673"> 3011</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15eb0dd3ccf46307dd8f4a2020541b8b"> 3012</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2be3bb84cd92ad91f2b82abeea054bd6"> 3013</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa11ed015e5f2fd66488ff1a8d2f5f8a0"> 3014</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="comment">// Field       : M33_NVIC_IPR9_PRI_N1</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b48f49b3c1f6935eacc1607250e6678"> 3019</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6266044d62122dc021383ab7d373eb85"> 3020</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af79fcb8531cb5d69e818a22bb95d79c5"> 3021</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e09eb1e6e1b516df588d5f289112923"> 3022</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e1d046c78a2effcda10d99a799dbc2d"> 3023</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span><span class="comment">// Field       : M33_NVIC_IPR9_PRI_N0</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a17ab1424bdae7d5b0cbd4a7e77092707"> 3028</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a36b287ce0f9728c4a3bb920a4ff98343"> 3029</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a26bef2fc74e43b1b6c5780bdf3170c11"> 3030</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66009586fbf1efe009017c07f8b5b319"> 3031</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aca656eae8c5682e50a2a8f1e85512c67"> 3032</a></span><span class="preprocessor">#define M33_NVIC_IPR9_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><span class="comment">// Register    : M33_NVIC_IPR10</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a82221bf1d071c91f779df6cd081ac881"> 3036</a></span><span class="preprocessor">#define M33_NVIC_IPR10_OFFSET _u(0x0000e428)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb055dc5691011d312c0b0b64571c94a"> 3037</a></span><span class="preprocessor">#define M33_NVIC_IPR10_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af91f7a9c906350b8211561acb91cfed0"> 3038</a></span><span class="preprocessor">#define M33_NVIC_IPR10_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment">// Field       : M33_NVIC_IPR10_PRI_N3</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a874b0ccee9af2ca51a66a57f4d09278a"> 3043</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac4b888d5121f6ab69a6f90e724a9264a"> 3044</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a859d372e9deb9e96fe544e7a75b085a9"> 3045</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a476c8c83eba19b3bb0a7972ceeb482bb"> 3046</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a966cabd27eef690b01bedf96d68aa9c6"> 3047</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment">// Field       : M33_NVIC_IPR10_PRI_N2</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4bd0842c7600a8c543a73bccbd5e015a"> 3052</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc906b0f5e36240679a960e00fa4477d"> 3053</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14d9104d64cd0b5956a7f9878804d442"> 3054</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ace1c664ccda63495ac41cb05b91dda64"> 3055</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0de366e86f507ea10c1d2cda85c1f12"> 3056</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="comment">// Field       : M33_NVIC_IPR10_PRI_N1</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acfe8cca9980c8e09f7f2f4626229edf5"> 3061</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adad5f9c6a994e167a58d1b8446200def"> 3062</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e919fde15960bd1f08023801f4da1bc"> 3063</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a62e7c4f7227cf678b7daaa870108f9fd"> 3064</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2dc9679fdfe4878e6db67bd122b6d972"> 3065</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span><span class="comment">// Field       : M33_NVIC_IPR10_PRI_N0</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e0a790ced080fb2b6d15c16fcf32ac6"> 3070</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aafc47b28b013c49a120972022f5aa55f"> 3071</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a71bf9a64fc576c3d929e29be3e6f968d"> 3072</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83fb7298ecfb42081cd255e9993a4757"> 3073</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae9dc9f297c37cfbe23ca076fbbb7566a"> 3074</a></span><span class="preprocessor">#define M33_NVIC_IPR10_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span><span class="comment">// Register    : M33_NVIC_IPR11</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d56e4f2f214f3f6198ef6171a1888aa"> 3078</a></span><span class="preprocessor">#define M33_NVIC_IPR11_OFFSET _u(0x0000e42c)</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5ccea536b8a700eac1cc63c503215f82"> 3079</a></span><span class="preprocessor">#define M33_NVIC_IPR11_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3e9bec644791bd3c1cd1ee03069392e"> 3080</a></span><span class="preprocessor">#define M33_NVIC_IPR11_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment">// Field       : M33_NVIC_IPR11_PRI_N3</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4521a275e855ac200b81481e9b290f09"> 3085</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa45aa1bb74271e85e3072abdc27d8f58"> 3086</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af83b5ca5fc52252674f56c0d2a1f442a"> 3087</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae2d4094f381ddd96c1aebd38bd25f4d9"> 3088</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c95eb200c2e7942d3bfcf21277441af"> 3089</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment">// Field       : M33_NVIC_IPR11_PRI_N2</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9bd4bc9ec71cab9ef99687dba81d19e4"> 3094</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d34207e64e06e3a1e423308fd2da23d"> 3095</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaf275aa9fee921214041340194c9ffe6"> 3096</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74e7b865e18bfbd9606e7455e6fd8f45"> 3097</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a67df32e0c9a4bd2d0df49e416073de05"> 3098</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment">// Field       : M33_NVIC_IPR11_PRI_N1</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab89f07566ec5a9fad829c07c49144910"> 3103</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a72504a86d5bc7565ae36082c0e842ae4"> 3104</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a573b5c08593892131aecbc50c08783b7"> 3105</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89cc8fafd99fa1e9115527e5b88561fc"> 3106</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4da3d60ca3667a2336b5b00a5ecb6db4"> 3107</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span><span class="comment">// Field       : M33_NVIC_IPR11_PRI_N0</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92e00f301c4c43c01209c10170dda8c7"> 3112</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6fb0ae4dabff354613ab0a0bc117bf41"> 3113</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9c6189a922165a7056b3ac99b9d780b7"> 3114</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2625cfbef05537fad0e2d6ad3e8bc9a6"> 3115</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae1ade3e1ae76eb604d3fcba7ced42d3e"> 3116</a></span><span class="preprocessor">#define M33_NVIC_IPR11_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="comment">// Register    : M33_NVIC_IPR12</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a827f8ea15be3b9a921e237e75b781037"> 3120</a></span><span class="preprocessor">#define M33_NVIC_IPR12_OFFSET _u(0x0000e430)</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae93d63fb13a1bc2fb3078d1f6fa6a850"> 3121</a></span><span class="preprocessor">#define M33_NVIC_IPR12_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73f3ea918d73d6a9c4b4843af64a0691"> 3122</a></span><span class="preprocessor">#define M33_NVIC_IPR12_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment">// Field       : M33_NVIC_IPR12_PRI_N3</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9afb3b315de54f31c9f67213aae47c7b"> 3127</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c8fec6a130bfae7ac8998483719b5ff"> 3128</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41fcf73ce2348b8faf8b3cee55051f50"> 3129</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad90773dcb82e0cbaf9c2d8c86c8de462"> 3130</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4dd168f21cf7a8801343c8ae0e687af4"> 3131</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="comment">// Field       : M33_NVIC_IPR12_PRI_N2</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af05377714cbc70788ee62451fb4977e5"> 3136</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc7fb8db1111b58edf0b79cbdb124e39"> 3137</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a194030ce4c6054d07024970804989b5a"> 3138</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af9b18c7dc0b5827e3b9774757177244b"> 3139</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b003b1ccf9709c6faa593bfd6d45a7e"> 3140</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="comment">// Field       : M33_NVIC_IPR12_PRI_N1</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9bd932a588360454034054d7a9feb84d"> 3145</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abbcc61cd60849b13d587199707bd1346"> 3146</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a52e7a9dab2bf407164e0d1b7a70a5c24"> 3147</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab3737c6fe1fef067813f8fdc9953230c"> 3148</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afe759910087a941f762c124f8378e66c"> 3149</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment">// Field       : M33_NVIC_IPR12_PRI_N0</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abf5920f8f3f535f4538b9d07e88df930"> 3154</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a531c66c7e3e74a21b8483a9ff7a43c62"> 3155</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a462dc407ab8842a5759cc3294d0e5e53"> 3156</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e326f7a81bf08e91dba206f118636af"> 3157</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1920a4b41378f01f6feb9dbfd94cc670"> 3158</a></span><span class="preprocessor">#define M33_NVIC_IPR12_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment">// Register    : M33_NVIC_IPR13</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac854be9b7bd694469cd9256c05d65e0b"> 3162</a></span><span class="preprocessor">#define M33_NVIC_IPR13_OFFSET _u(0x0000e434)</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a54d6e7b0ad4985fe200177e24c239524"> 3163</a></span><span class="preprocessor">#define M33_NVIC_IPR13_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9526d9c60f80890a61d8d1d4c29f2a41"> 3164</a></span><span class="preprocessor">#define M33_NVIC_IPR13_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span><span class="comment">// Field       : M33_NVIC_IPR13_PRI_N3</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab44ff35f17d929e507aa22be989ff0f6"> 3169</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1db3476c4167847ba13cdeec14a6bde1"> 3170</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b739b9728a2f1b99f41a73c1696d35d"> 3171</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a668056f7fea4af65c62171f42f89dc01"> 3172</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a508435e273962ff265c1cdd1ab88d90c"> 3173</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="comment">// Field       : M33_NVIC_IPR13_PRI_N2</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69176efac2b3377d60a39190e74f3603"> 3178</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab27b3db766e52dc5b7bd9563fff21e38"> 3179</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac09e059b357ad98391a434b1d2b9d967"> 3180</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a33d42399cf237f99769498ff8d99cb66"> 3181</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90744848b9f2268d7b622a694ea9a6cb"> 3182</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="comment">// Field       : M33_NVIC_IPR13_PRI_N1</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac325cd4c14cdd8bef175c981fd66ff72"> 3187</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac4d41184845d7d393c91a0e7e2258fed"> 3188</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6cc0a367d3867ba0cc77c98371ecca5"> 3189</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d330cb9c5c9762bb2fcecd75fcb4165"> 3190</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1965a02f82f3d3fc83916ae8ec85c980"> 3191</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="comment">// Field       : M33_NVIC_IPR13_PRI_N0</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adaa0d7892739ec954e84a1f7f8fa0915"> 3196</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a37df50abc03418a96cc177e3b671da31"> 3197</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac976ef34bb7e02f5db596ae227d13383"> 3198</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7dfc4b0bf47051331e8818b1ca52bb16"> 3199</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abec345cb3b0890f1467468deeeac61bf"> 3200</a></span><span class="preprocessor">#define M33_NVIC_IPR13_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="comment">// Register    : M33_NVIC_IPR14</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab0c9786eb7b46e7a141003eb1b34fed2"> 3204</a></span><span class="preprocessor">#define M33_NVIC_IPR14_OFFSET _u(0x0000e438)</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41050a5f2f5b824aad52914b0f93fbbd"> 3205</a></span><span class="preprocessor">#define M33_NVIC_IPR14_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3acd6ab5e7c70d32a9a9a7ddc38ff531"> 3206</a></span><span class="preprocessor">#define M33_NVIC_IPR14_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span><span class="comment">// Field       : M33_NVIC_IPR14_PRI_N3</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a048bdba0f334a204faaa59e74782abc9"> 3211</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92891a2d7ae4c37ba5a54a3bb7e9e8e8"> 3212</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9394e33ecbc9a0ae44465f74093a93a7"> 3213</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acd96b2fecd07eb0ea3fa7196c5312c10"> 3214</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a46e424b27938248921c517412001e2b6"> 3215</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="comment">// Field       : M33_NVIC_IPR14_PRI_N2</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae27af89d0aa828b21631fafd811ec25b"> 3220</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a52beae003fa3d76f6f8c8e0d203b4917"> 3221</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ff77c4d9df8fece6fa1c184b557a68b"> 3222</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae479d1b9f191919efcb78f2177047d69"> 3223</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a64005cbd3de4534ce8885911aabb1dfb"> 3224</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="comment">// Field       : M33_NVIC_IPR14_PRI_N1</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab42f0ee880fa62ad280625e10338e3d9"> 3229</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f645fff1a54cc2165c7cacbd0694f8f"> 3230</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa01242aada0090154b855c705d5fbce"> 3231</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2cd90d610cd2e674a1a53078bf7aa604"> 3232</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f04c1aa6124edd42bf276fd651a42a9"> 3233</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment">// Field       : M33_NVIC_IPR14_PRI_N0</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e8b9b7dca778c330de3a683f00a85d8"> 3238</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2701853195ec377551441cf0bcde740"> 3239</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7bba77150e811d74680a65de8931f1cf"> 3240</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8405343917cedb74c0acc6a39592449b"> 3241</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a52f8924c4864ed2fca0ecc8b9407d390"> 3242</a></span><span class="preprocessor">#define M33_NVIC_IPR14_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="comment">// Register    : M33_NVIC_IPR15</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="comment">// Description : Sets or reads interrupt priorities</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1a93102091bc8bbb23c0358853ed3d5c"> 3246</a></span><span class="preprocessor">#define M33_NVIC_IPR15_OFFSET _u(0x0000e43c)</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae8e64a5a1643ace942b92f8fe1161dab"> 3247</a></span><span class="preprocessor">#define M33_NVIC_IPR15_BITS   _u(0xf0f0f0f0)</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a745a24de4e6c0d27e533bc62a9c275df"> 3248</a></span><span class="preprocessor">#define M33_NVIC_IPR15_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="comment">// Field       : M33_NVIC_IPR15_PRI_N3</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+3,</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a807645a8bf1ff261e5cb020cf0e2307e"> 3253</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afbef5f7bda3cd15416105a1685975d4d"> 3254</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N3_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0746cea745dff1888e90329fa824445a"> 3255</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N3_MSB    _u(31)</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb60a826535a9255b3347a1e067af514"> 3256</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N3_LSB    _u(28)</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d90cd0c87390bbfcaa98a21e6c9687f"> 3257</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment">// Field       : M33_NVIC_IPR15_PRI_N2</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+2,</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae25c1aa51b9c008d37b9fef3927e2c33"> 3262</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa4ff06b55a9f4740059fa45f698bd65"> 3263</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N2_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3dd6f24633aa5422fdeee22139b5bad7"> 3264</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N2_MSB    _u(23)</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61c915b82aa0c1b38c069972f63e7161"> 3265</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N2_LSB    _u(20)</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae22d36fad399e67ff5f1cdb92411f7b6"> 3266</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="comment">// Field       : M33_NVIC_IPR15_PRI_N1</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+1,</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae452be34bb0e5b0ed96cef23660b1939"> 3271</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15b31cc84212ed8fdce3b6f7c4cad8ce"> 3272</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa0e6582bef038d62a8b0a1aebcbe78a"> 3273</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N1_MSB    _u(15)</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a0a4eff99fa0cb27972d473943206c4"> 3274</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N1_LSB    _u(12)</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83bbf09b348f141d57692533f843fa64"> 3275</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="comment">// Field       : M33_NVIC_IPR15_PRI_N0</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="comment">// Description : For register NVIC_IPRn, the priority of interrupt number 4*n+0,</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="comment">//               or RES0 if the PE does not implement this interrupt</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1375abd681739ee04923499ec952f739"> 3280</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9ccf1f4f2557786ffdc131478f305bae"> 3281</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7a09c9086fe72c422d655f01f11b2aab"> 3282</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N0_MSB    _u(7)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa97dbe4e94470c3dde8a6a365ee4c4b8"> 3283</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N0_LSB    _u(4)</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc575837a73574a1fb61342664c551f8"> 3284</a></span><span class="preprocessor">#define M33_NVIC_IPR15_PRI_N0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="comment">// Register    : M33_CPUID</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="comment">// Description : Provides identification information for the PE, including an</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="comment">//               implementer code for the device and a device ID number</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ba2dd5d23bac984ac7d4db1d4a3ce7c"> 3289</a></span><span class="preprocessor">#define M33_CPUID_OFFSET _u(0x0000ed00)</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7a1b53ac881ce27cac0eaf13922f6bcc"> 3290</a></span><span class="preprocessor">#define M33_CPUID_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a54b863218819203e654e92530d56e061"> 3291</a></span><span class="preprocessor">#define M33_CPUID_RESET  _u(0x411fd210)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment">// Field       : M33_CPUID_IMPLEMENTER</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment">// Description : This field must hold an implementer code that has been assigned</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment">//               by ARM</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6629c096cf9a15e459e12138733c5ff0"> 3296</a></span><span class="preprocessor">#define M33_CPUID_IMPLEMENTER_RESET  _u(0x41)</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6474ff5951a16d578ee9851f6c2f4b03"> 3297</a></span><span class="preprocessor">#define M33_CPUID_IMPLEMENTER_BITS   _u(0xff000000)</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a632da0649eec77a87259b91e688e63dd"> 3298</a></span><span class="preprocessor">#define M33_CPUID_IMPLEMENTER_MSB    _u(31)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adbbb681e918b81a79f6de58dcbb8d814"> 3299</a></span><span class="preprocessor">#define M33_CPUID_IMPLEMENTER_LSB    _u(24)</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a640617daceb82e0fb95077ef61d067"> 3300</a></span><span class="preprocessor">#define M33_CPUID_IMPLEMENTER_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="comment">// Field       : M33_CPUID_VARIANT</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="comment">// Description : IMPLEMENTATION DEFINED variant number. Typically, this field is</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="comment">//               used to distinguish between different product variants, or</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="comment">//               major revisions of a product</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf98f630b5f2f7f9e45079db43ee7afa"> 3306</a></span><span class="preprocessor">#define M33_CPUID_VARIANT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a5b1541dd28754875f1763b4689d1fb"> 3307</a></span><span class="preprocessor">#define M33_CPUID_VARIANT_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a59666626af39c98f3764678a9ee94ded"> 3308</a></span><span class="preprocessor">#define M33_CPUID_VARIANT_MSB    _u(23)</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14d0a24f5adc79a7b57030c19b621e2b"> 3309</a></span><span class="preprocessor">#define M33_CPUID_VARIANT_LSB    _u(20)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaeccb1fc0ab8ed7529f86f2124edd83e"> 3310</a></span><span class="preprocessor">#define M33_CPUID_VARIANT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="comment">// Field       : M33_CPUID_ARCHITECTURE</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="comment">// Description : Defines the Architecture implemented by the PE</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7a77619012f91dd3ea5161e85f955850"> 3314</a></span><span class="preprocessor">#define M33_CPUID_ARCHITECTURE_RESET  _u(0xf)</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b79ecd809ac990dca57f4ff12612733"> 3315</a></span><span class="preprocessor">#define M33_CPUID_ARCHITECTURE_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0e5bc245c50bec1b8eba08bbe259342"> 3316</a></span><span class="preprocessor">#define M33_CPUID_ARCHITECTURE_MSB    _u(19)</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab0f97a3cdd455868c475fd43705d3733"> 3317</a></span><span class="preprocessor">#define M33_CPUID_ARCHITECTURE_LSB    _u(16)</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9c1bc4fdae8a04b0df6505b88945f495"> 3318</a></span><span class="preprocessor">#define M33_CPUID_ARCHITECTURE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><span class="comment">// Field       : M33_CPUID_PARTNO</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="comment">// Description : IMPLEMENTATION DEFINED primary part number for the device</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a96c2ca058bb9b91423c42db7692ff1e3"> 3322</a></span><span class="preprocessor">#define M33_CPUID_PARTNO_RESET  _u(0xd21)</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4e1e6c16adebccfd9fc41157749e490"> 3323</a></span><span class="preprocessor">#define M33_CPUID_PARTNO_BITS   _u(0x0000fff0)</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acede606500a2a8e2a182f24aac36724f"> 3324</a></span><span class="preprocessor">#define M33_CPUID_PARTNO_MSB    _u(15)</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a771e07a1b1c3fd417a55bf548ce87124"> 3325</a></span><span class="preprocessor">#define M33_CPUID_PARTNO_LSB    _u(4)</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a306853471c1f1171eebdbf393ea59aca"> 3326</a></span><span class="preprocessor">#define M33_CPUID_PARTNO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="comment">// Field       : M33_CPUID_REVISION</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="comment">// Description : IMPLEMENTATION DEFINED revision number for the device</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a53c4289c5b44f008ed747d34ba165d19"> 3330</a></span><span class="preprocessor">#define M33_CPUID_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01460eaabf59ed8c34a661ffbc05e985"> 3331</a></span><span class="preprocessor">#define M33_CPUID_REVISION_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47b8badf4d88793a32a8fc06c3b2f764"> 3332</a></span><span class="preprocessor">#define M33_CPUID_REVISION_MSB    _u(3)</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#affd91cb76fd33a4aadb8eea6bcf16314"> 3333</a></span><span class="preprocessor">#define M33_CPUID_REVISION_LSB    _u(0)</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e3ef3d177b84d51ce1e711ca00cf5bb"> 3334</a></span><span class="preprocessor">#define M33_CPUID_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment">// Register    : M33_ICSR</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="comment">// Description : Controls and provides status information for NMI, PendSV,</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="comment">//               SysTick and interrupts</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7fa8a476ff18d0fcc58d33df3c4dc47"> 3339</a></span><span class="preprocessor">#define M33_ICSR_OFFSET _u(0x0000ed04)</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a196549326c651be7805e40adccdf9ab6"> 3340</a></span><span class="preprocessor">#define M33_ICSR_BITS   _u(0xdfdff9ff)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a85555fca06b90b48bff80bc687abaff3"> 3341</a></span><span class="preprocessor">#define M33_ICSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><span class="comment">// Field       : M33_ICSR_PENDNMISET</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span><span class="comment">// Description : Indicates whether the NMI exception is pending</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91a9f299f066e1b0f590f20d21258e4f"> 3345</a></span><span class="preprocessor">#define M33_ICSR_PENDNMISET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8790472955c3d5d8760352dcc3f965a0"> 3346</a></span><span class="preprocessor">#define M33_ICSR_PENDNMISET_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8fc4f5f9bc2a332c8aba4d141baaa29d"> 3347</a></span><span class="preprocessor">#define M33_ICSR_PENDNMISET_MSB    _u(31)</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5cc1899312f5c98ec837e52ed4d62dab"> 3348</a></span><span class="preprocessor">#define M33_ICSR_PENDNMISET_LSB    _u(31)</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61a3112f008f04e3a0ebf5e79b0d0f3f"> 3349</a></span><span class="preprocessor">#define M33_ICSR_PENDNMISET_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span><span class="comment">// Field       : M33_ICSR_PENDNMICLR</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span><span class="comment">// Description : Allows the NMI exception pend state to be cleared</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad0d6c13050cff5b90da9d4d14d23b1ca"> 3353</a></span><span class="preprocessor">#define M33_ICSR_PENDNMICLR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a830e104e0d27dde05b7f0839d6e32153"> 3354</a></span><span class="preprocessor">#define M33_ICSR_PENDNMICLR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3da5c8f0c4bab287676f29eca92f2ad3"> 3355</a></span><span class="preprocessor">#define M33_ICSR_PENDNMICLR_MSB    _u(30)</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa7077cbf264541da2f2867df8a98fe9d"> 3356</a></span><span class="preprocessor">#define M33_ICSR_PENDNMICLR_LSB    _u(30)</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aedac2fc9922debd6a6b82c1d1498ac0f"> 3357</a></span><span class="preprocessor">#define M33_ICSR_PENDNMICLR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment">// Field       : M33_ICSR_PENDSVSET</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="comment">// Description : Indicates whether the PendSV `FTSSS exception is pending</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a18818f9edd7aa55b83d88b80b30f51"> 3361</a></span><span class="preprocessor">#define M33_ICSR_PENDSVSET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a78742fa7abce61c09cd3c8621facd85a"> 3362</a></span><span class="preprocessor">#define M33_ICSR_PENDSVSET_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a28bd2a8cc1c2d6fbff192e0d2ff348d4"> 3363</a></span><span class="preprocessor">#define M33_ICSR_PENDSVSET_MSB    _u(28)</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aafca3556f4b0f1486fc5331054499a1e"> 3364</a></span><span class="preprocessor">#define M33_ICSR_PENDSVSET_LSB    _u(28)</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21a7444506e5b75697dd5a566c1f73f5"> 3365</a></span><span class="preprocessor">#define M33_ICSR_PENDSVSET_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="comment">// Field       : M33_ICSR_PENDSVCLR</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="comment">// Description : Allows the PendSV exception pend state to be cleared `FTSSS</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a314f0080c9ca4ce57ac101108108fe81"> 3369</a></span><span class="preprocessor">#define M33_ICSR_PENDSVCLR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae8d06c687fec161ea480e1f9fb299c28"> 3370</a></span><span class="preprocessor">#define M33_ICSR_PENDSVCLR_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5cc6ad2b6209c73218df9a4d0923d39"> 3371</a></span><span class="preprocessor">#define M33_ICSR_PENDSVCLR_MSB    _u(27)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a220edbeea49d8b66af8ec4df15658397"> 3372</a></span><span class="preprocessor">#define M33_ICSR_PENDSVCLR_LSB    _u(27)</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7578b567621c7673eb56dacfa83067f1"> 3373</a></span><span class="preprocessor">#define M33_ICSR_PENDSVCLR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="comment">// Field       : M33_ICSR_PENDSTSET</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="comment">// Description : Indicates whether the SysTick `FTSSS exception is pending</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9759a1b6728ea7fe47f44ace2de95681"> 3377</a></span><span class="preprocessor">#define M33_ICSR_PENDSTSET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a39ef0e4236533130ea0de63eaa40ef40"> 3378</a></span><span class="preprocessor">#define M33_ICSR_PENDSTSET_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a87eaee5773a7167a77aaef0c75667520"> 3379</a></span><span class="preprocessor">#define M33_ICSR_PENDSTSET_MSB    _u(26)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69f25dc1120c2610291d1bec2577d122"> 3380</a></span><span class="preprocessor">#define M33_ICSR_PENDSTSET_LSB    _u(26)</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6ff630068c02387315ee8096f484b75"> 3381</a></span><span class="preprocessor">#define M33_ICSR_PENDSTSET_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="comment">// Field       : M33_ICSR_PENDSTCLR</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="comment">// Description : Allows the SysTick exception pend state to be cleared `FTSSS</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a315a991895726a04861f9bee64f98a22"> 3385</a></span><span class="preprocessor">#define M33_ICSR_PENDSTCLR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6fd8b5332ef6e24683baeae44cff5026"> 3386</a></span><span class="preprocessor">#define M33_ICSR_PENDSTCLR_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a0bd7e11b2dbdaac129b9876cb389a0"> 3387</a></span><span class="preprocessor">#define M33_ICSR_PENDSTCLR_MSB    _u(25)</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a86c0c27a8eabb5cb46ffa9d5645eaaeb"> 3388</a></span><span class="preprocessor">#define M33_ICSR_PENDSTCLR_LSB    _u(25)</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a62b4e021d6ff728998f56f04ef18c7ae"> 3389</a></span><span class="preprocessor">#define M33_ICSR_PENDSTCLR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="comment">// Field       : M33_ICSR_STTNS</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span><span class="comment">// Description : Controls whether in a single SysTick implementation, the</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="comment">//               SysTick is Secure or Non-secure</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc64af5072579a4733e9a0712d89feca"> 3394</a></span><span class="preprocessor">#define M33_ICSR_STTNS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d1d5eb2373ec9a7247bc722b916b51d"> 3395</a></span><span class="preprocessor">#define M33_ICSR_STTNS_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8783e638466c95c6db17a383a2e1a3b3"> 3396</a></span><span class="preprocessor">#define M33_ICSR_STTNS_MSB    _u(24)</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb9cc910fdc495e7e38a1fd110008735"> 3397</a></span><span class="preprocessor">#define M33_ICSR_STTNS_LSB    _u(24)</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a147d42400d454f7956dbbc8f5d3c967b"> 3398</a></span><span class="preprocessor">#define M33_ICSR_STTNS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment">// Field       : M33_ICSR_ISRPREEMPT</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="comment">// Description : Indicates whether a pending exception will be serviced on exit</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><span class="comment">//               from debug halt state</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74357879a9d7072ddf434ac477a4b91a"> 3403</a></span><span class="preprocessor">#define M33_ICSR_ISRPREEMPT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad5ac4215efca3be706cedf6e3117261c"> 3404</a></span><span class="preprocessor">#define M33_ICSR_ISRPREEMPT_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7148abd2502bda0f91b2a8d2163bd686"> 3405</a></span><span class="preprocessor">#define M33_ICSR_ISRPREEMPT_MSB    _u(23)</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a702e9c4f5c21dcc366b7a6995b3c8ada"> 3406</a></span><span class="preprocessor">#define M33_ICSR_ISRPREEMPT_LSB    _u(23)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acdfa4cd33ad079f74c851ef6dd6daf85"> 3407</a></span><span class="preprocessor">#define M33_ICSR_ISRPREEMPT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="comment">// Field       : M33_ICSR_ISRPENDING</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="comment">// Description : Indicates whether an external interrupt, generated by the NVIC,</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="comment">//               is pending</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a125709aa927e63f60cb7f77380f97036"> 3412</a></span><span class="preprocessor">#define M33_ICSR_ISRPENDING_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e20ea2957099b03690d8fcb9103425d"> 3413</a></span><span class="preprocessor">#define M33_ICSR_ISRPENDING_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa2b12fd0ccb1d81db318130d255514ce"> 3414</a></span><span class="preprocessor">#define M33_ICSR_ISRPENDING_MSB    _u(22)</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8cd555a4b2716d092fb92d17392d3fc"> 3415</a></span><span class="preprocessor">#define M33_ICSR_ISRPENDING_LSB    _u(22)</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a52bb78d6874fae4f160013c82ba1a1f8"> 3416</a></span><span class="preprocessor">#define M33_ICSR_ISRPENDING_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment">// Field       : M33_ICSR_VECTPENDING</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span><span class="comment">// Description : The exception number of the highest priority pending and</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span><span class="comment">//               enabled interrupt</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae9c47e13ac192a48ba8f8daa63843a53"> 3421</a></span><span class="preprocessor">#define M33_ICSR_VECTPENDING_RESET  _u(0x000)</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03ec97eb04bf137852537533abaa5415"> 3422</a></span><span class="preprocessor">#define M33_ICSR_VECTPENDING_BITS   _u(0x001ff000)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a285eff8de4e2eb7c7586cfee7513fc9d"> 3423</a></span><span class="preprocessor">#define M33_ICSR_VECTPENDING_MSB    _u(20)</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af34ca7b7da1c71fb444fd6748e0d90ca"> 3424</a></span><span class="preprocessor">#define M33_ICSR_VECTPENDING_LSB    _u(12)</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae7e9fa32ea6e802aeec0bfe7e0d0aa56"> 3425</a></span><span class="preprocessor">#define M33_ICSR_VECTPENDING_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="comment">// Field       : M33_ICSR_RETTOBASE</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span><span class="comment">// Description : In Handler mode, indicates whether there is more than one</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span><span class="comment">//               active exception</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92751c3d3ba9993a0120d400266d4c7c"> 3430</a></span><span class="preprocessor">#define M33_ICSR_RETTOBASE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d0934860c85adfc897d5a5384a77fcb"> 3431</a></span><span class="preprocessor">#define M33_ICSR_RETTOBASE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa28d7ef0e7d8fc066f290f2c88492393"> 3432</a></span><span class="preprocessor">#define M33_ICSR_RETTOBASE_MSB    _u(11)</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4224a8d2942fe540472372d3df291c5e"> 3433</a></span><span class="preprocessor">#define M33_ICSR_RETTOBASE_LSB    _u(11)</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef5346d9bfa4ba2faf4a04ae4c191b4c"> 3434</a></span><span class="preprocessor">#define M33_ICSR_RETTOBASE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="comment">// Field       : M33_ICSR_VECTACTIVE</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="comment">// Description : The exception number of the current executing exception</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2542e85dedfb1c26cffee9e020064f65"> 3438</a></span><span class="preprocessor">#define M33_ICSR_VECTACTIVE_RESET  _u(0x000)</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24b135187546569ce7585bc306053def"> 3439</a></span><span class="preprocessor">#define M33_ICSR_VECTACTIVE_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa7bcbcaa7703216e6f6b3498faee64bb"> 3440</a></span><span class="preprocessor">#define M33_ICSR_VECTACTIVE_MSB    _u(8)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae8943080a63529212897cb87a8f2b410"> 3441</a></span><span class="preprocessor">#define M33_ICSR_VECTACTIVE_LSB    _u(0)</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7065d8cd6f31e3251e9ebe33e7d3a9b"> 3442</a></span><span class="preprocessor">#define M33_ICSR_VECTACTIVE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment">// Register    : M33_VTOR</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment">// Description : The VTOR indicates the offset of the vector table base address</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span><span class="comment">//               from memory address 0x00000000.</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e7e1b963cd4649915450c52d8372907"> 3447</a></span><span class="preprocessor">#define M33_VTOR_OFFSET _u(0x0000ed08)</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11f0998b31f65b6b3f23830d4e01aa37"> 3448</a></span><span class="preprocessor">#define M33_VTOR_BITS   _u(0xffffff80)</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a141f694aa65746584d899e728b6fb7f7"> 3449</a></span><span class="preprocessor">#define M33_VTOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span><span class="comment">// Field       : M33_VTOR_TBLOFF</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="comment">// Description : Vector table base offset field. It contains bits[31:7] of the</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span><span class="comment">//               offset of the table base from the bottom of the memory map.</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae74f778d351b304d7e1960cc2631a8e9"> 3454</a></span><span class="preprocessor">#define M33_VTOR_TBLOFF_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6284b3b733a183ed07adc60ebc85b63e"> 3455</a></span><span class="preprocessor">#define M33_VTOR_TBLOFF_BITS   _u(0xffffff80)</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11ce85a40690911661a7513efecd6053"> 3456</a></span><span class="preprocessor">#define M33_VTOR_TBLOFF_MSB    _u(31)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a64f3c973cabb5f9f46ffd363a474f27b"> 3457</a></span><span class="preprocessor">#define M33_VTOR_TBLOFF_LSB    _u(7)</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a46260ce9aeabf9b38076bbdd7027a266"> 3458</a></span><span class="preprocessor">#define M33_VTOR_TBLOFF_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="comment">// Register    : M33_AIRCR</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span><span class="comment">// Description : Use the Application Interrupt and Reset Control Register to:</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="comment">//               determine data endianness, clear all active state information</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><span class="comment">//               from debug halt mode, request a system reset.</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c4c4944d77d80506bccb8c71208d3bb"> 3464</a></span><span class="preprocessor">#define M33_AIRCR_OFFSET _u(0x0000ed0c)</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a26739966c6bd0314be062920ee4ab7c6"> 3465</a></span><span class="preprocessor">#define M33_AIRCR_BITS   _u(0xffffe70e)</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d019625e26ffe90819fd4497c7d3ad3"> 3466</a></span><span class="preprocessor">#define M33_AIRCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="comment">// Field       : M33_AIRCR_VECTKEY</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><span class="comment">// Description : Register key:</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span><span class="comment">//               Reads as Unknown</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="comment">//               On writes, write 0x05FA to VECTKEY, otherwise the write is</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span><span class="comment">//               ignored.</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a81b9a1584736c0cf2c65990734505853"> 3473</a></span><span class="preprocessor">#define M33_AIRCR_VECTKEY_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a012112ba3dd9e15d3733966e345e683d"> 3474</a></span><span class="preprocessor">#define M33_AIRCR_VECTKEY_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b49ead137cc477102c8c81423a7375a"> 3475</a></span><span class="preprocessor">#define M33_AIRCR_VECTKEY_MSB    _u(31)</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae95b24aa13f10a38d5ba4ed1e171de7d"> 3476</a></span><span class="preprocessor">#define M33_AIRCR_VECTKEY_LSB    _u(16)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92f44c3458634dd9578e7bb099203f1f"> 3477</a></span><span class="preprocessor">#define M33_AIRCR_VECTKEY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment">// Field       : M33_AIRCR_ENDIANESS</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment">// Description : Data endianness implemented:</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="comment">//               0 = Little-endian.</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a17b78faafe1a46f76989ba902f78212b"> 3482</a></span><span class="preprocessor">#define M33_AIRCR_ENDIANESS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41c37b560279647fb0df970f43addffc"> 3483</a></span><span class="preprocessor">#define M33_AIRCR_ENDIANESS_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad64a2f2ba77db640093ced9ede29dfdc"> 3484</a></span><span class="preprocessor">#define M33_AIRCR_ENDIANESS_MSB    _u(15)</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a43ab9330da0c4497211f24f9d11481d9"> 3485</a></span><span class="preprocessor">#define M33_AIRCR_ENDIANESS_LSB    _u(15)</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a34e1940c3d4b9c8c2b9f0bcb294587e6"> 3486</a></span><span class="preprocessor">#define M33_AIRCR_ENDIANESS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="comment">// Field       : M33_AIRCR_PRIS</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="comment">// Description : Prioritize Secure exceptions. The value of this bit defines</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="comment">//               whether Secure exception priority boosting is enabled.</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span><span class="comment">//               0  Priority ranges of Secure and Non-secure exceptions are</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="comment">//               identical.</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span><span class="comment">//               1  Non-secure exceptions are de-prioritized.</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adc10f17c32a5f0c478d80f6d4852c26a"> 3494</a></span><span class="preprocessor">#define M33_AIRCR_PRIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a368434ec86d661dd4b13066e1c535b44"> 3495</a></span><span class="preprocessor">#define M33_AIRCR_PRIS_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a024a6f1ccf694b1da00efcb269b5d806"> 3496</a></span><span class="preprocessor">#define M33_AIRCR_PRIS_MSB    _u(14)</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a33b322e04366fa2f4402c5bff7ab56cc"> 3497</a></span><span class="preprocessor">#define M33_AIRCR_PRIS_LSB    _u(14)</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38eaabb31199e3488bde565873a57325"> 3498</a></span><span class="preprocessor">#define M33_AIRCR_PRIS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment">// Field       : M33_AIRCR_BFHFNMINS</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="comment">// Description : BusFault, HardFault, and NMI Non-secure enable.</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="comment">//               0  BusFault, HardFault, and NMI are Secure.</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><span class="comment">//               1  BusFault and NMI are Non-secure and exceptions can target</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span><span class="comment">//               Non-secure HardFault.</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e2e5dc8b484217628594cfeeba85cdd"> 3505</a></span><span class="preprocessor">#define M33_AIRCR_BFHFNMINS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41ee46033872872b6c2f15b713e20d02"> 3506</a></span><span class="preprocessor">#define M33_AIRCR_BFHFNMINS_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a832d839d2a16d1a00de4650d8164eb"> 3507</a></span><span class="preprocessor">#define M33_AIRCR_BFHFNMINS_MSB    _u(13)</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2fedb83209edc3df94fa00fb67900a50"> 3508</a></span><span class="preprocessor">#define M33_AIRCR_BFHFNMINS_LSB    _u(13)</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73dd02b6ec296b09aba7fa4d3bcfac50"> 3509</a></span><span class="preprocessor">#define M33_AIRCR_BFHFNMINS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><span class="comment">// Field       : M33_AIRCR_PRIGROUP</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="comment">// Description : Interrupt priority grouping field. This field determines the</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span><span class="comment">//               split of group priority from subpriority.</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="comment">//               See https://developer.arm.com/documentation/100235/0004/the-</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="comment">//               cortex-m33-peripherals/system-control-block/application-</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="comment">//               interrupt-and-reset-control-register?lang=en</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9343d0f00b7feb9a7a007f840331523d"> 3517</a></span><span class="preprocessor">#define M33_AIRCR_PRIGROUP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8188b8ae0a80e9820b500c3f00cb8bd"> 3518</a></span><span class="preprocessor">#define M33_AIRCR_PRIGROUP_BITS   _u(0x00000700)</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09022756633e5e99707ccd311ff29cc9"> 3519</a></span><span class="preprocessor">#define M33_AIRCR_PRIGROUP_MSB    _u(10)</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4baa8bbc7932a531e3cd50f9c604451b"> 3520</a></span><span class="preprocessor">#define M33_AIRCR_PRIGROUP_LSB    _u(8)</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5aaf55fec39e3458b6d4713e8294708e"> 3521</a></span><span class="preprocessor">#define M33_AIRCR_PRIGROUP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span><span class="comment">// Field       : M33_AIRCR_SYSRESETREQS</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span><span class="comment">// Description : System reset request, Secure state only.</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="comment">//               0  SYSRESETREQ functionality is available to both Security</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span><span class="comment">//               states.</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span><span class="comment">//               1 SYSRESETREQ functionality is only available to Secure state.</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac23fcd01ca70b98dc0f2a1a300154613"> 3528</a></span><span class="preprocessor">#define M33_AIRCR_SYSRESETREQS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8a1d4aa4bba93f5ec1c0dda3ba3c57c5"> 3529</a></span><span class="preprocessor">#define M33_AIRCR_SYSRESETREQS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af51e8d6aeea0ffcdf6ec3a61a0c4371b"> 3530</a></span><span class="preprocessor">#define M33_AIRCR_SYSRESETREQS_MSB    _u(3)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a436f35c5d9854e948639bb0abdfbe723"> 3531</a></span><span class="preprocessor">#define M33_AIRCR_SYSRESETREQS_LSB    _u(3)</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c4700d900caaeb3f6fc1fdf6e40083a"> 3532</a></span><span class="preprocessor">#define M33_AIRCR_SYSRESETREQS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span><span class="comment">// Field       : M33_AIRCR_SYSRESETREQ</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="comment">// Description : Writing 1 to this bit causes the SYSRESETREQ signal to the</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment">//               outer system to be asserted to request a reset. The intention</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="comment">//               is to force a large system reset of all major components except</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><span class="comment">//               for debug. The C_HALT bit in the DHCSR is cleared as a result</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span><span class="comment">//               of the system reset requested. The debugger does not lose</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span><span class="comment">//               contact with the device.</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1eb128ed7b53498d088a7b34305ea0d"> 3541</a></span><span class="preprocessor">#define M33_AIRCR_SYSRESETREQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2b47bf63794b12c75640edf1c72aa927"> 3542</a></span><span class="preprocessor">#define M33_AIRCR_SYSRESETREQ_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3690ab4b39f191eb2851b6c6d09b6210"> 3543</a></span><span class="preprocessor">#define M33_AIRCR_SYSRESETREQ_MSB    _u(2)</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1158e21013470d1039e51c0348b46ddd"> 3544</a></span><span class="preprocessor">#define M33_AIRCR_SYSRESETREQ_LSB    _u(2)</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77d61f9b4bd0661549602175e3ac53d0"> 3545</a></span><span class="preprocessor">#define M33_AIRCR_SYSRESETREQ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span><span class="comment">// Field       : M33_AIRCR_VECTCLRACTIVE</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="comment">// Description : Clears all active state information for fixed and configurable</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="comment">//               exceptions. This bit: is self-clearing, can only be set by the</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="comment">//               DAP when the core is halted.  When set: clears all active</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span><span class="comment">//               exception status of the processor, forces a return to Thread</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="comment">//               mode, forces an IPSR of 0. A debugger must re-initialize the</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span><span class="comment">//               stack.</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aee7257242954a8e27c3c88eae0509478"> 3554</a></span><span class="preprocessor">#define M33_AIRCR_VECTCLRACTIVE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abefa17d192ca9ccd9cc91c978c9c2f82"> 3555</a></span><span class="preprocessor">#define M33_AIRCR_VECTCLRACTIVE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#addd50ea889c7bbb537bde321eecb9f83"> 3556</a></span><span class="preprocessor">#define M33_AIRCR_VECTCLRACTIVE_MSB    _u(1)</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2b36fa477e661c1e700d02e287bf8e34"> 3557</a></span><span class="preprocessor">#define M33_AIRCR_VECTCLRACTIVE_LSB    _u(1)</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae31f1188ef1135d4dc369743a1fa61e7"> 3558</a></span><span class="preprocessor">#define M33_AIRCR_VECTCLRACTIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="comment">// Register    : M33_SCR</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="comment">// Description : System Control Register. Use the System Control Register for</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><span class="comment">//               power-management functions: signal to the system when the</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span><span class="comment">//               processor can enter a low power state, control how the</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span><span class="comment">//               processor enters and exits low power states.</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af65f316f76e6c3bc651aa8c1da42c528"> 3565</a></span><span class="preprocessor">#define M33_SCR_OFFSET _u(0x0000ed10)</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6275bef033820e1fdd07903441b199e1"> 3566</a></span><span class="preprocessor">#define M33_SCR_BITS   _u(0x0000001e)</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a22219462c24ecda56d748b6b835d34b2"> 3567</a></span><span class="preprocessor">#define M33_SCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="comment">// Field       : M33_SCR_SEVONPEND</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="comment">// Description : Send Event on Pending bit:</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="comment">//               0 = Only enabled interrupts or events can wakeup the processor,</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="comment">//               disabled interrupts are excluded.</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="comment">//               1 = Enabled events and all interrupts, including disabled</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span><span class="comment">//               interrupts, can wakeup the processor.</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span><span class="comment">//               When an event or interrupt becomes pending, the event signal</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span><span class="comment">//               wakes up the processor from WFE. If the</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><span class="comment">//               processor is not waiting for an event, the event is registered</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="comment">//               and affects the next WFE.</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span><span class="comment">//               The processor also wakes up on execution of an SEV instruction</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span><span class="comment">//               or an external event.</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af498a7455bf968ec5af341852c8dbfc5"> 3581</a></span><span class="preprocessor">#define M33_SCR_SEVONPEND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a52ec533327a470043dc6fd248ff26994"> 3582</a></span><span class="preprocessor">#define M33_SCR_SEVONPEND_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a390258b5ef0cb756e4ee2954293d73e7"> 3583</a></span><span class="preprocessor">#define M33_SCR_SEVONPEND_MSB    _u(4)</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ed49058c99c3962ad6d45de34668970"> 3584</a></span><span class="preprocessor">#define M33_SCR_SEVONPEND_LSB    _u(4)</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8cf6a063eb7f471e0176df520fcc1c3b"> 3585</a></span><span class="preprocessor">#define M33_SCR_SEVONPEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><span class="comment">// Field       : M33_SCR_SLEEPDEEPS</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="comment">// Description : 0 SLEEPDEEP is available to both security states</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span><span class="comment">//               1 SLEEPDEEP is only available to Secure state</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7cd41146a979c59c42c87febb70b2e20"> 3590</a></span><span class="preprocessor">#define M33_SCR_SLEEPDEEPS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5efd99a0be0979073224d2e0a03047b3"> 3591</a></span><span class="preprocessor">#define M33_SCR_SLEEPDEEPS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a88c90f886036a4f1f0750b7a4aa0f910"> 3592</a></span><span class="preprocessor">#define M33_SCR_SLEEPDEEPS_MSB    _u(3)</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5e76eb2935e16d7510ef5122be0d81c"> 3593</a></span><span class="preprocessor">#define M33_SCR_SLEEPDEEPS_LSB    _u(3)</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af201541307eab5f9de9361429f5a34a8"> 3594</a></span><span class="preprocessor">#define M33_SCR_SLEEPDEEPS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="comment">// Field       : M33_SCR_SLEEPDEEP</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span><span class="comment">// Description : Controls whether the processor uses sleep or deep sleep as its</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span><span class="comment">//               low power mode:</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span><span class="comment">//               0 = Sleep.</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span><span class="comment">//               1 = Deep sleep.</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1f1d6c133ef4077c49b082179410521c"> 3601</a></span><span class="preprocessor">#define M33_SCR_SLEEPDEEP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a387b97c01ed0d56377170beffebc2057"> 3602</a></span><span class="preprocessor">#define M33_SCR_SLEEPDEEP_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a98669a659c5e47b31759d13845eb5f60"> 3603</a></span><span class="preprocessor">#define M33_SCR_SLEEPDEEP_MSB    _u(2)</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a96b960a9a23b900a7e2751e5b8e9daf2"> 3604</a></span><span class="preprocessor">#define M33_SCR_SLEEPDEEP_LSB    _u(2)</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a852ec3373a34aac64294072654298897"> 3605</a></span><span class="preprocessor">#define M33_SCR_SLEEPDEEP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span><span class="comment">// Field       : M33_SCR_SLEEPONEXIT</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span><span class="comment">// Description : Indicates sleep-on-exit when returning from Handler mode to</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span><span class="comment">//               Thread mode:</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span><span class="comment">//               0 = Do not sleep when returning to Thread mode.</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="comment">//               1 = Enter sleep, or deep sleep, on return from an ISR to Thread</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span><span class="comment">//               mode.</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><span class="comment">//               Setting this bit to 1 enables an interrupt driven application</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span><span class="comment">//               to avoid returning to an empty main application.</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2ba2dd2db3ef1170edf597e3c660100"> 3615</a></span><span class="preprocessor">#define M33_SCR_SLEEPONEXIT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a96219720455db905188ab2167496fc17"> 3616</a></span><span class="preprocessor">#define M33_SCR_SLEEPONEXIT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae7e9bfda285dc50cb0811f928b8d881f"> 3617</a></span><span class="preprocessor">#define M33_SCR_SLEEPONEXIT_MSB    _u(1)</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9748626ae45e8540c840d78bc455e8a0"> 3618</a></span><span class="preprocessor">#define M33_SCR_SLEEPONEXIT_LSB    _u(1)</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79c74897befd6085e28bc6acab485b2d"> 3619</a></span><span class="preprocessor">#define M33_SCR_SLEEPONEXIT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span><span class="comment">// Register    : M33_CCR</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span><span class="comment">// Description : Sets or returns configuration and control data</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8166a081ca8b0ff5ea75921625ef76c7"> 3623</a></span><span class="preprocessor">#define M33_CCR_OFFSET _u(0x0000ed14)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a34dfb24b6bd8933a4b4aa9533b613272"> 3624</a></span><span class="preprocessor">#define M33_CCR_BITS   _u(0x0007071b)</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5dd2fd0a8366612ac0a45284852c11c6"> 3625</a></span><span class="preprocessor">#define M33_CCR_RESET  _u(0x00000201)</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span><span class="comment">// Field       : M33_CCR_BP</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span><span class="comment">// Description : Enables program flow prediction `FTSSS</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a42d70bb8e669a4ceaa63c98d65eebaa2"> 3629</a></span><span class="preprocessor">#define M33_CCR_BP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a621748de62b1d1f078dfe6c4f5e3d359"> 3630</a></span><span class="preprocessor">#define M33_CCR_BP_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa990c0e4200b16e64553ecad0baff91c"> 3631</a></span><span class="preprocessor">#define M33_CCR_BP_MSB    _u(18)</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a095c6848a15dc4de5f0f6ce8685d0bbf"> 3632</a></span><span class="preprocessor">#define M33_CCR_BP_LSB    _u(18)</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc20826ecc561b90f8baa1b1435ad514"> 3633</a></span><span class="preprocessor">#define M33_CCR_BP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span><span class="comment">// Field       : M33_CCR_IC</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span><span class="comment">// Description : This is a global enable bit for instruction caches in the</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span><span class="comment">//               selected Security state</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8a7a5472c38fe5bfce22204800b19aee"> 3638</a></span><span class="preprocessor">#define M33_CCR_IC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adeb36922f6abf2c87fef07483ce7dd16"> 3639</a></span><span class="preprocessor">#define M33_CCR_IC_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a094bc6787c4233c660c0280d9c0ad40a"> 3640</a></span><span class="preprocessor">#define M33_CCR_IC_MSB    _u(17)</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ac003ba9dfe8788ebb0ab10c0be2211"> 3641</a></span><span class="preprocessor">#define M33_CCR_IC_LSB    _u(17)</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2578e7991f2e08bd0a3e7e4ccc189ef3"> 3642</a></span><span class="preprocessor">#define M33_CCR_IC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span><span class="comment">// Field       : M33_CCR_DC</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="comment">// Description : Enables data caching of all data accesses to Normal memory</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="comment">//               `FTSSS</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae345ecd73c626921ca7c4ea929ebbaab"> 3647</a></span><span class="preprocessor">#define M33_CCR_DC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d1b43b4baa26329c6ec4be078c9c472"> 3648</a></span><span class="preprocessor">#define M33_CCR_DC_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a971947fae7ef2c74a932833caee89de6"> 3649</a></span><span class="preprocessor">#define M33_CCR_DC_MSB    _u(16)</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae264356805194b49c779fce7708fa9da"> 3650</a></span><span class="preprocessor">#define M33_CCR_DC_LSB    _u(16)</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af8205b75c2e147bd1247330de146e869"> 3651</a></span><span class="preprocessor">#define M33_CCR_DC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span><span class="comment">// Field       : M33_CCR_STKOFHFNMIGN</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span><span class="comment">// Description : Controls the effect of a stack limit violation while executing</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span><span class="comment">//               at a requested priority less than 0</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3a475131bb05378cc5a30db5219c39d"> 3656</a></span><span class="preprocessor">#define M33_CCR_STKOFHFNMIGN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae96d54f87c6e2f7c13575b3686000bc2"> 3657</a></span><span class="preprocessor">#define M33_CCR_STKOFHFNMIGN_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae6587c3546b7742e4aeb25d204824511"> 3658</a></span><span class="preprocessor">#define M33_CCR_STKOFHFNMIGN_MSB    _u(10)</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60f0688841912512853e217863018145"> 3659</a></span><span class="preprocessor">#define M33_CCR_STKOFHFNMIGN_LSB    _u(10)</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0cbf38301ea59b8da89e23d97e8fe663"> 3660</a></span><span class="preprocessor">#define M33_CCR_STKOFHFNMIGN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span><span class="comment">// Field       : M33_CCR_RES1</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span><span class="comment">// Description : Reserved, RES1</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a46201523f48cfc1f67a3e6aee917b1a2"> 3664</a></span><span class="preprocessor">#define M33_CCR_RES1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66d59dc773a6ce7f5e3795c201d334d8"> 3665</a></span><span class="preprocessor">#define M33_CCR_RES1_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74ef34646645d4df8f417490ea2f1cbc"> 3666</a></span><span class="preprocessor">#define M33_CCR_RES1_MSB    _u(9)</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7f6c3481ee2e0e62ac0eba0ffc6a2409"> 3667</a></span><span class="preprocessor">#define M33_CCR_RES1_LSB    _u(9)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11ea793817a5d726767adfc2a465da25"> 3668</a></span><span class="preprocessor">#define M33_CCR_RES1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span><span class="comment">// Field       : M33_CCR_BFHFNMIGN</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span><span class="comment">// Description : Determines the effect of precise BusFaults on handlers running</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span><span class="comment">//               at a requested priority less than 0</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95fd116871ba925985567bf50e08733e"> 3673</a></span><span class="preprocessor">#define M33_CCR_BFHFNMIGN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0914b51681b212b0c513dd8867e5663c"> 3674</a></span><span class="preprocessor">#define M33_CCR_BFHFNMIGN_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab9a4ef3f21d115dbdc3e289469e8cad4"> 3675</a></span><span class="preprocessor">#define M33_CCR_BFHFNMIGN_MSB    _u(8)</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad58fdc1ff4276628b9fe2ff0c4a873d9"> 3676</a></span><span class="preprocessor">#define M33_CCR_BFHFNMIGN_LSB    _u(8)</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acdfb7e957de701a60b23d20ce41bf10f"> 3677</a></span><span class="preprocessor">#define M33_CCR_BFHFNMIGN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span><span class="comment">// Field       : M33_CCR_DIV_0_TRP</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span><span class="comment">// Description : Controls the generation of a DIVBYZERO UsageFault when</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span><span class="comment">//               attempting to perform integer division by zero</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2b09837628ea0652d8fc79615aa8e032"> 3682</a></span><span class="preprocessor">#define M33_CCR_DIV_0_TRP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a679cf2e8e5e39cd94df494951e4b7bf0"> 3683</a></span><span class="preprocessor">#define M33_CCR_DIV_0_TRP_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76f4d0300d3da73865aae3abf72c6426"> 3684</a></span><span class="preprocessor">#define M33_CCR_DIV_0_TRP_MSB    _u(4)</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afcd9c3788d6428faae5a27653907805f"> 3685</a></span><span class="preprocessor">#define M33_CCR_DIV_0_TRP_LSB    _u(4)</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a410ab06d4577565293c49e374fd5ba86"> 3686</a></span><span class="preprocessor">#define M33_CCR_DIV_0_TRP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span><span class="comment">// Field       : M33_CCR_UNALIGN_TRP</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span><span class="comment">// Description : Controls the trapping of unaligned word or halfword accesses</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af8d77a761b25c6ac57b8ab4a6ac5ba93"> 3690</a></span><span class="preprocessor">#define M33_CCR_UNALIGN_TRP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8363f229d9a7b0929e0dcb7f79232b22"> 3691</a></span><span class="preprocessor">#define M33_CCR_UNALIGN_TRP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae46547dba7693ae368ac7f1ab184db6a"> 3692</a></span><span class="preprocessor">#define M33_CCR_UNALIGN_TRP_MSB    _u(3)</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d3f94fbfd694f1eacd0932dc1b28695"> 3693</a></span><span class="preprocessor">#define M33_CCR_UNALIGN_TRP_LSB    _u(3)</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a02aa21b749632135f48bb9c02a719741"> 3694</a></span><span class="preprocessor">#define M33_CCR_UNALIGN_TRP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span><span class="comment">// Field       : M33_CCR_USERSETMPEND</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span><span class="comment">// Description : Determines whether unprivileged accesses are permitted to pend</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span><span class="comment">//               interrupts via the STIR</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7be237a3fd5acd0482262db78607278"> 3699</a></span><span class="preprocessor">#define M33_CCR_USERSETMPEND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad07f12fb0e04afb97a7abe20b9b09cda"> 3700</a></span><span class="preprocessor">#define M33_CCR_USERSETMPEND_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a37cc79ca7d4be2cdd6f98ced69aca46b"> 3701</a></span><span class="preprocessor">#define M33_CCR_USERSETMPEND_MSB    _u(1)</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92f7569692e16f8c35ce4f87e5d0d1d2"> 3702</a></span><span class="preprocessor">#define M33_CCR_USERSETMPEND_LSB    _u(1)</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e769363cbc1c344c3b1211d736c1f5f"> 3703</a></span><span class="preprocessor">#define M33_CCR_USERSETMPEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="comment">// Field       : M33_CCR_RES1_1</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span><span class="comment">// Description : Reserved, RES1</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ec770692c6c2c384669d1dccc4a6f93"> 3707</a></span><span class="preprocessor">#define M33_CCR_RES1_1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b97aa6305e9e60759b050545d028616"> 3708</a></span><span class="preprocessor">#define M33_CCR_RES1_1_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a44414393e4a0f7ab72c6abbde0e050f3"> 3709</a></span><span class="preprocessor">#define M33_CCR_RES1_1_MSB    _u(0)</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1cea408d8b27302583cd91409752627d"> 3710</a></span><span class="preprocessor">#define M33_CCR_RES1_1_LSB    _u(0)</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af751dd9759602b2dfba9f723c33591b2"> 3711</a></span><span class="preprocessor">#define M33_CCR_RES1_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span><span class="comment">// Register    : M33_SHPR1</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span><span class="comment">// Description : Sets or returns priority for system handlers 4 - 7</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d9378b1fbd090b8bf998dbd1e367014"> 3715</a></span><span class="preprocessor">#define M33_SHPR1_OFFSET _u(0x0000ed18)</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6670e311b5dec363372f8a41529609a8"> 3716</a></span><span class="preprocessor">#define M33_SHPR1_BITS   _u(0xe0e0e0e0)</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a177de9d83f3e48481cee232acf84bb77"> 3717</a></span><span class="preprocessor">#define M33_SHPR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span><span class="comment">// Field       : M33_SHPR1_PRI_7_3</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span><span class="comment">// Description : Priority of system handler 7, SecureFault</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4269f73912aca56afa972fb42e1618e7"> 3721</a></span><span class="preprocessor">#define M33_SHPR1_PRI_7_3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a62fb544bbdf17aeeade4c2110b54b73b"> 3722</a></span><span class="preprocessor">#define M33_SHPR1_PRI_7_3_BITS   _u(0xe0000000)</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35607c5821ac146825a33a19d04bce4e"> 3723</a></span><span class="preprocessor">#define M33_SHPR1_PRI_7_3_MSB    _u(31)</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a438778d3717c471eca78483696ea6744"> 3724</a></span><span class="preprocessor">#define M33_SHPR1_PRI_7_3_LSB    _u(29)</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ace6eb7e3453e01a5bd6d6cd1af9e2fc6"> 3725</a></span><span class="preprocessor">#define M33_SHPR1_PRI_7_3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span><span class="comment">// Field       : M33_SHPR1_PRI_6_3</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span><span class="comment">// Description : Priority of system handler 6, SecureFault</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e8c975c9500e76679c8c817c6f354e7"> 3729</a></span><span class="preprocessor">#define M33_SHPR1_PRI_6_3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9335037bbcca65d886a41c94eb6dd012"> 3730</a></span><span class="preprocessor">#define M33_SHPR1_PRI_6_3_BITS   _u(0x00e00000)</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acdadbde34b2a94999f16d4fb16036eb7"> 3731</a></span><span class="preprocessor">#define M33_SHPR1_PRI_6_3_MSB    _u(23)</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afb5c136c29939f99fec4915a68ce10d5"> 3732</a></span><span class="preprocessor">#define M33_SHPR1_PRI_6_3_LSB    _u(21)</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa060d73b4fb97a606209eb06ee3f3826"> 3733</a></span><span class="preprocessor">#define M33_SHPR1_PRI_6_3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span><span class="comment">// Field       : M33_SHPR1_PRI_5_3</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="comment">// Description : Priority of system handler 5, SecureFault</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c0c00231eeb2b581f38840a3b233753"> 3737</a></span><span class="preprocessor">#define M33_SHPR1_PRI_5_3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c8798e6f62febf26657af26a45f72b1"> 3738</a></span><span class="preprocessor">#define M33_SHPR1_PRI_5_3_BITS   _u(0x0000e000)</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d185e920695dc22f80187a78e790025"> 3739</a></span><span class="preprocessor">#define M33_SHPR1_PRI_5_3_MSB    _u(15)</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac12e27b8a7233cd47fa703086e7a8e73"> 3740</a></span><span class="preprocessor">#define M33_SHPR1_PRI_5_3_LSB    _u(13)</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7327d4f28e105ba066c378d6ef14d0be"> 3741</a></span><span class="preprocessor">#define M33_SHPR1_PRI_5_3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span><span class="comment">// Field       : M33_SHPR1_PRI_4_3</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span><span class="comment">// Description : Priority of system handler 4, SecureFault</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a93663ca3a65126650fc80f0708d21ffd"> 3745</a></span><span class="preprocessor">#define M33_SHPR1_PRI_4_3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaea02492bbb53110fc6f4233bc8e586f"> 3746</a></span><span class="preprocessor">#define M33_SHPR1_PRI_4_3_BITS   _u(0x000000e0)</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6dd9d2a2099255a7d488134f895a7f1"> 3747</a></span><span class="preprocessor">#define M33_SHPR1_PRI_4_3_MSB    _u(7)</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4acdf5b76f7546be777c9489e339d207"> 3748</a></span><span class="preprocessor">#define M33_SHPR1_PRI_4_3_LSB    _u(5)</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3043034f5fee0d6e1ac9812c497926a5"> 3749</a></span><span class="preprocessor">#define M33_SHPR1_PRI_4_3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span><span class="comment">// Register    : M33_SHPR2</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span><span class="comment">// Description : Sets or returns priority for system handlers 8 - 11</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a935daef69dc35afc9acf821221095e90"> 3753</a></span><span class="preprocessor">#define M33_SHPR2_OFFSET _u(0x0000ed1c)</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae46f3510a05c168c4bf6f4a0fa1ee966"> 3754</a></span><span class="preprocessor">#define M33_SHPR2_BITS   _u(0xe0ffffff)</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94540b1f74430f9e47778a01b64363af"> 3755</a></span><span class="preprocessor">#define M33_SHPR2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span><span class="comment">// Field       : M33_SHPR2_PRI_11_3</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span><span class="comment">// Description : Priority of system handler 11, SecureFault</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac73766ed0de77cf002ec3ac967841921"> 3759</a></span><span class="preprocessor">#define M33_SHPR2_PRI_11_3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4a32c964b30210fe1708add91478ade"> 3760</a></span><span class="preprocessor">#define M33_SHPR2_PRI_11_3_BITS   _u(0xe0000000)</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d7765b40344e4a9863f8a2717bdf793"> 3761</a></span><span class="preprocessor">#define M33_SHPR2_PRI_11_3_MSB    _u(31)</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0222492c5fd6b1fbd487efc3c77561b1"> 3762</a></span><span class="preprocessor">#define M33_SHPR2_PRI_11_3_LSB    _u(29)</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad67b3431846f8621ad5406b4fd078968"> 3763</a></span><span class="preprocessor">#define M33_SHPR2_PRI_11_3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span><span class="comment">// Field       : M33_SHPR2_PRI_10</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span><span class="comment">// Description : Reserved, RES0</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a117d1f6d2e90e4c88dffc68630d11941"> 3767</a></span><span class="preprocessor">#define M33_SHPR2_PRI_10_RESET  _u(0x00)</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f488d784c5c17c8c7878727c481707b"> 3768</a></span><span class="preprocessor">#define M33_SHPR2_PRI_10_BITS   _u(0x00ff0000)</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc33da66f8878666b5b8fc340c54aa6b"> 3769</a></span><span class="preprocessor">#define M33_SHPR2_PRI_10_MSB    _u(23)</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ae2fcb5668e71d9ce8c71c976ae3f00"> 3770</a></span><span class="preprocessor">#define M33_SHPR2_PRI_10_LSB    _u(16)</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8354d83b48d2d4b51f8cf6e7c4bdfe5"> 3771</a></span><span class="preprocessor">#define M33_SHPR2_PRI_10_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span><span class="comment">// Field       : M33_SHPR2_PRI_9</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span><span class="comment">// Description : Reserved, RES0</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80aa2c474565ae3cec12859bfe2be369"> 3775</a></span><span class="preprocessor">#define M33_SHPR2_PRI_9_RESET  _u(0x00)</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af078d2ce85aab3185f52e6d0348147aa"> 3776</a></span><span class="preprocessor">#define M33_SHPR2_PRI_9_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a032006408a745460b6a10ea96f66e371"> 3777</a></span><span class="preprocessor">#define M33_SHPR2_PRI_9_MSB    _u(15)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e01814b1b95c7bb11018263f7c359a9"> 3778</a></span><span class="preprocessor">#define M33_SHPR2_PRI_9_LSB    _u(8)</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9b5816951cb966d17547e25d953e7b1"> 3779</a></span><span class="preprocessor">#define M33_SHPR2_PRI_9_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span><span class="comment">// Field       : M33_SHPR2_PRI_8</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span><span class="comment">// Description : Reserved, RES0</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a005ea9be2263ed456f4e9d4cf5cc9b"> 3783</a></span><span class="preprocessor">#define M33_SHPR2_PRI_8_RESET  _u(0x00)</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a153c9134ca42574e927aebfc9fce25d4"> 3784</a></span><span class="preprocessor">#define M33_SHPR2_PRI_8_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3e64032f4e4efaf1e764b6b4e3b6ae0"> 3785</a></span><span class="preprocessor">#define M33_SHPR2_PRI_8_MSB    _u(7)</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a43e756d5b1e2b6912642c0d1f1ec98bc"> 3786</a></span><span class="preprocessor">#define M33_SHPR2_PRI_8_LSB    _u(0)</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c3563fe0ef942e7e77a8a6f40c633fc"> 3787</a></span><span class="preprocessor">#define M33_SHPR2_PRI_8_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span><span class="comment">// Register    : M33_SHPR3</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span><span class="comment">// Description : Sets or returns priority for system handlers 12 - 15</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a0f18282f6f33c8dc4bc52b5d470d19"> 3791</a></span><span class="preprocessor">#define M33_SHPR3_OFFSET _u(0x0000ed20)</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae39e70232c6bb7ab95e344437f70493f"> 3792</a></span><span class="preprocessor">#define M33_SHPR3_BITS   _u(0xe0e0ffe0)</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a82dd9c8f7d2b3b4a9a7a51c92cb56bc2"> 3793</a></span><span class="preprocessor">#define M33_SHPR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span><span class="comment">// Field       : M33_SHPR3_PRI_15_3</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span><span class="comment">// Description : Priority of system handler 15, SecureFault</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29f80ded79df8f49930f1fe08cc0f491"> 3797</a></span><span class="preprocessor">#define M33_SHPR3_PRI_15_3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab0ff2109e47e9735f6c54f782ff2aa46"> 3798</a></span><span class="preprocessor">#define M33_SHPR3_PRI_15_3_BITS   _u(0xe0000000)</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec235c2ba01bf480995545eae60874b5"> 3799</a></span><span class="preprocessor">#define M33_SHPR3_PRI_15_3_MSB    _u(31)</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90c58563c60c4666c9ce6a8c6d513db2"> 3800</a></span><span class="preprocessor">#define M33_SHPR3_PRI_15_3_LSB    _u(29)</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a756d346920f62dc9486f82a596474983"> 3801</a></span><span class="preprocessor">#define M33_SHPR3_PRI_15_3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span><span class="comment">// Field       : M33_SHPR3_PRI_14_3</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span><span class="comment">// Description : Priority of system handler 14, SecureFault</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a967e57d2c1970a054b64eb24b5edc3e7"> 3805</a></span><span class="preprocessor">#define M33_SHPR3_PRI_14_3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1088e693003fc464c4de21e3d6c664d1"> 3806</a></span><span class="preprocessor">#define M33_SHPR3_PRI_14_3_BITS   _u(0x00e00000)</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a46212a9ceb24dc66b10eb5c4c0eda3c9"> 3807</a></span><span class="preprocessor">#define M33_SHPR3_PRI_14_3_MSB    _u(23)</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aac5dc21a6ad968706d47a917044615e9"> 3808</a></span><span class="preprocessor">#define M33_SHPR3_PRI_14_3_LSB    _u(21)</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a07e42b7d8831482c7905e1eb31e9f903"> 3809</a></span><span class="preprocessor">#define M33_SHPR3_PRI_14_3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span><span class="comment">// Field       : M33_SHPR3_PRI_13</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="comment">// Description : Reserved, RES0</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a935099b73612d50e0e102c3ef9d56152"> 3813</a></span><span class="preprocessor">#define M33_SHPR3_PRI_13_RESET  _u(0x00)</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefa83a75e3fd181da9e231323aa54f2b"> 3814</a></span><span class="preprocessor">#define M33_SHPR3_PRI_13_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa2541069bb6e29efc963aa252d16872"> 3815</a></span><span class="preprocessor">#define M33_SHPR3_PRI_13_MSB    _u(15)</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad0f59e206b0b7c1ae588b7d4c54e4a6d"> 3816</a></span><span class="preprocessor">#define M33_SHPR3_PRI_13_LSB    _u(8)</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7f78025894e83ba93d8a0af0fed3d134"> 3817</a></span><span class="preprocessor">#define M33_SHPR3_PRI_13_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span><span class="comment">// Field       : M33_SHPR3_PRI_12_3</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span><span class="comment">// Description : Priority of system handler 12, SecureFault</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8dff8b18260aff2fec721c7969f33fd0"> 3821</a></span><span class="preprocessor">#define M33_SHPR3_PRI_12_3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeda54f7ccbf7fac0f30268a7f6060f66"> 3822</a></span><span class="preprocessor">#define M33_SHPR3_PRI_12_3_BITS   _u(0x000000e0)</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab1eb89a2e1df2bf8d846ee021b2bdde3"> 3823</a></span><span class="preprocessor">#define M33_SHPR3_PRI_12_3_MSB    _u(7)</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba68cbf566f9dcc7d6e7731ad674a4f8"> 3824</a></span><span class="preprocessor">#define M33_SHPR3_PRI_12_3_LSB    _u(5)</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa583393da1f4dd89998ee322ce23da9c"> 3825</a></span><span class="preprocessor">#define M33_SHPR3_PRI_12_3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span><span class="comment">// Register    : M33_SHCSR</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span><span class="comment">// Description : Provides access to the active and pending status of system</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span><span class="comment">//               exceptions</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a681fd7542bc0e4ee3af8f2421e216d61"> 3830</a></span><span class="preprocessor">#define M33_SHCSR_OFFSET _u(0x0000ed24)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a483f65ab36b305cddd93c433195025c0"> 3831</a></span><span class="preprocessor">#define M33_SHCSR_BITS   _u(0x003ffdbf)</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94504885d3ade3bab3c2c6cf967fb048"> 3832</a></span><span class="preprocessor">#define M33_SHCSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span><span class="comment">// Field       : M33_SHCSR_HARDFAULTPENDED</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span><span class="comment">// Description : `IAAMO the pending state of the HardFault exception `CTTSSS</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1e427b919e3b9b9a45186583f38c66a4"> 3836</a></span><span class="preprocessor">#define M33_SHCSR_HARDFAULTPENDED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a51d1783836b50d6c6b31724ac15198bd"> 3837</a></span><span class="preprocessor">#define M33_SHCSR_HARDFAULTPENDED_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a218f3fd2129a6e7edb4ae08a43d09377"> 3838</a></span><span class="preprocessor">#define M33_SHCSR_HARDFAULTPENDED_MSB    _u(21)</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2583b2cc03ac6708af16aea76d90380d"> 3839</a></span><span class="preprocessor">#define M33_SHCSR_HARDFAULTPENDED_LSB    _u(21)</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac168d30f1366c7b10a40b1d83ded909c"> 3840</a></span><span class="preprocessor">#define M33_SHCSR_HARDFAULTPENDED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span><span class="comment">// Field       : M33_SHCSR_SECUREFAULTPENDED</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span><span class="comment">// Description : `IAAMO the pending state of the SecureFault exception</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3bdfbb2b7289c16785191ab867f43018"> 3844</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTPENDED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4cfc59dc22473f0d7598af1b611febfc"> 3845</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTPENDED_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27a3202eca62f1eb96eed5fdec50df10"> 3846</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTPENDED_MSB    _u(20)</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad8743e38b2136cf6d3200a2574c82420"> 3847</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTPENDED_LSB    _u(20)</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a293746c704abdac77165b29ef2b8f700"> 3848</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTPENDED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span><span class="comment">// Field       : M33_SHCSR_SECUREFAULTENA</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span><span class="comment">// Description : `DW the SecureFault exception is enabled</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4202ae4a0ce555ac36922034bcca305c"> 3852</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa74d74a1919ad9365b4e6d61ea223ce8"> 3853</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTENA_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7314cd1feb48b3002db2afb63657be03"> 3854</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTENA_MSB    _u(19)</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0935bbe995fe924f3a530e62163d50ef"> 3855</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTENA_LSB    _u(19)</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24def91182107d1401e304571d4cceda"> 3856</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span><span class="comment">// Field       : M33_SHCSR_USGFAULTENA</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span><span class="comment">// Description : `DW the UsageFault exception is enabled `FTSSS</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a96c2a7eb04497ae93b0e2f724df1d9ee"> 3860</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a988a15eca260480479f19578da6efac9"> 3861</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTENA_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8f1d6c994af0dd332f237165bb74f107"> 3862</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTENA_MSB    _u(18)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab36bddbcb9edb1b66fd9b0b2bbb7c93c"> 3863</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTENA_LSB    _u(18)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab7fe8654df96ed98c88258c38f0d63ad"> 3864</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span><span class="comment">// Field       : M33_SHCSR_BUSFAULTENA</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span><span class="comment">// Description : `DW the BusFault exception is enabled</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6526d8680cf1b3c960a740d6166dd9af"> 3868</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aac59360d6ea8bb38f9a4ec6ea20e911a"> 3869</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTENA_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2dc45de803649d95933561c26b73422b"> 3870</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTENA_MSB    _u(17)</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f2014ae11fb61b89af6f959e28962e0"> 3871</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTENA_LSB    _u(17)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10cb36cf226d729f1c3651cb9fc2771a"> 3872</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span><span class="comment">// Field       : M33_SHCSR_MEMFAULTENA</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span><span class="comment">// Description : `DW the MemManage exception is enabled `FTSSS</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad18fdccc3e9367945ba3454592fdc2d4"> 3876</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a84b5fa4d07d4d9899fcfa3cdda58f30b"> 3877</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTENA_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa7cf325ddbaca99ce5d4ebdaac26139"> 3878</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTENA_MSB    _u(16)</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2bbc749922a2b10a0eac78c08442f2a8"> 3879</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTENA_LSB    _u(16)</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77f38b8509048fc638a4471c3a957b2a"> 3880</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span><span class="comment">// Field       : M33_SHCSR_SVCALLPENDED</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span><span class="comment">// Description : `IAAMO the pending state of the SVCall exception `FTSSS</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d42670b047e9dc025cf6adbdba93ef7"> 3884</a></span><span class="preprocessor">#define M33_SHCSR_SVCALLPENDED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4a4dbf45b48752dcb712f99d3bd7019"> 3885</a></span><span class="preprocessor">#define M33_SHCSR_SVCALLPENDED_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefb328147fe8902a785673a6e76996b2"> 3886</a></span><span class="preprocessor">#define M33_SHCSR_SVCALLPENDED_MSB    _u(15)</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ada71b37cb254f79e2f8516f28e621398"> 3887</a></span><span class="preprocessor">#define M33_SHCSR_SVCALLPENDED_LSB    _u(15)</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af4f898eea34fd02aa802eaf489c828f9"> 3888</a></span><span class="preprocessor">#define M33_SHCSR_SVCALLPENDED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><span class="comment">// Field       : M33_SHCSR_BUSFAULTPENDED</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span><span class="comment">// Description : `IAAMO the pending state of the BusFault exception</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e381f5b1affa57372b96332ed63bf00"> 3892</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTPENDED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac3067f967c0231cd938665698dbbe46a"> 3893</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTPENDED_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adaa0aa87f35a18753b081b788e2b6cb3"> 3894</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTPENDED_MSB    _u(14)</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6457664105df0d9b36f5303afac1df06"> 3895</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTPENDED_LSB    _u(14)</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5aa102bf52e2956e231e13ec0617d572"> 3896</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTPENDED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span><span class="comment">// Field       : M33_SHCSR_MEMFAULTPENDED</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span><span class="comment">// Description : `IAAMO the pending state of the MemManage exception `FTSSS</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab48bed445744b1442897a5e793496ca8"> 3900</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTPENDED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5fa74312cd311a8691ee0ef890cce550"> 3901</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTPENDED_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af596734aecbb159215bc8e81acc680a2"> 3902</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTPENDED_MSB    _u(13)</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7aac2951ea84427363d288c5196485f6"> 3903</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTPENDED_LSB    _u(13)</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3747c1e1cd182e4b6bfa25c14b1d2ee"> 3904</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTPENDED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span><span class="comment">// Field       : M33_SHCSR_USGFAULTPENDED</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span><span class="comment">// Description : The UsageFault exception is banked between Security states,</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span><span class="comment">//               `IAAMO the pending state of the UsageFault exception `FTSSS</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45f950d382f7751c3dfa44a8fdc963f5"> 3909</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTPENDED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f3429d9cbc5adf5e8ad6be948b28b8f"> 3910</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTPENDED_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ec41a9c2ae00d37d9c1edc0775215b7"> 3911</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTPENDED_MSB    _u(12)</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e6bbe3f50928649e3a770ff933e831a"> 3912</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTPENDED_LSB    _u(12)</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3e0b2b7db92a6e3dceb1a207e1c6f45"> 3913</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTPENDED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span><span class="comment">// Field       : M33_SHCSR_SYSTICKACT</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span><span class="comment">// Description : `IAAMO the active state of the SysTick exception `FTSSS</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afdbfcf4037ba347f499ef2516b8df4f4"> 3917</a></span><span class="preprocessor">#define M33_SHCSR_SYSTICKACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab99bd4816e3b226103e7e555b529fe6"> 3918</a></span><span class="preprocessor">#define M33_SHCSR_SYSTICKACT_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65fd5338b70c221800179adbf1aca7be"> 3919</a></span><span class="preprocessor">#define M33_SHCSR_SYSTICKACT_MSB    _u(11)</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a695b0398cba34bf2d417c8517bb46b6a"> 3920</a></span><span class="preprocessor">#define M33_SHCSR_SYSTICKACT_LSB    _u(11)</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae6da08235570dc8b6cb04cbe47334b06"> 3921</a></span><span class="preprocessor">#define M33_SHCSR_SYSTICKACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span><span class="comment">// Field       : M33_SHCSR_PENDSVACT</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span><span class="comment">// Description : `IAAMO the active state of the PendSV exception `FTSSS</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9f5c9ea4e176efbbf54200abb9dac5ba"> 3925</a></span><span class="preprocessor">#define M33_SHCSR_PENDSVACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23e6519caeac19f804425c1f673a216a"> 3926</a></span><span class="preprocessor">#define M33_SHCSR_PENDSVACT_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c954958857103ee25db7532cae2757c"> 3927</a></span><span class="preprocessor">#define M33_SHCSR_PENDSVACT_MSB    _u(10)</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6813bdcac3ddefeb250ea5b95dbc0d0"> 3928</a></span><span class="preprocessor">#define M33_SHCSR_PENDSVACT_LSB    _u(10)</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a601ee14e5fc0b6969547ed1514a382"> 3929</a></span><span class="preprocessor">#define M33_SHCSR_PENDSVACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span><span class="comment">// Field       : M33_SHCSR_MONITORACT</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span><span class="comment">// Description : `IAAMO the active state of the DebugMonitor exception</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f75c65b9bfc2244e44e6cdbd78c2136"> 3933</a></span><span class="preprocessor">#define M33_SHCSR_MONITORACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad5fa559b8baf6806c61033b5e989be40"> 3934</a></span><span class="preprocessor">#define M33_SHCSR_MONITORACT_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7b18d21dad7c8689937f76864fa89bc"> 3935</a></span><span class="preprocessor">#define M33_SHCSR_MONITORACT_MSB    _u(8)</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3a3f8109ec4b113cce8aa9bdc001e19"> 3936</a></span><span class="preprocessor">#define M33_SHCSR_MONITORACT_LSB    _u(8)</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90b9a5330925b2c7727a9018a6dc06bd"> 3937</a></span><span class="preprocessor">#define M33_SHCSR_MONITORACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span><span class="comment">// Field       : M33_SHCSR_SVCALLACT</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span><span class="comment">// Description : `IAAMO the active state of the SVCall exception `FTSSS</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae23bd47e5e8a01071da8b713802f35b0"> 3941</a></span><span class="preprocessor">#define M33_SHCSR_SVCALLACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#accedce68890eda6fa457ad1578a87f1c"> 3942</a></span><span class="preprocessor">#define M33_SHCSR_SVCALLACT_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2cc53e3e55f277fbcce302f5616b1563"> 3943</a></span><span class="preprocessor">#define M33_SHCSR_SVCALLACT_MSB    _u(7)</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e01d15499e21bf639ba7638cdbf741a"> 3944</a></span><span class="preprocessor">#define M33_SHCSR_SVCALLACT_LSB    _u(7)</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac1cd0ee4e515ca8f248f3187988fb435"> 3945</a></span><span class="preprocessor">#define M33_SHCSR_SVCALLACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span><span class="comment">// Field       : M33_SHCSR_NMIACT</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="comment">// Description : `IAAMO the active state of the NMI exception</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2f3e1ca4f2e2f76f41c2e50d898030b9"> 3949</a></span><span class="preprocessor">#define M33_SHCSR_NMIACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c804f5fa288fac6258c63da10125811"> 3950</a></span><span class="preprocessor">#define M33_SHCSR_NMIACT_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5fae1ebde514b24b3cfe442fb1460b6"> 3951</a></span><span class="preprocessor">#define M33_SHCSR_NMIACT_MSB    _u(5)</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaadc1cea5b3eee17aefa29aa808fa7f9"> 3952</a></span><span class="preprocessor">#define M33_SHCSR_NMIACT_LSB    _u(5)</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6bc14add07427919bdd510a03ca4df41"> 3953</a></span><span class="preprocessor">#define M33_SHCSR_NMIACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span><span class="comment">// Field       : M33_SHCSR_SECUREFAULTACT</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span><span class="comment">// Description : `IAAMO the active state of the SecureFault exception</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adecd50a9b2de012900ffc83fd82cedb4"> 3957</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3291c1edfde2d9fdf8ea836f20125afb"> 3958</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTACT_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a007e0e4b8a76381d6f6d7ee9ce34cc2c"> 3959</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTACT_MSB    _u(4)</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2878c73b742f4c7343cd05e68f47e913"> 3960</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTACT_LSB    _u(4)</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba2a70038acb6600c4660854ac4feaa2"> 3961</a></span><span class="preprocessor">#define M33_SHCSR_SECUREFAULTACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span><span class="comment">// Field       : M33_SHCSR_USGFAULTACT</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span><span class="comment">// Description : `IAAMO the active state of the UsageFault exception `FTSSS</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a48b9946e8dfb084141d8432c31478dc5"> 3965</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d15d026ae374896700ea81b085059f4"> 3966</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTACT_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ec180b676d5b26b6f181b91c0120729"> 3967</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTACT_MSB    _u(3)</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a67413599fafdb87fa6cd0701f3a8c719"> 3968</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTACT_LSB    _u(3)</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae8442855eab9b878414fa32cd765fb84"> 3969</a></span><span class="preprocessor">#define M33_SHCSR_USGFAULTACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span><span class="comment">// Field       : M33_SHCSR_HARDFAULTACT</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span><span class="comment">// Description : Indicates and allows limited modification of the active state</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span><span class="comment">//               of the HardFault exception `FTSSS</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69192eee2613466e7a143daab81a88df"> 3974</a></span><span class="preprocessor">#define M33_SHCSR_HARDFAULTACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31f1c9acb1b8a044e943239694bc8606"> 3975</a></span><span class="preprocessor">#define M33_SHCSR_HARDFAULTACT_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc3aa58a05786f64439c8c5c62321d27"> 3976</a></span><span class="preprocessor">#define M33_SHCSR_HARDFAULTACT_MSB    _u(2)</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a846f819291cdba3b5e504ce4cf0f3fc4"> 3977</a></span><span class="preprocessor">#define M33_SHCSR_HARDFAULTACT_LSB    _u(2)</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af6efbfa2af00a2f312c317906080bcfc"> 3978</a></span><span class="preprocessor">#define M33_SHCSR_HARDFAULTACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span><span class="comment">// Field       : M33_SHCSR_BUSFAULTACT</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><span class="comment">// Description : `IAAMO the active state of the BusFault exception</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94b7ae70607387eb2c36d294b57dab64"> 3982</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a694acda542a9d8b0d747b1070928a554"> 3983</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTACT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a574c481d0469a75422538feccda4749e"> 3984</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTACT_MSB    _u(1)</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef79024220b650777c1bb73b1092fd92"> 3985</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTACT_LSB    _u(1)</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0dd48b0a2cd146d539a29ecb6be28129"> 3986</a></span><span class="preprocessor">#define M33_SHCSR_BUSFAULTACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="comment">// Field       : M33_SHCSR_MEMFAULTACT</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="comment">// Description : `IAAMO the active state of the MemManage exception `FTSSS</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1950741133f6c9c22c06b863f8d6d4d7"> 3990</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a28b20b11db9aa1edae43a534cb926e86"> 3991</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTACT_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a766f99807a98d6a9e4e2b675dac68ab7"> 3992</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTACT_MSB    _u(0)</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8f4bad0ebdd4b225d0a911ed570c40e6"> 3993</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTACT_LSB    _u(0)</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3342cb62067c7e0cbdf3de9cbdaf72a1"> 3994</a></span><span class="preprocessor">#define M33_SHCSR_MEMFAULTACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span><span class="comment">// Register    : M33_CFSR</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span><span class="comment">// Description : Contains the three Configurable Fault Status Registers.</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span><span class="comment">//</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span><span class="comment">//               31:16 UFSR: Provides information on UsageFault exceptions</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span><span class="comment">//</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span><span class="comment">//               15:8 BFSR: Provides information on BusFault exceptions</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span><span class="comment">//</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span><span class="comment">//               7:0 MMFSR: Provides information on MemManage exceptions</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a834ac0b82208475dc629ac767df388"> 4004</a></span><span class="preprocessor">#define M33_CFSR_OFFSET _u(0x0000ed28)</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb6aa0259f7d0cf6e5bc485979d141a2"> 4005</a></span><span class="preprocessor">#define M33_CFSR_BITS   _u(0x031fbfff)</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e6c2d4a2fa5d61b28d7020c89da81ef"> 4006</a></span><span class="preprocessor">#define M33_CFSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span><span class="comment">// Field       : M33_CFSR_UFSR_DIVBYZERO</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span><span class="comment">// Description : Sticky flag indicating whether an integer division by zero</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span><span class="comment">//               error has occurred</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ee68b66c75a5b478bf70dea2b146c68"> 4011</a></span><span class="preprocessor">#define M33_CFSR_UFSR_DIVBYZERO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3bb62e76da0320c7721e90dc1796b070"> 4012</a></span><span class="preprocessor">#define M33_CFSR_UFSR_DIVBYZERO_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acaadc20c5f2c2e79ebde3aec6734620d"> 4013</a></span><span class="preprocessor">#define M33_CFSR_UFSR_DIVBYZERO_MSB    _u(25)</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae328aaaf898e37b05d592b49746fd357"> 4014</a></span><span class="preprocessor">#define M33_CFSR_UFSR_DIVBYZERO_LSB    _u(25)</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a361b7c84a26f25124bb513e9e7054573"> 4015</a></span><span class="preprocessor">#define M33_CFSR_UFSR_DIVBYZERO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="comment">// Field       : M33_CFSR_UFSR_UNALIGNED</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span><span class="comment">// Description : Sticky flag indicating whether an unaligned access error has</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="comment">//               occurred</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91ec38d7abb5e04b75d983d6a1167d22"> 4020</a></span><span class="preprocessor">#define M33_CFSR_UFSR_UNALIGNED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a6a5ba027bc81f77f3b1b5014f8468f"> 4021</a></span><span class="preprocessor">#define M33_CFSR_UFSR_UNALIGNED_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7a3f2d614b43f1765f4629b2d7471bc"> 4022</a></span><span class="preprocessor">#define M33_CFSR_UFSR_UNALIGNED_MSB    _u(24)</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60f57a0b0697821279b267ea819c4918"> 4023</a></span><span class="preprocessor">#define M33_CFSR_UFSR_UNALIGNED_LSB    _u(24)</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac4e2f8271cc3063ef47c24c52a777a25"> 4024</a></span><span class="preprocessor">#define M33_CFSR_UFSR_UNALIGNED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span><span class="comment">// Field       : M33_CFSR_UFSR_STKOF</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span><span class="comment">// Description : Sticky flag indicating whether a stack overflow error has</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span><span class="comment">//               occurred</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2c0f87645663a3b032d032842b59157"> 4029</a></span><span class="preprocessor">#define M33_CFSR_UFSR_STKOF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a253abdcbea562f4425a8551031895467"> 4030</a></span><span class="preprocessor">#define M33_CFSR_UFSR_STKOF_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af358d3b4dbba8c1060b693dffe7b62e1"> 4031</a></span><span class="preprocessor">#define M33_CFSR_UFSR_STKOF_MSB    _u(20)</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8bb4820a89d06eeda6510810c041e1b9"> 4032</a></span><span class="preprocessor">#define M33_CFSR_UFSR_STKOF_LSB    _u(20)</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa0c87bb84fa4986abe7e0f3495df7cc"> 4033</a></span><span class="preprocessor">#define M33_CFSR_UFSR_STKOF_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment">// Field       : M33_CFSR_UFSR_NOCP</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span><span class="comment">// Description : Sticky flag indicating whether a coprocessor disabled or not</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span><span class="comment">//               present error has occurred</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac9adcd4881dee5909312be7af80f5d12"> 4038</a></span><span class="preprocessor">#define M33_CFSR_UFSR_NOCP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a994b39eded349072fc142de9df13556d"> 4039</a></span><span class="preprocessor">#define M33_CFSR_UFSR_NOCP_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a883fe8375c9e24fcde318afaf74c3423"> 4040</a></span><span class="preprocessor">#define M33_CFSR_UFSR_NOCP_MSB    _u(19)</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8109d5090695c742189d35f3bb787335"> 4041</a></span><span class="preprocessor">#define M33_CFSR_UFSR_NOCP_LSB    _u(19)</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d5a17c26dbbba320710ddb29526f60f"> 4042</a></span><span class="preprocessor">#define M33_CFSR_UFSR_NOCP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span><span class="comment">// Field       : M33_CFSR_UFSR_INVPC</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="comment">// Description : Sticky flag indicating whether an integrity check error has</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><span class="comment">//               occurred</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b1f2f651d1dc95b8551fcfc158eb5a2"> 4047</a></span><span class="preprocessor">#define M33_CFSR_UFSR_INVPC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a7d9b58297660dc6f922897e4a229d2"> 4048</a></span><span class="preprocessor">#define M33_CFSR_UFSR_INVPC_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89be05acc5c5cbc8792db8efddcfcc6e"> 4049</a></span><span class="preprocessor">#define M33_CFSR_UFSR_INVPC_MSB    _u(18)</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c7338495aed9dfa8b03811ce5c87741"> 4050</a></span><span class="preprocessor">#define M33_CFSR_UFSR_INVPC_LSB    _u(18)</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2cd242f8ea372977d8f0b018663443c1"> 4051</a></span><span class="preprocessor">#define M33_CFSR_UFSR_INVPC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span><span class="comment">// Field       : M33_CFSR_UFSR_INVSTATE</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span><span class="comment">// Description : Sticky flag indicating whether an EPSR.T or EPSR.IT validity</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span><span class="comment">//               error has occurred</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a912ad65ab056e8d2169ddbf493ac00cb"> 4056</a></span><span class="preprocessor">#define M33_CFSR_UFSR_INVSTATE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3f305dc4808a30d31eb180908ddfe74"> 4057</a></span><span class="preprocessor">#define M33_CFSR_UFSR_INVSTATE_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add294834a155655ca2ecfcacdf9a1c06"> 4058</a></span><span class="preprocessor">#define M33_CFSR_UFSR_INVSTATE_MSB    _u(17)</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af6ba006f8fb5fbd40a10cd98db42019d"> 4059</a></span><span class="preprocessor">#define M33_CFSR_UFSR_INVSTATE_LSB    _u(17)</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad798d0a381039138141ab5ff9ba99ccf"> 4060</a></span><span class="preprocessor">#define M33_CFSR_UFSR_INVSTATE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span><span class="comment">// Field       : M33_CFSR_UFSR_UNDEFINSTR</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><span class="comment">// Description : Sticky flag indicating whether an undefined instruction error</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span><span class="comment">//               has occurred</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a405c87c7ebc67055122f2c8f5f18add3"> 4065</a></span><span class="preprocessor">#define M33_CFSR_UFSR_UNDEFINSTR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1928a1c07fb0f76281e1903f4ca38ffb"> 4066</a></span><span class="preprocessor">#define M33_CFSR_UFSR_UNDEFINSTR_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a56c5414b6f6a44e659cd84e371f07c42"> 4067</a></span><span class="preprocessor">#define M33_CFSR_UFSR_UNDEFINSTR_MSB    _u(16)</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7e1d9419af4a4dcca5a5315b19a95599"> 4068</a></span><span class="preprocessor">#define M33_CFSR_UFSR_UNDEFINSTR_LSB    _u(16)</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4bdbdb80b6caa3f26555fa1d68477bb6"> 4069</a></span><span class="preprocessor">#define M33_CFSR_UFSR_UNDEFINSTR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span><span class="comment">// Field       : M33_CFSR_BFSR_BFARVALID</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span><span class="comment">// Description : Indicates validity of the contents of the BFAR register</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7727baa074a4506b68de73b370fa1e1f"> 4073</a></span><span class="preprocessor">#define M33_CFSR_BFSR_BFARVALID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a016ddd8f292b5daf80760c9e63b3e1be"> 4074</a></span><span class="preprocessor">#define M33_CFSR_BFSR_BFARVALID_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3285247b73a5cc8e628ecae9808df56a"> 4075</a></span><span class="preprocessor">#define M33_CFSR_BFSR_BFARVALID_MSB    _u(15)</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a22530157005e9d95e585648efa2834d1"> 4076</a></span><span class="preprocessor">#define M33_CFSR_BFSR_BFARVALID_LSB    _u(15)</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10b2253c84f2a1986d3b7dcc23e84098"> 4077</a></span><span class="preprocessor">#define M33_CFSR_BFSR_BFARVALID_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span><span class="comment">// Field       : M33_CFSR_BFSR_LSPERR</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span><span class="comment">// Description : Records whether a BusFault occurred during FP lazy state</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="comment">//               preservation</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ade2cb3293cb91c5377f3c4425d5c79d8"> 4082</a></span><span class="preprocessor">#define M33_CFSR_BFSR_LSPERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a20b4ad562d0c63af1efd6ee54debc7ce"> 4083</a></span><span class="preprocessor">#define M33_CFSR_BFSR_LSPERR_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3b93d69c1c48f57baa8a6ec1b4fafb2"> 4084</a></span><span class="preprocessor">#define M33_CFSR_BFSR_LSPERR_MSB    _u(13)</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae6acea64d2470bd50ffd59b52fa640d0"> 4085</a></span><span class="preprocessor">#define M33_CFSR_BFSR_LSPERR_LSB    _u(13)</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ab2750da8892a1297dce40a001c8a0b"> 4086</a></span><span class="preprocessor">#define M33_CFSR_BFSR_LSPERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span><span class="comment">// Field       : M33_CFSR_BFSR_STKERR</span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span><span class="comment">// Description : Records whether a derived BusFault occurred during exception</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span><span class="comment">//               entry stacking</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a783d977727680d0ed8be5df65aef1892"> 4091</a></span><span class="preprocessor">#define M33_CFSR_BFSR_STKERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a669e2346a031032a8455d95c20218b5c"> 4092</a></span><span class="preprocessor">#define M33_CFSR_BFSR_STKERR_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae680c7a8d3fb114c291a4cd45301979d"> 4093</a></span><span class="preprocessor">#define M33_CFSR_BFSR_STKERR_MSB    _u(12)</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a82dd4e5375ef2cbe09537bece4aa2afd"> 4094</a></span><span class="preprocessor">#define M33_CFSR_BFSR_STKERR_LSB    _u(12)</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add4fb60180d4a931d1b356c16c6846df"> 4095</a></span><span class="preprocessor">#define M33_CFSR_BFSR_STKERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span><span class="comment">// Field       : M33_CFSR_BFSR_UNSTKERR</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span><span class="comment">// Description : Records whether a derived BusFault occurred during exception</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span><span class="comment">//               return unstacking</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1a999f7e54d5473958c39d05022e869"> 4100</a></span><span class="preprocessor">#define M33_CFSR_BFSR_UNSTKERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a214b27c14eca9646ff3a4fb4cbbd8c20"> 4101</a></span><span class="preprocessor">#define M33_CFSR_BFSR_UNSTKERR_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3fc51c6c13bcbfe43dc50c1cd3369707"> 4102</a></span><span class="preprocessor">#define M33_CFSR_BFSR_UNSTKERR_MSB    _u(11)</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a034888bf4c6d6e819299535ea64543df"> 4103</a></span><span class="preprocessor">#define M33_CFSR_BFSR_UNSTKERR_LSB    _u(11)</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab960d733e347c66f217eb15032d52943"> 4104</a></span><span class="preprocessor">#define M33_CFSR_BFSR_UNSTKERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span><span class="comment">// Field       : M33_CFSR_BFSR_IMPRECISERR</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span><span class="comment">// Description : Records whether an imprecise data access error has occurred</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a050826f6d2e512bf8fa33b77f17705fc"> 4108</a></span><span class="preprocessor">#define M33_CFSR_BFSR_IMPRECISERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a677c786a142a4a55a4dda6eb2928ed25"> 4109</a></span><span class="preprocessor">#define M33_CFSR_BFSR_IMPRECISERR_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23f64cbe02dc154da3c72c5101ab22a3"> 4110</a></span><span class="preprocessor">#define M33_CFSR_BFSR_IMPRECISERR_MSB    _u(10)</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a22e63cdaa790f3e070f4b2ddf763604d"> 4111</a></span><span class="preprocessor">#define M33_CFSR_BFSR_IMPRECISERR_LSB    _u(10)</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acff124f0d784e9f40c52f4c7b03826bb"> 4112</a></span><span class="preprocessor">#define M33_CFSR_BFSR_IMPRECISERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span><span class="comment">// Field       : M33_CFSR_BFSR_PRECISERR</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span><span class="comment">// Description : Records whether a precise data access error has occurred</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3038ac3165d1e477d54227031540dc0"> 4116</a></span><span class="preprocessor">#define M33_CFSR_BFSR_PRECISERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5510f6049450754cbbb4b2da97d4b702"> 4117</a></span><span class="preprocessor">#define M33_CFSR_BFSR_PRECISERR_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a297b3f2f2d539bfd25af51f4f5ccc58d"> 4118</a></span><span class="preprocessor">#define M33_CFSR_BFSR_PRECISERR_MSB    _u(9)</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a927315641adeee574f223c375ce048ae"> 4119</a></span><span class="preprocessor">#define M33_CFSR_BFSR_PRECISERR_LSB    _u(9)</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b3b250c03c9cd48982dc49b4bc96a26"> 4120</a></span><span class="preprocessor">#define M33_CFSR_BFSR_PRECISERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span><span class="comment">// Field       : M33_CFSR_BFSR_IBUSERR</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="comment">// Description : Records whether a BusFault on an instruction prefetch has</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span><span class="comment">//               occurred</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a040c39d5991ffd222c95af68b2655fbe"> 4125</a></span><span class="preprocessor">#define M33_CFSR_BFSR_IBUSERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad118d07c22665f824c19893f512a1ee6"> 4126</a></span><span class="preprocessor">#define M33_CFSR_BFSR_IBUSERR_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a13aa0bbaf62c29c39d2e3e2d31025135"> 4127</a></span><span class="preprocessor">#define M33_CFSR_BFSR_IBUSERR_MSB    _u(8)</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaae04cf8ce6649650ae50e4a8aee8efc"> 4128</a></span><span class="preprocessor">#define M33_CFSR_BFSR_IBUSERR_LSB    _u(8)</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a18771d20e225b14f9fba58315f7ff805"> 4129</a></span><span class="preprocessor">#define M33_CFSR_BFSR_IBUSERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span><span class="comment">// Field       : M33_CFSR_MMFSR</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><span class="comment">// Description : Provides information on MemManage exceptions</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e44f29aa1ebbd4978204ca5166a7cf7"> 4133</a></span><span class="preprocessor">#define M33_CFSR_MMFSR_RESET  _u(0x00)</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae262685197856cb49508dba45e295d3e"> 4134</a></span><span class="preprocessor">#define M33_CFSR_MMFSR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf7c5b0c79ef0f8b2d7bd5c21a641a44"> 4135</a></span><span class="preprocessor">#define M33_CFSR_MMFSR_MSB    _u(7)</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a158d7e8a58d49fdb345d35af825da0cf"> 4136</a></span><span class="preprocessor">#define M33_CFSR_MMFSR_LSB    _u(0)</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4ed8eb520f1f2918f48f061d61f7913"> 4137</a></span><span class="preprocessor">#define M33_CFSR_MMFSR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span><span class="comment">// Register    : M33_HFSR</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span><span class="comment">// Description : Shows the cause of any HardFaults</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a220082e661e1591cd2064e90e60bba0b"> 4141</a></span><span class="preprocessor">#define M33_HFSR_OFFSET _u(0x0000ed2c)</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae48efd6c331f7da95ca0c18a1263907c"> 4142</a></span><span class="preprocessor">#define M33_HFSR_BITS   _u(0xc0000002)</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0abb48425b7a5dbc6d9937850386bf14"> 4143</a></span><span class="preprocessor">#define M33_HFSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span><span class="comment">// Field       : M33_HFSR_DEBUGEVT</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span><span class="comment">// Description : Indicates when a Debug event has occurred</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7eaa815739c85ef36fbd250017f5478"> 4147</a></span><span class="preprocessor">#define M33_HFSR_DEBUGEVT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a579853bdd6e2aaf920ecd01a96ba5c90"> 4148</a></span><span class="preprocessor">#define M33_HFSR_DEBUGEVT_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c5edb2be996a4cfa963b50420bceadd"> 4149</a></span><span class="preprocessor">#define M33_HFSR_DEBUGEVT_MSB    _u(31)</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a636fe8036c241901ca2a025dfde1e274"> 4150</a></span><span class="preprocessor">#define M33_HFSR_DEBUGEVT_LSB    _u(31)</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aff9da73b0c76fe30b08cddc295920f78"> 4151</a></span><span class="preprocessor">#define M33_HFSR_DEBUGEVT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span><span class="comment">// Field       : M33_HFSR_FORCED</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span><span class="comment">// Description : Indicates that a fault with configurable priority has been</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="comment">//               escalated to a HardFault exception, because it could not be</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span><span class="comment">//               made active, because of priority, or because it was disabled</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6e277f1fb504a4fb1cec2d4b0ce978f"> 4157</a></span><span class="preprocessor">#define M33_HFSR_FORCED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e1e67a257f58f46384a8a87a444c72e"> 4158</a></span><span class="preprocessor">#define M33_HFSR_FORCED_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a524cb0e3d693774dc8c7846f67303baf"> 4159</a></span><span class="preprocessor">#define M33_HFSR_FORCED_MSB    _u(30)</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab8907d2038fcabe73768201272437316"> 4160</a></span><span class="preprocessor">#define M33_HFSR_FORCED_LSB    _u(30)</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad856b555162bb74e52e4dffa3c37ea66"> 4161</a></span><span class="preprocessor">#define M33_HFSR_FORCED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span><span class="comment">// Field       : M33_HFSR_VECTTBL</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><span class="comment">// Description : Indicates when a fault has occurred because of a vector table</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span><span class="comment">//               read error on exception processing</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91d22ca5f488ed1e137e9dd63d1619d7"> 4166</a></span><span class="preprocessor">#define M33_HFSR_VECTTBL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a573493f92d7f88038e8960a1d8c5e23f"> 4167</a></span><span class="preprocessor">#define M33_HFSR_VECTTBL_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad808ab02ae0bf45a37e24aafe5ef5cb7"> 4168</a></span><span class="preprocessor">#define M33_HFSR_VECTTBL_MSB    _u(1)</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3d8a74a5307c278ee93c9eff33b92078"> 4169</a></span><span class="preprocessor">#define M33_HFSR_VECTTBL_LSB    _u(1)</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab6082230b41f39cb88907269980868a"> 4170</a></span><span class="preprocessor">#define M33_HFSR_VECTTBL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span><span class="comment">// Register    : M33_DFSR</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span><span class="comment">// Description : Shows which debug event occurred</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5af974661f7f86ccd318f25fd1ba0374"> 4174</a></span><span class="preprocessor">#define M33_DFSR_OFFSET _u(0x0000ed30)</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4305bece616681abf26a1284849e1e7"> 4175</a></span><span class="preprocessor">#define M33_DFSR_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7de75e3772b5d5c6fb7ef662f2af9513"> 4176</a></span><span class="preprocessor">#define M33_DFSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span><span class="comment">// Field       : M33_DFSR_EXTERNAL</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span><span class="comment">// Description : Sticky flag indicating whether an External debug request debug</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><span class="comment">//               event has occurred</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9c315d0cfb5215c341cba7392052a317"> 4181</a></span><span class="preprocessor">#define M33_DFSR_EXTERNAL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec71ea54ffa2141a65e2f313c7232232"> 4182</a></span><span class="preprocessor">#define M33_DFSR_EXTERNAL_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c8bdae6ba854944fe74bea09a1613b5"> 4183</a></span><span class="preprocessor">#define M33_DFSR_EXTERNAL_MSB    _u(4)</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a332ee31136f1953750ba59345a3c9096"> 4184</a></span><span class="preprocessor">#define M33_DFSR_EXTERNAL_LSB    _u(4)</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa48f3f792ecef568f145b81292fad43f"> 4185</a></span><span class="preprocessor">#define M33_DFSR_EXTERNAL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span><span class="comment">// Field       : M33_DFSR_VCATCH</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span><span class="comment">// Description : Sticky flag indicating whether a Vector catch debug event has</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span><span class="comment">//               occurred</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf3196fdfc6fb076caca2ebe2d4d3dc2"> 4190</a></span><span class="preprocessor">#define M33_DFSR_VCATCH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad1bea558f3b2c174bc45a02b419d7f20"> 4191</a></span><span class="preprocessor">#define M33_DFSR_VCATCH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27a9f942654953ffd78a10de177c5b73"> 4192</a></span><span class="preprocessor">#define M33_DFSR_VCATCH_MSB    _u(3)</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d99d0a5cf00327466b378b3abfce575"> 4193</a></span><span class="preprocessor">#define M33_DFSR_VCATCH_LSB    _u(3)</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79c821d00e8687264badae7f3ed341dd"> 4194</a></span><span class="preprocessor">#define M33_DFSR_VCATCH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span><span class="comment">// Field       : M33_DFSR_DWTTRAP</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span><span class="comment">// Description : Sticky flag indicating whether a Watchpoint debug event has</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span><span class="comment">//               occurred</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5eded2921d50d34bc7ed6ef9b56dea7e"> 4199</a></span><span class="preprocessor">#define M33_DFSR_DWTTRAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaff75f54f064809158e22e6bf3654174"> 4200</a></span><span class="preprocessor">#define M33_DFSR_DWTTRAP_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e24d7add67cc05e1359928b74dc2e19"> 4201</a></span><span class="preprocessor">#define M33_DFSR_DWTTRAP_MSB    _u(2)</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d8c86360ed4b1d42b76cb12ecc007e6"> 4202</a></span><span class="preprocessor">#define M33_DFSR_DWTTRAP_LSB    _u(2)</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af5ae2a3015a7b3e6f00edfeff60ef355"> 4203</a></span><span class="preprocessor">#define M33_DFSR_DWTTRAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span><span class="comment">// Field       : M33_DFSR_BKPT</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span><span class="comment">// Description : Sticky flag indicating whether a Breakpoint debug event has</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span><span class="comment">//               occurred</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a757957329dfe50ef0f56c1f0aaf1e046"> 4208</a></span><span class="preprocessor">#define M33_DFSR_BKPT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a19dc7e10b245f35aa911fbf1bec505da"> 4209</a></span><span class="preprocessor">#define M33_DFSR_BKPT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac63691693aee777004b1145f5bab32c6"> 4210</a></span><span class="preprocessor">#define M33_DFSR_BKPT_MSB    _u(1)</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a44af0f679663544a520b09ce5656dda0"> 4211</a></span><span class="preprocessor">#define M33_DFSR_BKPT_LSB    _u(1)</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3275f9e45c4b414c5220fc9fff479148"> 4212</a></span><span class="preprocessor">#define M33_DFSR_BKPT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span><span class="comment">// Field       : M33_DFSR_HALTED</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span><span class="comment">// Description : Sticky flag indicating that a Halt request debug event or Step</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span><span class="comment">//               debug event has occurred</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4469f75bd950e832908a296371963a61"> 4217</a></span><span class="preprocessor">#define M33_DFSR_HALTED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0cd4c0c5cbcfcee4e57a82c877b7de36"> 4218</a></span><span class="preprocessor">#define M33_DFSR_HALTED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2239440ade680c0f4a8b1484d2b292a0"> 4219</a></span><span class="preprocessor">#define M33_DFSR_HALTED_MSB    _u(0)</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0fd29d201c44a67da689a89f233788b9"> 4220</a></span><span class="preprocessor">#define M33_DFSR_HALTED_LSB    _u(0)</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab520f303ddff75b525a447695f8089fe"> 4221</a></span><span class="preprocessor">#define M33_DFSR_HALTED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span><span class="comment">// Register    : M33_MMFAR</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span><span class="comment">// Description : Shows the address of the memory location that caused an MPU</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span><span class="comment">//               fault</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac36ef56129a0b6887453efaa770b3007"> 4226</a></span><span class="preprocessor">#define M33_MMFAR_OFFSET _u(0x0000ed34)</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad667da1333f27b5edc547313cfdbf08a"> 4227</a></span><span class="preprocessor">#define M33_MMFAR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac32833e3336db5d04025567a9aeffb0a"> 4228</a></span><span class="preprocessor">#define M33_MMFAR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span><span class="comment">// Field       : M33_MMFAR_ADDRESS</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span><span class="comment">// Description : This register is updated with the address of a location that</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span><span class="comment">//               produced a MemManage fault. The MMFSR shows the cause of the</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span><span class="comment">//               fault, and whether this field is valid. This field is valid</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span><span class="comment">//               only when MMFSR.MMARVALID is set, otherwise it is UNKNOWN</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa72e792524b966f20fc18351c6f4a105"> 4235</a></span><span class="preprocessor">#define M33_MMFAR_ADDRESS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4bb76a3d4599d35479e74c0f5894bcda"> 4236</a></span><span class="preprocessor">#define M33_MMFAR_ADDRESS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a590aa2ef931864692b04aa38a3fece98"> 4237</a></span><span class="preprocessor">#define M33_MMFAR_ADDRESS_MSB    _u(31)</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a34217f0b6cdf4aeb28ac8ac1c8152f9e"> 4238</a></span><span class="preprocessor">#define M33_MMFAR_ADDRESS_LSB    _u(0)</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a02c3a945ad4629804d00d21de35b242f"> 4239</a></span><span class="preprocessor">#define M33_MMFAR_ADDRESS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="comment">// Register    : M33_BFAR</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span><span class="comment">// Description : Shows the address associated with a precise data access</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span><span class="comment">//               BusFault</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d2944ca07848764a9ee2e2d5f889d57"> 4244</a></span><span class="preprocessor">#define M33_BFAR_OFFSET _u(0x0000ed38)</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae5524cc88602bc39b327f4cf2cbffeb0"> 4245</a></span><span class="preprocessor">#define M33_BFAR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23f0db463ef2cea8a51605495bafbbad"> 4246</a></span><span class="preprocessor">#define M33_BFAR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span><span class="comment">// Field       : M33_BFAR_ADDRESS</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span><span class="comment">// Description : This register is updated with the address of a location that</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span><span class="comment">//               produced a BusFault. The BFSR shows the reason for the fault.</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span><span class="comment">//               This field is valid only when BFSR.BFARVALID is set, otherwise</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span><span class="comment">//               it is UNKNOWN</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aca652dece2b136c192f12e208e2fb8c7"> 4253</a></span><span class="preprocessor">#define M33_BFAR_ADDRESS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4dec68aef8610742fd98acf4f6ef0d39"> 4254</a></span><span class="preprocessor">#define M33_BFAR_ADDRESS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38b1cf23ac05c59e4ad461d20756a388"> 4255</a></span><span class="preprocessor">#define M33_BFAR_ADDRESS_MSB    _u(31)</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad6edf5912d5671236972dc8ffa8f7678"> 4256</a></span><span class="preprocessor">#define M33_BFAR_ADDRESS_LSB    _u(0)</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ace9ed94cf67241dd3963aa9934d4331a"> 4257</a></span><span class="preprocessor">#define M33_BFAR_ADDRESS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span><span class="comment">// Register    : M33_ID_PFR0</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span><span class="comment">// Description : Gives top-level information about the instruction set supported</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span><span class="comment">//               by the PE</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af91df9ee3c582c550cf556785df962bf"> 4262</a></span><span class="preprocessor">#define M33_ID_PFR0_OFFSET _u(0x0000ed40)</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03fdb1de2cad1d67be5258ea622a9057"> 4263</a></span><span class="preprocessor">#define M33_ID_PFR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4505cd302ec059208dad80a975b963d"> 4264</a></span><span class="preprocessor">#define M33_ID_PFR0_RESET  _u(0x00000030)</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span><span class="comment">// Field       : M33_ID_PFR0_STATE1</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="comment">// Description : T32 instruction set support</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a428a0f0712c22a05f1659ffcc47b34c4"> 4268</a></span><span class="preprocessor">#define M33_ID_PFR0_STATE1_RESET  _u(0x3)</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb1348204c8d0e0bd7b06f00bd55e7c1"> 4269</a></span><span class="preprocessor">#define M33_ID_PFR0_STATE1_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac030c30ca1ec27287ddc9965e5563351"> 4270</a></span><span class="preprocessor">#define M33_ID_PFR0_STATE1_MSB    _u(7)</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adf17664871a11e9925dc7ca20623d4b7"> 4271</a></span><span class="preprocessor">#define M33_ID_PFR0_STATE1_LSB    _u(4)</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af94efb43239f13bd580cc88e15e3f2f3"> 4272</a></span><span class="preprocessor">#define M33_ID_PFR0_STATE1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="comment">// Field       : M33_ID_PFR0_STATE0</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span><span class="comment">// Description : A32 instruction set support</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a581098ef97e5fe6e54b54682846b25b9"> 4276</a></span><span class="preprocessor">#define M33_ID_PFR0_STATE0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a262aee23d7f25883da3678a6a1a2da9d"> 4277</a></span><span class="preprocessor">#define M33_ID_PFR0_STATE0_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a264b7b89358206f53c479564f2286882"> 4278</a></span><span class="preprocessor">#define M33_ID_PFR0_STATE0_MSB    _u(3)</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a666c8d54ef376ba4e2cc9a6f7ee29898"> 4279</a></span><span class="preprocessor">#define M33_ID_PFR0_STATE0_LSB    _u(0)</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae64b02e60f44d9e2b653a4e0fa728ba4"> 4280</a></span><span class="preprocessor">#define M33_ID_PFR0_STATE0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="comment">// Register    : M33_ID_PFR1</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span><span class="comment">// Description : Gives information about the programmers&#39; model and Extensions</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span><span class="comment">//               support</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e7dd7caf1c88d78c8f7f58f2e6adbef"> 4285</a></span><span class="preprocessor">#define M33_ID_PFR1_OFFSET _u(0x0000ed44)</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a024b4c5249fd07b36104f034d50cc797"> 4286</a></span><span class="preprocessor">#define M33_ID_PFR1_BITS   _u(0x00000ff0)</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11e324ad7b55ef19fe0204c1675f9f8f"> 4287</a></span><span class="preprocessor">#define M33_ID_PFR1_RESET  _u(0x00000520)</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span><span class="comment">// Field       : M33_ID_PFR1_MPROGMOD</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span><span class="comment">// Description : Identifies support for the M-Profile programmers&#39; model support</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad0028c4e36a852ab03cd101c3c1294bc"> 4291</a></span><span class="preprocessor">#define M33_ID_PFR1_MPROGMOD_RESET  _u(0x5)</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a78a1c32619fcbb56ddde1ecedb244b38"> 4292</a></span><span class="preprocessor">#define M33_ID_PFR1_MPROGMOD_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95ec6d587f2d1ed31360c72bb8890ab1"> 4293</a></span><span class="preprocessor">#define M33_ID_PFR1_MPROGMOD_MSB    _u(11)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeeafe52b2f370b4bdf145797662dbcee"> 4294</a></span><span class="preprocessor">#define M33_ID_PFR1_MPROGMOD_LSB    _u(8)</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc1a0469610d113b2a7a6e40f39d667f"> 4295</a></span><span class="preprocessor">#define M33_ID_PFR1_MPROGMOD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span><span class="comment">// Field       : M33_ID_PFR1_SECURITY</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span><span class="comment">// Description : Identifies whether the Security Extension is implemented</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac25d6b10ba8f3b92dfc8b7531a091797"> 4299</a></span><span class="preprocessor">#define M33_ID_PFR1_SECURITY_RESET  _u(0x2)</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aac906807ecd52c81a23e6a8205a12554"> 4300</a></span><span class="preprocessor">#define M33_ID_PFR1_SECURITY_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50bb147797cdf26f9873c11b0ab15ce0"> 4301</a></span><span class="preprocessor">#define M33_ID_PFR1_SECURITY_MSB    _u(7)</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a84e2a5ba25f80a577ef95dcdf4b95dc4"> 4302</a></span><span class="preprocessor">#define M33_ID_PFR1_SECURITY_LSB    _u(4)</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a00d3737e66dff65f61d06e4862cdc189"> 4303</a></span><span class="preprocessor">#define M33_ID_PFR1_SECURITY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span><span class="comment">// Register    : M33_ID_DFR0</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span><span class="comment">// Description : Provides top level information about the debug system</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a492447c92337fed2b2a33741f602aa3e"> 4307</a></span><span class="preprocessor">#define M33_ID_DFR0_OFFSET _u(0x0000ed48)</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab88d69b068d17f138e037622258643de"> 4308</a></span><span class="preprocessor">#define M33_ID_DFR0_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a193c906ba9f5b621ca3bba9126627e42"> 4309</a></span><span class="preprocessor">#define M33_ID_DFR0_RESET  _u(0x00200000)</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span><span class="comment">// Field       : M33_ID_DFR0_MPROFDBG</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span><span class="comment">// Description : Indicates the supported M-profile debug architecture</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe9ac0b8c60b4b86b1880c97d133210c"> 4313</a></span><span class="preprocessor">#define M33_ID_DFR0_MPROFDBG_RESET  _u(0x2)</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2a3b1f8a3fd925214d9dc808da040d8"> 4314</a></span><span class="preprocessor">#define M33_ID_DFR0_MPROFDBG_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a971e8df48a4e3847eca444b4dcd3e8e8"> 4315</a></span><span class="preprocessor">#define M33_ID_DFR0_MPROFDBG_MSB    _u(23)</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2eca6a89bb1950ebd913bc60bc1a0387"> 4316</a></span><span class="preprocessor">#define M33_ID_DFR0_MPROFDBG_LSB    _u(20)</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a30ab720dcb8d9636e49eefe5ad466faf"> 4317</a></span><span class="preprocessor">#define M33_ID_DFR0_MPROFDBG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span><span class="comment">// Register    : M33_ID_AFR0</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span><span class="comment">// Description : Provides information about the IMPLEMENTATION DEFINED features</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span><span class="comment">//               of the PE</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a169ba6386da23205c6e5a5d28156a70e"> 4322</a></span><span class="preprocessor">#define M33_ID_AFR0_OFFSET _u(0x0000ed4c)</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad57d5b0d234005bb67a5742a14719d85"> 4323</a></span><span class="preprocessor">#define M33_ID_AFR0_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac1c3f11734447b12f42eb72073ab977f"> 4324</a></span><span class="preprocessor">#define M33_ID_AFR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span><span class="comment">// Field       : M33_ID_AFR0_IMPDEF3</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span><span class="comment">// Description : IMPLEMENTATION DEFINED meaning</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5fa5a96a1ac5a6555bbe32ef36234ac"> 4328</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a57678c5e2fdc12f9e64e26b12a16564f"> 4329</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF3_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08b4bc976c7721ab7997af7013122508"> 4330</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF3_MSB    _u(15)</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad6270f9d4aa9033ecea8e06682d2659b"> 4331</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF3_LSB    _u(12)</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9aa680483b126ef589d7a39ff719a4b6"> 4332</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span><span class="comment">// Field       : M33_ID_AFR0_IMPDEF2</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span><span class="comment">// Description : IMPLEMENTATION DEFINED meaning</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70dde786b1ecd30234b3ca93d0f3b475"> 4336</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac355130a7c5124bac2af177daeaf45b5"> 4337</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF2_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad697adfafc4c1e8070e44ae2cb55db51"> 4338</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF2_MSB    _u(11)</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91f040275c28352cc72a3c05afa8a547"> 4339</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF2_LSB    _u(8)</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8a1225f8d52ed69a8b0e5c161bef5a32"> 4340</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span><span class="comment">// Field       : M33_ID_AFR0_IMPDEF1</span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span><span class="comment">// Description : IMPLEMENTATION DEFINED meaning</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa54c05dadff92fb32bc23c95d855fcd0"> 4344</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3409f944f52cffe86bb2dacc86eb6b8d"> 4345</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF1_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aabc6e39a522bfc1754d9aef03a4fc9f7"> 4346</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF1_MSB    _u(7)</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab55b45b46539123911e087d02345c5c5"> 4347</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF1_LSB    _u(4)</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb55ae559b1279a9dcb81b78882b299a"> 4348</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span><span class="comment">// Field       : M33_ID_AFR0_IMPDEF0</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span><span class="comment">// Description : IMPLEMENTATION DEFINED meaning</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a729701a439ff23f3ddb36b688ad0608f"> 4352</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a266116b96fd5bb74fe43f082a7bf9c0b"> 4353</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF0_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae3434e3730b967097376bea3f64cc87c"> 4354</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF0_MSB    _u(3)</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a85d99cd0abbc7a59f79b675d2ad03af8"> 4355</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF0_LSB    _u(0)</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66aaed5a82795c63170a4b452f64493c"> 4356</a></span><span class="preprocessor">#define M33_ID_AFR0_IMPDEF0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span><span class="comment">// Register    : M33_ID_MMFR0</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span><span class="comment">// Description : Provides information about the implemented memory model and</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span><span class="comment">//               memory management support</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a53c8c760b4f0180c02bf8180bbf4c576"> 4361</a></span><span class="preprocessor">#define M33_ID_MMFR0_OFFSET _u(0x0000ed50)</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab45714ae2d63b1cc1587c4ec402babd7"> 4362</a></span><span class="preprocessor">#define M33_ID_MMFR0_BITS   _u(0x00fffff0)</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac52d6eb08ce577947012db7b7d813ca8"> 4363</a></span><span class="preprocessor">#define M33_ID_MMFR0_RESET  _u(0x00101f40)</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span><span class="comment">// Field       : M33_ID_MMFR0_AUXREG</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span><span class="comment">// Description : Indicates support for Auxiliary Control Registers</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79e636729f093a4bae572619e9ccf609"> 4367</a></span><span class="preprocessor">#define M33_ID_MMFR0_AUXREG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa340c40d2005bd3d9597af3250c0a7e0"> 4368</a></span><span class="preprocessor">#define M33_ID_MMFR0_AUXREG_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a12f16b82bc10f036cd93e23d12a67326"> 4369</a></span><span class="preprocessor">#define M33_ID_MMFR0_AUXREG_MSB    _u(23)</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae9166d751eec8e5079db874cf781c1f0"> 4370</a></span><span class="preprocessor">#define M33_ID_MMFR0_AUXREG_LSB    _u(20)</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e1916f6aefbb1d382d54bf51dbcb64e"> 4371</a></span><span class="preprocessor">#define M33_ID_MMFR0_AUXREG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span><span class="comment">// Field       : M33_ID_MMFR0_TCM</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span><span class="comment">// Description : Indicates support for tightly coupled memories (TCMs)</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a97987649c9b425c6bcdd5240f9430aa3"> 4375</a></span><span class="preprocessor">#define M33_ID_MMFR0_TCM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6016d750598de7891166ab3bbee61b5b"> 4376</a></span><span class="preprocessor">#define M33_ID_MMFR0_TCM_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a62448b63f90340bf80bc577c3d889e"> 4377</a></span><span class="preprocessor">#define M33_ID_MMFR0_TCM_MSB    _u(19)</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a147d2a798d6ebc2aacd9de971c00dfde"> 4378</a></span><span class="preprocessor">#define M33_ID_MMFR0_TCM_LSB    _u(16)</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c224c38eb9a06ddc32be88c89001775"> 4379</a></span><span class="preprocessor">#define M33_ID_MMFR0_TCM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span><span class="comment">// Field       : M33_ID_MMFR0_SHARELVL</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span><span class="comment">// Description : Indicates the number of shareability levels implemented</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a62e60c2f8cf92d52ded436aca12d7b2e"> 4383</a></span><span class="preprocessor">#define M33_ID_MMFR0_SHARELVL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acfac5f972c408c117307ba1a07c454a3"> 4384</a></span><span class="preprocessor">#define M33_ID_MMFR0_SHARELVL_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45b3d587e39be4647b80818fe12ddd40"> 4385</a></span><span class="preprocessor">#define M33_ID_MMFR0_SHARELVL_MSB    _u(15)</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0fa6c472d5e627921bafffe26b303548"> 4386</a></span><span class="preprocessor">#define M33_ID_MMFR0_SHARELVL_LSB    _u(12)</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a84ebfe857a7132ebb4b751d1eab2c0e9"> 4387</a></span><span class="preprocessor">#define M33_ID_MMFR0_SHARELVL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span><span class="comment">// Field       : M33_ID_MMFR0_OUTERSHR</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span><span class="comment">// Description : Indicates the outermost shareability domain implemented</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1a3867ca04f3d93802d66de3ed6c861b"> 4391</a></span><span class="preprocessor">#define M33_ID_MMFR0_OUTERSHR_RESET  _u(0xf)</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeb342ac5c20b8eb76be39bb8924e3c36"> 4392</a></span><span class="preprocessor">#define M33_ID_MMFR0_OUTERSHR_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6df30b9c0bd01b347f09c79d9894dec0"> 4393</a></span><span class="preprocessor">#define M33_ID_MMFR0_OUTERSHR_MSB    _u(11)</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb5301acbb11a94343c77345e540ea67"> 4394</a></span><span class="preprocessor">#define M33_ID_MMFR0_OUTERSHR_LSB    _u(8)</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0af11dca7015d7b33490af9f02216857"> 4395</a></span><span class="preprocessor">#define M33_ID_MMFR0_OUTERSHR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span><span class="comment">// Field       : M33_ID_MMFR0_PMSA</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span><span class="comment">// Description : Indicates support for the protected memory system architecture</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span><span class="comment">//               (PMSA)</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa79a69f35514a8819bedb45baab49087"> 4400</a></span><span class="preprocessor">#define M33_ID_MMFR0_PMSA_RESET  _u(0x4)</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac572f04e4ecfe41c640cc003c08029ab"> 4401</a></span><span class="preprocessor">#define M33_ID_MMFR0_PMSA_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e732e0bcf5c0b39272c5c144b77152f"> 4402</a></span><span class="preprocessor">#define M33_ID_MMFR0_PMSA_MSB    _u(7)</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a255e43f280f55940e05ad36a2d96a846"> 4403</a></span><span class="preprocessor">#define M33_ID_MMFR0_PMSA_LSB    _u(4)</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa2589155b0d765ed0e9db0e0f35e2be"> 4404</a></span><span class="preprocessor">#define M33_ID_MMFR0_PMSA_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><span class="comment">// Register    : M33_ID_MMFR1</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span><span class="comment">// Description : Provides information about the implemented memory model and</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span><span class="comment">//               memory management support</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94f14bc10b622b1f8589a0f4a9d9eba3"> 4409</a></span><span class="preprocessor">#define M33_ID_MMFR1_OFFSET _u(0x0000ed54)</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b645750a879f19d7f047a79d4b755d9"> 4410</a></span><span class="preprocessor">#define M33_ID_MMFR1_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c1e034593868c49bcd03a23004afe45"> 4411</a></span><span class="preprocessor">#define M33_ID_MMFR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ace220673efaed7d3546a8e7670f32de1"> 4412</a></span><span class="preprocessor">#define M33_ID_MMFR1_MSB    _u(31)</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6da538ff5365c2821e48ee55af5e864"> 4413</a></span><span class="preprocessor">#define M33_ID_MMFR1_LSB    _u(0)</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1857b93f2c16a989dfe5f7ab78aacbdd"> 4414</a></span><span class="preprocessor">#define M33_ID_MMFR1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span><span class="comment">// Register    : M33_ID_MMFR2</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span><span class="comment">// Description : Provides information about the implemented memory model and</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span><span class="comment">//               memory management support</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f32e643dd5c24c4979549ba401a8c8c"> 4419</a></span><span class="preprocessor">#define M33_ID_MMFR2_OFFSET _u(0x0000ed58)</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5086a0b84ce8bf5eb50ac265cb767775"> 4420</a></span><span class="preprocessor">#define M33_ID_MMFR2_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab81b4d4041fd52e947b3b1cf38f58d8f"> 4421</a></span><span class="preprocessor">#define M33_ID_MMFR2_RESET  _u(0x01000000)</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span><span class="comment">// Field       : M33_ID_MMFR2_WFISTALL</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span><span class="comment">// Description : Indicates the support for Wait For Interrupt (WFI) stalling</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af520ae391b4c12f572decbbf088b5f97"> 4425</a></span><span class="preprocessor">#define M33_ID_MMFR2_WFISTALL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec93ef794b32e24a5a20b6ce3d40ca15"> 4426</a></span><span class="preprocessor">#define M33_ID_MMFR2_WFISTALL_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac82a77bcdd6d7e2373c89f4dda7e7e21"> 4427</a></span><span class="preprocessor">#define M33_ID_MMFR2_WFISTALL_MSB    _u(27)</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aacfc21cd3012d2f61e0e150832da25bc"> 4428</a></span><span class="preprocessor">#define M33_ID_MMFR2_WFISTALL_LSB    _u(24)</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a81c48725ff6a3a0ca6289fc84a2d57db"> 4429</a></span><span class="preprocessor">#define M33_ID_MMFR2_WFISTALL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span><span class="comment">// Register    : M33_ID_MMFR3</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span><span class="comment">// Description : Provides information about the implemented memory model and</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span><span class="comment">//               memory management support</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb76f55678517dc7c9e897ad9bf9f5cd"> 4434</a></span><span class="preprocessor">#define M33_ID_MMFR3_OFFSET _u(0x0000ed5c)</span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a810c5ae385c3272097b679fb676ee181"> 4435</a></span><span class="preprocessor">#define M33_ID_MMFR3_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7ba26a1b093fea2c6ae2db3fc1d0764"> 4436</a></span><span class="preprocessor">#define M33_ID_MMFR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span><span class="comment">// Field       : M33_ID_MMFR3_BPMAINT</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span><span class="comment">// Description : Indicates the supported branch predictor maintenance</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8cf8444736c71a7ed81b619329b75470"> 4440</a></span><span class="preprocessor">#define M33_ID_MMFR3_BPMAINT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2c1689490f55df203af02c54dc633160"> 4441</a></span><span class="preprocessor">#define M33_ID_MMFR3_BPMAINT_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af86547ae3c746f4947cf50a7604f08eb"> 4442</a></span><span class="preprocessor">#define M33_ID_MMFR3_BPMAINT_MSB    _u(11)</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad649114fb33242cc51ae7dc418f4285b"> 4443</a></span><span class="preprocessor">#define M33_ID_MMFR3_BPMAINT_LSB    _u(8)</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abeab36a3d38ac5aceab7501d0aec2a94"> 4444</a></span><span class="preprocessor">#define M33_ID_MMFR3_BPMAINT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span><span class="comment">// Field       : M33_ID_MMFR3_CMAINTSW</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span><span class="comment">// Description : Indicates the supported cache maintenance operations by set/way</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac57216097366fe04bed3708d2fd07c6b"> 4448</a></span><span class="preprocessor">#define M33_ID_MMFR3_CMAINTSW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad60f1b9bf9e1688a02012c98233d764d"> 4449</a></span><span class="preprocessor">#define M33_ID_MMFR3_CMAINTSW_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa27840e017d1a2914fb7f45a543c4a41"> 4450</a></span><span class="preprocessor">#define M33_ID_MMFR3_CMAINTSW_MSB    _u(7)</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a34126124fc00ff2fc6e748234603c26f"> 4451</a></span><span class="preprocessor">#define M33_ID_MMFR3_CMAINTSW_LSB    _u(4)</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29dd9a283c953d9ae117485965aa6987"> 4452</a></span><span class="preprocessor">#define M33_ID_MMFR3_CMAINTSW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span><span class="comment">// Field       : M33_ID_MMFR3_CMAINTVA</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span><span class="comment">// Description : Indicates the supported cache maintenance operations by address</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d9f5ced2fc718ef190c8c9a0a1f5099"> 4456</a></span><span class="preprocessor">#define M33_ID_MMFR3_CMAINTVA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeea2babb464586db7fb427b5fca45b9f"> 4457</a></span><span class="preprocessor">#define M33_ID_MMFR3_CMAINTVA_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f2019bba4d6d7231555adb730ebd946"> 4458</a></span><span class="preprocessor">#define M33_ID_MMFR3_CMAINTVA_MSB    _u(3)</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6279c0f9cf4d61a56ff9d9d0889693c"> 4459</a></span><span class="preprocessor">#define M33_ID_MMFR3_CMAINTVA_LSB    _u(0)</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21cd11acf991eea9561edbfac92741db"> 4460</a></span><span class="preprocessor">#define M33_ID_MMFR3_CMAINTVA_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span><span class="comment">// Register    : M33_ID_ISAR0</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span><span class="comment">// Description : Provides information about the instruction set implemented by</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span><span class="comment">//               the PE</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7003300335abef9a9d739f3086ed9f02"> 4465</a></span><span class="preprocessor">#define M33_ID_ISAR0_OFFSET _u(0x0000ed60)</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a094d88b06b2515d01a14859b7d34445b"> 4466</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITS   _u(0x0ffffff0)</span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4df71c910973aebeff003ec1f16541e4"> 4467</a></span><span class="preprocessor">#define M33_ID_ISAR0_RESET  _u(0x08092300)</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span><span class="comment">// Field       : M33_ID_ISAR0_DIVIDE</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span><span class="comment">// Description : Indicates the supported Divide instructions</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9c44867e9b6421cd82a6fbf9d9ab1cc"> 4471</a></span><span class="preprocessor">#define M33_ID_ISAR0_DIVIDE_RESET  _u(0x8)</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83867bb45ae3a8227a65b5a855f06a5c"> 4472</a></span><span class="preprocessor">#define M33_ID_ISAR0_DIVIDE_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15efe638af3b7bd0ba821d5ebbc05de2"> 4473</a></span><span class="preprocessor">#define M33_ID_ISAR0_DIVIDE_MSB    _u(27)</span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ac80ad45a946765861ec87f0986b02b"> 4474</a></span><span class="preprocessor">#define M33_ID_ISAR0_DIVIDE_LSB    _u(24)</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a57fac961c10a3d61b65ab703ab73a843"> 4475</a></span><span class="preprocessor">#define M33_ID_ISAR0_DIVIDE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span><span class="comment">// Field       : M33_ID_ISAR0_DEBUG</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span><span class="comment">// Description : Indicates the implemented Debug instructions</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ad225a6b7f569bb022fb290875fe1d9"> 4479</a></span><span class="preprocessor">#define M33_ID_ISAR0_DEBUG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1eb779b97f58d297156d460fe234a164"> 4480</a></span><span class="preprocessor">#define M33_ID_ISAR0_DEBUG_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50a4fc5e096fb8c757e9577f0c055511"> 4481</a></span><span class="preprocessor">#define M33_ID_ISAR0_DEBUG_MSB    _u(23)</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1577fc4c4444c63590514652ad2a7126"> 4482</a></span><span class="preprocessor">#define M33_ID_ISAR0_DEBUG_LSB    _u(20)</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2078ed3e4e182f1741c7ebfc8f7bad6d"> 4483</a></span><span class="preprocessor">#define M33_ID_ISAR0_DEBUG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span><span class="comment">// Field       : M33_ID_ISAR0_COPROC</span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span><span class="comment">// Description : Indicates the supported Coprocessor instructions</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7047d23a34f39181491f66195555f112"> 4487</a></span><span class="preprocessor">#define M33_ID_ISAR0_COPROC_RESET  _u(0x9)</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c47a0614989879df612db95735e4d4f"> 4488</a></span><span class="preprocessor">#define M33_ID_ISAR0_COPROC_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab8fb80f86c979ac9d1de817da818610b"> 4489</a></span><span class="preprocessor">#define M33_ID_ISAR0_COPROC_MSB    _u(19)</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c18e3a9de01a307486ac48791765b2f"> 4490</a></span><span class="preprocessor">#define M33_ID_ISAR0_COPROC_LSB    _u(16)</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6fe467d526b956f13b1f9966c4aeff44"> 4491</a></span><span class="preprocessor">#define M33_ID_ISAR0_COPROC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span><span class="comment">// Field       : M33_ID_ISAR0_CMPBRANCH</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span><span class="comment">// Description : Indicates the supported combined Compare and Branch</span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span><span class="comment">//               instructions</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8aef1a6b662149f1755c73efe5ff9e32"> 4496</a></span><span class="preprocessor">#define M33_ID_ISAR0_CMPBRANCH_RESET  _u(0x2)</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8f6070070aa1954c44c170a4a85735e4"> 4497</a></span><span class="preprocessor">#define M33_ID_ISAR0_CMPBRANCH_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a59a7a5df53bdb5832a3facf969ba1bfc"> 4498</a></span><span class="preprocessor">#define M33_ID_ISAR0_CMPBRANCH_MSB    _u(15)</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e893f23746ef4fe1cdb269b5b16c63b"> 4499</a></span><span class="preprocessor">#define M33_ID_ISAR0_CMPBRANCH_LSB    _u(12)</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14478ad10a6e7573313bc3504f7ff24d"> 4500</a></span><span class="preprocessor">#define M33_ID_ISAR0_CMPBRANCH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span><span class="comment">// Field       : M33_ID_ISAR0_BITFIELD</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span><span class="comment">// Description : Indicates the supported bit field instructions</span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9116536ec60827179d06d2b886b2ba5f"> 4504</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITFIELD_RESET  _u(0x3)</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a90a864f0cf214380929ad5c2807552"> 4505</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITFIELD_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7f262b922e3535364470391e67cde604"> 4506</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITFIELD_MSB    _u(11)</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7fef0c00836f7bac91c788ca9f82bc54"> 4507</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITFIELD_LSB    _u(8)</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefde7e0f05a6093c419ceed889d10c12"> 4508</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITFIELD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span><span class="comment">// Field       : M33_ID_ISAR0_BITCOUNT</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span><span class="comment">// Description : Indicates the supported bit count instructions</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a525092610d071b9c5329095e197e1bf0"> 4512</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITCOUNT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1be533054007cca282ae6efd2204813e"> 4513</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITCOUNT_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abd2c2d77671aead98035ade789138efd"> 4514</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITCOUNT_MSB    _u(7)</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4afd546cba876d9e6fdfd0f7b626bc96"> 4515</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITCOUNT_LSB    _u(4)</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01674dd2e296d16f47ab9baa49ed4d97"> 4516</a></span><span class="preprocessor">#define M33_ID_ISAR0_BITCOUNT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span><span class="comment">// Register    : M33_ID_ISAR1</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><span class="comment">// Description : Provides information about the instruction set implemented by</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span><span class="comment">//               the PE</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6541377239f786ab4e08cf2213361bf0"> 4521</a></span><span class="preprocessor">#define M33_ID_ISAR1_OFFSET _u(0x0000ed64)</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af8e962679c603f380e4db4a14c1994b3"> 4522</a></span><span class="preprocessor">#define M33_ID_ISAR1_BITS   _u(0x0ffff000)</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c52a91c4c90e0deb1653411fd91c27f"> 4523</a></span><span class="preprocessor">#define M33_ID_ISAR1_RESET  _u(0x05725000)</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span><span class="comment">// Field       : M33_ID_ISAR1_INTERWORK</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span><span class="comment">// Description : Indicates the implemented Interworking instructions</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad63ba0f2a8aad0e795a1a96c753cac1f"> 4527</a></span><span class="preprocessor">#define M33_ID_ISAR1_INTERWORK_RESET  _u(0x5)</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa4bec66a059709fd8acea8fe2868b8ae"> 4528</a></span><span class="preprocessor">#define M33_ID_ISAR1_INTERWORK_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7825ec4b892f777de2be75e84f208f54"> 4529</a></span><span class="preprocessor">#define M33_ID_ISAR1_INTERWORK_MSB    _u(27)</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abee1d3b986acc0290e049be759a325d7"> 4530</a></span><span class="preprocessor">#define M33_ID_ISAR1_INTERWORK_LSB    _u(24)</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add2b1cf860059105633f161ac162e535"> 4531</a></span><span class="preprocessor">#define M33_ID_ISAR1_INTERWORK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span><span class="comment">// Field       : M33_ID_ISAR1_IMMEDIATE</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span><span class="comment">// Description : Indicates the implemented for data-processing instructions with</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span><span class="comment">//               long immediates</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8b57e6b9f8a76d55c12ce72ea074dfc"> 4536</a></span><span class="preprocessor">#define M33_ID_ISAR1_IMMEDIATE_RESET  _u(0x7)</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad494826454c838f2c9171d51ce313b92"> 4537</a></span><span class="preprocessor">#define M33_ID_ISAR1_IMMEDIATE_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a069f258a747c106725f62d5d0c356f59"> 4538</a></span><span class="preprocessor">#define M33_ID_ISAR1_IMMEDIATE_MSB    _u(23)</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a284e49c313c019615c3df2302b61b5e1"> 4539</a></span><span class="preprocessor">#define M33_ID_ISAR1_IMMEDIATE_LSB    _u(20)</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd6ef30bc7fc9e911ac352fdcd8dc7a9"> 4540</a></span><span class="preprocessor">#define M33_ID_ISAR1_IMMEDIATE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span><span class="comment">// Field       : M33_ID_ISAR1_IFTHEN</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span><span class="comment">// Description : Indicates the implemented If-Then instructions</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe488db081f007056710b6c7ddcc8c69"> 4544</a></span><span class="preprocessor">#define M33_ID_ISAR1_IFTHEN_RESET  _u(0x2)</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9fe71e9bbeca0341947b0d5ffc062f46"> 4545</a></span><span class="preprocessor">#define M33_ID_ISAR1_IFTHEN_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3214e26205b800c1e67b4f427f0e2702"> 4546</a></span><span class="preprocessor">#define M33_ID_ISAR1_IFTHEN_MSB    _u(19)</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c89ed99467c14cc7fbd9b2f73f81816"> 4547</a></span><span class="preprocessor">#define M33_ID_ISAR1_IFTHEN_LSB    _u(16)</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2407905ef683bdbdd33b95ba98b94621"> 4548</a></span><span class="preprocessor">#define M33_ID_ISAR1_IFTHEN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span><span class="comment">// Field       : M33_ID_ISAR1_EXTEND</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span><span class="comment">// Description : Indicates the implemented Extend instructions</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a713b47a56a00421b070395e1d16b05e5"> 4552</a></span><span class="preprocessor">#define M33_ID_ISAR1_EXTEND_RESET  _u(0x5)</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a868cacfae520322c67611e60c8e67bd4"> 4553</a></span><span class="preprocessor">#define M33_ID_ISAR1_EXTEND_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a452425b92ddeabaedbe7366e4e441972"> 4554</a></span><span class="preprocessor">#define M33_ID_ISAR1_EXTEND_MSB    _u(15)</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb56381fe49675c9dda9f6dda0b346a7"> 4555</a></span><span class="preprocessor">#define M33_ID_ISAR1_EXTEND_LSB    _u(12)</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68ab230e0b11b4482a91d379eba261bb"> 4556</a></span><span class="preprocessor">#define M33_ID_ISAR1_EXTEND_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="comment">// Register    : M33_ID_ISAR2</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="comment">// Description : Provides information about the instruction set implemented by</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="comment">//               the PE</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4bf597491880a1fdf74f47df87a92485"> 4561</a></span><span class="preprocessor">#define M33_ID_ISAR2_OFFSET _u(0x0000ed68)</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeeae6710051e2cfccbac0b0acc8cac85"> 4562</a></span><span class="preprocessor">#define M33_ID_ISAR2_BITS   _u(0xf0ffffff)</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abdd873cb8ce73219be3a4f0618e4415e"> 4563</a></span><span class="preprocessor">#define M33_ID_ISAR2_RESET  _u(0x30173426)</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span><span class="comment">// Field       : M33_ID_ISAR2_REVERSAL</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span><span class="comment">// Description : Indicates the implemented Reversal instructions</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9f9e37b1106e9b57ed6690e89c3f0705"> 4567</a></span><span class="preprocessor">#define M33_ID_ISAR2_REVERSAL_RESET  _u(0x3)</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf7dfde45746ce3d6de2c1be02c1b2b5"> 4568</a></span><span class="preprocessor">#define M33_ID_ISAR2_REVERSAL_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaaefaba940914adec9bf1cf608259889"> 4569</a></span><span class="preprocessor">#define M33_ID_ISAR2_REVERSAL_MSB    _u(31)</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a134f6dce54a34218fb6398e9184b54a1"> 4570</a></span><span class="preprocessor">#define M33_ID_ISAR2_REVERSAL_LSB    _u(28)</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ae1775618b77aeac24c895bb68d9cd0"> 4571</a></span><span class="preprocessor">#define M33_ID_ISAR2_REVERSAL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span><span class="comment">// Field       : M33_ID_ISAR2_MULTU</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span><span class="comment">// Description : Indicates the implemented advanced unsigned Multiply</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span><span class="comment">//               instructions</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e62b53dccd72d9fa80640272400c010"> 4576</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTU_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5cf388c47006453c47b4772d0a827915"> 4577</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTU_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adae8333f0bb42fa210db1ef85d7ad62b"> 4578</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTU_MSB    _u(23)</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14df85ea19dd82971dd069df4e145a5f"> 4579</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTU_LSB    _u(20)</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a97c2121d6606b74e971a2ae1189d4b28"> 4580</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTU_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span><span class="comment">// Field       : M33_ID_ISAR2_MULTS</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span><span class="comment">// Description : Indicates the implemented advanced signed Multiply instructions</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d686e97fc2e90a4db0a01556525bfd7"> 4584</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTS_RESET  _u(0x7)</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d83b4d1a3402860be4eefbd416ea317"> 4585</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTS_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad900c02ec52f8769ec25f3af6f3d20f3"> 4586</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTS_MSB    _u(19)</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3e8c04d48066fd75ad3b2c140aa4ae2b"> 4587</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTS_LSB    _u(16)</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb81b9321614332ff0b528a4747bb18a"> 4588</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span><span class="comment">// Field       : M33_ID_ISAR2_MULT</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span><span class="comment">// Description : Indicates the implemented additional Multiply instructions</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa4a3ae9f1c99ea4c6874a75732275e7"> 4592</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULT_RESET  _u(0x3)</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b857cfe1df848f7e5c645cfbb036aa3"> 4593</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULT_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94f52f0c38ee518c74e850704d066774"> 4594</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULT_MSB    _u(15)</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaeb554321921e699c08128b04f245638"> 4595</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULT_LSB    _u(12)</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24bb18acc28a59c802e08da1e662dd80"> 4596</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span><span class="comment">// Field       : M33_ID_ISAR2_MULTIACCESSINT</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span><span class="comment">// Description : Indicates the support for interruptible multi-access</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span><span class="comment">//               instructions</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a217df1e269c0f46a319084b72abd5702"> 4601</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTIACCESSINT_RESET  _u(0x4)</span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b93507ba2819a2ecf854af6852f0906"> 4602</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTIACCESSINT_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab9f43e86c28e7fa7411e2ec7a17bc321"> 4603</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTIACCESSINT_MSB    _u(11)</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af4ab8ab8bdf8193671d952b1ddf95dd0"> 4604</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTIACCESSINT_LSB    _u(8)</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1a627ba10e0bc8366499d63431afbaf6"> 4605</a></span><span class="preprocessor">#define M33_ID_ISAR2_MULTIACCESSINT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span><span class="comment">// Field       : M33_ID_ISAR2_MEMHINT</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span><span class="comment">// Description : Indicates the implemented Memory Hint instructions</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35a1ab0bb03b5ac229de7510416781a3"> 4609</a></span><span class="preprocessor">#define M33_ID_ISAR2_MEMHINT_RESET  _u(0x2)</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e11ce6637cbdd552a82a1f7967757c6"> 4610</a></span><span class="preprocessor">#define M33_ID_ISAR2_MEMHINT_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47ba70a9f7bb9b47efccb70866451810"> 4611</a></span><span class="preprocessor">#define M33_ID_ISAR2_MEMHINT_MSB    _u(7)</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a559250ee7e8e183ec309902e153b6e87"> 4612</a></span><span class="preprocessor">#define M33_ID_ISAR2_MEMHINT_LSB    _u(4)</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad035b09197451114918801fbeb8294aa"> 4613</a></span><span class="preprocessor">#define M33_ID_ISAR2_MEMHINT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span><span class="comment">// Field       : M33_ID_ISAR2_LOADSTORE</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span><span class="comment">// Description : Indicates the implemented additional load/store instructions</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65b91803ab38dd4781a33c87cd71ccc6"> 4617</a></span><span class="preprocessor">#define M33_ID_ISAR2_LOADSTORE_RESET  _u(0x6)</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b39668e3cb4d3d0867e1dfd2633c3c1"> 4618</a></span><span class="preprocessor">#define M33_ID_ISAR2_LOADSTORE_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8dd67ebf75231d48fc809c167618e2ca"> 4619</a></span><span class="preprocessor">#define M33_ID_ISAR2_LOADSTORE_MSB    _u(3)</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a975f5d09cb21ad4e10ca361c1fdd0e70"> 4620</a></span><span class="preprocessor">#define M33_ID_ISAR2_LOADSTORE_LSB    _u(0)</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d1ee1775adfd7aef46b40879ff66537"> 4621</a></span><span class="preprocessor">#define M33_ID_ISAR2_LOADSTORE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span><span class="comment">// Register    : M33_ID_ISAR3</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span><span class="comment">// Description : Provides information about the instruction set implemented by</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span><span class="comment">//               the PE</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e1854b010f11b7337bc2d0c1689ffee"> 4626</a></span><span class="preprocessor">#define M33_ID_ISAR3_OFFSET _u(0x0000ed6c)</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd9fa9e0bf895ef8e89c3dc0b287685e"> 4627</a></span><span class="preprocessor">#define M33_ID_ISAR3_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b2a29f92310e6b7eefc99da0c47fa4e"> 4628</a></span><span class="preprocessor">#define M33_ID_ISAR3_RESET  _u(0x07895729)</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span><span class="comment">// Field       : M33_ID_ISAR3_TRUENOP</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span><span class="comment">// Description : Indicates the implemented true NOP instructions</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e8034bcea0b4cc9c988715957595334"> 4632</a></span><span class="preprocessor">#define M33_ID_ISAR3_TRUENOP_RESET  _u(0x7)</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adcfb2797b0af47d4d3c08bcf428066ea"> 4633</a></span><span class="preprocessor">#define M33_ID_ISAR3_TRUENOP_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a678d27be54ed31e19cd2d8dc7079ba"> 4634</a></span><span class="preprocessor">#define M33_ID_ISAR3_TRUENOP_MSB    _u(27)</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5b933d209fc773f30500a5f95543feb2"> 4635</a></span><span class="preprocessor">#define M33_ID_ISAR3_TRUENOP_LSB    _u(24)</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a63932b8fba3cc818d6c69ca176362701"> 4636</a></span><span class="preprocessor">#define M33_ID_ISAR3_TRUENOP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span><span class="comment">// Field       : M33_ID_ISAR3_T32COPY</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span><span class="comment">// Description : Indicates the support for T32 non flag-setting MOV instructions</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a63302bb31e8380bec6002fa478b4e2e5"> 4640</a></span><span class="preprocessor">#define M33_ID_ISAR3_T32COPY_RESET  _u(0x8)</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7661237c5cf4779c6ad8bb4a54dc232"> 4641</a></span><span class="preprocessor">#define M33_ID_ISAR3_T32COPY_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a646c483ecd7a1ea24c2feddf8fb7352a"> 4642</a></span><span class="preprocessor">#define M33_ID_ISAR3_T32COPY_MSB    _u(23)</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2deb8827a7b9d52fea0218bbb065b5c9"> 4643</a></span><span class="preprocessor">#define M33_ID_ISAR3_T32COPY_LSB    _u(20)</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4983845c546da0f324c2c09c6a6be7f0"> 4644</a></span><span class="preprocessor">#define M33_ID_ISAR3_T32COPY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"> 4646</span><span class="comment">// Field       : M33_ID_ISAR3_TABBRANCH</span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"> 4647</span><span class="comment">// Description : Indicates the implemented Table Branch instructions</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa7f729ab9493b9cdb24ed449c90d56b6"> 4648</a></span><span class="preprocessor">#define M33_ID_ISAR3_TABBRANCH_RESET  _u(0x9)</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3151d6ffe2a895a4cefca8f53a72f577"> 4649</a></span><span class="preprocessor">#define M33_ID_ISAR3_TABBRANCH_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8df5f9401c11e85c5876236d5cadf545"> 4650</a></span><span class="preprocessor">#define M33_ID_ISAR3_TABBRANCH_MSB    _u(19)</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61cf2e61081edc9c73eafc4e99f09b21"> 4651</a></span><span class="preprocessor">#define M33_ID_ISAR3_TABBRANCH_LSB    _u(16)</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7020473d174336ca6dc5774aae1faef"> 4652</a></span><span class="preprocessor">#define M33_ID_ISAR3_TABBRANCH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span><span class="comment">// Field       : M33_ID_ISAR3_SYNCHPRIM</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><span class="comment">// Description : Used in conjunction with ID_ISAR4.SynchPrim_frac to indicate</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span><span class="comment">//               the implemented Synchronization Primitive instructions</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8589324c575baf8bced7080b08f934c"> 4657</a></span><span class="preprocessor">#define M33_ID_ISAR3_SYNCHPRIM_RESET  _u(0x5)</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a29058ed3b6f9f9ca3612ea20df18bf"> 4658</a></span><span class="preprocessor">#define M33_ID_ISAR3_SYNCHPRIM_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad6c622fd56ec9d9f49f83ce7a8f01821"> 4659</a></span><span class="preprocessor">#define M33_ID_ISAR3_SYNCHPRIM_MSB    _u(15)</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4cfc108bc70ef3c0e63ae390c7b72c3f"> 4660</a></span><span class="preprocessor">#define M33_ID_ISAR3_SYNCHPRIM_LSB    _u(12)</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a583a4b34603b9087ba846abbb733f54e"> 4661</a></span><span class="preprocessor">#define M33_ID_ISAR3_SYNCHPRIM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span><span class="comment">// Field       : M33_ID_ISAR3_SVC</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span><span class="comment">// Description : Indicates the implemented SVC instructions</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6a24197dfc3bdc2c23e125eb813cdce8"> 4665</a></span><span class="preprocessor">#define M33_ID_ISAR3_SVC_RESET  _u(0x7)</span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab152105dbcfc710e4091c1f9daf25581"> 4666</a></span><span class="preprocessor">#define M33_ID_ISAR3_SVC_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac71324e10ae3eb330745fdcf09a313a9"> 4667</a></span><span class="preprocessor">#define M33_ID_ISAR3_SVC_MSB    _u(11)</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abd175c05cac6c58ef68b1a04385111c8"> 4668</a></span><span class="preprocessor">#define M33_ID_ISAR3_SVC_LSB    _u(8)</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa2511e40451c15c25f209766bf84bf2a"> 4669</a></span><span class="preprocessor">#define M33_ID_ISAR3_SVC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span><span class="comment">// Field       : M33_ID_ISAR3_SIMD</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span><span class="comment">// Description : Indicates the implemented SIMD instructions</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b9345037fc76cb76131f6a46365bad5"> 4673</a></span><span class="preprocessor">#define M33_ID_ISAR3_SIMD_RESET  _u(0x2)</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb1abe828c99c32c7b5ffbaa6e0fc46c"> 4674</a></span><span class="preprocessor">#define M33_ID_ISAR3_SIMD_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b73b8ba1b9be44c544721cd47ddcbde"> 4675</a></span><span class="preprocessor">#define M33_ID_ISAR3_SIMD_MSB    _u(7)</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aac70f86f215f001ce524dab7afee2319"> 4676</a></span><span class="preprocessor">#define M33_ID_ISAR3_SIMD_LSB    _u(4)</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a468c33ef172c0484a49c8f2fc1fd48b3"> 4677</a></span><span class="preprocessor">#define M33_ID_ISAR3_SIMD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span><span class="comment">// Field       : M33_ID_ISAR3_SATURATE</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span><span class="comment">// Description : Indicates the implemented saturating instructions</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2fd5f852e384364c8bd56e4999a2829a"> 4681</a></span><span class="preprocessor">#define M33_ID_ISAR3_SATURATE_RESET  _u(0x9)</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77c5563867747ed87bbc2cccf18c1f0e"> 4682</a></span><span class="preprocessor">#define M33_ID_ISAR3_SATURATE_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acaaf62af19d84eae7eb18d8f5c53884e"> 4683</a></span><span class="preprocessor">#define M33_ID_ISAR3_SATURATE_MSB    _u(3)</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1495bde8c3688ae243453f8f18e6a38e"> 4684</a></span><span class="preprocessor">#define M33_ID_ISAR3_SATURATE_LSB    _u(0)</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2dbbf9a127fa0bde8029d8445e5c96bd"> 4685</a></span><span class="preprocessor">#define M33_ID_ISAR3_SATURATE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span><span class="comment">// Register    : M33_ID_ISAR4</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><span class="comment">// Description : Provides information about the instruction set implemented by</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span><span class="comment">//               the PE</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a072e5f69f1292c561c267e9ae915b2d6"> 4690</a></span><span class="preprocessor">#define M33_ID_ISAR4_OFFSET _u(0x0000ed70)</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e34144a514dc3d0abdd5e8f4f32421e"> 4691</a></span><span class="preprocessor">#define M33_ID_ISAR4_BITS   _u(0x0fff0fff)</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad169a502e1a665da549e4861a2027650"> 4692</a></span><span class="preprocessor">#define M33_ID_ISAR4_RESET  _u(0x01310132)</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span><span class="comment">// Field       : M33_ID_ISAR4_PSR_M</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span><span class="comment">// Description : Indicates the implemented M profile instructions to modify the</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span><span class="comment">//               PSRs</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd216c4f000e79ca92e38f590a61711e"> 4697</a></span><span class="preprocessor">#define M33_ID_ISAR4_PSR_M_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a72ba200b1347a223f2b6653b747f9970"> 4698</a></span><span class="preprocessor">#define M33_ID_ISAR4_PSR_M_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a81c3d95431b0e7ab496ce0f7408ef831"> 4699</a></span><span class="preprocessor">#define M33_ID_ISAR4_PSR_M_MSB    _u(27)</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0013c40a9ffb24841c618c187c17a79d"> 4700</a></span><span class="preprocessor">#define M33_ID_ISAR4_PSR_M_LSB    _u(24)</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d14b3287e334b6f57da0c1ae3dcbb15"> 4701</a></span><span class="preprocessor">#define M33_ID_ISAR4_PSR_M_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span><span class="comment">// Field       : M33_ID_ISAR4_SYNCPRIM_FRAC</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span><span class="comment">// Description : Used in conjunction with ID_ISAR3.SynchPrim to indicate the</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span><span class="comment">//               implemented Synchronization Primitive instructions</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae97f2f3dde080d639421c858d17328b3"> 4706</a></span><span class="preprocessor">#define M33_ID_ISAR4_SYNCPRIM_FRAC_RESET  _u(0x3)</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10dcd51b39deaaec8713c0fe7c0bea30"> 4707</a></span><span class="preprocessor">#define M33_ID_ISAR4_SYNCPRIM_FRAC_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4bd1f0ab24b15d1587bbc859ac04c1de"> 4708</a></span><span class="preprocessor">#define M33_ID_ISAR4_SYNCPRIM_FRAC_MSB    _u(23)</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a738bc7e1633db46e6d1af399c58744ba"> 4709</a></span><span class="preprocessor">#define M33_ID_ISAR4_SYNCPRIM_FRAC_LSB    _u(20)</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a025097acfae3e1db25e8ee124f5f2490"> 4710</a></span><span class="preprocessor">#define M33_ID_ISAR4_SYNCPRIM_FRAC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"> 4712</span><span class="comment">// Field       : M33_ID_ISAR4_BARRIER</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span><span class="comment">// Description : Indicates the implemented Barrier instructions</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3d690cf1546190097ee27dc6277e2112"> 4714</a></span><span class="preprocessor">#define M33_ID_ISAR4_BARRIER_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3023f5835d2bac3718f6ee2b9905dbe5"> 4715</a></span><span class="preprocessor">#define M33_ID_ISAR4_BARRIER_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e495353ca0d76b69d71eee0c12c3905"> 4716</a></span><span class="preprocessor">#define M33_ID_ISAR4_BARRIER_MSB    _u(19)</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae1c7b10d2f6882bd88f7ff656fbefb0f"> 4717</a></span><span class="preprocessor">#define M33_ID_ISAR4_BARRIER_LSB    _u(16)</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c139d55a487c7fe693e51599b76a9dc"> 4718</a></span><span class="preprocessor">#define M33_ID_ISAR4_BARRIER_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span><span class="comment">// Field       : M33_ID_ISAR4_WRITEBACK</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span><span class="comment">// Description : Indicates the support for writeback addressing modes</span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab5d03e2ee86cc24194094f47eff1d18"> 4722</a></span><span class="preprocessor">#define M33_ID_ISAR4_WRITEBACK_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af37c071185eb04769e1485b65f368b0d"> 4723</a></span><span class="preprocessor">#define M33_ID_ISAR4_WRITEBACK_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70e91e57a4a549b3339a26ce3fc7097e"> 4724</a></span><span class="preprocessor">#define M33_ID_ISAR4_WRITEBACK_MSB    _u(11)</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a55b7150a6a7ef4ae420a1f7af7cd9f5a"> 4725</a></span><span class="preprocessor">#define M33_ID_ISAR4_WRITEBACK_LSB    _u(8)</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a71877054191de0394c7da045125288fa"> 4726</a></span><span class="preprocessor">#define M33_ID_ISAR4_WRITEBACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span><span class="comment">// Field       : M33_ID_ISAR4_WITHSHIFTS</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span><span class="comment">// Description : Indicates the support for writeback addressing modes</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa90c28b4ac2f36b5461dc7677b7864d0"> 4730</a></span><span class="preprocessor">#define M33_ID_ISAR4_WITHSHIFTS_RESET  _u(0x3)</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae366725b572aac5ef938615475138536"> 4731</a></span><span class="preprocessor">#define M33_ID_ISAR4_WITHSHIFTS_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a584097767d3be1b4d8594523da2b0581"> 4732</a></span><span class="preprocessor">#define M33_ID_ISAR4_WITHSHIFTS_MSB    _u(7)</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a78b1b7c70c9eb65e50b3a429e8320402"> 4733</a></span><span class="preprocessor">#define M33_ID_ISAR4_WITHSHIFTS_LSB    _u(4)</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add490e67963425d428216971ff7af2b6"> 4734</a></span><span class="preprocessor">#define M33_ID_ISAR4_WITHSHIFTS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span><span class="comment">// Field       : M33_ID_ISAR4_UNPRIV</span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span><span class="comment">// Description : Indicates the implemented unprivileged instructions</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab10eb5f05969b05ce6542661961012bb"> 4738</a></span><span class="preprocessor">#define M33_ID_ISAR4_UNPRIV_RESET  _u(0x2)</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6a752a4c4c35e9c32a0b4f2646bca678"> 4739</a></span><span class="preprocessor">#define M33_ID_ISAR4_UNPRIV_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4fdf2601d8bb167ea1d89c8cd8f15308"> 4740</a></span><span class="preprocessor">#define M33_ID_ISAR4_UNPRIV_MSB    _u(3)</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab12bf943b6251c64d16b26ab836e673f"> 4741</a></span><span class="preprocessor">#define M33_ID_ISAR4_UNPRIV_LSB    _u(0)</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15cea9995aa62683eec7902ec4151c59"> 4742</a></span><span class="preprocessor">#define M33_ID_ISAR4_UNPRIV_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span><span class="comment">// Register    : M33_ID_ISAR5</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span><span class="comment">// Description : Provides information about the instruction set implemented by</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span><span class="comment">//               the PE</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d298821e95fd3b393355720d1bed8df"> 4747</a></span><span class="preprocessor">#define M33_ID_ISAR5_OFFSET _u(0x0000ed74)</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a866db402dc9091508849bf269d7ed090"> 4748</a></span><span class="preprocessor">#define M33_ID_ISAR5_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92ea5358b9ab3b699558019714ae0e5d"> 4749</a></span><span class="preprocessor">#define M33_ID_ISAR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a85c06cfe3a9c701d6a3951877a58097e"> 4750</a></span><span class="preprocessor">#define M33_ID_ISAR5_MSB    _u(31)</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad846d01cc73de2dea0b91580e0ca4238"> 4751</a></span><span class="preprocessor">#define M33_ID_ISAR5_LSB    _u(0)</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a14bfc824299c478af748489feac963"> 4752</a></span><span class="preprocessor">#define M33_ID_ISAR5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span><span class="comment">// Register    : M33_CTR</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span><span class="comment">// Description : Provides information about the architecture of the caches. CTR</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span><span class="comment">//               is RES0 if CLIDR is zero.</span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3fb045411a875f122d4d757d705d247a"> 4757</a></span><span class="preprocessor">#define M33_CTR_OFFSET _u(0x0000ed7c)</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3996ce6ffdb9d0785ee6af78080cb180"> 4758</a></span><span class="preprocessor">#define M33_CTR_BITS   _u(0x8fffc00f)</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08638d278d5dc93806e5c311c1a0c47a"> 4759</a></span><span class="preprocessor">#define M33_CTR_RESET  _u(0x8000c000)</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span><span class="comment">// Field       : M33_CTR_RES1</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span><span class="comment">// Description : Reserved, RES1</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e844500b1c4341dc1761c9b8cbea6c4"> 4763</a></span><span class="preprocessor">#define M33_CTR_RES1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac46aff041c3edc39fe5eb69d81f139b7"> 4764</a></span><span class="preprocessor">#define M33_CTR_RES1_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a85b377bed587ed3c66698e24090dd78a"> 4765</a></span><span class="preprocessor">#define M33_CTR_RES1_MSB    _u(31)</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad36b63885fd8955a87a05cfe18eeec00"> 4766</a></span><span class="preprocessor">#define M33_CTR_RES1_LSB    _u(31)</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2ee78a181d3cbae0efd5498b7468b56"> 4767</a></span><span class="preprocessor">#define M33_CTR_RES1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span><span class="comment">// Field       : M33_CTR_CWG</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span><span class="comment">// Description : Log2 of the number of words of the maximum size of memory that</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span><span class="comment">//               can be overwritten as a result of the eviction of a cache entry</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span><span class="comment">//               that has had a memory location in it modified</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80b8cab3564957a78485b6ae47513dd8"> 4773</a></span><span class="preprocessor">#define M33_CTR_CWG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab219e4c6a8ea43dc6b44dd8e07649378"> 4774</a></span><span class="preprocessor">#define M33_CTR_CWG_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9cfcea0cda26f91707929f5a2bbc9b04"> 4775</a></span><span class="preprocessor">#define M33_CTR_CWG_MSB    _u(27)</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a4fc8bcce02b508c21df35651e273a9"> 4776</a></span><span class="preprocessor">#define M33_CTR_CWG_LSB    _u(24)</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a797e255c4fa5bd1c18abc122baca9512"> 4777</a></span><span class="preprocessor">#define M33_CTR_CWG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><span class="comment">// Field       : M33_CTR_ERG</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span><span class="comment">// Description : Log2 of the number of words of the maximum size of the</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span><span class="comment">//               reservation granule that has been implemented for the Load-</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="comment">//               Exclusive and Store-Exclusive instructions</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73edef8a954f0a28b3c3f388da8056f8"> 4783</a></span><span class="preprocessor">#define M33_CTR_ERG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74d34b292923db743df9b1ac3e5c8504"> 4784</a></span><span class="preprocessor">#define M33_CTR_ERG_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5017075e951b392be6d94ce1db321bda"> 4785</a></span><span class="preprocessor">#define M33_CTR_ERG_MSB    _u(23)</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a12b8406bdfa177fb9c0c6fff93b3cda1"> 4786</a></span><span class="preprocessor">#define M33_CTR_ERG_LSB    _u(20)</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08f4249209fd67d82c16c75fbe5629c8"> 4787</a></span><span class="preprocessor">#define M33_CTR_ERG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span><span class="comment">// Field       : M33_CTR_DMINLINE</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><span class="comment">// Description : Log2 of the number of words in the smallest cache line of all</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="comment">//               the data caches and unified caches that are controlled by the</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="comment">//               PE</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a866e3edbe88ec295e36f8ab619d3378e"> 4793</a></span><span class="preprocessor">#define M33_CTR_DMINLINE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83abb818f9ac7c9495e072e5cf38c3aa"> 4794</a></span><span class="preprocessor">#define M33_CTR_DMINLINE_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ba1c86b293a759a801581b8d805f626"> 4795</a></span><span class="preprocessor">#define M33_CTR_DMINLINE_MSB    _u(19)</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c05b88da48021b3a68a16470e603aff"> 4796</a></span><span class="preprocessor">#define M33_CTR_DMINLINE_LSB    _u(16)</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2bcb8cd88369015e3eb7532e5d3f6043"> 4797</a></span><span class="preprocessor">#define M33_CTR_DMINLINE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"> 4799</span><span class="comment">// Field       : M33_CTR_RES1_1</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span><span class="comment">// Description : Reserved, RES1</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70f4e9cc932e0d2370a29c67b46c76a5"> 4801</a></span><span class="preprocessor">#define M33_CTR_RES1_1_RESET  _u(0x3)</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a25158c87e5700019b712560d3938757a"> 4802</a></span><span class="preprocessor">#define M33_CTR_RES1_1_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a28c21c662dcb54554d80ec123fcba98a"> 4803</a></span><span class="preprocessor">#define M33_CTR_RES1_1_MSB    _u(15)</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15bd0b31fdaccad46b07d028438c6692"> 4804</a></span><span class="preprocessor">#define M33_CTR_RES1_1_LSB    _u(14)</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b7613fccba7a9fc9b24ba13c7b63f0c"> 4805</a></span><span class="preprocessor">#define M33_CTR_RES1_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"> 4806</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span><span class="comment">// Field       : M33_CTR_IMINLINE</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span><span class="comment">// Description : Log2 of the number of words in the smallest cache line of all</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span><span class="comment">//               the instruction caches that are controlled by the PE</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5b979436d029344e450fbcf7b4eb99d2"> 4810</a></span><span class="preprocessor">#define M33_CTR_IMINLINE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a829e1286745d998b5a011ae2cc4b20b3"> 4811</a></span><span class="preprocessor">#define M33_CTR_IMINLINE_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1558b06d77230cc14ddd0490ea50adcf"> 4812</a></span><span class="preprocessor">#define M33_CTR_IMINLINE_MSB    _u(3)</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a01cf0987a12c19ae4c00b88d775bcd"> 4813</a></span><span class="preprocessor">#define M33_CTR_IMINLINE_LSB    _u(0)</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76ae4cd9c100a0116cd3e2210818ba9b"> 4814</a></span><span class="preprocessor">#define M33_CTR_IMINLINE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span><span class="comment">// Register    : M33_CPACR</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span><span class="comment">// Description : Specifies the access privileges for coprocessors and the FP</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span><span class="comment">//               Extension</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c7604c134037d2bebbafbaf7e436a3b"> 4819</a></span><span class="preprocessor">#define M33_CPACR_OFFSET _u(0x0000ed88)</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e1326fe3cafe825f56ded4b74fd43f3"> 4820</a></span><span class="preprocessor">#define M33_CPACR_BITS   _u(0x00f0ffff)</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50d3b45cd6942177ea86874ad0ce9242"> 4821</a></span><span class="preprocessor">#define M33_CPACR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="comment">// Field       : M33_CPACR_CP11</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span><span class="comment">// Description : The value in this field is ignored. If the implementation does</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span><span class="comment">//               not include the FP Extension, this field is RAZ/WI. If the</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span><span class="comment">//               value of this bit is not programmed to the same value as the</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span><span class="comment">//               CP10 field, then the value is UNKNOWN</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9bd929d345278eb0f2f612d98944e1aa"> 4828</a></span><span class="preprocessor">#define M33_CPACR_CP11_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa8dd92e4232709ab9b17b0db26c8a5c"> 4829</a></span><span class="preprocessor">#define M33_CPACR_CP11_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a87664a54c2c05702119055107406d8e6"> 4830</a></span><span class="preprocessor">#define M33_CPACR_CP11_MSB    _u(23)</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b5dd4578f7e4ff62a7758bbd2356d62"> 4831</a></span><span class="preprocessor">#define M33_CPACR_CP11_LSB    _u(22)</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d3063eee3bbfe3033855fb6a224f0b3"> 4832</a></span><span class="preprocessor">#define M33_CPACR_CP11_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span><span class="comment">// Field       : M33_CPACR_CP10</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span><span class="comment">// Description : Defines the access rights for the floating-point functionality</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0462abbcfc02a39b24688bd30bc51035"> 4836</a></span><span class="preprocessor">#define M33_CPACR_CP10_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27310ddccdbcb23e7759db769a870ac6"> 4837</a></span><span class="preprocessor">#define M33_CPACR_CP10_BITS   _u(0x00300000)</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7bfee75445e22ab1d1709ac00580c64b"> 4838</a></span><span class="preprocessor">#define M33_CPACR_CP10_MSB    _u(21)</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83039fb8d9c12aef59c4a3cdee7c33ad"> 4839</a></span><span class="preprocessor">#define M33_CPACR_CP10_LSB    _u(20)</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae2c8230ca6d260f3ffbcaa6fb7b8197c"> 4840</a></span><span class="preprocessor">#define M33_CPACR_CP10_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span><span class="comment">// Field       : M33_CPACR_CP7</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span><span class="comment">// Description : Controls access privileges for coprocessor 7</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a845103d918a80e8a79fb8fae294756ba"> 4844</a></span><span class="preprocessor">#define M33_CPACR_CP7_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abd2dd6f15c087d00fc5b97d9aff0b2b1"> 4845</a></span><span class="preprocessor">#define M33_CPACR_CP7_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a789055c95b891f56f822e3887e4aff0f"> 4846</a></span><span class="preprocessor">#define M33_CPACR_CP7_MSB    _u(15)</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aadde7f49abefa68baf68b74a7c7b758c"> 4847</a></span><span class="preprocessor">#define M33_CPACR_CP7_LSB    _u(14)</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a75ccf25343de09b173b1409eca156e40"> 4848</a></span><span class="preprocessor">#define M33_CPACR_CP7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span><span class="comment">// Field       : M33_CPACR_CP6</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span><span class="comment">// Description : Controls access privileges for coprocessor 6</span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adf0d3612f8a8b8e76b4931b2dfa0c374"> 4852</a></span><span class="preprocessor">#define M33_CPACR_CP6_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74da82089c187c983345f34ede7702e4"> 4853</a></span><span class="preprocessor">#define M33_CPACR_CP6_BITS   _u(0x00003000)</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f64139c44bece37bf479e4aec8c0a26"> 4854</a></span><span class="preprocessor">#define M33_CPACR_CP6_MSB    _u(13)</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14ac0def9f2bb572e790c8a64254498f"> 4855</a></span><span class="preprocessor">#define M33_CPACR_CP6_LSB    _u(12)</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60933e3562718e5f638fdaeca4f56dea"> 4856</a></span><span class="preprocessor">#define M33_CPACR_CP6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span><span class="comment">// Field       : M33_CPACR_CP5</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span><span class="comment">// Description : Controls access privileges for coprocessor 5</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7f8ffd34c85e4af3b3adc2ffd6c3d343"> 4860</a></span><span class="preprocessor">#define M33_CPACR_CP5_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4979c6e346c0db1d4d6eb06d77da62b4"> 4861</a></span><span class="preprocessor">#define M33_CPACR_CP5_BITS   _u(0x00000c00)</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af410c4445f4893585e5fef7f715e0690"> 4862</a></span><span class="preprocessor">#define M33_CPACR_CP5_MSB    _u(11)</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a750ce8af2a28f7bca5b945acdcec8ed9"> 4863</a></span><span class="preprocessor">#define M33_CPACR_CP5_LSB    _u(10)</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f8642fe61603f0b907351e601ff6a48"> 4864</a></span><span class="preprocessor">#define M33_CPACR_CP5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span><span class="comment">// Field       : M33_CPACR_CP4</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span><span class="comment">// Description : Controls access privileges for coprocessor 4</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5ab9a500aa7431f9f97935c4f651b76b"> 4868</a></span><span class="preprocessor">#define M33_CPACR_CP4_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e997cdff5f0e31b216c3f70ac84b54a"> 4869</a></span><span class="preprocessor">#define M33_CPACR_CP4_BITS   _u(0x00000300)</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a37582c6193457c76af05f8b611c0fcef"> 4870</a></span><span class="preprocessor">#define M33_CPACR_CP4_MSB    _u(9)</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7339d3823bd1aede3c11e29ba725d2dc"> 4871</a></span><span class="preprocessor">#define M33_CPACR_CP4_LSB    _u(8)</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae8698ac7c26cb1ca8049698899ff049d"> 4872</a></span><span class="preprocessor">#define M33_CPACR_CP4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"> 4873</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span><span class="comment">// Field       : M33_CPACR_CP3</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span><span class="comment">// Description : Controls access privileges for coprocessor 3</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23f13fbaaa026e51224e0eb5ffa7efed"> 4876</a></span><span class="preprocessor">#define M33_CPACR_CP3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a560c15d172d91e3fe47927a56e10a82f"> 4877</a></span><span class="preprocessor">#define M33_CPACR_CP3_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae38f79a896cee70151352afd46928dad"> 4878</a></span><span class="preprocessor">#define M33_CPACR_CP3_MSB    _u(7)</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27e09d12432037cf00065dd802d7c473"> 4879</a></span><span class="preprocessor">#define M33_CPACR_CP3_LSB    _u(6)</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abcae71b61ba02771b79ce22bb533f088"> 4880</a></span><span class="preprocessor">#define M33_CPACR_CP3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span><span class="comment">// Field       : M33_CPACR_CP2</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span><span class="comment">// Description : Controls access privileges for coprocessor 2</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a954c14ce5515acf2d3fbc796863cb345"> 4884</a></span><span class="preprocessor">#define M33_CPACR_CP2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afaf264d5310346feee13b16cead4c90c"> 4885</a></span><span class="preprocessor">#define M33_CPACR_CP2_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af30f7587fa200527b6eaa301e8e9d0f8"> 4886</a></span><span class="preprocessor">#define M33_CPACR_CP2_MSB    _u(5)</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21918d54a3db865f77d964bee7980de6"> 4887</a></span><span class="preprocessor">#define M33_CPACR_CP2_LSB    _u(4)</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a07f09d7a83e4dda338f6b89c39af295d"> 4888</a></span><span class="preprocessor">#define M33_CPACR_CP2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span><span class="comment">// Field       : M33_CPACR_CP1</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"> 4891</span><span class="comment">// Description : Controls access privileges for coprocessor 1</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91afa67815a13f5ccc03e89055cca9ed"> 4892</a></span><span class="preprocessor">#define M33_CPACR_CP1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a409aec979f9343274a5d1c9cc0c056f8"> 4893</a></span><span class="preprocessor">#define M33_CPACR_CP1_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac94fa4eeb8ef523a51d392809f0475de"> 4894</a></span><span class="preprocessor">#define M33_CPACR_CP1_MSB    _u(3)</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66a2ea24e9878c224a17dde2a53a3ac0"> 4895</a></span><span class="preprocessor">#define M33_CPACR_CP1_LSB    _u(2)</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac64e5e5f66d60b8258b067ec497631a4"> 4896</a></span><span class="preprocessor">#define M33_CPACR_CP1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span><span class="comment">// Field       : M33_CPACR_CP0</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span><span class="comment">// Description : Controls access privileges for coprocessor 0</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5644cd1b40db83d5b25813a1b989585"> 4900</a></span><span class="preprocessor">#define M33_CPACR_CP0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2aa6966f3dcc960ebe5c4e6f64ff2f3e"> 4901</a></span><span class="preprocessor">#define M33_CPACR_CP0_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2c5804ace6b7bfed8423890e96bd44b"> 4902</a></span><span class="preprocessor">#define M33_CPACR_CP0_MSB    _u(1)</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a53b632caf3e8ece481abd921add35b32"> 4903</a></span><span class="preprocessor">#define M33_CPACR_CP0_LSB    _u(0)</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1cacba495c89f6a11cd6120871b3b194"> 4904</a></span><span class="preprocessor">#define M33_CPACR_CP0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"> 4906</span><span class="comment">// Register    : M33_NSACR</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span><span class="comment">// Description : Defines the Non-secure access permissions for both the FP</span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"> 4908</span><span class="comment">//               Extension and coprocessors CP0 to CP7</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2769a567416cd8890d8c1bb0720d0230"> 4909</a></span><span class="preprocessor">#define M33_NSACR_OFFSET _u(0x0000ed8c)</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a040e5cad7ec336e7514d0002d86eb866"> 4910</a></span><span class="preprocessor">#define M33_NSACR_BITS   _u(0x00000cff)</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61760a74c445f46d0729413b0d57339a"> 4911</a></span><span class="preprocessor">#define M33_NSACR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span><span class="comment">// Field       : M33_NSACR_CP11</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span><span class="comment">// Description : Enables Non-secure access to the Floating-point Extension</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6064870a8de8606d7c5609e4bc6104be"> 4915</a></span><span class="preprocessor">#define M33_NSACR_CP11_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ac8d3f052b5e8f41c6d9f6c4a934a2d"> 4916</a></span><span class="preprocessor">#define M33_NSACR_CP11_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2f5a788102bdefc5f4f7b8f196562de"> 4917</a></span><span class="preprocessor">#define M33_NSACR_CP11_MSB    _u(11)</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b574692d1ad197789523449d8f7a3cd"> 4918</a></span><span class="preprocessor">#define M33_NSACR_CP11_LSB    _u(11)</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af62a2b3ced83bad925bc7f366c91c532"> 4919</a></span><span class="preprocessor">#define M33_NSACR_CP11_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span><span class="comment">// Field       : M33_NSACR_CP10</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span><span class="comment">// Description : Enables Non-secure access to the Floating-point Extension</span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a33cff54996173b45f6a287de55529bf8"> 4923</a></span><span class="preprocessor">#define M33_NSACR_CP10_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae532c874925f80ac3ea5614896680d5a"> 4924</a></span><span class="preprocessor">#define M33_NSACR_CP10_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d2ae952a880097aacbb9e76b3c1eba8"> 4925</a></span><span class="preprocessor">#define M33_NSACR_CP10_MSB    _u(10)</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac62e517fa98996e64374b6af9cc85b19"> 4926</a></span><span class="preprocessor">#define M33_NSACR_CP10_LSB    _u(10)</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a82705910eba25a49db58aa10c3875245"> 4927</a></span><span class="preprocessor">#define M33_NSACR_CP10_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"> 4928</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span><span class="comment">// Field       : M33_NSACR_CP7</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span><span class="comment">// Description : Enables Non-secure access to coprocessor CP7</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab4fe22576f1c67ccb8ed255a8d2630f1"> 4931</a></span><span class="preprocessor">#define M33_NSACR_CP7_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acfdb89e4dff19d8b1a12a6d0c6fe2431"> 4932</a></span><span class="preprocessor">#define M33_NSACR_CP7_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ea3640e3272f72853dc3507833b8bb6"> 4933</a></span><span class="preprocessor">#define M33_NSACR_CP7_MSB    _u(7)</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3531c04ed7220da20a18e23133c602d9"> 4934</a></span><span class="preprocessor">#define M33_NSACR_CP7_LSB    _u(7)</span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3cb172cce4bbe88e00f27532b9b61d54"> 4935</a></span><span class="preprocessor">#define M33_NSACR_CP7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"> 4936</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span><span class="comment">// Field       : M33_NSACR_CP6</span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span><span class="comment">// Description : Enables Non-secure access to coprocessor CP6</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3377d9e39501e6664380c392da0685ed"> 4939</a></span><span class="preprocessor">#define M33_NSACR_CP6_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a40a21d1e52f2628667a6fb1c8a7fcf7e"> 4940</a></span><span class="preprocessor">#define M33_NSACR_CP6_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aff793994a237552775d858982dc74f22"> 4941</a></span><span class="preprocessor">#define M33_NSACR_CP6_MSB    _u(6)</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab64a6fc5bbd45478ae1d9f72b334a6fb"> 4942</a></span><span class="preprocessor">#define M33_NSACR_CP6_LSB    _u(6)</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a855b22429342c728eefca584fb165ab7"> 4943</a></span><span class="preprocessor">#define M33_NSACR_CP6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span><span class="comment">// Field       : M33_NSACR_CP5</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span><span class="comment">// Description : Enables Non-secure access to coprocessor CP5</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab665db21e7e0f0b402d588e6a48e1043"> 4947</a></span><span class="preprocessor">#define M33_NSACR_CP5_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5c68404e40d5e19b32bf8299c31653e0"> 4948</a></span><span class="preprocessor">#define M33_NSACR_CP5_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d066d1558fafc63a751630be67df4bf"> 4949</a></span><span class="preprocessor">#define M33_NSACR_CP5_MSB    _u(5)</span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92fbfe716c5dc7333c3e794f5de4a28d"> 4950</a></span><span class="preprocessor">#define M33_NSACR_CP5_LSB    _u(5)</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5b317568381736e1caabf8d7c032bea5"> 4951</a></span><span class="preprocessor">#define M33_NSACR_CP5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span><span class="comment">// Field       : M33_NSACR_CP4</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span><span class="comment">// Description : Enables Non-secure access to coprocessor CP4</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8611393443f844b7ffb728885f6e3a83"> 4955</a></span><span class="preprocessor">#define M33_NSACR_CP4_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac94cc105f349db1fd0475d87c760a1f9"> 4956</a></span><span class="preprocessor">#define M33_NSACR_CP4_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa4d6d9a5cef4d97749df624dbe294dd"> 4957</a></span><span class="preprocessor">#define M33_NSACR_CP4_MSB    _u(4)</span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac679de542ded689dcfc51783685dfdc6"> 4958</a></span><span class="preprocessor">#define M33_NSACR_CP4_LSB    _u(4)</span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0185f0e7270cc8a30156cb448fa7374"> 4959</a></span><span class="preprocessor">#define M33_NSACR_CP4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span><span class="comment">// Field       : M33_NSACR_CP3</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span><span class="comment">// Description : Enables Non-secure access to coprocessor CP3</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf845e6ab7fdf2f13cb8017ce95f5699"> 4963</a></span><span class="preprocessor">#define M33_NSACR_CP3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c20e424afe373ef8286947745af1d06"> 4964</a></span><span class="preprocessor">#define M33_NSACR_CP3_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b26b7b8be3ff9521e7eb52033d4c19a"> 4965</a></span><span class="preprocessor">#define M33_NSACR_CP3_MSB    _u(3)</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a222ab0fb3d5ebd74a7f5effb0ff7a44b"> 4966</a></span><span class="preprocessor">#define M33_NSACR_CP3_LSB    _u(3)</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2592cb04e441dcb13bcd695bd4244159"> 4967</a></span><span class="preprocessor">#define M33_NSACR_CP3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span><span class="comment">// Field       : M33_NSACR_CP2</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span><span class="comment">// Description : Enables Non-secure access to coprocessor CP2</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61a84255d40455d8fa810b2144f22245"> 4971</a></span><span class="preprocessor">#define M33_NSACR_CP2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a38fbebba2352a75cd643c262904afc"> 4972</a></span><span class="preprocessor">#define M33_NSACR_CP2_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba945b524d52ebb86a7311360d54ee3d"> 4973</a></span><span class="preprocessor">#define M33_NSACR_CP2_MSB    _u(2)</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a06888adc6ae15615264ec861218572e1"> 4974</a></span><span class="preprocessor">#define M33_NSACR_CP2_LSB    _u(2)</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a2c93a08ef9a9efea4cb3dfb1e63279"> 4975</a></span><span class="preprocessor">#define M33_NSACR_CP2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"> 4976</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span><span class="comment">// Field       : M33_NSACR_CP1</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span><span class="comment">// Description : Enables Non-secure access to coprocessor CP1</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a883a427c2eafa311376efed7b1272162"> 4979</a></span><span class="preprocessor">#define M33_NSACR_CP1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d5c7b58e78254531b58366dc320a1b8"> 4980</a></span><span class="preprocessor">#define M33_NSACR_CP1_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad11fe3c9a7ea819a02fcebca690c21aa"> 4981</a></span><span class="preprocessor">#define M33_NSACR_CP1_MSB    _u(1)</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d2cdf7cd426c5ac8e003e233de04712"> 4982</a></span><span class="preprocessor">#define M33_NSACR_CP1_LSB    _u(1)</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2928cc33ef972e7f84722a878dca3913"> 4983</a></span><span class="preprocessor">#define M33_NSACR_CP1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span><span class="comment">// Field       : M33_NSACR_CP0</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span><span class="comment">// Description : Enables Non-secure access to coprocessor CP0</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1047b7f8972712a9ca8fc35eae4e6b3e"> 4987</a></span><span class="preprocessor">#define M33_NSACR_CP0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41d8aab5f491c5a8bbc248ff55922107"> 4988</a></span><span class="preprocessor">#define M33_NSACR_CP0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acdfe2d09b6f5c6c47f73c47557ca508a"> 4989</a></span><span class="preprocessor">#define M33_NSACR_CP0_MSB    _u(0)</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a144fc731b4d78bc451d3d7b46da08b9d"> 4990</a></span><span class="preprocessor">#define M33_NSACR_CP0_LSB    _u(0)</span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc3c0f5e132cc25b7ca47adde5025df9"> 4991</a></span><span class="preprocessor">#define M33_NSACR_CP0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span><span class="comment">// Register    : M33_MPU_TYPE</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span><span class="comment">// Description : The MPU Type Register indicates how many regions the MPU `FTSSS</span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span><span class="comment">//               supports</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4de91048b75b32777e209a7a61ba5b02"> 4996</a></span><span class="preprocessor">#define M33_MPU_TYPE_OFFSET _u(0x0000ed90)</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa131f4852b39b305e1bc37b203104f5a"> 4997</a></span><span class="preprocessor">#define M33_MPU_TYPE_BITS   _u(0x0000ff01)</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb339917c04b232adff6766e5a834861"> 4998</a></span><span class="preprocessor">#define M33_MPU_TYPE_RESET  _u(0x00000800)</span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"> 5000</span><span class="comment">// Field       : M33_MPU_TYPE_DREGION</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span><span class="comment">// Description : Number of regions supported by the MPU</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9fc86a4c35fadf015dd6fdf9d34c4e94"> 5002</a></span><span class="preprocessor">#define M33_MPU_TYPE_DREGION_RESET  _u(0x08)</span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d2c567d7cb64d1a7c3fe1a16bd9608b"> 5003</a></span><span class="preprocessor">#define M33_MPU_TYPE_DREGION_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a7bbf04c05030067122980155372627"> 5004</a></span><span class="preprocessor">#define M33_MPU_TYPE_DREGION_MSB    _u(15)</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24b9a12e7de425eeca4261ac4f4d9286"> 5005</a></span><span class="preprocessor">#define M33_MPU_TYPE_DREGION_LSB    _u(8)</span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e3beed797a11b4994a1c15da0ec017d"> 5006</a></span><span class="preprocessor">#define M33_MPU_TYPE_DREGION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span><span class="comment">// Field       : M33_MPU_TYPE_SEPARATE</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span><span class="comment">// Description : Indicates support for separate instructions and data address</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span><span class="comment">//               regions</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6aa621087d28c61e0e1d65571b2c5fd1"> 5011</a></span><span class="preprocessor">#define M33_MPU_TYPE_SEPARATE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a53b495b3b145d4aa58da5fd9dc643e8e"> 5012</a></span><span class="preprocessor">#define M33_MPU_TYPE_SEPARATE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80252250c2b5cc8fae2a1d73a7d54ca4"> 5013</a></span><span class="preprocessor">#define M33_MPU_TYPE_SEPARATE_MSB    _u(0)</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a43bdc44e9ebe43d3eaa8fbc874aed37a"> 5014</a></span><span class="preprocessor">#define M33_MPU_TYPE_SEPARATE_LSB    _u(0)</span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9fdcdcac6a6c6d81022fdd0b1d3e9c8"> 5015</a></span><span class="preprocessor">#define M33_MPU_TYPE_SEPARATE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span><span class="comment">// Register    : M33_MPU_CTRL</span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span><span class="comment">// Description : Enables the MPU and, when the MPU is enabled, controls whether</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span><span class="comment">//               the default memory map is enabled as a background region for</span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span><span class="comment">//               privileged accesses, and whether the MPU is enabled for</span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span><span class="comment">//               HardFaults, NMIs, and exception handlers when FAULTMASK is set</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span><span class="comment">//               to 1</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad1771069563ec0e61ff7c75a6b3c12f3"> 5023</a></span><span class="preprocessor">#define M33_MPU_CTRL_OFFSET _u(0x0000ed94)</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d73b352d3ad256ee2b60b49d21b1dab"> 5024</a></span><span class="preprocessor">#define M33_MPU_CTRL_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab54246385f666631b1d91617948d5c69"> 5025</a></span><span class="preprocessor">#define M33_MPU_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"> 5026</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span><span class="comment">// Field       : M33_MPU_CTRL_PRIVDEFENA</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span><span class="comment">// Description : Controls whether the default memory map is enabled for</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span><span class="comment">//               privileged software</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e1939ccf66a459f5ccb89ac7d70b360"> 5030</a></span><span class="preprocessor">#define M33_MPU_CTRL_PRIVDEFENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aed69ebf891e9fbb519b6462ea8c6b18f"> 5031</a></span><span class="preprocessor">#define M33_MPU_CTRL_PRIVDEFENA_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0edadc03c518bf5b946e8c2621c2a09"> 5032</a></span><span class="preprocessor">#define M33_MPU_CTRL_PRIVDEFENA_MSB    _u(2)</span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5fe1807cb0d5bbaf94ea7d88e3e47976"> 5033</a></span><span class="preprocessor">#define M33_MPU_CTRL_PRIVDEFENA_LSB    _u(2)</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a07695355180771433677910ab850bb6b"> 5034</a></span><span class="preprocessor">#define M33_MPU_CTRL_PRIVDEFENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span><span class="comment">// Field       : M33_MPU_CTRL_HFNMIENA</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span><span class="comment">// Description : Controls whether handlers executing with priority less than 0</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span><span class="comment">//               access memory with the MPU enabled or disabled. This applies to</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span><span class="comment">//               HardFaults, NMIs, and exception handlers when FAULTMASK is set</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span><span class="comment">//               to 1</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1a330546237701968f508ed53fb421d1"> 5041</a></span><span class="preprocessor">#define M33_MPU_CTRL_HFNMIENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adf38998b71b228f806045188e83a4282"> 5042</a></span><span class="preprocessor">#define M33_MPU_CTRL_HFNMIENA_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a254e6cfbfe00176a93bc66ec893c37"> 5043</a></span><span class="preprocessor">#define M33_MPU_CTRL_HFNMIENA_MSB    _u(1)</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e1a6d98535ae5a87be83ae367975038"> 5044</a></span><span class="preprocessor">#define M33_MPU_CTRL_HFNMIENA_LSB    _u(1)</span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2394e65c082ac68aebd3fd979683fa4e"> 5045</a></span><span class="preprocessor">#define M33_MPU_CTRL_HFNMIENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span><span class="comment">// Field       : M33_MPU_CTRL_ENABLE</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span><span class="comment">// Description : Enables the MPU</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afe7bcf0edde6affabd8b16a3019d3508"> 5049</a></span><span class="preprocessor">#define M33_MPU_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2514710cdf7e3fbeb858d9a25aef42fe"> 5050</a></span><span class="preprocessor">#define M33_MPU_CTRL_ENABLE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb11321648c8de2ac65176519d5dc588"> 5051</a></span><span class="preprocessor">#define M33_MPU_CTRL_ENABLE_MSB    _u(0)</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c827feec898ad56ec898241607090c7"> 5052</a></span><span class="preprocessor">#define M33_MPU_CTRL_ENABLE_LSB    _u(0)</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b6ad8636d95ccd4115e48267962a79f"> 5053</a></span><span class="preprocessor">#define M33_MPU_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span><span class="comment">// Register    : M33_MPU_RNR</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span><span class="comment">// Description : Selects the region currently accessed by MPU_RBAR and MPU_RLAR</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac3aaf15375a59203f1fc0ac92828305c"> 5057</a></span><span class="preprocessor">#define M33_MPU_RNR_OFFSET _u(0x0000ed98)</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ada7a35a9a76a2a48133f3c0d8c978d5e"> 5058</a></span><span class="preprocessor">#define M33_MPU_RNR_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab53924c1e066c4787ad1ad49a3409556"> 5059</a></span><span class="preprocessor">#define M33_MPU_RNR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span><span class="comment">// Field       : M33_MPU_RNR_REGION</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span><span class="comment">// Description : Indicates the memory region accessed by MPU_RBAR and MPU_RLAR</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76c7d950053fcfd2409753532c2a9384"> 5063</a></span><span class="preprocessor">#define M33_MPU_RNR_REGION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31300a65e13ee6405ace475fc5c193f9"> 5064</a></span><span class="preprocessor">#define M33_MPU_RNR_REGION_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8260a6b2019b3d3833131c21e8eadbb9"> 5065</a></span><span class="preprocessor">#define M33_MPU_RNR_REGION_MSB    _u(2)</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af4377f496fd19908e6b15be473ed5b86"> 5066</a></span><span class="preprocessor">#define M33_MPU_RNR_REGION_LSB    _u(0)</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a986444205925da8631549d8f380349fc"> 5067</a></span><span class="preprocessor">#define M33_MPU_RNR_REGION_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span><span class="comment">// Register    : M33_MPU_RBAR</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span><span class="comment">// Description : Provides indirect read and write access to the base address of</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span><span class="comment">//               the currently selected MPU region `FTSSS</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af934cb08de149d390b4fcb3ad6823feb"> 5072</a></span><span class="preprocessor">#define M33_MPU_RBAR_OFFSET _u(0x0000ed9c)</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4938f05525b68fb7d5becf2e09d59235"> 5073</a></span><span class="preprocessor">#define M33_MPU_RBAR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adc97d4cd509ce6b21482022d9474ad2c"> 5074</a></span><span class="preprocessor">#define M33_MPU_RBAR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span><span class="comment">// Field       : M33_MPU_RBAR_BASE</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span><span class="comment">// Description : Contains bits [31:5] of the lower inclusive limit of the</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span><span class="comment">//               selected MPU memory region. This value is zero extended to</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span><span class="comment">//               provide the base address to be checked against</span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d0238606db92440b1a88fe757f7761e"> 5080</a></span><span class="preprocessor">#define M33_MPU_RBAR_BASE_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab3d5164e95db784803824a2662d37c35"> 5081</a></span><span class="preprocessor">#define M33_MPU_RBAR_BASE_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abf9fcb0e46af7e47643eea1a20b7c2ef"> 5082</a></span><span class="preprocessor">#define M33_MPU_RBAR_BASE_MSB    _u(31)</span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c7cefc735f61c94f34f07b6c0bbc74b"> 5083</a></span><span class="preprocessor">#define M33_MPU_RBAR_BASE_LSB    _u(5)</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae353f534dc7bfc01e508ba7bc8b78539"> 5084</a></span><span class="preprocessor">#define M33_MPU_RBAR_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span><span class="comment">// Field       : M33_MPU_RBAR_SH</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span><span class="comment">// Description : Defines the Shareability domain of this region for Normal</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span><span class="comment">//               memory</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9233db242d0c1e59112298b312704ea4"> 5089</a></span><span class="preprocessor">#define M33_MPU_RBAR_SH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5c6ab5155fae88dac540634228d35a73"> 5090</a></span><span class="preprocessor">#define M33_MPU_RBAR_SH_BITS   _u(0x00000018)</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66556f700b7765c09da1c765b4e3adf7"> 5091</a></span><span class="preprocessor">#define M33_MPU_RBAR_SH_MSB    _u(4)</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c6e43c31fef80e6db07ff2fef5ba51c"> 5092</a></span><span class="preprocessor">#define M33_MPU_RBAR_SH_LSB    _u(3)</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d6e93ec484ae7463ad8719121ee90e2"> 5093</a></span><span class="preprocessor">#define M33_MPU_RBAR_SH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span><span class="comment">// Field       : M33_MPU_RBAR_AP</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span><span class="comment">// Description : Defines the access permissions for this region</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a757b35116c1ac1c10f9f1010a65e0334"> 5097</a></span><span class="preprocessor">#define M33_MPU_RBAR_AP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0dad6f1def79adf684032716e3ce7b8b"> 5098</a></span><span class="preprocessor">#define M33_MPU_RBAR_AP_BITS   _u(0x00000006)</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8e0bbba6911e54e8a9417e753567d3c"> 5099</a></span><span class="preprocessor">#define M33_MPU_RBAR_AP_MSB    _u(2)</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27defed52e85b0c499bb0ed4c92681e5"> 5100</a></span><span class="preprocessor">#define M33_MPU_RBAR_AP_LSB    _u(1)</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa2f13af4f4fc4228af54c29c0acf0e44"> 5101</a></span><span class="preprocessor">#define M33_MPU_RBAR_AP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span><span class="comment">// Field       : M33_MPU_RBAR_XN</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span><span class="comment">// Description : Defines whether code can be executed from this region</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a67893dc9fd8f09aea06414303edc6a10"> 5105</a></span><span class="preprocessor">#define M33_MPU_RBAR_XN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac970c671a04735aab5473427029d79a1"> 5106</a></span><span class="preprocessor">#define M33_MPU_RBAR_XN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6373b65ae40c74e72bc23ec771cba268"> 5107</a></span><span class="preprocessor">#define M33_MPU_RBAR_XN_MSB    _u(0)</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a424be86f4fa36ecb97fedfd89df99067"> 5108</a></span><span class="preprocessor">#define M33_MPU_RBAR_XN_LSB    _u(0)</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb8496b1cbf3b9e8a687ad730cd56e86"> 5109</a></span><span class="preprocessor">#define M33_MPU_RBAR_XN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span><span class="comment">// Register    : M33_MPU_RLAR</span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"> 5112</span><span class="comment">// Description : Provides indirect read and write access to the limit address of</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span><span class="comment">//               the currently selected MPU region `FTSSS</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1389ccc3884b5d4acb1ce5035cd4a61c"> 5114</a></span><span class="preprocessor">#define M33_MPU_RLAR_OFFSET _u(0x0000eda0)</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab07f9af9b9bd6f09617d6e1d28eabd33"> 5115</a></span><span class="preprocessor">#define M33_MPU_RLAR_BITS   _u(0xffffffef)</span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af2f39134facb5d16d74dc841a35d1196"> 5116</a></span><span class="preprocessor">#define M33_MPU_RLAR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"> 5117</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"> 5118</span><span class="comment">// Field       : M33_MPU_RLAR_LIMIT</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"> 5119</span><span class="comment">// Description : Contains bits [31:5] of the upper inclusive limit of the</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"> 5120</span><span class="comment">//               selected MPU memory region. This value is postfixed with 0x1F</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"> 5121</span><span class="comment">//               to provide the limit address to be checked against</span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a02d21802632af01caba134a73e15999c"> 5122</a></span><span class="preprocessor">#define M33_MPU_RLAR_LIMIT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a18fd55bf0a94a589e1bab656a65110a8"> 5123</a></span><span class="preprocessor">#define M33_MPU_RLAR_LIMIT_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2275163b1a89c1b5181bdab1f8ac4381"> 5124</a></span><span class="preprocessor">#define M33_MPU_RLAR_LIMIT_MSB    _u(31)</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac50334415454d90e00ac842503310ef1"> 5125</a></span><span class="preprocessor">#define M33_MPU_RLAR_LIMIT_LSB    _u(5)</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b03efcbb8e1259831f274f6d3425b09"> 5126</a></span><span class="preprocessor">#define M33_MPU_RLAR_LIMIT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span><span class="comment">// Field       : M33_MPU_RLAR_ATTRINDX</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span><span class="comment">// Description : Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span><span class="comment">//               fields</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe1defaf3baa4210ccc7d902679bfd6f"> 5131</a></span><span class="preprocessor">#define M33_MPU_RLAR_ATTRINDX_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aadf57e53f08a1520119bfba0b27e9fa3"> 5132</a></span><span class="preprocessor">#define M33_MPU_RLAR_ATTRINDX_BITS   _u(0x0000000e)</span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01355201b348a8769602c694cdbb6ae1"> 5133</a></span><span class="preprocessor">#define M33_MPU_RLAR_ATTRINDX_MSB    _u(3)</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14d3e23e506a12df41b882747a9537f2"> 5134</a></span><span class="preprocessor">#define M33_MPU_RLAR_ATTRINDX_LSB    _u(1)</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab03d30ee00f4df92fdb558faa3ca94fd"> 5135</a></span><span class="preprocessor">#define M33_MPU_RLAR_ATTRINDX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span><span class="comment">// Field       : M33_MPU_RLAR_EN</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span><span class="comment">// Description : Region enable</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a217d32bdfb05fdc8f620d87d51d2cc24"> 5139</a></span><span class="preprocessor">#define M33_MPU_RLAR_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adaa89373c16977d0638d5197e91cc8d3"> 5140</a></span><span class="preprocessor">#define M33_MPU_RLAR_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29a79cc1f55e6ff51d71d8ffd9d1fb17"> 5141</a></span><span class="preprocessor">#define M33_MPU_RLAR_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4168cabba554b4f4e1edfa4c56568aa1"> 5142</a></span><span class="preprocessor">#define M33_MPU_RLAR_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5708d1acdd8e38a8e55191139092ef04"> 5143</a></span><span class="preprocessor">#define M33_MPU_RLAR_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"> 5145</span><span class="comment">// Register    : M33_MPU_RBAR_A1</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span><span class="comment">// Description : Provides indirect read and write access to the base address of</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span><span class="comment">//               the MPU region selected by MPU_RNR[7:2]:(1[1:0]) `FTSSS</span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a4900198e655f6e57db1c8b5d10dcd2"> 5148</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_OFFSET _u(0x0000eda4)</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a75219990b2d8158deb3fdace2cb522d2"> 5149</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afe169fb1aebdb8d917d85044d5e1b29b"> 5150</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span><span class="comment">// Field       : M33_MPU_RBAR_A1_BASE</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span><span class="comment">// Description : Contains bits [31:5] of the lower inclusive limit of the</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span><span class="comment">//               selected MPU memory region. This value is zero extended to</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span><span class="comment">//               provide the base address to be checked against</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e837e5e6336e2a211ec6a6176ccded8"> 5156</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_BASE_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ea7a5dfb3cea4a9445e160421932296"> 5157</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_BASE_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8b948bbdea462ea395493a0ebc07c5d"> 5158</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_BASE_MSB    _u(31)</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27b1eebe0261e3fa1591f708524ac904"> 5159</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_BASE_LSB    _u(5)</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ea87750f59bdfc05a97814801672c69"> 5160</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span><span class="comment">// Field       : M33_MPU_RBAR_A1_SH</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span><span class="comment">// Description : Defines the Shareability domain of this region for Normal</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span><span class="comment">//               memory</span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d83104169d2bb6cf09c32c4610e1dc7"> 5165</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_SH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec30e07c2bab5190330d0aee3909e2f1"> 5166</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_SH_BITS   _u(0x00000018)</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acbf850e7165ca72631f7d4d82759fb67"> 5167</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_SH_MSB    _u(4)</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa43278fba049d7f5b924069ae8761d3a"> 5168</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_SH_LSB    _u(3)</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7a1afd69530412e24f0ab5decf09968d"> 5169</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_SH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span><span class="comment">// Field       : M33_MPU_RBAR_A1_AP</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><span class="comment">// Description : Defines the access permissions for this region</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38bf1e78f856fc3aa4efae7a4b5a94e1"> 5173</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_AP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a98a51141593464fa89f373c0cffe3d01"> 5174</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_AP_BITS   _u(0x00000006)</span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a224212d43cac1d4c5f6060f95c6f1df7"> 5175</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_AP_MSB    _u(2)</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ade00fe8623be5ddc13fe01baa8a6128b"> 5176</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_AP_LSB    _u(1)</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8fbd7805b72733009598ff9091028bec"> 5177</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_AP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span><span class="comment">// Field       : M33_MPU_RBAR_A1_XN</span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span><span class="comment">// Description : Defines whether code can be executed from this region</span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0696149897f5beac35a02b07fc7dfdf9"> 5181</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_XN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c670fb3b4d748159f4227a2ff98c733"> 5182</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_XN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec67cea48767761b55d7e08d9d41c8b4"> 5183</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_XN_MSB    _u(0)</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a469e712094df0b0aa7e059989a1d1ed6"> 5184</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_XN_LSB    _u(0)</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a186428b0255b7d48c0fe5a80f771bc1d"> 5185</a></span><span class="preprocessor">#define M33_MPU_RBAR_A1_XN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"> 5187</span><span class="comment">// Register    : M33_MPU_RLAR_A1</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span><span class="comment">// Description : Provides indirect read and write access to the limit address of</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"> 5189</span><span class="comment">//               the currently selected MPU region selected by</span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span><span class="comment">//               MPU_RNR[7:2]:(1[1:0]) `FTSSS</span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b9843ae0f3029d2f9163fd47e74c4b1"> 5191</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_OFFSET _u(0x0000eda8)</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeae9510b7fe32ddd9f48f2dc27ffadbe"> 5192</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_BITS   _u(0xffffffef)</span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a59d05dc3e883b594084629df88cae1ce"> 5193</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"> 5194</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"> 5195</span><span class="comment">// Field       : M33_MPU_RLAR_A1_LIMIT</span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"> 5196</span><span class="comment">// Description : Contains bits [31:5] of the upper inclusive limit of the</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"> 5197</span><span class="comment">//               selected MPU memory region. This value is postfixed with 0x1F</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"> 5198</span><span class="comment">//               to provide the limit address to be checked against</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af18a6d9f9daade710b2c350ed2e170a5"> 5199</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_LIMIT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c559d2b282a2c90ae77a6629e3f8216"> 5200</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_LIMIT_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a739241f49983fb5f2399ab74833fa909"> 5201</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_LIMIT_MSB    _u(31)</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aafceb1ea76012ffdf9e9734e79c76903"> 5202</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_LIMIT_LSB    _u(5)</span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afdf7367bd6ee7c50df08d22cc5ad8185"> 5203</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_LIMIT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span><span class="comment">// Field       : M33_MPU_RLAR_A1_ATTRINDX</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span><span class="comment">// Description : Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span><span class="comment">//               fields</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad31be379c51e93f4569ea1c711fccd93"> 5208</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_ATTRINDX_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6776652f7182c446aef355b01fc4d05b"> 5209</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_ATTRINDX_BITS   _u(0x0000000e)</span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab31ebae53142605637eef9db6ddc3c4c"> 5210</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_ATTRINDX_MSB    _u(3)</span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad0539884520a291b79f94dacea8d97b9"> 5211</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_ATTRINDX_LSB    _u(1)</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a146912febd433022a0c2cdf549967557"> 5212</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_ATTRINDX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"> 5214</span><span class="comment">// Field       : M33_MPU_RLAR_A1_EN</span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span><span class="comment">// Description : Region enable</span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d7041250e3894668d24a42cd44b09e1"> 5216</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab90e5e0a81aecde60443524aa48bc9ca"> 5217</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a42b93f6323e24922137c474355a8bb63"> 5218</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60722aa87e9be09af6fec75042356d51"> 5219</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a659654c8d4d47cd0d998294e2ca23f99"> 5220</a></span><span class="preprocessor">#define M33_MPU_RLAR_A1_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span><span class="comment">// Register    : M33_MPU_RBAR_A2</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span><span class="comment">// Description : Provides indirect read and write access to the base address of</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span><span class="comment">//               the MPU region selected by MPU_RNR[7:2]:(2[1:0]) `FTSSS</span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0bf76ca3ea5ff153b4aec863c0b93367"> 5225</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_OFFSET _u(0x0000edac)</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7223cc6cba8f416a47b1c847c19aaeb"> 5226</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8315f1aa97110dabfb750eb582029982"> 5227</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"> 5229</span><span class="comment">// Field       : M33_MPU_RBAR_A2_BASE</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span><span class="comment">// Description : Contains bits [31:5] of the lower inclusive limit of the</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span><span class="comment">//               selected MPU memory region. This value is zero extended to</span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span><span class="comment">//               provide the base address to be checked against</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a464edfbcaf339539e09b3852bd023a24"> 5233</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_BASE_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac82b53b093fe47525e8eee55f272ade9"> 5234</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_BASE_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac4c4aab96ce232f5551b87102d7258c6"> 5235</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_BASE_MSB    _u(31)</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6612c7c59fe53ab4707f8d38ac42181f"> 5236</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_BASE_LSB    _u(5)</span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2df1eb0efabf7221a744c76bd8b6a0f1"> 5237</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"> 5239</span><span class="comment">// Field       : M33_MPU_RBAR_A2_SH</span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"> 5240</span><span class="comment">// Description : Defines the Shareability domain of this region for Normal</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span><span class="comment">//               memory</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95c041579e4c4acf722bd2094d45b1a1"> 5242</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_SH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1aeac9f2b7e536c4668e4cc10b4e678a"> 5243</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_SH_BITS   _u(0x00000018)</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab9474fa1f46601183d48f6a3657e9476"> 5244</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_SH_MSB    _u(4)</span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09a346a1ba3a306fa83726d5c0230cf6"> 5245</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_SH_LSB    _u(3)</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afca26e8a541cf94a5cc4f07c3eddf972"> 5246</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_SH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span><span class="comment">// Field       : M33_MPU_RBAR_A2_AP</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span><span class="comment">// Description : Defines the access permissions for this region</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af701103057d78297bc14c0c8315c592c"> 5250</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_AP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae1906c9f951e79514a8533963fa3416e"> 5251</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_AP_BITS   _u(0x00000006)</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afef3c41fc4dff9e09e55156d3f55ef8a"> 5252</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_AP_MSB    _u(2)</span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab5decdf413882d7cc090153420d1d31e"> 5253</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_AP_LSB    _u(1)</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae20afc6876770cb6dd83a33bbc7e3303"> 5254</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_AP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span><span class="comment">// Field       : M33_MPU_RBAR_A2_XN</span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span><span class="comment">// Description : Defines whether code can be executed from this region</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a75f0f5309969788e2a891728d24d82f3"> 5258</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_XN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a551fad23ce74a5471d8d7ca2fe6066cb"> 5259</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_XN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a220bf1972a0d009219f502030f38c4fc"> 5260</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_XN_MSB    _u(0)</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8cf11afd421c7b9c838d0e704e55f5c0"> 5261</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_XN_LSB    _u(0)</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab44d00a867ac14e7558be4625600c063"> 5262</a></span><span class="preprocessor">#define M33_MPU_RBAR_A2_XN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span><span class="comment">// Register    : M33_MPU_RLAR_A2</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span><span class="comment">// Description : Provides indirect read and write access to the limit address of</span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"> 5266</span><span class="comment">//               the currently selected MPU region selected by</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span><span class="comment">//               MPU_RNR[7:2]:(2[1:0]) `FTSSS</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ef959641ec66efa477a57774ee37234"> 5268</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_OFFSET _u(0x0000edb0)</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adc1b7fa82db711c7de9079da2725b253"> 5269</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_BITS   _u(0xffffffef)</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad76bdbf3d68b5a542575d760741723ee"> 5270</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span><span class="comment">// Field       : M33_MPU_RLAR_A2_LIMIT</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span><span class="comment">// Description : Contains bits [31:5] of the upper inclusive limit of the</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span><span class="comment">//               selected MPU memory region. This value is postfixed with 0x1F</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span><span class="comment">//               to provide the limit address to be checked against</span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acd98f8822321aff858591df3e225c595"> 5276</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_LIMIT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a470d8bfab43a6ab93e764fda5cf57838"> 5277</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_LIMIT_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afddd7770071197815c36572a67f79a33"> 5278</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_LIMIT_MSB    _u(31)</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa527c58383fdbee06a05cb1efcc32caa"> 5279</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_LIMIT_LSB    _u(5)</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47be91f3bfd93af948fec1b72729e4f9"> 5280</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_LIMIT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span><span class="comment">// Field       : M33_MPU_RLAR_A2_ATTRINDX</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span><span class="comment">// Description : Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span><span class="comment">//               fields</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89883d2ab5061b8cdf735b8d33e418d0"> 5285</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_ATTRINDX_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c76f0fd13c9fa7916ad477374dc6212"> 5286</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_ATTRINDX_BITS   _u(0x0000000e)</span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac70510fa45d077ee371a53f841f23959"> 5287</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_ATTRINDX_MSB    _u(3)</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b885e1df6d5d6db27cf09aec3c9d7bd"> 5288</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_ATTRINDX_LSB    _u(1)</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f9ee51b8c497e0dda8ef9e52bda77bd"> 5289</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_ATTRINDX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span><span class="comment">// Field       : M33_MPU_RLAR_A2_EN</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span><span class="comment">// Description : Region enable</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f6808b5e1a32c9f08cf292fe18e26f1"> 5293</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0f275f3fafa7cf8f893349c85a3f533"> 5294</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e06fef2f7c2752f8518d45cdb2b0093"> 5295</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae5a50aba9556a44b34609cdd13fa37bf"> 5296</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69d39ad26e36b68ead03cdd9c8b5ce79"> 5297</a></span><span class="preprocessor">#define M33_MPU_RLAR_A2_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span><span class="comment">// Register    : M33_MPU_RBAR_A3</span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span><span class="comment">// Description : Provides indirect read and write access to the base address of</span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span><span class="comment">//               the MPU region selected by MPU_RNR[7:2]:(3[1:0]) `FTSSS</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a57ad7b54e02945bd35e05112f235dbd6"> 5302</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_OFFSET _u(0x0000edb4)</span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8733f59b5b6efa236785aab6b3ea3e81"> 5303</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5ba5208765009bfb05054633281a028"> 5304</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span><span class="comment">// Field       : M33_MPU_RBAR_A3_BASE</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span><span class="comment">// Description : Contains bits [31:5] of the lower inclusive limit of the</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span><span class="comment">//               selected MPU memory region. This value is zero extended to</span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span><span class="comment">//               provide the base address to be checked against</span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a941ce9e77c876fa982eff0784599bd20"> 5310</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_BASE_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08bc3ffaa92251de70ff0f97f14283b9"> 5311</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_BASE_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa4bf565dd08eacb2ecd925be7ab6364f"> 5312</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_BASE_MSB    _u(31)</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a56207887c3f77d728a1b1b8096b9b051"> 5313</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_BASE_LSB    _u(5)</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09b1c1f1b213017a09f632bca3e37e93"> 5314</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_BASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span><span class="comment">// Field       : M33_MPU_RBAR_A3_SH</span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"> 5317</span><span class="comment">// Description : Defines the Shareability domain of this region for Normal</span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span><span class="comment">//               memory</span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a43bd50d21dfcafb43653744e2502419e"> 5319</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_SH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad514e890aadae765ea7b39516d21a63e"> 5320</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_SH_BITS   _u(0x00000018)</span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6e4e321368c8da4826ffdc3994ff7ed"> 5321</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_SH_MSB    _u(4)</span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a261e7679586919baed4deefafb5dd3a3"> 5322</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_SH_LSB    _u(3)</span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af06c75758cb6f68f9d0a5bbf22c2a506"> 5323</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_SH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span><span class="comment">// Field       : M33_MPU_RBAR_A3_AP</span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span><span class="comment">// Description : Defines the access permissions for this region</span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f63b1641b022977fb6a496d59df1e1c"> 5327</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_AP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae5124dd1df7ac34d646cb970637122e8"> 5328</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_AP_BITS   _u(0x00000006)</span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a706bdbe2bf648e68b26e3fdf18a831b2"> 5329</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_AP_MSB    _u(2)</span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4da66b9263fc6c9cf8baf7808f8305aa"> 5330</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_AP_LSB    _u(1)</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3c51c414485ae3bea8a046c4961b8e5"> 5331</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_AP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"> 5332</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span><span class="comment">// Field       : M33_MPU_RBAR_A3_XN</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"> 5334</span><span class="comment">// Description : Defines whether code can be executed from this region</span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a979b96e174eee8b6d1f57f5cddf53df1"> 5335</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_XN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af5a3b5346e493134c093ccf235be6907"> 5336</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_XN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc928e47957ccce1a6160444bd293f0f"> 5337</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_XN_MSB    _u(0)</span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5d2e1dda6e49523d48ed5076affa6cda"> 5338</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_XN_LSB    _u(0)</span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4963b34aed965140c9d0f955549a0b7"> 5339</a></span><span class="preprocessor">#define M33_MPU_RBAR_A3_XN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"> 5341</span><span class="comment">// Register    : M33_MPU_RLAR_A3</span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"> 5342</span><span class="comment">// Description : Provides indirect read and write access to the limit address of</span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"> 5343</span><span class="comment">//               the currently selected MPU region selected by</span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span><span class="comment">//               MPU_RNR[7:2]:(3[1:0]) `FTSSS</span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1134954a236137ea171933ded61deef"> 5345</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_OFFSET _u(0x0000edb8)</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a098a64a385893d552a72654be60eac94"> 5346</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_BITS   _u(0xffffffef)</span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50f99f9c69b8863b76ef22189bcbadb0"> 5347</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span><span class="comment">// Field       : M33_MPU_RLAR_A3_LIMIT</span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span><span class="comment">// Description : Contains bits [31:5] of the upper inclusive limit of the</span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"> 5351</span><span class="comment">//               selected MPU memory region. This value is postfixed with 0x1F</span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span><span class="comment">//               to provide the limit address to be checked against</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb96e5824d30dc0d8efa3b3db29a2617"> 5353</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_LIMIT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0500a3e741e35b2571c70dc5fb8708f8"> 5354</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_LIMIT_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af8486455528abc8afe5f368a946ec721"> 5355</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_LIMIT_MSB    _u(31)</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4aba5b428b9d9c228a28b7e61ed94c22"> 5356</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_LIMIT_LSB    _u(5)</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04fdaa523da7e81356c637f5feaf3757"> 5357</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_LIMIT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span><span class="comment">// Field       : M33_MPU_RLAR_A3_ATTRINDX</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span><span class="comment">// Description : Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1</span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"> 5361</span><span class="comment">//               fields</span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a98045c911a999f613e9a5d282eb9b03f"> 5362</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_ATTRINDX_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7214e93f6ebf59cc93bcef13a19885ff"> 5363</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_ATTRINDX_BITS   _u(0x0000000e)</span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af797d9b1ada38cdd3a855932ebf627f2"> 5364</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_ATTRINDX_MSB    _u(3)</span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ade7122768a12327381ac613a85e38ad7"> 5365</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_ATTRINDX_LSB    _u(1)</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae2438bb767fd117208f1b0697c84989c"> 5366</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_ATTRINDX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span><span class="comment">// Field       : M33_MPU_RLAR_A3_EN</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span><span class="comment">// Description : Region enable</span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a00bcba8780115fb9b12530c416736f39"> 5370</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e0a0007b99a92b07dc289c9f9db4100"> 5371</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0ee65067f3d51673cdb615c4c60b0c2"> 5372</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a32682dcd709acfd807956c5406962a2e"> 5373</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a473bcc1b00e61b8eae0d0134e0901af0"> 5374</a></span><span class="preprocessor">#define M33_MPU_RLAR_A3_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span><span class="comment">// Register    : M33_MPU_MAIR0</span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span><span class="comment">// Description : Along with MPU_MAIR1, provides the memory attribute encodings</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span><span class="comment">//               corresponding to the AttrIndex values</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41768b7ce2d04e2036e75d6a068849e9"> 5379</a></span><span class="preprocessor">#define M33_MPU_MAIR0_OFFSET _u(0x0000edc0)</span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aad06bf7ada961666d2b3248fe0162553"> 5380</a></span><span class="preprocessor">#define M33_MPU_MAIR0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a693f11c4cd9b2fbe18185a343b1c5362"> 5381</a></span><span class="preprocessor">#define M33_MPU_MAIR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span><span class="comment">// Field       : M33_MPU_MAIR0_ATTR3</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"> 5384</span><span class="comment">// Description : Memory attribute encoding for MPU regions with an AttrIndex of</span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"> 5385</span><span class="comment">//               3</span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2cbe54be2b19e88f1c1ddf52e5edbcb"> 5386</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR3_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92c6569a226c2200d28a997070cd9c02"> 5387</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR3_BITS   _u(0xff000000)</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ad92831a1ce598f4b5faa9276114f05"> 5388</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR3_MSB    _u(31)</span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a703fa65dd2dce65d532e88edafbd59f2"> 5389</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR3_LSB    _u(24)</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b3d6d98fc30f8e816bc7444c7e03c2d"> 5390</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span><span class="comment">// Field       : M33_MPU_MAIR0_ATTR2</span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span><span class="comment">// Description : Memory attribute encoding for MPU regions with an AttrIndex of</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span><span class="comment">//               2</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a518d8ed0c68f8a014b2f6e2f09dcec68"> 5395</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR2_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc9c42caa262c4d487273c5122d32472"> 5396</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR2_BITS   _u(0x00ff0000)</span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7eb2de0acc676a2766f080d4f556796"> 5397</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR2_MSB    _u(23)</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b8b54ba1e4bdcab384f343c192a7f76"> 5398</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR2_LSB    _u(16)</span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21906ed89791b93d330d5be388a06c8f"> 5399</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span><span class="comment">// Field       : M33_MPU_MAIR0_ATTR1</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span><span class="comment">// Description : Memory attribute encoding for MPU regions with an AttrIndex of</span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span><span class="comment">//               1</span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c26a776395d1fa64116ab4a836e6081"> 5404</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR1_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2544ed21a57db85ca411980d9dbc1443"> 5405</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR1_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09d1248e99419a87cc6c304437fc7631"> 5406</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR1_MSB    _u(15)</span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac09237654ba6d80e25107a431d167aed"> 5407</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR1_LSB    _u(8)</span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6198c0742f0ed62fe7bbd6ed31dded3f"> 5408</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"> 5409</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"> 5410</span><span class="comment">// Field       : M33_MPU_MAIR0_ATTR0</span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"> 5411</span><span class="comment">// Description : Memory attribute encoding for MPU regions with an AttrIndex of</span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"> 5412</span><span class="comment">//               0</span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#affb9351faed82e0ea06ba0c37002b24a"> 5413</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR0_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92743cd4deb702301453f967e612a019"> 5414</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afbb28ccff2325c821b5916aa2005f3a5"> 5415</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR0_MSB    _u(7)</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d1222ab2785620fa13edf64d042fff2"> 5416</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR0_LSB    _u(0)</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1e301c56a75c91728d52081e7ba23a3e"> 5417</a></span><span class="preprocessor">#define M33_MPU_MAIR0_ATTR0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span><span class="comment">// Register    : M33_MPU_MAIR1</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span><span class="comment">// Description : Along with MPU_MAIR0, provides the memory attribute encodings</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span><span class="comment">//               corresponding to the AttrIndex values</span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0db63c7a7d260ae469282445f948f13f"> 5422</a></span><span class="preprocessor">#define M33_MPU_MAIR1_OFFSET _u(0x0000edc4)</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afb272b58faf9fdf3270910a3e724c206"> 5423</a></span><span class="preprocessor">#define M33_MPU_MAIR1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc5d0e5be3dad4a9e3a83942e8240198"> 5424</a></span><span class="preprocessor">#define M33_MPU_MAIR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span><span class="comment">// Field       : M33_MPU_MAIR1_ATTR7</span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span><span class="comment">// Description : Memory attribute encoding for MPU regions with an AttrIndex of</span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span><span class="comment">//               7</span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af493cc48ff9d9e0352683c6676926a06"> 5429</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR7_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae47498991deb9094b0f1ca6ae39c4a9b"> 5430</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR7_BITS   _u(0xff000000)</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af6f24a5ccaee3c119912cff72169c37b"> 5431</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR7_MSB    _u(31)</span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7471e1d81c6be8e545e26b66442f340c"> 5432</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR7_LSB    _u(24)</span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f4194689bce4f81c57aa404128d0fa7"> 5433</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span><span class="comment">// Field       : M33_MPU_MAIR1_ATTR6</span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span><span class="comment">// Description : Memory attribute encoding for MPU regions with an AttrIndex of</span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span><span class="comment">//               6</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70fd9a1c6bf5cb85e9beed6a8ecfca11"> 5438</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR6_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6740ba2e18349ad823a08e9caae7de5a"> 5439</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR6_BITS   _u(0x00ff0000)</span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ae35dda908cbec03e32c3af6805e8c1"> 5440</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR6_MSB    _u(23)</span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a32f575664ae598f0ec9369d12348c803"> 5441</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR6_LSB    _u(16)</span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a341227863ce1b8981ae34e1306997c54"> 5442</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span><span class="comment">// Field       : M33_MPU_MAIR1_ATTR5</span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span><span class="comment">// Description : Memory attribute encoding for MPU regions with an AttrIndex of</span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span><span class="comment">//               5</span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a707ca661f6452809b20c13d75b7cc857"> 5447</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR5_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad379f290d3b253d5cd5341ca6faf563a"> 5448</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR5_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab881cc4d9d7f068d353f304db00fdf3a"> 5449</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR5_MSB    _u(15)</span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94aac29adc530974e96dfaceada3a4cc"> 5450</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR5_LSB    _u(8)</span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4160d5c2ff810efacdc0eeacc7b9f67b"> 5451</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span><span class="comment">// Field       : M33_MPU_MAIR1_ATTR4</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span><span class="comment">// Description : Memory attribute encoding for MPU regions with an AttrIndex of</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span><span class="comment">//               4</span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a201b195d7fb0a184ea87af9437ba0862"> 5456</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR4_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a839c1f730e0256b3092f2f468c928362"> 5457</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR4_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a383da43c64edd7ebbc2d32cb59c3ab86"> 5458</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR4_MSB    _u(7)</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abcfa260b03e2387cbd063f73cd5b0fb1"> 5459</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR4_LSB    _u(0)</span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89fab203c78bbce0cee8c55abd5261bc"> 5460</a></span><span class="preprocessor">#define M33_MPU_MAIR1_ATTR4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span><span class="comment">// Register    : M33_SAU_CTRL</span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span><span class="comment">// Description : Allows enabling of the Security Attribution Unit</span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af337958ad6b64e44d41b3b7f42dd342b"> 5464</a></span><span class="preprocessor">#define M33_SAU_CTRL_OFFSET _u(0x0000edd0)</span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac553c153eda11c5bf5945971b58f6bf3"> 5465</a></span><span class="preprocessor">#define M33_SAU_CTRL_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a93a2f3113a56667ecbc5d1b8d82b9a6a"> 5466</a></span><span class="preprocessor">#define M33_SAU_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span><span class="comment">// Field       : M33_SAU_CTRL_ALLNS</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span><span class="comment">// Description : When SAU_CTRL.ENABLE is 0 this bit controls if the memory is</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span><span class="comment">//               marked as Non-secure or Secure</span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a040e787a9cca2cd6042c450b71f95281"> 5471</a></span><span class="preprocessor">#define M33_SAU_CTRL_ALLNS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5196b729570deb5abd2a7a645eef7361"> 5472</a></span><span class="preprocessor">#define M33_SAU_CTRL_ALLNS_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10636d7ef7d0c35f2311077b478d4286"> 5473</a></span><span class="preprocessor">#define M33_SAU_CTRL_ALLNS_MSB    _u(1)</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a2193e2d47e54b2b044137640492356"> 5474</a></span><span class="preprocessor">#define M33_SAU_CTRL_ALLNS_LSB    _u(1)</span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2c22b65d6d6ee250cdcb939127547b8b"> 5475</a></span><span class="preprocessor">#define M33_SAU_CTRL_ALLNS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span><span class="comment">// Field       : M33_SAU_CTRL_ENABLE</span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span><span class="comment">// Description : Enables the SAU</span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6fa423399ab5046a63059ced0685d662"> 5479</a></span><span class="preprocessor">#define M33_SAU_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a036e36c2d7358fd1a8d7b1661806ba7d"> 5480</a></span><span class="preprocessor">#define M33_SAU_CTRL_ENABLE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc141eb97c6df52744fa5ec07a8f5206"> 5481</a></span><span class="preprocessor">#define M33_SAU_CTRL_ENABLE_MSB    _u(0)</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9b93a7959a17806aa4266f465b6a8aa"> 5482</a></span><span class="preprocessor">#define M33_SAU_CTRL_ENABLE_LSB    _u(0)</span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ada2a76c6c4e0c3e805cfd4c26cdcab6a"> 5483</a></span><span class="preprocessor">#define M33_SAU_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span><span class="comment">// Register    : M33_SAU_TYPE</span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"> 5486</span><span class="comment">// Description : Indicates the number of regions implemented by the Security</span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span><span class="comment">//               Attribution Unit</span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31a09035fe2add6276c834a49e36329b"> 5488</a></span><span class="preprocessor">#define M33_SAU_TYPE_OFFSET _u(0x0000edd4)</span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83c8d447efbfd0428e9ff236c72484ed"> 5489</a></span><span class="preprocessor">#define M33_SAU_TYPE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d5c822351fccffc4443af9a468fab25"> 5490</a></span><span class="preprocessor">#define M33_SAU_TYPE_RESET  _u(0x00000008)</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span><span class="comment">// Field       : M33_SAU_TYPE_SREGION</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span><span class="comment">// Description : The number of implemented SAU regions</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8915d5d6845cefc9698a134cc216c6b4"> 5494</a></span><span class="preprocessor">#define M33_SAU_TYPE_SREGION_RESET  _u(0x08)</span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7e07f4705f0f484505acaab7f87ba5c6"> 5495</a></span><span class="preprocessor">#define M33_SAU_TYPE_SREGION_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6b247f2b3521e032ec1db444d748353"> 5496</a></span><span class="preprocessor">#define M33_SAU_TYPE_SREGION_MSB    _u(7)</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a085d1910681eb54da442f8ae6fc74ae4"> 5497</a></span><span class="preprocessor">#define M33_SAU_TYPE_SREGION_LSB    _u(0)</span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad545f49119b5ad582dd3e3e469832f8e"> 5498</a></span><span class="preprocessor">#define M33_SAU_TYPE_SREGION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span><span class="comment">// Register    : M33_SAU_RNR</span></div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="comment">// Description : Selects the region currently accessed by SAU_RBAR and SAU_RLAR</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b03ddfb6bda2757ae4f01ee3e7bde60"> 5502</a></span><span class="preprocessor">#define M33_SAU_RNR_OFFSET _u(0x0000edd8)</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af019d0d419de3d2306086be0816c6149"> 5503</a></span><span class="preprocessor">#define M33_SAU_RNR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a99a7e517173c4e63446f5c1ed0814d3d"> 5504</a></span><span class="preprocessor">#define M33_SAU_RNR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span><span class="comment">// Field       : M33_SAU_RNR_REGION</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span><span class="comment">// Description : Indicates the SAU region accessed by SAU_RBAR and SAU_RLAR</span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae7cbaefb4814cfd0ff149aa69a67e7a5"> 5508</a></span><span class="preprocessor">#define M33_SAU_RNR_REGION_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a005ea28b5e155479b83759a96df0e3c1"> 5509</a></span><span class="preprocessor">#define M33_SAU_RNR_REGION_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49548ed8eefb22470ef72e1111273546"> 5510</a></span><span class="preprocessor">#define M33_SAU_RNR_REGION_MSB    _u(7)</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aedb9ea342aef3b641bd098784506cdb9"> 5511</a></span><span class="preprocessor">#define M33_SAU_RNR_REGION_LSB    _u(0)</span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abca97337275b913508eedc7d6e354f1b"> 5512</a></span><span class="preprocessor">#define M33_SAU_RNR_REGION_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span><span class="comment">// Register    : M33_SAU_RBAR</span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span><span class="comment">// Description : Provides indirect read and write access to the base address of</span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span><span class="comment">//               the currently selected SAU region</span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae312f00ec8532c08be453f3e5d037563"> 5517</a></span><span class="preprocessor">#define M33_SAU_RBAR_OFFSET _u(0x0000eddc)</span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a298348eced3dcb29909e799c6566e8ee"> 5518</a></span><span class="preprocessor">#define M33_SAU_RBAR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05b9e8eefa516652816b038d2635224b"> 5519</a></span><span class="preprocessor">#define M33_SAU_RBAR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"> 5520</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span><span class="comment">// Field       : M33_SAU_RBAR_BADDR</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span><span class="comment">// Description : Holds bits [31:5] of the base address for the selected SAU</span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span><span class="comment">//               region</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc502c5df654662ead7f16f986d07dee"> 5524</a></span><span class="preprocessor">#define M33_SAU_RBAR_BADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5d90abd7f2747c18ff6fa847060ab3b0"> 5525</a></span><span class="preprocessor">#define M33_SAU_RBAR_BADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a809c2ab203671d1a2b53dd9d4ef9dd32"> 5526</a></span><span class="preprocessor">#define M33_SAU_RBAR_BADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2685734a8c6ab4d70d4e830d6b845ccb"> 5527</a></span><span class="preprocessor">#define M33_SAU_RBAR_BADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f2f1e2854e435745d4da0013036b6e3"> 5528</a></span><span class="preprocessor">#define M33_SAU_RBAR_BADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span><span class="comment">// Register    : M33_SAU_RLAR</span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span><span class="comment">// Description : Provides indirect read and write access to the limit address of</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span><span class="comment">//               the currently selected SAU region</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ac507f5b2a1ace9f5f3777c2be2adc5"> 5533</a></span><span class="preprocessor">#define M33_SAU_RLAR_OFFSET _u(0x0000ede0)</span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa49a0c4faf0251a8c55b3d674a593e3c"> 5534</a></span><span class="preprocessor">#define M33_SAU_RLAR_BITS   _u(0xffffffe3)</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a18ead1fe92548cc314e6c794382eb8a7"> 5535</a></span><span class="preprocessor">#define M33_SAU_RLAR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span><span class="comment">// Field       : M33_SAU_RLAR_LADDR</span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><span class="comment">// Description : Holds bits [31:5] of the limit address for the selected SAU</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span><span class="comment">//               region</span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a241fcc8d2feedba6c120096ee1c62527"> 5540</a></span><span class="preprocessor">#define M33_SAU_RLAR_LADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2944982ce5c63eafb6d135bebcca2468"> 5541</a></span><span class="preprocessor">#define M33_SAU_RLAR_LADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ace297c6e8f5cbb2b51e1b5026d531703"> 5542</a></span><span class="preprocessor">#define M33_SAU_RLAR_LADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a256ed3ebe2b3761ddf5eac0b3818d20b"> 5543</a></span><span class="preprocessor">#define M33_SAU_RLAR_LADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b070d22b28fe264471ed51d7c3f3982"> 5544</a></span><span class="preprocessor">#define M33_SAU_RLAR_LADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span><span class="comment">// Field       : M33_SAU_RLAR_NSC</span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span><span class="comment">// Description : Controls whether Non-secure state is permitted to execute an SG</span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span><span class="comment">//               instruction from this region</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a129363bdff254ae7ce1975975b2028f1"> 5549</a></span><span class="preprocessor">#define M33_SAU_RLAR_NSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa4b6273f398242000512753e7e73c4fa"> 5550</a></span><span class="preprocessor">#define M33_SAU_RLAR_NSC_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aed596b85f293f3648b48fa0aebf489e0"> 5551</a></span><span class="preprocessor">#define M33_SAU_RLAR_NSC_MSB    _u(1)</span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a996b4f95b36de499d38757194a34a7ff"> 5552</a></span><span class="preprocessor">#define M33_SAU_RLAR_NSC_LSB    _u(1)</span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae466c1a0f169a625e2b0da558003c370"> 5553</a></span><span class="preprocessor">#define M33_SAU_RLAR_NSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span><span class="comment">// Field       : M33_SAU_RLAR_ENABLE</span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span><span class="comment">// Description : SAU region enable</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeeb859f06dbcf3fe20621a3e23d0d2dc"> 5557</a></span><span class="preprocessor">#define M33_SAU_RLAR_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a18a7459e8c4d1c06641e0530c005d4ef"> 5558</a></span><span class="preprocessor">#define M33_SAU_RLAR_ENABLE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aafc0643e3f4ce9e6ab30c90a9fe28dd1"> 5559</a></span><span class="preprocessor">#define M33_SAU_RLAR_ENABLE_MSB    _u(0)</span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6142772633cfd392369907d03e8db1ae"> 5560</a></span><span class="preprocessor">#define M33_SAU_RLAR_ENABLE_LSB    _u(0)</span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7cb02c61715e770c1897bfa2b95dea26"> 5561</a></span><span class="preprocessor">#define M33_SAU_RLAR_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span><span class="comment">// Register    : M33_SFSR</span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span><span class="comment">// Description : Provides information about any security related faults</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d493ef28e1c5808383a531353b06f84"> 5565</a></span><span class="preprocessor">#define M33_SFSR_OFFSET _u(0x0000ede4)</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a741ec1c5673df1c94327354226707363"> 5566</a></span><span class="preprocessor">#define M33_SFSR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa3ef06f88845c522cfee8f4bef4d2e8"> 5567</a></span><span class="preprocessor">#define M33_SFSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span><span class="comment">// Field       : M33_SFSR_LSERR</span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span><span class="comment">// Description : Sticky flag indicating that an error occurred during lazy state</span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span><span class="comment">//               activation or deactivation</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7702891151dc189fa7b68543e07757ae"> 5572</a></span><span class="preprocessor">#define M33_SFSR_LSERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ca2235e131d0f4dbed25a8ee9644e46"> 5573</a></span><span class="preprocessor">#define M33_SFSR_LSERR_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73d0d043cb960432352c1a85d95cdb80"> 5574</a></span><span class="preprocessor">#define M33_SFSR_LSERR_MSB    _u(7)</span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa40e55ede5767d4516e22328fa43049"> 5575</a></span><span class="preprocessor">#define M33_SFSR_LSERR_LSB    _u(7)</span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6507d15ab258593ac60dc8682bc6904"> 5576</a></span><span class="preprocessor">#define M33_SFSR_LSERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"> 5577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"> 5578</span><span class="comment">// Field       : M33_SFSR_SFARVALID</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span><span class="comment">// Description : This bit is set when the SFAR register contains a valid value.</span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span><span class="comment">//               As with similar fields, such as BFSR.BFARVALID and</span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span><span class="comment">//               MMFSR.MMARVALID, this bit can be cleared by other exceptions,</span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span><span class="comment">//               such as BusFault</span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae27313bede72a053c3cb2980b07a9e8"> 5583</a></span><span class="preprocessor">#define M33_SFSR_SFARVALID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#affec70ef0523680db41aacc488057d9e"> 5584</a></span><span class="preprocessor">#define M33_SFSR_SFARVALID_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5fdd01b17cd3de038ee00af23c739f88"> 5585</a></span><span class="preprocessor">#define M33_SFSR_SFARVALID_MSB    _u(6)</span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4cc21fa18dac78b2ef9bec7f5bc72d85"> 5586</a></span><span class="preprocessor">#define M33_SFSR_SFARVALID_LSB    _u(6)</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a27d49a405ac353e272bcbdd92b81a4"> 5587</a></span><span class="preprocessor">#define M33_SFSR_SFARVALID_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span><span class="comment">// Field       : M33_SFSR_LSPERR</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span><span class="comment">// Description : Stick flag indicating that an SAU or IDAU violation occurred</span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span><span class="comment">//               during the lazy preservation of floating-point state</span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef0a0a1132d975d6b59f2531816412d6"> 5592</a></span><span class="preprocessor">#define M33_SFSR_LSPERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add51f6b72d04c552bd760267ce1a351f"> 5593</a></span><span class="preprocessor">#define M33_SFSR_LSPERR_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1ddecf3811a0a48ace8e3708037474d8"> 5594</a></span><span class="preprocessor">#define M33_SFSR_LSPERR_MSB    _u(5)</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79019473285f87338f8389733e7a7678"> 5595</a></span><span class="preprocessor">#define M33_SFSR_LSPERR_LSB    _u(5)</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4f2a9fe9449f8322627d88287042af9"> 5596</a></span><span class="preprocessor">#define M33_SFSR_LSPERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"> 5597</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span><span class="comment">// Field       : M33_SFSR_INVTRAN</span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span><span class="comment">// Description : Sticky flag indicating that an exception was raised due to a</span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"> 5600</span><span class="comment">//               branch that was not flagged as being domain crossing causing a</span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span><span class="comment">//               transition from Secure to Non-secure memory</span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1ab45161a2b93949e4f7bdb3e304bb26"> 5602</a></span><span class="preprocessor">#define M33_SFSR_INVTRAN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f0c8cef8ebf242b3c4a558057e6d292"> 5603</a></span><span class="preprocessor">#define M33_SFSR_INVTRAN_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad1cab2ec0ce709d5e49098e5532eda02"> 5604</a></span><span class="preprocessor">#define M33_SFSR_INVTRAN_MSB    _u(4)</span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4d01710c5c17e6b49fcaf4b0d7c94d0"> 5605</a></span><span class="preprocessor">#define M33_SFSR_INVTRAN_LSB    _u(4)</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a170c51396c0b0a436db8524f54625a3f"> 5606</a></span><span class="preprocessor">#define M33_SFSR_INVTRAN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"> 5607</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"> 5608</span><span class="comment">// Field       : M33_SFSR_AUVIOL</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span><span class="comment">// Description : Sticky flag indicating that an attempt was made to access parts</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span><span class="comment">//               of the address space that are marked as Secure with NS-Req for</span></div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span><span class="comment">//               the transaction set to Non-secure. This bit is not set if the</span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span><span class="comment">//               violation occurred during lazy state preservation. See LSPERR</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad762ee4c4c23765fad430b4f19b2cb0b"> 5613</a></span><span class="preprocessor">#define M33_SFSR_AUVIOL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef0ab962094cf11ca5d64f5e94e81c56"> 5614</a></span><span class="preprocessor">#define M33_SFSR_AUVIOL_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac4d109703dd6bfc0754d426adf7c368c"> 5615</a></span><span class="preprocessor">#define M33_SFSR_AUVIOL_MSB    _u(3)</span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4881585c3821b670c96b4373cb6c39c7"> 5616</a></span><span class="preprocessor">#define M33_SFSR_AUVIOL_LSB    _u(3)</span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a313431308220e4221fef4d9ab0d0b473"> 5617</a></span><span class="preprocessor">#define M33_SFSR_AUVIOL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"> 5619</span><span class="comment">// Field       : M33_SFSR_INVER</span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"> 5620</span><span class="comment">// Description : This can be caused by EXC_RETURN.DCRS being set to 0 when</span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span><span class="comment">//               returning from an exception in the Non-secure state, or by</span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span><span class="comment">//               EXC_RETURN.ES being set to 1 when returning from an exception</span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span><span class="comment">//               in the Non-secure state</span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab71d4316b5df921cb577d9aca9961fe6"> 5624</a></span><span class="preprocessor">#define M33_SFSR_INVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b80b2f60c9405ef4c560151635e4384"> 5625</a></span><span class="preprocessor">#define M33_SFSR_INVER_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad184d122384b056c9dc1a4b424d34567"> 5626</a></span><span class="preprocessor">#define M33_SFSR_INVER_MSB    _u(2)</span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76e04d53464ebaaeaacfdfd2ee948d7c"> 5627</a></span><span class="preprocessor">#define M33_SFSR_INVER_LSB    _u(2)</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d43dd27f5ea6fb427590e344a1edddb"> 5628</a></span><span class="preprocessor">#define M33_SFSR_INVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span><span class="comment">// Field       : M33_SFSR_INVIS</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"> 5631</span><span class="comment">// Description : This bit is set if the integrity signature in an exception</span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span><span class="comment">//               stack frame is found to be invalid during the unstacking</span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span><span class="comment">//               operation</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a67e2c7ef2b485fa910eddadf733e8fb0"> 5634</a></span><span class="preprocessor">#define M33_SFSR_INVIS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afea8c02f27ab969d6a7e5a3e2cf09c38"> 5635</a></span><span class="preprocessor">#define M33_SFSR_INVIS_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a405c1d542028c7b7bd68a0a149f779ae"> 5636</a></span><span class="preprocessor">#define M33_SFSR_INVIS_MSB    _u(1)</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3e9a40b7df142d60ed81677dc0bc10d4"> 5637</a></span><span class="preprocessor">#define M33_SFSR_INVIS_LSB    _u(1)</span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4ef9779da49d4f83f8b6ba437122b643"> 5638</a></span><span class="preprocessor">#define M33_SFSR_INVIS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"> 5640</span><span class="comment">// Field       : M33_SFSR_INVEP</span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"> 5641</span><span class="comment">// Description : This bit is set if a function call from the Non-secure state or</span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span><span class="comment">//               exception targets a non-SG instruction in the Secure state.</span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span><span class="comment">//               This bit is also set if the target address is a SG instruction,</span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"> 5644</span><span class="comment">//               but there is no matching SAU/IDAU region with the NSC flag set</span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b21014550333d3f439839545440ec56"> 5645</a></span><span class="preprocessor">#define M33_SFSR_INVEP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad15015854238ab1caa1c23a45c6e98dc"> 5646</a></span><span class="preprocessor">#define M33_SFSR_INVEP_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae60404b471f10ed84796bb1532297aef"> 5647</a></span><span class="preprocessor">#define M33_SFSR_INVEP_MSB    _u(0)</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9bb1a9592a565523444b3c0cd2eda67a"> 5648</a></span><span class="preprocessor">#define M33_SFSR_INVEP_LSB    _u(0)</span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5c819215b6743a8bebd3c79ae6eaa9c"> 5649</a></span><span class="preprocessor">#define M33_SFSR_INVEP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span><span class="comment">// Register    : M33_SFAR</span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span><span class="comment">// Description : Shows the address of the memory location that caused a Security</span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span><span class="comment">//               violation</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65b0f3a79f3ed593ff34cc2a3a8467cc"> 5654</a></span><span class="preprocessor">#define M33_SFAR_OFFSET _u(0x0000ede8)</span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0983354b150eac9b5f54a047670b620d"> 5655</a></span><span class="preprocessor">#define M33_SFAR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66c0c1ec08fccb14fe9b3fd08d98dc13"> 5656</a></span><span class="preprocessor">#define M33_SFAR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span><span class="comment">// Field       : M33_SFAR_ADDRESS</span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span><span class="comment">// Description : The address of an access that caused a attribution unit</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span><span class="comment">//               violation. This field is only valid when SFSR.SFARVALID is set.</span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span><span class="comment">//               This allows the actual flip flops associated with this register</span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span><span class="comment">//               to be shared with other fault address registers. If an</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"> 5663</span><span class="comment">//               implementation chooses to share the storage in this way, care</span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"> 5664</span><span class="comment">//               must be taken to not leak Secure address information to the</span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span><span class="comment">//               Non-secure state. One way of achieving this is to share the</span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"> 5666</span><span class="comment">//               SFAR register with the MMFAR_S register, which is not</span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"> 5667</span><span class="comment">//               accessible to the Non-secure state</span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0beba3209baddd3e4e48245d0dbac0df"> 5668</a></span><span class="preprocessor">#define M33_SFAR_ADDRESS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8a1cb13a42aa551513e0fb943efe7304"> 5669</a></span><span class="preprocessor">#define M33_SFAR_ADDRESS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6fe5a810705bd16a69df596b653850d"> 5670</a></span><span class="preprocessor">#define M33_SFAR_ADDRESS_MSB    _u(31)</span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac95b2c212573b29380b92d08d0dd6160"> 5671</a></span><span class="preprocessor">#define M33_SFAR_ADDRESS_LSB    _u(0)</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21d3037423353408a1ce97030b39e68a"> 5672</a></span><span class="preprocessor">#define M33_SFAR_ADDRESS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"> 5673</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"> 5674</span><span class="comment">// Register    : M33_DHCSR</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"> 5675</span><span class="comment">// Description : Controls halting debug</span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a529d51f9c562cf3844d1cef729daf1bf"> 5676</a></span><span class="preprocessor">#define M33_DHCSR_OFFSET _u(0x0000edf0)</span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14174c5c4afcd6c032b698f1fc2eefb2"> 5677</a></span><span class="preprocessor">#define M33_DHCSR_BITS   _u(0x071f002f)</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc59d5079feba1463c6939e4c30cb337"> 5678</a></span><span class="preprocessor">#define M33_DHCSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span><span class="comment">// Field       : M33_DHCSR_S_RESTART_ST</span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span><span class="comment">// Description : Indicates the PE has processed a request to clear DHCSR.C_HALT</span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span><span class="comment">//               to 0. That is, either a write to DHCSR that clears DHCSR.C_HALT</span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span><span class="comment">//               from 1 to 0, or an External Restart Request</span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e5d2a00008c10608719a7482c9347bd"> 5684</a></span><span class="preprocessor">#define M33_DHCSR_S_RESTART_ST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abd6f38be4386a03ea70ae5c37b970233"> 5685</a></span><span class="preprocessor">#define M33_DHCSR_S_RESTART_ST_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae281f6c4dbdc87227c5d1e2159ff4115"> 5686</a></span><span class="preprocessor">#define M33_DHCSR_S_RESTART_ST_MSB    _u(26)</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65854ee876572403739210b725450ee5"> 5687</a></span><span class="preprocessor">#define M33_DHCSR_S_RESTART_ST_LSB    _u(26)</span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0dcdab2fd6ba6e8ea23758cebd0f0e50"> 5688</a></span><span class="preprocessor">#define M33_DHCSR_S_RESTART_ST_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span><span class="comment">// Field       : M33_DHCSR_S_RESET_ST</span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span><span class="comment">// Description : Indicates whether the PE has been reset since the last read of</span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"> 5692</span><span class="comment">//               the DHCSR</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a479bcfb2a341d61475340c89bcbffdfa"> 5693</a></span><span class="preprocessor">#define M33_DHCSR_S_RESET_ST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8c83b4c83e641d33cc95b10a79eb60fc"> 5694</a></span><span class="preprocessor">#define M33_DHCSR_S_RESET_ST_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0738eeef62c5785d80768c209d503b9f"> 5695</a></span><span class="preprocessor">#define M33_DHCSR_S_RESET_ST_MSB    _u(25)</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad1f8363a8f7fe1d2a86d2e39a69b1f14"> 5696</a></span><span class="preprocessor">#define M33_DHCSR_S_RESET_ST_LSB    _u(25)</span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7177ae13520c3fd76f8585585be06e04"> 5697</a></span><span class="preprocessor">#define M33_DHCSR_S_RESET_ST_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span><span class="comment">// Field       : M33_DHCSR_S_RETIRE_ST</span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span><span class="comment">// Description : Set to 1 every time the PE retires one of more instructions</span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aad63f4359c4ebf00a7a76f4573b525de"> 5701</a></span><span class="preprocessor">#define M33_DHCSR_S_RETIRE_ST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae05da3d0388f2fcf54c21aa4b89a114a"> 5702</a></span><span class="preprocessor">#define M33_DHCSR_S_RETIRE_ST_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60fef089ec66597b1250edba9ea9414b"> 5703</a></span><span class="preprocessor">#define M33_DHCSR_S_RETIRE_ST_MSB    _u(24)</span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adaae294d39b8ce054af213dbb64f01f4"> 5704</a></span><span class="preprocessor">#define M33_DHCSR_S_RETIRE_ST_LSB    _u(24)</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b955bd79c78093cf7ab3e3162c7352b"> 5705</a></span><span class="preprocessor">#define M33_DHCSR_S_RETIRE_ST_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span><span class="comment">// Field       : M33_DHCSR_S_SDE</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span><span class="comment">// Description : Indicates whether Secure invasive debug is allowed</span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae73f89523ec141a8d6a7543706b0b83d"> 5709</a></span><span class="preprocessor">#define M33_DHCSR_S_SDE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66ed1f058b3c22fd0cc9442b9ace389d"> 5710</a></span><span class="preprocessor">#define M33_DHCSR_S_SDE_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b9e9e36b5919c62c32fed0c9806dc3b"> 5711</a></span><span class="preprocessor">#define M33_DHCSR_S_SDE_MSB    _u(20)</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a568d04d9b071445ccfda7f9a142162ce"> 5712</a></span><span class="preprocessor">#define M33_DHCSR_S_SDE_LSB    _u(20)</span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a270b1f9913fe2f70eb0a6de746ec3a15"> 5713</a></span><span class="preprocessor">#define M33_DHCSR_S_SDE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span><span class="comment">// Field       : M33_DHCSR_S_LOCKUP</span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span><span class="comment">// Description : Indicates whether the PE is in Lockup state</span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad0af0245e4495832a9649b3ca9325d30"> 5717</a></span><span class="preprocessor">#define M33_DHCSR_S_LOCKUP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f9faf138df5d331f3b592ffe1bf1209"> 5718</a></span><span class="preprocessor">#define M33_DHCSR_S_LOCKUP_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3ea219453fbff6475d8e04868902e5b"> 5719</a></span><span class="preprocessor">#define M33_DHCSR_S_LOCKUP_MSB    _u(19)</span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2abf4e4ab606e77e6677a524b8c1806a"> 5720</a></span><span class="preprocessor">#define M33_DHCSR_S_LOCKUP_LSB    _u(19)</span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab11c73bcc5d01992237b4efa43f6f2d4"> 5721</a></span><span class="preprocessor">#define M33_DHCSR_S_LOCKUP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span><span class="comment">// Field       : M33_DHCSR_S_SLEEP</span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span><span class="comment">// Description : Indicates whether the PE is sleeping</span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae50a902706e4d3b6bb1fc20e50932709"> 5725</a></span><span class="preprocessor">#define M33_DHCSR_S_SLEEP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae3cffbfe7921f6334fdea02b6a05f97b"> 5726</a></span><span class="preprocessor">#define M33_DHCSR_S_SLEEP_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6ff93353c15fea4a0b334e30d5cec2e"> 5727</a></span><span class="preprocessor">#define M33_DHCSR_S_SLEEP_MSB    _u(18)</span></div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac80a129ba86b105811f3ecdecc3f330a"> 5728</a></span><span class="preprocessor">#define M33_DHCSR_S_SLEEP_LSB    _u(18)</span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04bf31695a0dbf9cacdb7ceebef959b2"> 5729</a></span><span class="preprocessor">#define M33_DHCSR_S_SLEEP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span><span class="comment">// Field       : M33_DHCSR_S_HALT</span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"> 5732</span><span class="comment">// Description : Indicates whether the PE is in Debug state</span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a264ac172c02419de2460abd1bdbf9ab6"> 5733</a></span><span class="preprocessor">#define M33_DHCSR_S_HALT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5763b506a842bcdfad2465ddbaf4fe1a"> 5734</a></span><span class="preprocessor">#define M33_DHCSR_S_HALT_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45bf54c0edbd677673d2ae83f3dd8444"> 5735</a></span><span class="preprocessor">#define M33_DHCSR_S_HALT_MSB    _u(17)</span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad1c4af0533a472bba9ffe18e89ed822c"> 5736</a></span><span class="preprocessor">#define M33_DHCSR_S_HALT_LSB    _u(17)</span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adc47ffebfdcf6c641f47028726877be5"> 5737</a></span><span class="preprocessor">#define M33_DHCSR_S_HALT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span><span class="comment">// Field       : M33_DHCSR_S_REGRDY</span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span><span class="comment">// Description : Handshake flag to transfers through the DCRDR</span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80d7dfa2bd1ea900e112a9cf33f88d8c"> 5741</a></span><span class="preprocessor">#define M33_DHCSR_S_REGRDY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14df0a03d4b39160f70a61e6932e5ade"> 5742</a></span><span class="preprocessor">#define M33_DHCSR_S_REGRDY_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af79d2a213bf6d250ff0f0fb53d901bb9"> 5743</a></span><span class="preprocessor">#define M33_DHCSR_S_REGRDY_MSB    _u(16)</span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e46fbd77338acb937f55a4496956754"> 5744</a></span><span class="preprocessor">#define M33_DHCSR_S_REGRDY_LSB    _u(16)</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a538df18f1764375159339ea4b7558880"> 5745</a></span><span class="preprocessor">#define M33_DHCSR_S_REGRDY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span><span class="comment">// Field       : M33_DHCSR_C_SNAPSTALL</span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"> 5748</span><span class="comment">// Description : Allow imprecise entry to Debug state</span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c95093a95f8bfc31e7fb018b7f12130"> 5749</a></span><span class="preprocessor">#define M33_DHCSR_C_SNAPSTALL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af2cf8192ae21295e0a0e73de3be6b421"> 5750</a></span><span class="preprocessor">#define M33_DHCSR_C_SNAPSTALL_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ebc739f3c59f23b8e3eddd41808b5f8"> 5751</a></span><span class="preprocessor">#define M33_DHCSR_C_SNAPSTALL_MSB    _u(5)</span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a352074ab3db96cb05e20348162bfd0c9"> 5752</a></span><span class="preprocessor">#define M33_DHCSR_C_SNAPSTALL_LSB    _u(5)</span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1ed1675597123063b4ab07817c9c12b9"> 5753</a></span><span class="preprocessor">#define M33_DHCSR_C_SNAPSTALL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"> 5754</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span><span class="comment">// Field       : M33_DHCSR_C_MASKINTS</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span><span class="comment">// Description : When debug is enabled, the debugger can write to this bit to</span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"> 5757</span><span class="comment">//               mask PendSV, SysTick and external configurable interrupts</span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7aa731edc87f2a4e19f0464aa807ecbd"> 5758</a></span><span class="preprocessor">#define M33_DHCSR_C_MASKINTS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7a230bcca89962538a2b4ce8a4cfe86e"> 5759</a></span><span class="preprocessor">#define M33_DHCSR_C_MASKINTS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f7ac3a025c59939166408867d3e1056"> 5760</a></span><span class="preprocessor">#define M33_DHCSR_C_MASKINTS_MSB    _u(3)</span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad130a688adf2acab3ab6a7bc76f151b4"> 5761</a></span><span class="preprocessor">#define M33_DHCSR_C_MASKINTS_LSB    _u(3)</span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60c91273bb427c0e62c024a583b3852a"> 5762</a></span><span class="preprocessor">#define M33_DHCSR_C_MASKINTS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"> 5763</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"> 5764</span><span class="comment">// Field       : M33_DHCSR_C_STEP</span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span><span class="comment">// Description : Enable single instruction step</span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a117d1c680dcf47edd17175381b3705a5"> 5766</a></span><span class="preprocessor">#define M33_DHCSR_C_STEP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f018bbb4428e195f876bcf275a52c10"> 5767</a></span><span class="preprocessor">#define M33_DHCSR_C_STEP_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92ae8c363be4a9bc9427afdfe682bf85"> 5768</a></span><span class="preprocessor">#define M33_DHCSR_C_STEP_MSB    _u(2)</span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23e97efbc8233d6d4a499c4feaff07d8"> 5769</a></span><span class="preprocessor">#define M33_DHCSR_C_STEP_LSB    _u(2)</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41b9ba560464e55779834e20c000d035"> 5770</a></span><span class="preprocessor">#define M33_DHCSR_C_STEP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span><span class="comment">// Field       : M33_DHCSR_C_HALT</span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span><span class="comment">// Description : PE enter Debug state halt request</span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6799668d98ad4a5295ffcf78a164c68d"> 5774</a></span><span class="preprocessor">#define M33_DHCSR_C_HALT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b42eb5fc2c8b695b7ad82f7fb8681b2"> 5775</a></span><span class="preprocessor">#define M33_DHCSR_C_HALT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa62975ea0e54766d2aa6dcc3f5077589"> 5776</a></span><span class="preprocessor">#define M33_DHCSR_C_HALT_MSB    _u(1)</span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ada13143a86acc836f04d727272b4a21a"> 5777</a></span><span class="preprocessor">#define M33_DHCSR_C_HALT_LSB    _u(1)</span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa99db0389831a50e1601b0fd3f83580a"> 5778</a></span><span class="preprocessor">#define M33_DHCSR_C_HALT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span><span class="comment">// Field       : M33_DHCSR_C_DEBUGEN</span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span><span class="comment">// Description : Enable Halting debug</span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0891172e593c44c8a42b8bcac7b8752c"> 5782</a></span><span class="preprocessor">#define M33_DHCSR_C_DEBUGEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08f18eee3dca80f092fdc63cdbb82c59"> 5783</a></span><span class="preprocessor">#define M33_DHCSR_C_DEBUGEN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0815d88152eaaa1a5680049e8638ba92"> 5784</a></span><span class="preprocessor">#define M33_DHCSR_C_DEBUGEN_MSB    _u(0)</span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba1c49b10381ed6a0b10e46424d42af0"> 5785</a></span><span class="preprocessor">#define M33_DHCSR_C_DEBUGEN_LSB    _u(0)</span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa57eaebf1abdaf1a5f2e56cc23568797"> 5786</a></span><span class="preprocessor">#define M33_DHCSR_C_DEBUGEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"> 5787</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"> 5788</span><span class="comment">// Register    : M33_DCRSR</span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span><span class="comment">// Description : With the DCRDR, provides debug access to the general-purpose</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span><span class="comment">//               registers, special-purpose registers, and the FP extension</span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span><span class="comment">//               registers. A write to the DCRSR specifies the register to</span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span><span class="comment">//               transfer, whether the transfer is a read or write, and starts</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span><span class="comment">//               the transfer</span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70ccc0693f6660ce47336b8f02901a70"> 5794</a></span><span class="preprocessor">#define M33_DCRSR_OFFSET _u(0x0000edf4)</span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b62d35f2b52c1058aa0c7627a2f6366"> 5795</a></span><span class="preprocessor">#define M33_DCRSR_BITS   _u(0x0001007f)</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1418ce391711201e20079aae4aa38225"> 5796</a></span><span class="preprocessor">#define M33_DCRSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span><span class="comment">// Field       : M33_DCRSR_REGWNR</span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span><span class="comment">// Description : Specifies the access type for the transfer</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab0c5018d85b0c32c52b23f393acc5869"> 5800</a></span><span class="preprocessor">#define M33_DCRSR_REGWNR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0f91f94532ce302dcdb935b488740d0"> 5801</a></span><span class="preprocessor">#define M33_DCRSR_REGWNR_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3e84975776409b7ad306a408972041b7"> 5802</a></span><span class="preprocessor">#define M33_DCRSR_REGWNR_MSB    _u(16)</span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d4c37890d106c74c131654a25e5b3b9"> 5803</a></span><span class="preprocessor">#define M33_DCRSR_REGWNR_LSB    _u(16)</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c9a40a80f468456b9112c755680b0ff"> 5804</a></span><span class="preprocessor">#define M33_DCRSR_REGWNR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"> 5805</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"> 5806</span><span class="comment">// Field       : M33_DCRSR_REGSEL</span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"> 5807</span><span class="comment">// Description : Specifies the general-purpose register, special-purpose</span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"> 5808</span><span class="comment">//               register, or FP register to transfer</span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a510afa33a5cbf7ae3b620a1d9d502fd5"> 5809</a></span><span class="preprocessor">#define M33_DCRSR_REGSEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae510d705061198a1e79fdfded5b31f2"> 5810</a></span><span class="preprocessor">#define M33_DCRSR_REGSEL_BITS   _u(0x0000007f)</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8cca14e3abf637819fb17435517b80ac"> 5811</a></span><span class="preprocessor">#define M33_DCRSR_REGSEL_MSB    _u(6)</span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac04df6349f732b9e2b0df301c110c26d"> 5812</a></span><span class="preprocessor">#define M33_DCRSR_REGSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a84c2b55225340397e8089ceb581fbfa7"> 5813</a></span><span class="preprocessor">#define M33_DCRSR_REGSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span><span class="comment">// Register    : M33_DCRDR</span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span><span class="comment">// Description : With the DCRSR, provides debug access to the general-purpose</span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"> 5817</span><span class="comment">//               registers, special-purpose registers, and the FP Extension</span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span><span class="comment">//               registers. If the Main Extension is implemented, it can also be</span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span><span class="comment">//               used for message passing between an external debugger and a</span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span><span class="comment">//               debug agent running on the PE</span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a843ca458162c0b2b888b1a0e3c2d4fad"> 5821</a></span><span class="preprocessor">#define M33_DCRDR_OFFSET _u(0x0000edf8)</span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2da2bfb0e477f0f2860e70505f373ca"> 5822</a></span><span class="preprocessor">#define M33_DCRDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d895ebaf41934a3c85a068bdb119285"> 5823</a></span><span class="preprocessor">#define M33_DCRDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"> 5824</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span><span class="comment">// Field       : M33_DCRDR_DBGTMP</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span><span class="comment">// Description : Provides debug access for reading and writing the general-</span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"> 5827</span><span class="comment">//               purpose registers, special-purpose registers, and Floating-</span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"> 5828</span><span class="comment">//               point Extension registers</span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3d38d0318944e999572abcbcebf0ce68"> 5829</a></span><span class="preprocessor">#define M33_DCRDR_DBGTMP_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec5ed55a7042f934194b5d3fa2831b82"> 5830</a></span><span class="preprocessor">#define M33_DCRDR_DBGTMP_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6727421523a711e09c0705787fc1951e"> 5831</a></span><span class="preprocessor">#define M33_DCRDR_DBGTMP_MSB    _u(31)</span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2f9bb076c3f948246a8311fdc1717c4d"> 5832</a></span><span class="preprocessor">#define M33_DCRDR_DBGTMP_LSB    _u(0)</span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a44dbf8ec72a0e65230b2a5e4c17edb0a"> 5833</a></span><span class="preprocessor">#define M33_DCRDR_DBGTMP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span><span class="comment">// Register    : M33_DEMCR</span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"> 5836</span><span class="comment">// Description : Manages vector catch behavior and DebugMonitor handling when</span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span><span class="comment">//               debugging</span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abcabea2f77b8051bc4fbf2b757480530"> 5838</a></span><span class="preprocessor">#define M33_DEMCR_OFFSET _u(0x0000edfc)</span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7bfc9b217b5cfed3669b8e9598a0dbf4"> 5839</a></span><span class="preprocessor">#define M33_DEMCR_BITS   _u(0x011f0ff1)</span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af2714232d6197590bed8f7ead0313310"> 5840</a></span><span class="preprocessor">#define M33_DEMCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"> 5842</span><span class="comment">// Field       : M33_DEMCR_TRCENA</span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span><span class="comment">// Description : Global enable for all DWT and ITM features</span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae639da95243071cabee5066002298d81"> 5844</a></span><span class="preprocessor">#define M33_DEMCR_TRCENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7e73898a98fcb5a497249fc04e5e6acb"> 5845</a></span><span class="preprocessor">#define M33_DEMCR_TRCENA_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef1284ed69bb4d869d79f0de11547980"> 5846</a></span><span class="preprocessor">#define M33_DEMCR_TRCENA_MSB    _u(24)</span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ef776527f573a01715c1ccac4404b3d"> 5847</a></span><span class="preprocessor">#define M33_DEMCR_TRCENA_LSB    _u(24)</span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a029373833183f891d05abce62d212aba"> 5848</a></span><span class="preprocessor">#define M33_DEMCR_TRCENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"> 5849</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"> 5850</span><span class="comment">// Field       : M33_DEMCR_SDME</span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"> 5851</span><span class="comment">// Description : Indicates whether the DebugMonitor targets the Secure or the</span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"> 5852</span><span class="comment">//               Non-secure state and whether debug events are allowed in Secure</span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"> 5853</span><span class="comment">//               state</span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50df15206eaa17c55ed3372a00c879e7"> 5854</a></span><span class="preprocessor">#define M33_DEMCR_SDME_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a258bd44a9750363c24877c2e99921440"> 5855</a></span><span class="preprocessor">#define M33_DEMCR_SDME_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7b66e579053eb72cd3616929ad47177"> 5856</a></span><span class="preprocessor">#define M33_DEMCR_SDME_MSB    _u(20)</span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab7953938349608d8ff629b9fb6ac9c97"> 5857</a></span><span class="preprocessor">#define M33_DEMCR_SDME_LSB    _u(20)</span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a06a7b181349a721043b217d6a3416691"> 5858</a></span><span class="preprocessor">#define M33_DEMCR_SDME_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"> 5859</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"> 5860</span><span class="comment">// Field       : M33_DEMCR_MON_REQ</span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"> 5861</span><span class="comment">// Description : DebugMonitor semaphore bit</span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a0b2974113747018706ff6923c3a441"> 5862</a></span><span class="preprocessor">#define M33_DEMCR_MON_REQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5fb35b5e8ee8ad9cf7100bd034cf4c52"> 5863</a></span><span class="preprocessor">#define M33_DEMCR_MON_REQ_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0bfd4155ead55a221e7ffbab4db21857"> 5864</a></span><span class="preprocessor">#define M33_DEMCR_MON_REQ_MSB    _u(19)</span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa03b7a75c2b86352d88b52b2cdccbe07"> 5865</a></span><span class="preprocessor">#define M33_DEMCR_MON_REQ_LSB    _u(19)</span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0dd1a39666850106ca20d4c6683e6db7"> 5866</a></span><span class="preprocessor">#define M33_DEMCR_MON_REQ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"> 5868</span><span class="comment">// Field       : M33_DEMCR_MON_STEP</span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span><span class="comment">// Description : Enable DebugMonitor stepping</span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2bf40fca358e83f13077c57b16029fb0"> 5870</a></span><span class="preprocessor">#define M33_DEMCR_MON_STEP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7911a953129b2a4065364dd7ca429ccc"> 5871</a></span><span class="preprocessor">#define M33_DEMCR_MON_STEP_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d75e69253cb75276f7c60d4697c100f"> 5872</a></span><span class="preprocessor">#define M33_DEMCR_MON_STEP_MSB    _u(18)</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a57a1f6d60c078dca9474423df8bd358d"> 5873</a></span><span class="preprocessor">#define M33_DEMCR_MON_STEP_LSB    _u(18)</span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6572d95436b7f8098aa69112466951b6"> 5874</a></span><span class="preprocessor">#define M33_DEMCR_MON_STEP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"> 5876</span><span class="comment">// Field       : M33_DEMCR_MON_PEND</span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"> 5877</span><span class="comment">// Description : Sets or clears the pending state of the DebugMonitor exception</span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1274903b12205946482a56e80bf7acd1"> 5878</a></span><span class="preprocessor">#define M33_DEMCR_MON_PEND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab01e9bbeb9e2bea561f22ba857291d84"> 5879</a></span><span class="preprocessor">#define M33_DEMCR_MON_PEND_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7aa8e97f0173beb894558c3e9b2eb777"> 5880</a></span><span class="preprocessor">#define M33_DEMCR_MON_PEND_MSB    _u(17)</span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ad1485b259b492485f992dea0dd15fa"> 5881</a></span><span class="preprocessor">#define M33_DEMCR_MON_PEND_LSB    _u(17)</span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a757e1b9fb4334b2114e0e031e02f07c4"> 5882</a></span><span class="preprocessor">#define M33_DEMCR_MON_PEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"> 5883</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"> 5884</span><span class="comment">// Field       : M33_DEMCR_MON_EN</span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"> 5885</span><span class="comment">// Description : Enable the DebugMonitor exception</span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2938c0426421df3ec978e0391ace5e7"> 5886</a></span><span class="preprocessor">#define M33_DEMCR_MON_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77732f72dfbb06b6b715a32ee2def671"> 5887</a></span><span class="preprocessor">#define M33_DEMCR_MON_EN_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7e52035b0802d83dd74d4fda3b098e7"> 5888</a></span><span class="preprocessor">#define M33_DEMCR_MON_EN_MSB    _u(16)</span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29a174c6af22d4d996455580f6b951a9"> 5889</a></span><span class="preprocessor">#define M33_DEMCR_MON_EN_LSB    _u(16)</span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a734c8de3b342fa3515120fc2b0d0fdfe"> 5890</a></span><span class="preprocessor">#define M33_DEMCR_MON_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span><span class="comment">// Field       : M33_DEMCR_VC_SFERR</span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span><span class="comment">// Description : SecureFault exception halting debug vector catch enable</span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf1dabc6d988ae35b1c6e811a980f173"> 5894</a></span><span class="preprocessor">#define M33_DEMCR_VC_SFERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e08bd1bad05ac9bd55cdfb813904aed"> 5895</a></span><span class="preprocessor">#define M33_DEMCR_VC_SFERR_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae5cbc1b7e8ca9ac9adb5df43faead220"> 5896</a></span><span class="preprocessor">#define M33_DEMCR_VC_SFERR_MSB    _u(11)</span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af5b464a7c337da58f66beef5c8909d76"> 5897</a></span><span class="preprocessor">#define M33_DEMCR_VC_SFERR_LSB    _u(11)</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab4c7452da280f79bfe35b4fbdf2714f6"> 5898</a></span><span class="preprocessor">#define M33_DEMCR_VC_SFERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"> 5900</span><span class="comment">// Field       : M33_DEMCR_VC_HARDERR</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"> 5901</span><span class="comment">// Description : HardFault exception halting debug vector catch enable</span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a18c36a9b6858a0816d57e86229ed89"> 5902</a></span><span class="preprocessor">#define M33_DEMCR_VC_HARDERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5b4aab4b115185720c3a98ad6ff9ff92"> 5903</a></span><span class="preprocessor">#define M33_DEMCR_VC_HARDERR_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2276481d9488a0fdb322d8e623d05579"> 5904</a></span><span class="preprocessor">#define M33_DEMCR_VC_HARDERR_MSB    _u(10)</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4dde521181a76dcf31bde7fda9ef4337"> 5905</a></span><span class="preprocessor">#define M33_DEMCR_VC_HARDERR_LSB    _u(10)</span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa3628f113f067337aadd9bd7274893b"> 5906</a></span><span class="preprocessor">#define M33_DEMCR_VC_HARDERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"> 5907</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"> 5908</span><span class="comment">// Field       : M33_DEMCR_VC_INTERR</span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span><span class="comment">// Description : Enable halting debug vector catch for faults during exception</span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"> 5910</span><span class="comment">//               entry and return</span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aad26adaafde305c2b398223cbb609d28"> 5911</a></span><span class="preprocessor">#define M33_DEMCR_VC_INTERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a489a76fd2ca38d9987a34307cb605e25"> 5912</a></span><span class="preprocessor">#define M33_DEMCR_VC_INTERR_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a86034c339bc6428c6b384d711b8f8977"> 5913</a></span><span class="preprocessor">#define M33_DEMCR_VC_INTERR_MSB    _u(9)</span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc21483fe2ee0b435874f786414ec6e8"> 5914</a></span><span class="preprocessor">#define M33_DEMCR_VC_INTERR_LSB    _u(9)</span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a781ad1938f07176b5f7aa4ae714ce9"> 5915</a></span><span class="preprocessor">#define M33_DEMCR_VC_INTERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span><span class="comment">// Field       : M33_DEMCR_VC_BUSERR</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"> 5918</span><span class="comment">// Description : BusFault exception halting debug vector catch enable</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b70c5c0ff497b663fb95a9c0f8f742a"> 5919</a></span><span class="preprocessor">#define M33_DEMCR_VC_BUSERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add525c76507d6db7d61d8be5e86a5609"> 5920</a></span><span class="preprocessor">#define M33_DEMCR_VC_BUSERR_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1226a05ad43422d17edc914da9378ade"> 5921</a></span><span class="preprocessor">#define M33_DEMCR_VC_BUSERR_MSB    _u(8)</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa54da3ca48ff6d49b820c65fb15f457d"> 5922</a></span><span class="preprocessor">#define M33_DEMCR_VC_BUSERR_LSB    _u(8)</span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad621c174eb3a3af0fd0bfb988de05236"> 5923</a></span><span class="preprocessor">#define M33_DEMCR_VC_BUSERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span><span class="comment">// Field       : M33_DEMCR_VC_STATERR</span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span><span class="comment">// Description : Enable halting debug trap on a UsageFault exception caused by a</span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span><span class="comment">//               state information error, for example an Undefined Instruction</span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"> 5928</span><span class="comment">//               exception</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac3458b1eae8cbd001ca4bb7e56fd38d3"> 5929</a></span><span class="preprocessor">#define M33_DEMCR_VC_STATERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a805c51f6daa881a601ae4bda7a60f86f"> 5930</a></span><span class="preprocessor">#define M33_DEMCR_VC_STATERR_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7454fdc6d0349de4c9a622889973f0bc"> 5931</a></span><span class="preprocessor">#define M33_DEMCR_VC_STATERR_MSB    _u(7)</span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb84c190e3c584fb03efb00eba53046f"> 5932</a></span><span class="preprocessor">#define M33_DEMCR_VC_STATERR_LSB    _u(7)</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaab4aea41e9c822444ef1d1ac497f9b6"> 5933</a></span><span class="preprocessor">#define M33_DEMCR_VC_STATERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span><span class="comment">// Field       : M33_DEMCR_VC_CHKERR</span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span><span class="comment">// Description : Enable halting debug trap on a UsageFault exception caused by a</span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span><span class="comment">//               checking error, for example an alignment check error</span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01584a6661e60d4970ee33c6b1497804"> 5938</a></span><span class="preprocessor">#define M33_DEMCR_VC_CHKERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adad5c7c7425896a68d36be272cb415ed"> 5939</a></span><span class="preprocessor">#define M33_DEMCR_VC_CHKERR_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeccf28e86b13a4fc55d678e44eae6b55"> 5940</a></span><span class="preprocessor">#define M33_DEMCR_VC_CHKERR_MSB    _u(6)</span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a904d535af34d7379db7fbf59a9fabfc8"> 5941</a></span><span class="preprocessor">#define M33_DEMCR_VC_CHKERR_LSB    _u(6)</span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1f97974bf2775d51fdb2e936eb676652"> 5942</a></span><span class="preprocessor">#define M33_DEMCR_VC_CHKERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"> 5943</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"> 5944</span><span class="comment">// Field       : M33_DEMCR_VC_NOCPERR</span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span><span class="comment">// Description : Enable halting debug trap on a UsageFault caused by an access</span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span><span class="comment">//               to a coprocessor</span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5c7f5dc3afcb901c5bd0ff0f819d23f4"> 5947</a></span><span class="preprocessor">#define M33_DEMCR_VC_NOCPERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e4af628c2ca4cf8ed1583288622c881"> 5948</a></span><span class="preprocessor">#define M33_DEMCR_VC_NOCPERR_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb6f2084ec967dd8f34128d5572fa320"> 5949</a></span><span class="preprocessor">#define M33_DEMCR_VC_NOCPERR_MSB    _u(5)</span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#addee7948f1e4d653eaabe90e9b02b534"> 5950</a></span><span class="preprocessor">#define M33_DEMCR_VC_NOCPERR_LSB    _u(5)</span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a25695e566bf363006769bca75cf689b4"> 5951</a></span><span class="preprocessor">#define M33_DEMCR_VC_NOCPERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"> 5952</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span><span class="comment">// Field       : M33_DEMCR_VC_MMERR</span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span><span class="comment">// Description : Enable halting debug trap on a MemManage exception</span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8446b0a5a380dd0fe7b4c3f6034fe1d"> 5955</a></span><span class="preprocessor">#define M33_DEMCR_VC_MMERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9204fc14e937ba6bda2acd8bf6e4d528"> 5956</a></span><span class="preprocessor">#define M33_DEMCR_VC_MMERR_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab1c4332e171d2a0fe0d2b2559f6e0493"> 5957</a></span><span class="preprocessor">#define M33_DEMCR_VC_MMERR_MSB    _u(4)</span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a515cd87074b2e89984bddedf1a4b8d28"> 5958</a></span><span class="preprocessor">#define M33_DEMCR_VC_MMERR_LSB    _u(4)</span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaf2d4268ff0ccb48f68f16e831dba6f8"> 5959</a></span><span class="preprocessor">#define M33_DEMCR_VC_MMERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span><span class="comment">// Field       : M33_DEMCR_VC_CORERESET</span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span><span class="comment">// Description : Enable Reset Vector Catch. This causes a warm reset to halt a</span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span><span class="comment">//               running system</span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6119c21de61d1e1a6c0b5bba0f171df2"> 5964</a></span><span class="preprocessor">#define M33_DEMCR_VC_CORERESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a39a70750aced9fb500e7b744f6a47387"> 5965</a></span><span class="preprocessor">#define M33_DEMCR_VC_CORERESET_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a623c30557db3f5ce3ccd1ca45fc0d815"> 5966</a></span><span class="preprocessor">#define M33_DEMCR_VC_CORERESET_MSB    _u(0)</span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e2093be1468546ce89574c5b7d73afd"> 5967</a></span><span class="preprocessor">#define M33_DEMCR_VC_CORERESET_LSB    _u(0)</span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b2a1201018e1c6048ba3a0f768a5f11"> 5968</a></span><span class="preprocessor">#define M33_DEMCR_VC_CORERESET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span><span class="comment">// Register    : M33_DSCSR</span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span><span class="comment">// Description : Provides control and status information for Secure debug</span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a097717fbbe0df3ee091035d9ef6039b4"> 5972</a></span><span class="preprocessor">#define M33_DSCSR_OFFSET _u(0x0000ee08)</span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05385a5cea4d29ac2c73c21f3f1f7317"> 5973</a></span><span class="preprocessor">#define M33_DSCSR_BITS   _u(0x00030003)</span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a33b00c5d81dbd18968ec7d19038315a9"> 5974</a></span><span class="preprocessor">#define M33_DSCSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span><span class="comment">// Field       : M33_DSCSR_CDSKEY</span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span><span class="comment">// Description : Writes to the CDS bit are ignored unless CDSKEY is concurrently</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><span class="comment">//               written to zero</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c9203ede4e40b8431f40a10a83a3b82"> 5979</a></span><span class="preprocessor">#define M33_DSCSR_CDSKEY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7eb5b74fa635d2364bae71acf41b341a"> 5980</a></span><span class="preprocessor">#define M33_DSCSR_CDSKEY_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a121a1a0cbc11003bc899230ae850302d"> 5981</a></span><span class="preprocessor">#define M33_DSCSR_CDSKEY_MSB    _u(17)</span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d0e34503642e17bc4b59bb1889ebaeb"> 5982</a></span><span class="preprocessor">#define M33_DSCSR_CDSKEY_LSB    _u(17)</span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8a1a38704c00c88e82a4c23e1c807ae"> 5983</a></span><span class="preprocessor">#define M33_DSCSR_CDSKEY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"> 5984</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span><span class="comment">// Field       : M33_DSCSR_CDS</span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span><span class="comment">// Description : This field indicates the current Security state of the</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span><span class="comment">//               processor</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90d87c37b6c1f214e2e6bd497888d47a"> 5988</a></span><span class="preprocessor">#define M33_DSCSR_CDS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d3e8dd92d80353c4ac80af56304d6fb"> 5989</a></span><span class="preprocessor">#define M33_DSCSR_CDS_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeb39a0a3cd0046608acc1ac389d188ff"> 5990</a></span><span class="preprocessor">#define M33_DSCSR_CDS_MSB    _u(16)</span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a273c6d5d89e203554face76746213bb2"> 5991</a></span><span class="preprocessor">#define M33_DSCSR_CDS_LSB    _u(16)</span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afe8c36878bc39fc0bfc53989ce1faada"> 5992</a></span><span class="preprocessor">#define M33_DSCSR_CDS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"> 5994</span><span class="comment">// Field       : M33_DSCSR_SBRSEL</span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"> 5995</span><span class="comment">// Description : If SBRSELEN is 1 this bit selects whether the Non-secure or the</span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"> 5996</span><span class="comment">//               Secure version of the memory-mapped Banked registers are</span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"> 5997</span><span class="comment">//               accessible to the debugger</span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b8d362d6728040700b752ea847646cd"> 5998</a></span><span class="preprocessor">#define M33_DSCSR_SBRSEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af9786b7e0c2b80a65b08d0165daa71b4"> 5999</a></span><span class="preprocessor">#define M33_DSCSR_SBRSEL_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae507f35ec5c42eee1e228b34b233d679"> 6000</a></span><span class="preprocessor">#define M33_DSCSR_SBRSEL_MSB    _u(1)</span></div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f6fb7372dbd6ecd7d02444723b850af"> 6001</a></span><span class="preprocessor">#define M33_DSCSR_SBRSEL_LSB    _u(1)</span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41c65a7eb329ade09c6dd974333a9722"> 6002</a></span><span class="preprocessor">#define M33_DSCSR_SBRSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span><span class="comment">// Field       : M33_DSCSR_SBRSELEN</span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"> 6005</span><span class="comment">// Description : Controls whether the SBRSEL field or the current Security state</span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"> 6006</span><span class="comment">//               of the processor selects which version of the memory-mapped</span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"> 6007</span><span class="comment">//               Banked registers are accessed to the debugger</span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2040c8234fe284dea032d7b5c63197d"> 6008</a></span><span class="preprocessor">#define M33_DSCSR_SBRSELEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38f11485b598a31507a7e7714391ad48"> 6009</a></span><span class="preprocessor">#define M33_DSCSR_SBRSELEN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad366d66b49e0684e69daa6c3be75186d"> 6010</a></span><span class="preprocessor">#define M33_DSCSR_SBRSELEN_MSB    _u(0)</span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab0b92127f385926ce606825e07eedb4f"> 6011</a></span><span class="preprocessor">#define M33_DSCSR_SBRSELEN_LSB    _u(0)</span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a502ba3ab02504103f9556fc382678b7e"> 6012</a></span><span class="preprocessor">#define M33_DSCSR_SBRSELEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><span class="comment">// Register    : M33_STIR</span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span><span class="comment">// Description : Provides a mechanism for software to generate an interrupt</span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aed22d6bc1dec75b10242878b6d10aeee"> 6016</a></span><span class="preprocessor">#define M33_STIR_OFFSET _u(0x0000ef00)</span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79a66bfea34bd8caacf69a30826277af"> 6017</a></span><span class="preprocessor">#define M33_STIR_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6666f70a0ec21118f128326889a855b6"> 6018</a></span><span class="preprocessor">#define M33_STIR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"> 6019</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"> 6020</span><span class="comment">// Field       : M33_STIR_INTID</span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span><span class="comment">// Description : Indicates the interrupt to be pended. The value written is</span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span><span class="comment">//               (ExceptionNumber - 16)</span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aea78f33cf1eff7a3e78ff55143d9488a"> 6023</a></span><span class="preprocessor">#define M33_STIR_INTID_RESET  _u(0x000)</span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4413172ed05548a42b5970d0c975fcb"> 6024</a></span><span class="preprocessor">#define M33_STIR_INTID_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a242f4b672666eed7fb43cb45c2da1b6d"> 6025</a></span><span class="preprocessor">#define M33_STIR_INTID_MSB    _u(8)</span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af85f4928425c487cb5de1f64e7d2cda1"> 6026</a></span><span class="preprocessor">#define M33_STIR_INTID_LSB    _u(0)</span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8d91223a659eb9373aec4088544a319"> 6027</a></span><span class="preprocessor">#define M33_STIR_INTID_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"> 6029</span><span class="comment">// Register    : M33_FPCCR</span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"> 6030</span><span class="comment">// Description : Holds control data for the Floating-point extension</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4a2f437f7ca592ba853ad5b3c341c67"> 6031</a></span><span class="preprocessor">#define M33_FPCCR_OFFSET _u(0x0000ef34)</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a64be7e0a574d36885c6895995906ec62"> 6032</a></span><span class="preprocessor">#define M33_FPCCR_BITS   _u(0xfc0007ff)</span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a39aeb1ab7acbbd24b25f5afc4b3da3ee"> 6033</a></span><span class="preprocessor">#define M33_FPCCR_RESET  _u(0x20000472)</span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span><span class="comment">// Field       : M33_FPCCR_ASPEN</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span><span class="comment">// Description : When this bit is set to 1, execution of a floating-point</span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span><span class="comment">//               instruction sets the CONTROL.FPCA bit to 1</span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9105e7d9d601488e4fe848aa69dc6020"> 6038</a></span><span class="preprocessor">#define M33_FPCCR_ASPEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90f1af9e699dd48ea8210edf377e4c88"> 6039</a></span><span class="preprocessor">#define M33_FPCCR_ASPEN_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a99dc69ca448d702a290aa42d0443d47b"> 6040</a></span><span class="preprocessor">#define M33_FPCCR_ASPEN_MSB    _u(31)</span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a5553af855bdc19a9d2f2d5d11f950e"> 6041</a></span><span class="preprocessor">#define M33_FPCCR_ASPEN_LSB    _u(31)</span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0868abacd0fcd43be734e1a05cfd4243"> 6042</a></span><span class="preprocessor">#define M33_FPCCR_ASPEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span><span class="comment">// Field       : M33_FPCCR_LSPEN</span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span><span class="comment">// Description : Enables lazy context save of floating-point state</span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a359874a2a6cc8b6c15e4a9a3e2e9014d"> 6046</a></span><span class="preprocessor">#define M33_FPCCR_LSPEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0cf4580295d45261e9dd2b2798c041af"> 6047</a></span><span class="preprocessor">#define M33_FPCCR_LSPEN_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6cc129d00b45b46ccb24d74291c0d42"> 6048</a></span><span class="preprocessor">#define M33_FPCCR_LSPEN_MSB    _u(30)</span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5624dd7ac427dd33a5d32baded3d34f0"> 6049</a></span><span class="preprocessor">#define M33_FPCCR_LSPEN_LSB    _u(30)</span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a049d65fe0819a1f1f76481a1cd797d2e"> 6050</a></span><span class="preprocessor">#define M33_FPCCR_LSPEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"> 6051</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"> 6052</span><span class="comment">// Field       : M33_FPCCR_LSPENS</span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"> 6053</span><span class="comment">// Description : This bit controls whether the LSPEN bit is writeable from the</span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"> 6054</span><span class="comment">//               Non-secure state</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a149111650163ff38e56d06995e058d23"> 6055</a></span><span class="preprocessor">#define M33_FPCCR_LSPENS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2d4be9c58c44e9361ae94a1cbde69fec"> 6056</a></span><span class="preprocessor">#define M33_FPCCR_LSPENS_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94005143e3b12b120a6dc457534b1494"> 6057</a></span><span class="preprocessor">#define M33_FPCCR_LSPENS_MSB    _u(29)</span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0d7f051e9a89582c10823a12779f4c0"> 6058</a></span><span class="preprocessor">#define M33_FPCCR_LSPENS_LSB    _u(29)</span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6ace98a49869c980588c36b17eafccb"> 6059</a></span><span class="preprocessor">#define M33_FPCCR_LSPENS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"> 6061</span><span class="comment">// Field       : M33_FPCCR_CLRONRET</span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"> 6062</span><span class="comment">// Description : Clear floating-point caller saved registers on exception return</span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa37c14c39445c547aa66d2ef355fba5f"> 6063</a></span><span class="preprocessor">#define M33_FPCCR_CLRONRET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af230415d8bbc3c35a05ec2181f4c8915"> 6064</a></span><span class="preprocessor">#define M33_FPCCR_CLRONRET_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4ca8e5ced48f60bb5b4eea1f1d3031ad"> 6065</a></span><span class="preprocessor">#define M33_FPCCR_CLRONRET_MSB    _u(28)</span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa27d14d02d13ae5260a58f4b00a0675"> 6066</a></span><span class="preprocessor">#define M33_FPCCR_CLRONRET_LSB    _u(28)</span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a346f745a647fcb9565d3a236504723f3"> 6067</a></span><span class="preprocessor">#define M33_FPCCR_CLRONRET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"> 6068</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span><span class="comment">// Field       : M33_FPCCR_CLRONRETS</span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"> 6070</span><span class="comment">// Description : This bit controls whether the CLRONRET bit is writeable from</span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"> 6071</span><span class="comment">//               the Non-secure state</span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae685bb9a00f631793f6c5f9257ea541f"> 6072</a></span><span class="preprocessor">#define M33_FPCCR_CLRONRETS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0352c1ee76322231881db281acde58c"> 6073</a></span><span class="preprocessor">#define M33_FPCCR_CLRONRETS_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a3b20db38e665dee286fd8fd6055cbf"> 6074</a></span><span class="preprocessor">#define M33_FPCCR_CLRONRETS_MSB    _u(27)</span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a306b7f10d88dd8e4b29f0592d91a123b"> 6075</a></span><span class="preprocessor">#define M33_FPCCR_CLRONRETS_LSB    _u(27)</span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f3555ed83d5840c9c81b6b6708345cf"> 6076</a></span><span class="preprocessor">#define M33_FPCCR_CLRONRETS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span><span class="comment">// Field       : M33_FPCCR_TS</span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span><span class="comment">// Description : Treat floating-point registers as Secure enable</span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a294f6983d64873126aa29a8575fb1fea"> 6080</a></span><span class="preprocessor">#define M33_FPCCR_TS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c318aab70940a19989a95f7a99ae702"> 6081</a></span><span class="preprocessor">#define M33_FPCCR_TS_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa42acf44d5526a0ce3d070d9a4a150a1"> 6082</a></span><span class="preprocessor">#define M33_FPCCR_TS_MSB    _u(26)</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68aa19ad642aa27a94fd26f3fc88ae01"> 6083</a></span><span class="preprocessor">#define M33_FPCCR_TS_LSB    _u(26)</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a561ae5865083ee1c2bcffcb6bd29508d"> 6084</a></span><span class="preprocessor">#define M33_FPCCR_TS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"> 6085</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span><span class="comment">// Field       : M33_FPCCR_UFRDY</span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span><span class="comment">// Description : Indicates whether the software executing when the PE allocated</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"> 6088</span><span class="comment">//               the floating-point stack frame was able to set the UsageFault</span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span><span class="comment">//               exception to pending</span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe672ba9e79e5c632f0bd5c225023eca"> 6090</a></span><span class="preprocessor">#define M33_FPCCR_UFRDY_RESET  _u(0x1)</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a736dea0144681e905e1e6bac9365f60d"> 6091</a></span><span class="preprocessor">#define M33_FPCCR_UFRDY_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1ccefefa7949b80d114635334d520a88"> 6092</a></span><span class="preprocessor">#define M33_FPCCR_UFRDY_MSB    _u(10)</span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4eb62e509fc77a9c623f750215a75259"> 6093</a></span><span class="preprocessor">#define M33_FPCCR_UFRDY_LSB    _u(10)</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7513c85d8b4f324a8609ff203d8d60c2"> 6094</a></span><span class="preprocessor">#define M33_FPCCR_UFRDY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"> 6095</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span><span class="comment">// Field       : M33_FPCCR_SPLIMVIOL</span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"> 6097</span><span class="comment">// Description : This bit is banked between the Security states and indicates</span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"> 6098</span><span class="comment">//               whether the floating-point context violates the stack pointer</span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span><span class="comment">//               limit that was active when lazy state preservation was</span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span><span class="comment">//               activated. SPLIMVIOL modifies the lazy floating-point state</span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"> 6101</span><span class="comment">//               preservation behavior</span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aafc8f616964f68032ca9ffda2fa3b791"> 6102</a></span><span class="preprocessor">#define M33_FPCCR_SPLIMVIOL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab3187aa3e23af2d18d32059e1fd9695d"> 6103</a></span><span class="preprocessor">#define M33_FPCCR_SPLIMVIOL_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac1ea059f9c7420bf9091cc592b9d6695"> 6104</a></span><span class="preprocessor">#define M33_FPCCR_SPLIMVIOL_MSB    _u(9)</span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ea9711e0a0cf5f0f0aaa68d1f8b1bc9"> 6105</a></span><span class="preprocessor">#define M33_FPCCR_SPLIMVIOL_LSB    _u(9)</span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6eb027212963d0cd7b8d7fc6839639e"> 6106</a></span><span class="preprocessor">#define M33_FPCCR_SPLIMVIOL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"> 6107</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span><span class="comment">// Field       : M33_FPCCR_MONRDY</span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"> 6109</span><span class="comment">// Description : Indicates whether the software executing when the PE allocated</span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"> 6110</span><span class="comment">//               the floating-point stack frame was able to set the DebugMonitor</span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span><span class="comment">//               exception to pending</span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab46b9777b3b6d58f5cdcfb90865294ef"> 6112</a></span><span class="preprocessor">#define M33_FPCCR_MONRDY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a33aa6322271c34569a193d8ed9d52989"> 6113</a></span><span class="preprocessor">#define M33_FPCCR_MONRDY_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8bf087942682b67cd86e306b33beca6a"> 6114</a></span><span class="preprocessor">#define M33_FPCCR_MONRDY_MSB    _u(8)</span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b8e213a6d6b48f08fe65c89b93e6a64"> 6115</a></span><span class="preprocessor">#define M33_FPCCR_MONRDY_LSB    _u(8)</span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ddfb922033dcf9aca406b6e0609e983"> 6116</a></span><span class="preprocessor">#define M33_FPCCR_MONRDY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"> 6117</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"> 6118</span><span class="comment">// Field       : M33_FPCCR_SFRDY</span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"> 6119</span><span class="comment">// Description : Indicates whether the software executing when the PE allocated</span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"> 6120</span><span class="comment">//               the floating-point stack frame was able to set the SecureFault</span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"> 6121</span><span class="comment">//               exception to pending. This bit is only present in the Secure</span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"> 6122</span><span class="comment">//               version of the register, and behaves as RAZ/WI when accessed</span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span><span class="comment">//               from the Non-secure state</span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a464695c380682a7c077204fcf957d5ba"> 6124</a></span><span class="preprocessor">#define M33_FPCCR_SFRDY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a690dd0abf36bbc5847e7bd5460b42711"> 6125</a></span><span class="preprocessor">#define M33_FPCCR_SFRDY_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49e16df826b4fc23382dea56a81ea0d3"> 6126</a></span><span class="preprocessor">#define M33_FPCCR_SFRDY_MSB    _u(7)</span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60f19b11d94e828806d6dffc30fa56f6"> 6127</a></span><span class="preprocessor">#define M33_FPCCR_SFRDY_LSB    _u(7)</span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35f67d8ceb86153342b6306d291dd8f4"> 6128</a></span><span class="preprocessor">#define M33_FPCCR_SFRDY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"> 6129</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"> 6130</span><span class="comment">// Field       : M33_FPCCR_BFRDY</span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span><span class="comment">// Description : Indicates whether the software executing when the PE allocated</span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"> 6132</span><span class="comment">//               the floating-point stack frame was able to set the BusFault</span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span><span class="comment">//               exception to pending</span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abae62f519768611efd1b0e31b7bfb73a"> 6134</a></span><span class="preprocessor">#define M33_FPCCR_BFRDY_RESET  _u(0x1)</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60a20493c108375af54dcdf1571553cb"> 6135</a></span><span class="preprocessor">#define M33_FPCCR_BFRDY_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01481fd2992c4831fedd3eb8b617e309"> 6136</a></span><span class="preprocessor">#define M33_FPCCR_BFRDY_MSB    _u(6)</span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab3c06bcb827f2692bc2813fdacefb8ff"> 6137</a></span><span class="preprocessor">#define M33_FPCCR_BFRDY_LSB    _u(6)</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1587192fa5db718e3ed9d532b175767a"> 6138</a></span><span class="preprocessor">#define M33_FPCCR_BFRDY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"> 6139</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"> 6140</span><span class="comment">// Field       : M33_FPCCR_MMRDY</span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"> 6141</span><span class="comment">// Description : Indicates whether the software executing when the PE allocated</span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"> 6142</span><span class="comment">//               the floating-point stack frame was able to set the MemManage</span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"> 6143</span><span class="comment">//               exception to pending</span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a37694904ae82eaa299bc309126321a11"> 6144</a></span><span class="preprocessor">#define M33_FPCCR_MMRDY_RESET  _u(0x1)</span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b1460b20bb31cdf0d6a1644ab923d5e"> 6145</a></span><span class="preprocessor">#define M33_FPCCR_MMRDY_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a599989711d091e307607e6eb50ef181f"> 6146</a></span><span class="preprocessor">#define M33_FPCCR_MMRDY_MSB    _u(5)</span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c1478d0a3d0f70baad121e712a745da"> 6147</a></span><span class="preprocessor">#define M33_FPCCR_MMRDY_LSB    _u(5)</span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f0379e153dd408cfa55dec54351a4ff"> 6148</a></span><span class="preprocessor">#define M33_FPCCR_MMRDY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"> 6149</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"> 6150</span><span class="comment">// Field       : M33_FPCCR_HFRDY</span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"> 6151</span><span class="comment">// Description : Indicates whether the software executing when the PE allocated</span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"> 6152</span><span class="comment">//               the floating-point stack frame was able to set the HardFault</span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"> 6153</span><span class="comment">//               exception to pending</span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9c0348b626da9225cea56f60374a5627"> 6154</a></span><span class="preprocessor">#define M33_FPCCR_HFRDY_RESET  _u(0x1)</span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af91f6daa644afb53a5260ae94260e3be"> 6155</a></span><span class="preprocessor">#define M33_FPCCR_HFRDY_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aca737e244f454b1da302ba9533aa3759"> 6156</a></span><span class="preprocessor">#define M33_FPCCR_HFRDY_MSB    _u(4)</span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab5bc1773e74cee65d92911e3ec3e0922"> 6157</a></span><span class="preprocessor">#define M33_FPCCR_HFRDY_LSB    _u(4)</span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a208b3b9b99f733616581ff6c1cde4015"> 6158</a></span><span class="preprocessor">#define M33_FPCCR_HFRDY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"> 6159</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"> 6160</span><span class="comment">// Field       : M33_FPCCR_THREAD</span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"> 6161</span><span class="comment">// Description : Indicates the PE mode when it allocated the floating-point</span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"> 6162</span><span class="comment">//               stack frame</span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94d78453be45bd4d3cf73388e46b5ce6"> 6163</a></span><span class="preprocessor">#define M33_FPCCR_THREAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa0682f10fe2a87b28fe3ddd710a89f86"> 6164</a></span><span class="preprocessor">#define M33_FPCCR_THREAD_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a319c60c6944e89f0fd7c57c3d853dcfe"> 6165</a></span><span class="preprocessor">#define M33_FPCCR_THREAD_MSB    _u(3)</span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad192024f209428175d659a8ff2a05423"> 6166</a></span><span class="preprocessor">#define M33_FPCCR_THREAD_LSB    _u(3)</span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3d5d81e923507ab1e6a5263ab00da7a0"> 6167</a></span><span class="preprocessor">#define M33_FPCCR_THREAD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"> 6168</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"> 6169</span><span class="comment">// Field       : M33_FPCCR_S</span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"> 6170</span><span class="comment">// Description : Security status of the floating-point context. This bit is only</span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"> 6171</span><span class="comment">//               present in the Secure version of the register, and behaves as</span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"> 6172</span><span class="comment">//               RAZ/WI when accessed from the Non-secure state. This bit is</span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"> 6173</span><span class="comment">//               updated whenever lazy state preservation is activated, or when</span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span><span class="comment">//               a floating-point instruction is executed</span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af11df9b62674de7ca8f221830611ad10"> 6175</a></span><span class="preprocessor">#define M33_FPCCR_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03361af9469ecee313afb44fe31f62e8"> 6176</a></span><span class="preprocessor">#define M33_FPCCR_S_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad432ad42b5e06673016d8026f7ade112"> 6177</a></span><span class="preprocessor">#define M33_FPCCR_S_MSB    _u(2)</span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af825668e15cdb90d55bfa2f48906153a"> 6178</a></span><span class="preprocessor">#define M33_FPCCR_S_LSB    _u(2)</span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0bebf638dc8ac98c1140fbd9e9db07b6"> 6179</a></span><span class="preprocessor">#define M33_FPCCR_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span><span class="comment">// Field       : M33_FPCCR_USER</span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span><span class="comment">// Description : Indicates the privilege level of the software executing when</span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"> 6183</span><span class="comment">//               the PE allocated the floating-point stack frame</span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae14f41ea8f971219c6f9b08604db4be4"> 6184</a></span><span class="preprocessor">#define M33_FPCCR_USER_RESET  _u(0x1)</span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adff8cb9eb97fb9df0ba6c855061c3519"> 6185</a></span><span class="preprocessor">#define M33_FPCCR_USER_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a19801e93012ef00b9084e802caeb5090"> 6186</a></span><span class="preprocessor">#define M33_FPCCR_USER_MSB    _u(1)</span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe53a05961f20f83beb424e489987f14"> 6187</a></span><span class="preprocessor">#define M33_FPCCR_USER_LSB    _u(1)</span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a102a8951e7231285f76be57ea0096b"> 6188</a></span><span class="preprocessor">#define M33_FPCCR_USER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"> 6189</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"> 6190</span><span class="comment">// Field       : M33_FPCCR_LSPACT</span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"> 6191</span><span class="comment">// Description : Indicates whether lazy preservation of the floating-point state</span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"> 6192</span><span class="comment">//               is active</span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae66efab6fd3eceb8b5c1e8989526c0e0"> 6193</a></span><span class="preprocessor">#define M33_FPCCR_LSPACT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d7bc67eaab969eaa603502a03764a98"> 6194</a></span><span class="preprocessor">#define M33_FPCCR_LSPACT_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7e31f6bd90c6ca96ed9d9c00623f270"> 6195</a></span><span class="preprocessor">#define M33_FPCCR_LSPACT_MSB    _u(0)</span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27ce8b57f829f74c0c4edceb9768503f"> 6196</a></span><span class="preprocessor">#define M33_FPCCR_LSPACT_LSB    _u(0)</span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a051e30165c66e76a36583c74d86f7bf3"> 6197</a></span><span class="preprocessor">#define M33_FPCCR_LSPACT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"> 6198</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"> 6199</span><span class="comment">// Register    : M33_FPCAR</span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"> 6200</span><span class="comment">// Description : Holds the location of the unpopulated floating-point register</span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"> 6201</span><span class="comment">//               space allocated on an exception stack frame</span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a2f1cf5256dc29fee2f4f43488b8409"> 6202</a></span><span class="preprocessor">#define M33_FPCAR_OFFSET _u(0x0000ef38)</span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a314916aee3f4a0e426fd6f3848d6c7fa"> 6203</a></span><span class="preprocessor">#define M33_FPCAR_BITS   _u(0xfffffff8)</span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af9fb504ea95ac8507028044eb88e9485"> 6204</a></span><span class="preprocessor">#define M33_FPCAR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"> 6206</span><span class="comment">// Field       : M33_FPCAR_ADDRESS</span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"> 6207</span><span class="comment">// Description : The location of the unpopulated floating-point register space</span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"> 6208</span><span class="comment">//               allocated on an exception stack frame</span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af2c3b106594c8424d15c4a04487d6f77"> 6209</a></span><span class="preprocessor">#define M33_FPCAR_ADDRESS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af6a2f7bb9dad1c8fafd2e6d25eb782c5"> 6210</a></span><span class="preprocessor">#define M33_FPCAR_ADDRESS_BITS   _u(0xfffffff8)</span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad27337987d2cbdbfc0a5abf48fef1bd9"> 6211</a></span><span class="preprocessor">#define M33_FPCAR_ADDRESS_MSB    _u(31)</span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af8f744d0900b0ea35cb40812ab251d4d"> 6212</a></span><span class="preprocessor">#define M33_FPCAR_ADDRESS_LSB    _u(3)</span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ffd703c3653fe2d68bbb6945959ce9f"> 6213</a></span><span class="preprocessor">#define M33_FPCAR_ADDRESS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"> 6215</span><span class="comment">// Register    : M33_FPDSCR</span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"> 6216</span><span class="comment">// Description : Holds the default values for the floating-point status control</span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span><span class="comment">//               data that the PE assigns to the FPSCR when it creates a new</span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span><span class="comment">//               floating-point context</span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a20e9b6204b2dd77a17bbf9f32131a077"> 6219</a></span><span class="preprocessor">#define M33_FPDSCR_OFFSET _u(0x0000ef3c)</span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f818c0bd1c8362f43f37b4f99a3c9c5"> 6220</a></span><span class="preprocessor">#define M33_FPDSCR_BITS   _u(0x07c00000)</span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74ee8ebed7cd593183ab9f35965869a3"> 6221</a></span><span class="preprocessor">#define M33_FPDSCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"> 6222</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"> 6223</span><span class="comment">// Field       : M33_FPDSCR_AHP</span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"> 6224</span><span class="comment">// Description : Default value for FPSCR.AHP</span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1f34d1a9607b68f30753173f25e73e29"> 6225</a></span><span class="preprocessor">#define M33_FPDSCR_AHP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a094726dada80e8b14d99c3491aef3953"> 6226</a></span><span class="preprocessor">#define M33_FPDSCR_AHP_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a272c08bedbf93f87b2b56f12122411bb"> 6227</a></span><span class="preprocessor">#define M33_FPDSCR_AHP_MSB    _u(26)</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa4414ae3ce6cca53fcb468c4c9910b37"> 6228</a></span><span class="preprocessor">#define M33_FPDSCR_AHP_LSB    _u(26)</span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad626a2e52bce423cead1d3a396badb09"> 6229</a></span><span class="preprocessor">#define M33_FPDSCR_AHP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"> 6230</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"> 6231</span><span class="comment">// Field       : M33_FPDSCR_DN</span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"> 6232</span><span class="comment">// Description : Default value for FPSCR.DN</span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74abf9850cf94223f8e0e0f20b4bfcff"> 6233</a></span><span class="preprocessor">#define M33_FPDSCR_DN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aea9801d72dfb28fb59b5950d06c96a5d"> 6234</a></span><span class="preprocessor">#define M33_FPDSCR_DN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a201546226d83e83b7543bfb207889ee1"> 6235</a></span><span class="preprocessor">#define M33_FPDSCR_DN_MSB    _u(25)</span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8fc64903a72393919855c45f2590a47b"> 6236</a></span><span class="preprocessor">#define M33_FPDSCR_DN_LSB    _u(25)</span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66397a7eea882c3541028001103d460a"> 6237</a></span><span class="preprocessor">#define M33_FPDSCR_DN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"> 6238</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"> 6239</span><span class="comment">// Field       : M33_FPDSCR_FZ</span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"> 6240</span><span class="comment">// Description : Default value for FPSCR.FZ</span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31498b93c4bdfc874dc666e66911a289"> 6241</a></span><span class="preprocessor">#define M33_FPDSCR_FZ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac734f1644791f2f7c05cd3d09f5d6b37"> 6242</a></span><span class="preprocessor">#define M33_FPDSCR_FZ_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1a4e8c2b64001b5d9aa02d6c3a2ac397"> 6243</a></span><span class="preprocessor">#define M33_FPDSCR_FZ_MSB    _u(24)</span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb8c908b4d3e3116aad5d6457011f812"> 6244</a></span><span class="preprocessor">#define M33_FPDSCR_FZ_LSB    _u(24)</span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeab598d1d62845f5a91cb60b4f75e5dc"> 6245</a></span><span class="preprocessor">#define M33_FPDSCR_FZ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"> 6246</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"> 6247</span><span class="comment">// Field       : M33_FPDSCR_RMODE</span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"> 6248</span><span class="comment">// Description : Default value for FPSCR.RMode</span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1a38fd8b259f18f8c2c3a93677fde8c"> 6249</a></span><span class="preprocessor">#define M33_FPDSCR_RMODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05918c580f417bb7f02748feff78b0b6"> 6250</a></span><span class="preprocessor">#define M33_FPDSCR_RMODE_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f22ceb4cd16417895a84fc6acad1ff9"> 6251</a></span><span class="preprocessor">#define M33_FPDSCR_RMODE_MSB    _u(23)</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a282bcff848d7dca460e0248d6719d309"> 6252</a></span><span class="preprocessor">#define M33_FPDSCR_RMODE_LSB    _u(22)</span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92259f4b6c6807af53644436ce90ed7c"> 6253</a></span><span class="preprocessor">#define M33_FPDSCR_RMODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"> 6255</span><span class="comment">// Register    : M33_MVFR0</span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"> 6256</span><span class="comment">// Description : Describes the features provided by the Floating-point Extension</span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a20d914737e7e066e4b54d4422676f4b3"> 6257</a></span><span class="preprocessor">#define M33_MVFR0_OFFSET _u(0x0000ef40)</span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a9c2d9e9160c041ba15d15dbae00b84"> 6258</a></span><span class="preprocessor">#define M33_MVFR0_BITS   _u(0xf0ff0fff)</span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3df2e2801ec4859f8f8783b42c459e30"> 6259</a></span><span class="preprocessor">#define M33_MVFR0_RESET  _u(0x60540601)</span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"> 6260</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"> 6261</span><span class="comment">// Field       : M33_MVFR0_FPROUND</span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"> 6262</span><span class="comment">// Description : Indicates the rounding modes supported by the FP Extension</span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab1ee4edd4b93be6db09f75ae49dc02d9"> 6263</a></span><span class="preprocessor">#define M33_MVFR0_FPROUND_RESET  _u(0x6)</span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af5b001cc814f0a69a707fe0a19f83f02"> 6264</a></span><span class="preprocessor">#define M33_MVFR0_FPROUND_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acd6899a51085636de9b4bdd8382028c0"> 6265</a></span><span class="preprocessor">#define M33_MVFR0_FPROUND_MSB    _u(31)</span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae6a85182e37e1cedea79bd6e628e7ccd"> 6266</a></span><span class="preprocessor">#define M33_MVFR0_FPROUND_LSB    _u(28)</span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a196746b110441b2d1997469bb7a75daf"> 6267</a></span><span class="preprocessor">#define M33_MVFR0_FPROUND_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"> 6268</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span><span class="comment">// Field       : M33_MVFR0_FPSQRT</span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"> 6270</span><span class="comment">// Description : Indicates the support for FP square root operations</span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a02dc628cfb69688c7f290783da63be08"> 6271</a></span><span class="preprocessor">#define M33_MVFR0_FPSQRT_RESET  _u(0x5)</span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a44a0bedb07cbe185c136a35afa850c13"> 6272</a></span><span class="preprocessor">#define M33_MVFR0_FPSQRT_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7cf4daa1a16ed18358b672429977b2a"> 6273</a></span><span class="preprocessor">#define M33_MVFR0_FPSQRT_MSB    _u(23)</span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a87d530eaf03ed62651066281033e567c"> 6274</a></span><span class="preprocessor">#define M33_MVFR0_FPSQRT_LSB    _u(20)</span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a407e16e9b94dc46c69370d9a5879a0b3"> 6275</a></span><span class="preprocessor">#define M33_MVFR0_FPSQRT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"> 6276</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"> 6277</span><span class="comment">// Field       : M33_MVFR0_FPDIVIDE</span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"> 6278</span><span class="comment">// Description : Indicates the support for FP divide operations</span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8fd3e5a7b4218011d9557e3b045977b7"> 6279</a></span><span class="preprocessor">#define M33_MVFR0_FPDIVIDE_RESET  _u(0x4)</span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac56811c444cfad7bc9b86c7e54a8a86d"> 6280</a></span><span class="preprocessor">#define M33_MVFR0_FPDIVIDE_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab455e52f806d56466972f364b28da98a"> 6281</a></span><span class="preprocessor">#define M33_MVFR0_FPDIVIDE_MSB    _u(19)</span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a099477ce389ab4ae5e00e983f7c20d81"> 6282</a></span><span class="preprocessor">#define M33_MVFR0_FPDIVIDE_LSB    _u(16)</span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba67bf01dd97b51ef6e4e4fb323bce20"> 6283</a></span><span class="preprocessor">#define M33_MVFR0_FPDIVIDE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"> 6285</span><span class="comment">// Field       : M33_MVFR0_FPDP</span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"> 6286</span><span class="comment">// Description : Indicates support for FP double-precision operations</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1943ea2f645a3b5ec24e2e6ba597658d"> 6287</a></span><span class="preprocessor">#define M33_MVFR0_FPDP_RESET  _u(0x6)</span></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc40105f317e2e4da9ce1a2f394db724"> 6288</a></span><span class="preprocessor">#define M33_MVFR0_FPDP_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae5dc2230b93af1b6f6648ddce7f9ca37"> 6289</a></span><span class="preprocessor">#define M33_MVFR0_FPDP_MSB    _u(11)</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add9887a5cfa3b3c5a2ea3ca78ef4fa61"> 6290</a></span><span class="preprocessor">#define M33_MVFR0_FPDP_LSB    _u(8)</span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d97c7fd5e53c908f19011c586bbd54b"> 6291</a></span><span class="preprocessor">#define M33_MVFR0_FPDP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"> 6292</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"> 6293</span><span class="comment">// Field       : M33_MVFR0_FPSP</span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span><span class="comment">// Description : Indicates support for FP single-precision operations</span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8f406b0ec6dfd0a639e9c0e7b7111adc"> 6295</a></span><span class="preprocessor">#define M33_MVFR0_FPSP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a998cda56bba958942172d95af7402eef"> 6296</a></span><span class="preprocessor">#define M33_MVFR0_FPSP_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2f5df80fa7bac43f82bf423ded02ea0"> 6297</a></span><span class="preprocessor">#define M33_MVFR0_FPSP_MSB    _u(7)</span></div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a63c90020e11336542d4ab820e352d575"> 6298</a></span><span class="preprocessor">#define M33_MVFR0_FPSP_LSB    _u(4)</span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2942f61f49deda1d3e8ad2813b315035"> 6299</a></span><span class="preprocessor">#define M33_MVFR0_FPSP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"> 6300</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"> 6301</span><span class="comment">// Field       : M33_MVFR0_SIMDREG</span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"> 6302</span><span class="comment">// Description : Indicates size of FP register file</span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a87b917fc25c306d0236cddccf964718d"> 6303</a></span><span class="preprocessor">#define M33_MVFR0_SIMDREG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e485270cc969a7be14a93ddc9e8ba98"> 6304</a></span><span class="preprocessor">#define M33_MVFR0_SIMDREG_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aca2d3c98916c6a5fde0d7ea7d38b9c6b"> 6305</a></span><span class="preprocessor">#define M33_MVFR0_SIMDREG_MSB    _u(3)</span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a97640345f0e30d4f24447d485c689527"> 6306</a></span><span class="preprocessor">#define M33_MVFR0_SIMDREG_LSB    _u(0)</span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a313c1e19d97eabe4cd829322f46c02bc"> 6307</a></span><span class="preprocessor">#define M33_MVFR0_SIMDREG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span><span class="comment">// Register    : M33_MVFR1</span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"> 6310</span><span class="comment">// Description : Describes the features provided by the Floating-point Extension</span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0678fd21c8c60705f3aa1c99e88a1cf4"> 6311</a></span><span class="preprocessor">#define M33_MVFR1_OFFSET _u(0x0000ef44)</span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a51a716463c5f17d10a76063605b8221b"> 6312</a></span><span class="preprocessor">#define M33_MVFR1_BITS   _u(0xff0000ff)</span></div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a065d6e57da530e1611dbddaa4255742f"> 6313</a></span><span class="preprocessor">#define M33_MVFR1_RESET  _u(0x85000089)</span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"> 6314</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"> 6315</span><span class="comment">// Field       : M33_MVFR1_FMAC</span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"> 6316</span><span class="comment">// Description : Indicates whether the FP Extension implements the fused</span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"> 6317</span><span class="comment">//               multiply accumulate instructions</span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa4b45dae579b52f63e88f9bf41abe3a0"> 6318</a></span><span class="preprocessor">#define M33_MVFR1_FMAC_RESET  _u(0x8)</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45d06e26822554f0f6a5ce96041e312b"> 6319</a></span><span class="preprocessor">#define M33_MVFR1_FMAC_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2570bd1735ef790e081161cdd5f68d76"> 6320</a></span><span class="preprocessor">#define M33_MVFR1_FMAC_MSB    _u(31)</span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c0f1ff214453c906ff98086e96e6514"> 6321</a></span><span class="preprocessor">#define M33_MVFR1_FMAC_LSB    _u(28)</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7256d3ee4423b836635054d04f79b0a7"> 6322</a></span><span class="preprocessor">#define M33_MVFR1_FMAC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"> 6323</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"> 6324</span><span class="comment">// Field       : M33_MVFR1_FPHP</span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"> 6325</span><span class="comment">// Description : Indicates whether the FP Extension implements half-precision FP</span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"> 6326</span><span class="comment">//               conversion instructions</span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ca485d31c5d85d3d9aff5c5f51a5ada"> 6327</a></span><span class="preprocessor">#define M33_MVFR1_FPHP_RESET  _u(0x5)</span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af214bc0966303741aa1a82c7051f96e4"> 6328</a></span><span class="preprocessor">#define M33_MVFR1_FPHP_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6d72371073b8b0c194eddf0391bc55e"> 6329</a></span><span class="preprocessor">#define M33_MVFR1_FPHP_MSB    _u(27)</span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae71dcfece645a141d0b9897c11cd5fb5"> 6330</a></span><span class="preprocessor">#define M33_MVFR1_FPHP_LSB    _u(24)</span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a07ffa4bb92c240a8597dabb1a01a7224"> 6331</a></span><span class="preprocessor">#define M33_MVFR1_FPHP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"> 6332</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span><span class="comment">// Field       : M33_MVFR1_FPDNAN</span></div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"> 6334</span><span class="comment">// Description : Indicates whether the FP hardware implementation supports NaN</span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"> 6335</span><span class="comment">//               propagation</span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4602ec241c4f4e6fa344fac2803edd00"> 6336</a></span><span class="preprocessor">#define M33_MVFR1_FPDNAN_RESET  _u(0x8)</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af90a5b057c8def851e44895de6bf1a20"> 6337</a></span><span class="preprocessor">#define M33_MVFR1_FPDNAN_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a154b8d2f4f3034c99395fdc0c88695da"> 6338</a></span><span class="preprocessor">#define M33_MVFR1_FPDNAN_MSB    _u(7)</span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa0fca0a1b3aca78bb3d3c3896cd6ae4d"> 6339</a></span><span class="preprocessor">#define M33_MVFR1_FPDNAN_LSB    _u(4)</span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af167ec52c23f4072702aec74ff75c71a"> 6340</a></span><span class="preprocessor">#define M33_MVFR1_FPDNAN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"> 6341</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"> 6342</span><span class="comment">// Field       : M33_MVFR1_FPFTZ</span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span><span class="comment">// Description : Indicates whether subnormals are always flushed-to-zero</span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac37109810d14a086711ec3c2c54abb7f"> 6344</a></span><span class="preprocessor">#define M33_MVFR1_FPFTZ_RESET  _u(0x9)</span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7604f596ecf015eff1187f1f908f0f5"> 6345</a></span><span class="preprocessor">#define M33_MVFR1_FPFTZ_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5c00c74c2e4217da5ad8e8ca75ae51e"> 6346</a></span><span class="preprocessor">#define M33_MVFR1_FPFTZ_MSB    _u(3)</span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0bdc734b6b46a988c49ac8f660ebd5e9"> 6347</a></span><span class="preprocessor">#define M33_MVFR1_FPFTZ_LSB    _u(0)</span></div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8fa51a7a12503135805200a025d8121d"> 6348</a></span><span class="preprocessor">#define M33_MVFR1_FPFTZ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"> 6349</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"> 6350</span><span class="comment">// Register    : M33_MVFR2</span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span><span class="comment">// Description : Describes the features provided by the Floating-point Extension</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10bb79c92030342a168d079513bef8e3"> 6352</a></span><span class="preprocessor">#define M33_MVFR2_OFFSET _u(0x0000ef48)</span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a994b4705f5d852c505c31f499b2a10ac"> 6353</a></span><span class="preprocessor">#define M33_MVFR2_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa13a2d7096c5604e788bb38c9f1f9995"> 6354</a></span><span class="preprocessor">#define M33_MVFR2_RESET  _u(0x00000060)</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"> 6355</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"> 6356</span><span class="comment">// Field       : M33_MVFR2_FPMISC</span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"> 6357</span><span class="comment">// Description : Indicates support for miscellaneous FP features</span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adec2a986e438091b5211a231d47d2fea"> 6358</a></span><span class="preprocessor">#define M33_MVFR2_FPMISC_RESET  _u(0x6)</span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa641dea1b7f81da965db6949ad7d3205"> 6359</a></span><span class="preprocessor">#define M33_MVFR2_FPMISC_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a63a96abd7f2421ca47fed8035a8381ab"> 6360</a></span><span class="preprocessor">#define M33_MVFR2_FPMISC_MSB    _u(7)</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2aef9949031af429edf09430fb79c29a"> 6361</a></span><span class="preprocessor">#define M33_MVFR2_FPMISC_LSB    _u(4)</span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d66864408cfacd208f1853bf34307c4"> 6362</a></span><span class="preprocessor">#define M33_MVFR2_FPMISC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"> 6364</span><span class="comment">// Register    : M33_DDEVARCH</span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"> 6365</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef5abdcc8d5fa2c0b3997a7f499f3154"> 6366</a></span><span class="preprocessor">#define M33_DDEVARCH_OFFSET _u(0x0000efbc)</span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a18f9b37cfdf78fc9ece8469e12563b45"> 6367</a></span><span class="preprocessor">#define M33_DDEVARCH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c5fb88c3b3de996d91319f4b0b1963d"> 6368</a></span><span class="preprocessor">#define M33_DDEVARCH_RESET  _u(0x47702a04)</span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"> 6369</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"> 6370</span><span class="comment">// Field       : M33_DDEVARCH_ARCHITECT</span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"> 6371</span><span class="comment">// Description : Defines the architect of the component. Bits [31:28] are the</span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span><span class="comment">//               JEP106 continuation code (JEP106 bank ID, minus 1) and bits</span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span><span class="comment">//               [27:21] are the JEP106 ID code.</span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad8b0336f68ba9b4a81a4544a304f2de3"> 6374</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHITECT_RESET  _u(0x23b)</span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af631ec9261a7fa1f13639489426faa95"> 6375</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHITECT_BITS   _u(0xffe00000)</span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa829bb840b6575b91fcc5b20ba56ec0f"> 6376</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHITECT_MSB    _u(31)</span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad34fa9f111521c8906af119f9482eeff"> 6377</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHITECT_LSB    _u(21)</span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc4034c228205f855bea894911b77cd7"> 6378</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHITECT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"> 6379</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"> 6380</span><span class="comment">// Field       : M33_DDEVARCH_PRESENT</span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"> 6381</span><span class="comment">// Description : Defines that the DEVARCH register is present</span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af55fe71e0c76b3b71d3a04663a894c6c"> 6382</a></span><span class="preprocessor">#define M33_DDEVARCH_PRESENT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a025008d5f1c339e40bb280a8d2be5336"> 6383</a></span><span class="preprocessor">#define M33_DDEVARCH_PRESENT_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80ea9e5735132e3ba5dd638dc8d9e9ba"> 6384</a></span><span class="preprocessor">#define M33_DDEVARCH_PRESENT_MSB    _u(20)</span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aea52d7099d5f73b83a3411ba88dd531f"> 6385</a></span><span class="preprocessor">#define M33_DDEVARCH_PRESENT_LSB    _u(20)</span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e6b6bde2ee8c97eefbe88623cd0985f"> 6386</a></span><span class="preprocessor">#define M33_DDEVARCH_PRESENT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"> 6387</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span><span class="comment">// Field       : M33_DDEVARCH_REVISION</span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span><span class="comment">// Description : Defines the architecture revision of the component</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a5b63033d58c4e8eed97020145a765c"> 6390</a></span><span class="preprocessor">#define M33_DDEVARCH_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b71f5388d1b3b2423c5de743bfc9cc1"> 6391</a></span><span class="preprocessor">#define M33_DDEVARCH_REVISION_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e3cb8aae0ee26a389f8aa06c1f96434"> 6392</a></span><span class="preprocessor">#define M33_DDEVARCH_REVISION_MSB    _u(19)</span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8dbfa48fa3cb7bdf5de6ec71511f9cb7"> 6393</a></span><span class="preprocessor">#define M33_DDEVARCH_REVISION_LSB    _u(16)</span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70c2299e6f2dbff6972f50eee673c64d"> 6394</a></span><span class="preprocessor">#define M33_DDEVARCH_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span><span class="comment">// Field       : M33_DDEVARCH_ARCHVER</span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"> 6397</span><span class="comment">// Description : Defines the architecture version of the component</span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ada5b815e62cf656f4b42135794e64de1"> 6398</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHVER_RESET  _u(0x2)</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d7d8d9d535705ab49bbaf70fdcc5c53"> 6399</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHVER_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc109936e4a0a5570377eb91459ebffc"> 6400</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHVER_MSB    _u(15)</span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6fb79e0f9e7d04bb4df466b02334d072"> 6401</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHVER_LSB    _u(12)</span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2097c6ba5eb36f64edddef3d2a7ce636"> 6402</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHVER_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"> 6403</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"> 6404</span><span class="comment">// Field       : M33_DDEVARCH_ARCHPART</span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span><span class="comment">// Description : Defines the architecture of the component</span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3fe05cab84a6a198188291d6bb678f92"> 6406</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHPART_RESET  _u(0xa04)</span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c4f0909bd37e2fa217caa95f8d3919b"> 6407</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHPART_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1980a3c7216d940301f8476ff57dcd95"> 6408</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHPART_MSB    _u(11)</span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31929c3f0a1079399dbacdfe90f5127c"> 6409</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHPART_LSB    _u(0)</span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ade488fe0ea8d3edba28f8ab72926822f"> 6410</a></span><span class="preprocessor">#define M33_DDEVARCH_ARCHPART_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"> 6411</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"> 6412</span><span class="comment">// Register    : M33_DDEVTYPE</span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"> 6413</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d082d650861eb6ab3c9228eb13e6c24"> 6414</a></span><span class="preprocessor">#define M33_DDEVTYPE_OFFSET _u(0x0000efcc)</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a677c5c87d2afb4f9d6464a77ad43aadb"> 6415</a></span><span class="preprocessor">#define M33_DDEVTYPE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70632648ae06b9499e2cf9aecc5a7566"> 6416</a></span><span class="preprocessor">#define M33_DDEVTYPE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"> 6417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"> 6418</span><span class="comment">// Field       : M33_DDEVTYPE_SUB</span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span><span class="comment">// Description : Component sub-type</span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab418b998fcfc5138c11bb1eac5476b60"> 6420</a></span><span class="preprocessor">#define M33_DDEVTYPE_SUB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adcc2687ccd9adc07de3d5c3bec4aa1c1"> 6421</a></span><span class="preprocessor">#define M33_DDEVTYPE_SUB_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc89695ce8e71fe76fc2c7a7dfbacab4"> 6422</a></span><span class="preprocessor">#define M33_DDEVTYPE_SUB_MSB    _u(7)</span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a004d5d62f466f9c3ac9d56f3ede17203"> 6423</a></span><span class="preprocessor">#define M33_DDEVTYPE_SUB_LSB    _u(4)</span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0026a0a1686ade053aae55d7938ef268"> 6424</a></span><span class="preprocessor">#define M33_DDEVTYPE_SUB_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"> 6425</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"> 6426</span><span class="comment">// Field       : M33_DDEVTYPE_MAJOR</span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"> 6427</span><span class="comment">// Description : CoreSight major type</span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a914abd28ae9d3cfd1fd8316dc034d81a"> 6428</a></span><span class="preprocessor">#define M33_DDEVTYPE_MAJOR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a43f2704539873d24d8a487ff6b98990a"> 6429</a></span><span class="preprocessor">#define M33_DDEVTYPE_MAJOR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab8659c1305ce37396b03afd5efb8245e"> 6430</a></span><span class="preprocessor">#define M33_DDEVTYPE_MAJOR_MSB    _u(3)</span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa62ac8b9248c4806d37f37607e77d5c9"> 6431</a></span><span class="preprocessor">#define M33_DDEVTYPE_MAJOR_LSB    _u(0)</span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5386d8deb923790f7dc2108ba94a51aa"> 6432</a></span><span class="preprocessor">#define M33_DDEVTYPE_MAJOR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"> 6433</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"> 6434</span><span class="comment">// Register    : M33_DPIDR4</span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"> 6435</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab8256554c8cbbc61c6ca9b6a6c67b21b"> 6436</a></span><span class="preprocessor">#define M33_DPIDR4_OFFSET _u(0x0000efd0)</span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#addf2a21b5dd4c0f039870e281f9b95d5"> 6437</a></span><span class="preprocessor">#define M33_DPIDR4_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef6de6e56dd0a2d2852978bda42663b4"> 6438</a></span><span class="preprocessor">#define M33_DPIDR4_RESET  _u(0x00000004)</span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"> 6440</span><span class="comment">// Field       : M33_DPIDR4_SIZE</span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"> 6441</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf69fd598eb93aaf6f846820f374138c"> 6442</a></span><span class="preprocessor">#define M33_DPIDR4_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d0b7209ccf6f7ce71fcfac146356f9d"> 6443</a></span><span class="preprocessor">#define M33_DPIDR4_SIZE_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b36a5380529670abdd7ea5667397575"> 6444</a></span><span class="preprocessor">#define M33_DPIDR4_SIZE_MSB    _u(7)</span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5ef54bb1a531c03a21b41baa0d3c6cb8"> 6445</a></span><span class="preprocessor">#define M33_DPIDR4_SIZE_LSB    _u(4)</span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab22a7b54c60c74ff0f508fbf05571cd5"> 6446</a></span><span class="preprocessor">#define M33_DPIDR4_SIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span><span class="comment">// Field       : M33_DPIDR4_DES_2</span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"> 6449</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29396fa241939bdde1e4a068c29e57cb"> 6450</a></span><span class="preprocessor">#define M33_DPIDR4_DES_2_RESET  _u(0x4)</span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af72cbc5392d9da17e1d7d12851cf8e4d"> 6451</a></span><span class="preprocessor">#define M33_DPIDR4_DES_2_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae1095958ec6cd8fc099f7b1d509fb48d"> 6452</a></span><span class="preprocessor">#define M33_DPIDR4_DES_2_MSB    _u(3)</span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a42a6fffdf98b0bb74863be2d53e70104"> 6453</a></span><span class="preprocessor">#define M33_DPIDR4_DES_2_LSB    _u(0)</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9f1aa2170b6a748ebd1fda28bbd323c0"> 6454</a></span><span class="preprocessor">#define M33_DPIDR4_DES_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"> 6455</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"> 6456</span><span class="comment">// Register    : M33_DPIDR5</span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"> 6457</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e8cf94020f9b08c05d01467b6f0a778"> 6458</a></span><span class="preprocessor">#define M33_DPIDR5_OFFSET _u(0x0000efd4)</span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a609cbaecb9b20d4ab367d1bc12fb1162"> 6459</a></span><span class="preprocessor">#define M33_DPIDR5_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a39fdc4a13d00ac8cc19f3aeb3f6f7955"> 6460</a></span><span class="preprocessor">#define M33_DPIDR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a803250af30ddc0960e7fa218399b4846"> 6461</a></span><span class="preprocessor">#define M33_DPIDR5_MSB    _u(31)</span></div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a350634a0eb4c1537986cac05ce9f4710"> 6462</a></span><span class="preprocessor">#define M33_DPIDR5_LSB    _u(0)</span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9ef5823659625f58ffde3b8504e4e887"> 6463</a></span><span class="preprocessor">#define M33_DPIDR5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"> 6464</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span><span class="comment">// Register    : M33_DPIDR6</span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"> 6466</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1bc0d6deec0fa6036f4374e1ea1dfc61"> 6467</a></span><span class="preprocessor">#define M33_DPIDR6_OFFSET _u(0x0000efd8)</span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8a2f1e7163ef7a3500d55010b31652d"> 6468</a></span><span class="preprocessor">#define M33_DPIDR6_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af90c2e8af0d66b423a27e99b3e477cfc"> 6469</a></span><span class="preprocessor">#define M33_DPIDR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aabc9398d37c66689c1bcbb877c27280a"> 6470</a></span><span class="preprocessor">#define M33_DPIDR6_MSB    _u(31)</span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4768fc61cdd9ae98e4cd99e58ab50bf"> 6471</a></span><span class="preprocessor">#define M33_DPIDR6_LSB    _u(0)</span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05b88286bfb06af6e052bc210408e35e"> 6472</a></span><span class="preprocessor">#define M33_DPIDR6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"> 6473</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"> 6474</span><span class="comment">// Register    : M33_DPIDR7</span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"> 6475</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa76ac6d8006d2ef2a06df777416b98d1"> 6476</a></span><span class="preprocessor">#define M33_DPIDR7_OFFSET _u(0x0000efdc)</span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab9e60b2f6d5e98cdec251986c9c384a7"> 6477</a></span><span class="preprocessor">#define M33_DPIDR7_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae864a554276c126990b4d693527347d"> 6478</a></span><span class="preprocessor">#define M33_DPIDR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae08ee97cf971e6d3010552b06fd7ac6a"> 6479</a></span><span class="preprocessor">#define M33_DPIDR7_MSB    _u(31)</span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6339c03cbea27f934801e6752b2f2712"> 6480</a></span><span class="preprocessor">#define M33_DPIDR7_LSB    _u(0)</span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5b50769052a68dc2ec9b70c4f016f368"> 6481</a></span><span class="preprocessor">#define M33_DPIDR7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"> 6482</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"> 6483</span><span class="comment">// Register    : M33_DPIDR0</span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"> 6484</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a87107361467d628bc9c6e4e5354fe19c"> 6485</a></span><span class="preprocessor">#define M33_DPIDR0_OFFSET _u(0x0000efe0)</span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6886cc16535ea6edc6ea7d15218bf17"> 6486</a></span><span class="preprocessor">#define M33_DPIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa40939b425b733d66f47c9c70c2329c1"> 6487</a></span><span class="preprocessor">#define M33_DPIDR0_RESET  _u(0x00000021)</span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"> 6488</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"> 6489</span><span class="comment">// Field       : M33_DPIDR0_PART_0</span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"> 6490</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae275b70c347a4c4b9773513b1cdfcc44"> 6491</a></span><span class="preprocessor">#define M33_DPIDR0_PART_0_RESET  _u(0x21)</span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acaeb8532b8bc13a6f30a83640a123010"> 6492</a></span><span class="preprocessor">#define M33_DPIDR0_PART_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09628e8ad7e70c0ca2eaafb8d0becf60"> 6493</a></span><span class="preprocessor">#define M33_DPIDR0_PART_0_MSB    _u(7)</span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6aca75807977af6c4ef5b77f0cdcdc4"> 6494</a></span><span class="preprocessor">#define M33_DPIDR0_PART_0_LSB    _u(0)</span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd7321624d36b0e34268d5ff6007b2a2"> 6495</a></span><span class="preprocessor">#define M33_DPIDR0_PART_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"> 6496</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span><span class="comment">// Register    : M33_DPIDR1</span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"> 6498</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af17c50f2d4b9bf18316a8d9336e50206"> 6499</a></span><span class="preprocessor">#define M33_DPIDR1_OFFSET _u(0x0000efe4)</span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80fd7e09e5642a7ca6d36e89a219ac04"> 6500</a></span><span class="preprocessor">#define M33_DPIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6373ca11876a9e22f84eda56dee5ec3d"> 6501</a></span><span class="preprocessor">#define M33_DPIDR1_RESET  _u(0x000000bd)</span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"> 6502</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"> 6503</span><span class="comment">// Field       : M33_DPIDR1_DES_0</span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"> 6504</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ca629e38d2d1d528cc6c0adf573205b"> 6505</a></span><span class="preprocessor">#define M33_DPIDR1_DES_0_RESET  _u(0xb)</span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7bc2fdccc579e248237fa509a2079afb"> 6506</a></span><span class="preprocessor">#define M33_DPIDR1_DES_0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9d5a26e723e3bc740b738e6881dc947"> 6507</a></span><span class="preprocessor">#define M33_DPIDR1_DES_0_MSB    _u(7)</span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b4762722283215eb9f89ff5508ad6d1"> 6508</a></span><span class="preprocessor">#define M33_DPIDR1_DES_0_LSB    _u(4)</span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50e80a5fa74313476addbc081152e824"> 6509</a></span><span class="preprocessor">#define M33_DPIDR1_DES_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"> 6510</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span><span class="comment">// Field       : M33_DPIDR1_PART_1</span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"> 6512</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af5a22541a8b69e9eb4834ef2f8f0632f"> 6513</a></span><span class="preprocessor">#define M33_DPIDR1_PART_1_RESET  _u(0xd)</span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abfae8ccb81f4194805798b7cc82a3d10"> 6514</a></span><span class="preprocessor">#define M33_DPIDR1_PART_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3345c6c202d06576559fd50ee0d4128b"> 6515</a></span><span class="preprocessor">#define M33_DPIDR1_PART_1_MSB    _u(3)</span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d7836ed7863cb429ec370c1a48fa209"> 6516</a></span><span class="preprocessor">#define M33_DPIDR1_PART_1_LSB    _u(0)</span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa20a4bbb1f0cd537d669947f35ab81b4"> 6517</a></span><span class="preprocessor">#define M33_DPIDR1_PART_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"> 6518</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"> 6519</span><span class="comment">// Register    : M33_DPIDR2</span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"> 6520</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9fc57959d641b2966a3bda1b029586f1"> 6521</a></span><span class="preprocessor">#define M33_DPIDR2_OFFSET _u(0x0000efe8)</span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a37d211fcf5725771bb71ab3de2ea0ec0"> 6522</a></span><span class="preprocessor">#define M33_DPIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a13d74f58991761b21e0fade1052f82d7"> 6523</a></span><span class="preprocessor">#define M33_DPIDR2_RESET  _u(0x0000000b)</span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"> 6524</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"> 6525</span><span class="comment">// Field       : M33_DPIDR2_REVISION</span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a82d032d1af691a3bd5ac54e2a7e3c902"> 6527</a></span><span class="preprocessor">#define M33_DPIDR2_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a63723ecd82d47810097c09c72eda826a"> 6528</a></span><span class="preprocessor">#define M33_DPIDR2_REVISION_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac90034298cb202e45251ad6d40902482"> 6529</a></span><span class="preprocessor">#define M33_DPIDR2_REVISION_MSB    _u(7)</span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a163450fde3da064c14d22af789c46de4"> 6530</a></span><span class="preprocessor">#define M33_DPIDR2_REVISION_LSB    _u(4)</span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae36426737eec0edcfed1ead735732c12"> 6531</a></span><span class="preprocessor">#define M33_DPIDR2_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"> 6532</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"> 6533</span><span class="comment">// Field       : M33_DPIDR2_JEDEC</span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"> 6534</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abfab21d0a2098698cb4c2a6c42df352c"> 6535</a></span><span class="preprocessor">#define M33_DPIDR2_JEDEC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae636c74aa3480bbddf89ff12168ca0a7"> 6536</a></span><span class="preprocessor">#define M33_DPIDR2_JEDEC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a398732752ff648e747710f9dbf7dfc7e"> 6537</a></span><span class="preprocessor">#define M33_DPIDR2_JEDEC_MSB    _u(3)</span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae71ead7b8049b81d928a8baeac3ca0ae"> 6538</a></span><span class="preprocessor">#define M33_DPIDR2_JEDEC_LSB    _u(3)</span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a365ef83ed75085e99dc59e665820862f"> 6539</a></span><span class="preprocessor">#define M33_DPIDR2_JEDEC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"> 6540</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span><span class="comment">// Field       : M33_DPIDR2_DES_1</span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"> 6542</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2fd426008112ffa091b270c6f5526124"> 6543</a></span><span class="preprocessor">#define M33_DPIDR2_DES_1_RESET  _u(0x3)</span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa7ac08ad206d9c50740da0993296fdc6"> 6544</a></span><span class="preprocessor">#define M33_DPIDR2_DES_1_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a583d41fa16f99016e24ed7bbc0cfc88c"> 6545</a></span><span class="preprocessor">#define M33_DPIDR2_DES_1_MSB    _u(2)</span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e64594511f6d788e039a2310e341369"> 6546</a></span><span class="preprocessor">#define M33_DPIDR2_DES_1_LSB    _u(0)</span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaf476dbf449a5b651f74684032dc3f43"> 6547</a></span><span class="preprocessor">#define M33_DPIDR2_DES_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"> 6548</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"> 6549</span><span class="comment">// Register    : M33_DPIDR3</span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"> 6550</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5652e60e40a55aef2de91c4e4024f6e6"> 6551</a></span><span class="preprocessor">#define M33_DPIDR3_OFFSET _u(0x0000efec)</span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af65eb63887c3a3120cf82d400c072d9e"> 6552</a></span><span class="preprocessor">#define M33_DPIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b8bae3d3b15490eff0b3f7150241fdb"> 6553</a></span><span class="preprocessor">#define M33_DPIDR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"> 6554</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"> 6555</span><span class="comment">// Field       : M33_DPIDR3_REVAND</span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"> 6556</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47d3dfd913cb993bb755624f41bdeaeb"> 6557</a></span><span class="preprocessor">#define M33_DPIDR3_REVAND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a888b1b4fca85426c89c4fad120dae619"> 6558</a></span><span class="preprocessor">#define M33_DPIDR3_REVAND_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab264c69063ff44483e1800d5eaad5200"> 6559</a></span><span class="preprocessor">#define M33_DPIDR3_REVAND_MSB    _u(7)</span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae7d1ddf620fbdd8182e7b048b4d018bd"> 6560</a></span><span class="preprocessor">#define M33_DPIDR3_REVAND_LSB    _u(4)</span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a301df3713b5052033332cb4c2359af49"> 6561</a></span><span class="preprocessor">#define M33_DPIDR3_REVAND_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"> 6562</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span><span class="comment">// Field       : M33_DPIDR3_CMOD</span></div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"> 6564</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aad91a7ceaae96e518c0e997fde87eb93"> 6565</a></span><span class="preprocessor">#define M33_DPIDR3_CMOD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab896e89d1e5e8906f8bbd52bc9b0952d"> 6566</a></span><span class="preprocessor">#define M33_DPIDR3_CMOD_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec5d061524da59144cf88bdcdb5e64d9"> 6567</a></span><span class="preprocessor">#define M33_DPIDR3_CMOD_MSB    _u(3)</span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad73b87210e0ab5ed456ece87d3f944ac"> 6568</a></span><span class="preprocessor">#define M33_DPIDR3_CMOD_LSB    _u(0)</span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa80276570559dc9d157f947ba265e69d"> 6569</a></span><span class="preprocessor">#define M33_DPIDR3_CMOD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"> 6570</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span><span class="comment">// Register    : M33_DCIDR0</span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"> 6572</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2791a5db58ec854a00614db2643790ad"> 6573</a></span><span class="preprocessor">#define M33_DCIDR0_OFFSET _u(0x0000eff0)</span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2523be2cf153e301b211782008641a80"> 6574</a></span><span class="preprocessor">#define M33_DCIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a687cddfc78343294356e844dc57670f2"> 6575</a></span><span class="preprocessor">#define M33_DCIDR0_RESET  _u(0x0000000d)</span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"> 6576</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span><span class="comment">// Field       : M33_DCIDR0_PRMBL_0</span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"> 6578</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae94da95cc8b59e90072d8c796ea045bf"> 6579</a></span><span class="preprocessor">#define M33_DCIDR0_PRMBL_0_RESET  _u(0x0d)</span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8f4a625aa0e515fd842d957bee160d18"> 6580</a></span><span class="preprocessor">#define M33_DCIDR0_PRMBL_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3de3ef321feaf48213f90526562b64cc"> 6581</a></span><span class="preprocessor">#define M33_DCIDR0_PRMBL_0_MSB    _u(7)</span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65fdbfa80c914055772cb2eb03c3d994"> 6582</a></span><span class="preprocessor">#define M33_DCIDR0_PRMBL_0_LSB    _u(0)</span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a101a2253fe374d2abb39f806d8aee5c3"> 6583</a></span><span class="preprocessor">#define M33_DCIDR0_PRMBL_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"> 6584</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span><span class="comment">// Register    : M33_DCIDR1</span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acdd1ae0be8da01c1b4c9683686b4332d"> 6587</a></span><span class="preprocessor">#define M33_DCIDR1_OFFSET _u(0x0000eff4)</span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a913b8c283753228960fa25638d871e9c"> 6588</a></span><span class="preprocessor">#define M33_DCIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a734bf2c172436b683acebb131a0fc58d"> 6589</a></span><span class="preprocessor">#define M33_DCIDR1_RESET  _u(0x00000090)</span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"> 6590</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"> 6591</span><span class="comment">// Field       : M33_DCIDR1_CLASS</span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"> 6592</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9535e71042f7c4764892d9e89f19b4ac"> 6593</a></span><span class="preprocessor">#define M33_DCIDR1_CLASS_RESET  _u(0x9)</span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09b94f4917cc5237813b6bb841cb13f0"> 6594</a></span><span class="preprocessor">#define M33_DCIDR1_CLASS_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abbcdbbfa372666ac126f133da89eb74a"> 6595</a></span><span class="preprocessor">#define M33_DCIDR1_CLASS_MSB    _u(7)</span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afe951aa7e232b7e4729eaa2e5f05e736"> 6596</a></span><span class="preprocessor">#define M33_DCIDR1_CLASS_LSB    _u(4)</span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7a32b90a1bdb582d93eaed69bfc82135"> 6597</a></span><span class="preprocessor">#define M33_DCIDR1_CLASS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"> 6598</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"> 6599</span><span class="comment">// Field       : M33_DCIDR1_PRMBL_1</span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"> 6600</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a36be4ab739bb6fce741801f22838c19f"> 6601</a></span><span class="preprocessor">#define M33_DCIDR1_PRMBL_1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a22f8a41cbdf5252bce12542475e50d"> 6602</a></span><span class="preprocessor">#define M33_DCIDR1_PRMBL_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5c74eb363770a495b615314492ad4eb"> 6603</a></span><span class="preprocessor">#define M33_DCIDR1_PRMBL_1_MSB    _u(3)</span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5089bb0788288d83b8470305258f1d4c"> 6604</a></span><span class="preprocessor">#define M33_DCIDR1_PRMBL_1_LSB    _u(0)</span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac0c95f13539d65c1427881b0955b7aaa"> 6605</a></span><span class="preprocessor">#define M33_DCIDR1_PRMBL_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"> 6606</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"> 6607</span><span class="comment">// Register    : M33_DCIDR2</span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"> 6608</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e33fb6b78d0a241fc81d545d377b931"> 6609</a></span><span class="preprocessor">#define M33_DCIDR2_OFFSET _u(0x0000eff8)</span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a81ce8200353287bce03b1e7f8e733882"> 6610</a></span><span class="preprocessor">#define M33_DCIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a9a4eafae849eebe29636d79d2745ca"> 6611</a></span><span class="preprocessor">#define M33_DCIDR2_RESET  _u(0x00000005)</span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"> 6613</span><span class="comment">// Field       : M33_DCIDR2_PRMBL_2</span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"> 6614</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe21e65d659ea2ca6b5d0ad5d84b48de"> 6615</a></span><span class="preprocessor">#define M33_DCIDR2_PRMBL_2_RESET  _u(0x05)</span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ae308086d7e1b85c1d778c27b2a96f0"> 6616</a></span><span class="preprocessor">#define M33_DCIDR2_PRMBL_2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1e103eafff42ab25bc7f7560de67a3ee"> 6617</a></span><span class="preprocessor">#define M33_DCIDR2_PRMBL_2_MSB    _u(7)</span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ad9da2a9bb4eb1a3c7f2f7f21f70813"> 6618</a></span><span class="preprocessor">#define M33_DCIDR2_PRMBL_2_LSB    _u(0)</span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4762db45d5e05ffe1c6b672e562e05c2"> 6619</a></span><span class="preprocessor">#define M33_DCIDR2_PRMBL_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"> 6620</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"> 6621</span><span class="comment">// Register    : M33_DCIDR3</span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"> 6622</span><span class="comment">// Description : Provides CoreSight discovery information for the SCS</span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6915e6704510651decd1e14cbe4da835"> 6623</a></span><span class="preprocessor">#define M33_DCIDR3_OFFSET _u(0x0000effc)</span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a620fd6ccef903bf2fe4310744cc5315f"> 6624</a></span><span class="preprocessor">#define M33_DCIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1b6ae47a60b892de7613f9e8b2a3477"> 6625</a></span><span class="preprocessor">#define M33_DCIDR3_RESET  _u(0x000000b1)</span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"> 6626</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"> 6627</span><span class="comment">// Field       : M33_DCIDR3_PRMBL_3</span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"> 6628</span><span class="comment">// Description : See CoreSight Architecture Specification</span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae3cdb73677833fe3c0d19fdead3383d2"> 6629</a></span><span class="preprocessor">#define M33_DCIDR3_PRMBL_3_RESET  _u(0xb1)</span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f795328a237a1ed0055297b33bd51a6"> 6630</a></span><span class="preprocessor">#define M33_DCIDR3_PRMBL_3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af8def62cc6f2e6dc07f76874e3668d98"> 6631</a></span><span class="preprocessor">#define M33_DCIDR3_PRMBL_3_MSB    _u(7)</span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac91cb4d5ca5b7a5916c53fc37081e130"> 6632</a></span><span class="preprocessor">#define M33_DCIDR3_PRMBL_3_LSB    _u(0)</span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a852850cb5151e20685228bcc1803bf1f"> 6633</a></span><span class="preprocessor">#define M33_DCIDR3_PRMBL_3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"> 6634</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"> 6635</span><span class="comment">// Register    : M33_TRCPRGCTLR</span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"> 6636</span><span class="comment">// Description : Programming Control Register</span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab7e618726aea2b533d7e6b9bcdb014eb"> 6637</a></span><span class="preprocessor">#define M33_TRCPRGCTLR_OFFSET _u(0x00041004)</span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abf03f5562751e388c67cdd2d97c51895"> 6638</a></span><span class="preprocessor">#define M33_TRCPRGCTLR_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27fe1fe1773b2f3b2f5f42df09a25283"> 6639</a></span><span class="preprocessor">#define M33_TRCPRGCTLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"> 6640</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"> 6641</span><span class="comment">// Field       : M33_TRCPRGCTLR_EN</span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"> 6642</span><span class="comment">// Description : Trace Unit Enable</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f175a98d9aa8f8e9787a23f02fed583"> 6643</a></span><span class="preprocessor">#define M33_TRCPRGCTLR_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68d0f90070afb366173b2f978b80d722"> 6644</a></span><span class="preprocessor">#define M33_TRCPRGCTLR_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3bad12291a6244c61f2d0328ecb65433"> 6645</a></span><span class="preprocessor">#define M33_TRCPRGCTLR_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e0ed7ce682b14fbb3fc4e56102cd151"> 6646</a></span><span class="preprocessor">#define M33_TRCPRGCTLR_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaff2e1006a0c2c9e2973ac6a7d9d62de"> 6647</a></span><span class="preprocessor">#define M33_TRCPRGCTLR_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"> 6648</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"> 6649</span><span class="comment">// Register    : M33_TRCSTATR</span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"> 6650</span><span class="comment">// Description : The TRCSTATR indicates the ETM-Teal status</span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e3a9949c899b08e7ff36d242b91c52e"> 6651</a></span><span class="preprocessor">#define M33_TRCSTATR_OFFSET _u(0x0004100c)</span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7f95dc00794a6530e0f194105e859b5"> 6652</a></span><span class="preprocessor">#define M33_TRCSTATR_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a697d8820c03a92c60fd6c2b42d51ce4c"> 6653</a></span><span class="preprocessor">#define M33_TRCSTATR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"> 6654</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span><span class="comment">// Field       : M33_TRCSTATR_PMSTABLE</span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span><span class="comment">// Description : Indicates whether the ETM-Teal registers are stable and can be</span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span><span class="comment">//               read</span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afe1cafc9574b9e6aba77d1e38598b86e"> 6658</a></span><span class="preprocessor">#define M33_TRCSTATR_PMSTABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a64c4c1c1a992f680eaf70e74f230bfe2"> 6659</a></span><span class="preprocessor">#define M33_TRCSTATR_PMSTABLE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a317f22356c71853b5be864860d6e09ba"> 6660</a></span><span class="preprocessor">#define M33_TRCSTATR_PMSTABLE_MSB    _u(1)</span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2474cb4af5d73289c84ca6761be98b81"> 6661</a></span><span class="preprocessor">#define M33_TRCSTATR_PMSTABLE_LSB    _u(1)</span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d02be3718489b857ff5e74e9ce9b343"> 6662</a></span><span class="preprocessor">#define M33_TRCSTATR_PMSTABLE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"> 6663</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"> 6664</span><span class="comment">// Field       : M33_TRCSTATR_IDLE</span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"> 6665</span><span class="comment">// Description : Indicates that the trace unit is inactive</span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70a02b435f309f1ead3c2c61e3160312"> 6666</a></span><span class="preprocessor">#define M33_TRCSTATR_IDLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae47a1a5df5764dec1a51d811c03b6b93"> 6667</a></span><span class="preprocessor">#define M33_TRCSTATR_IDLE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a075ef5b2a97ceb6c5710a107cfa9d76f"> 6668</a></span><span class="preprocessor">#define M33_TRCSTATR_IDLE_MSB    _u(0)</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af543fa6af582952b8766d3f9163843d3"> 6669</a></span><span class="preprocessor">#define M33_TRCSTATR_IDLE_LSB    _u(0)</span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9cdaaa22e68533b81197156deecfc0df"> 6670</a></span><span class="preprocessor">#define M33_TRCSTATR_IDLE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"> 6672</span><span class="comment">// Register    : M33_TRCCONFIGR</span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"> 6673</span><span class="comment">// Description : The TRCCONFIGR sets the basic tracing options for the trace</span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span><span class="comment">//               unit</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae9a94978841b41b88ec5b5fa90c1c659"> 6675</a></span><span class="preprocessor">#define M33_TRCCONFIGR_OFFSET _u(0x00041010)</span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b04adb4b5a246f44790538da6451c44"> 6676</a></span><span class="preprocessor">#define M33_TRCCONFIGR_BITS   _u(0x00001ff8)</span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c97901b17bc211ab2b059e8b714fdf8"> 6677</a></span><span class="preprocessor">#define M33_TRCCONFIGR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"> 6678</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"> 6679</span><span class="comment">// Field       : M33_TRCCONFIGR_RS</span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"> 6680</span><span class="comment">// Description : Return stack enable</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#addf3dbb390ddba619c446bec1d38eb0b"> 6681</a></span><span class="preprocessor">#define M33_TRCCONFIGR_RS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb8619f2945aa256b3501ca7b86da637"> 6682</a></span><span class="preprocessor">#define M33_TRCCONFIGR_RS_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ab53b988783d8872a358ddc0f8cd67d"> 6683</a></span><span class="preprocessor">#define M33_TRCCONFIGR_RS_MSB    _u(12)</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a948f34fa7ffac20ff07c18772fb339e4"> 6684</a></span><span class="preprocessor">#define M33_TRCCONFIGR_RS_LSB    _u(12)</span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b0d66189599c2cbd7c0d145915b30c4"> 6685</a></span><span class="preprocessor">#define M33_TRCCONFIGR_RS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"> 6687</span><span class="comment">// Field       : M33_TRCCONFIGR_TS</span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span><span class="comment">// Description : Global timestamp tracing</span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a43002df5c5e6c48d7f8b5e23f6dd1069"> 6689</a></span><span class="preprocessor">#define M33_TRCCONFIGR_TS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae2cd0f168bd8d6d2a77f199ee291a238"> 6690</a></span><span class="preprocessor">#define M33_TRCCONFIGR_TS_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad331986b4dac40ac2c0f70df5cbe57fb"> 6691</a></span><span class="preprocessor">#define M33_TRCCONFIGR_TS_MSB    _u(11)</span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe51045422b3707db30baf2336d6c210"> 6692</a></span><span class="preprocessor">#define M33_TRCCONFIGR_TS_LSB    _u(11)</span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4e90284481f90d9ae32762de0700f08"> 6693</a></span><span class="preprocessor">#define M33_TRCCONFIGR_TS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"> 6694</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"> 6695</span><span class="comment">// Field       : M33_TRCCONFIGR_COND</span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"> 6696</span><span class="comment">// Description : Conditional instruction tracing</span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac2440e75d8395588c744cfa2b57a004d"> 6697</a></span><span class="preprocessor">#define M33_TRCCONFIGR_COND_RESET  _u(0x00)</span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9bb5037d0f69ba11542b44c0d7287fd6"> 6698</a></span><span class="preprocessor">#define M33_TRCCONFIGR_COND_BITS   _u(0x000007e0)</span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a567b6c794857c9c006489e2d049d59"> 6699</a></span><span class="preprocessor">#define M33_TRCCONFIGR_COND_MSB    _u(10)</span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac1b767b28ef24a1e30799768f0f7e5e2"> 6700</a></span><span class="preprocessor">#define M33_TRCCONFIGR_COND_LSB    _u(5)</span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a18b6cac37c46f29597515e8e0ebd4a53"> 6701</a></span><span class="preprocessor">#define M33_TRCCONFIGR_COND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"> 6702</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"> 6703</span><span class="comment">// Field       : M33_TRCCONFIGR_CCI</span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"> 6704</span><span class="comment">// Description : Cycle counting in instruction trace</span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3293d7cf6827a2830f815d6342899cb7"> 6705</a></span><span class="preprocessor">#define M33_TRCCONFIGR_CCI_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5dfa6683237ca11f1209e94a983482f3"> 6706</a></span><span class="preprocessor">#define M33_TRCCONFIGR_CCI_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35007dec29c64d7e434bdd9a4ff44eb6"> 6707</a></span><span class="preprocessor">#define M33_TRCCONFIGR_CCI_MSB    _u(4)</span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a13aca323832e103a26758a317f977593"> 6708</a></span><span class="preprocessor">#define M33_TRCCONFIGR_CCI_LSB    _u(4)</span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8f112185545f8acea7d6f602554fd1a"> 6709</a></span><span class="preprocessor">#define M33_TRCCONFIGR_CCI_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"> 6710</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"> 6711</span><span class="comment">// Field       : M33_TRCCONFIGR_BB</span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span><span class="comment">// Description : Branch broadcast mode</span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a449d41319ca03d620bb64da5d67211"> 6713</a></span><span class="preprocessor">#define M33_TRCCONFIGR_BB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9f293732a7d32bc79506572b349ba106"> 6714</a></span><span class="preprocessor">#define M33_TRCCONFIGR_BB_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefe14fab38c1abf17023add96ef6b0ee"> 6715</a></span><span class="preprocessor">#define M33_TRCCONFIGR_BB_MSB    _u(3)</span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4885397ac53ddd2f2de14050881cf6b7"> 6716</a></span><span class="preprocessor">#define M33_TRCCONFIGR_BB_LSB    _u(3)</span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9184e0ed1bb91852ef193dd0c59e21c1"> 6717</a></span><span class="preprocessor">#define M33_TRCCONFIGR_BB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"> 6718</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"> 6719</span><span class="comment">// Register    : M33_TRCEVENTCTL0R</span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"> 6720</span><span class="comment">// Description : The TRCEVENTCTL0R controls the tracing of events in the trace</span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"> 6721</span><span class="comment">//               stream. The events also drive the ETM-Teal external outputs.</span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7c67c040a759f1d40c5f63fb4679aa0"> 6722</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_OFFSET _u(0x00041020)</span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a512d8405ad0769e990876d9f3312d756"> 6723</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_BITS   _u(0x00008787)</span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae1d60943dba4b8bad30b1fe57caf1d2"> 6724</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"> 6725</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"> 6726</span><span class="comment">// Field       : M33_TRCEVENTCTL0R_TYPE1</span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"> 6727</span><span class="comment">// Description : Selects the resource type for event 1</span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a92152339788c1849fd799e5c1a0c425f"> 6728</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_TYPE1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a421d2effa27bc23cedab49a94b16a920"> 6729</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_TYPE1_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89eed35f0d6b76280fdf9471cd269968"> 6730</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_TYPE1_MSB    _u(15)</span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7cc3668b9b5b81e29bb43d6ea675b1bf"> 6731</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_TYPE1_LSB    _u(15)</span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4797e913bf2f3ec891ffe094480f989"> 6732</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_TYPE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"> 6733</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"> 6734</span><span class="comment">// Field       : M33_TRCEVENTCTL0R_SEL1</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"> 6735</span><span class="comment">// Description : Selects the resource number, based on the value of TYPE1: When</span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"> 6736</span><span class="comment">//               TYPE1 is 0, selects a single selected resource from 0-15</span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span><span class="comment">//               defined by SEL1[2:0].  When TYPE1 is 1, selects a Boolean</span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"> 6738</span><span class="comment">//               combined resource pair from 0-7 defined by SEL1[2:0]</span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aedb29cbda85d08ac11f6a37a1fc53d18"> 6739</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_SEL1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aad3271e70097bba578a40d9696828da6"> 6740</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_SEL1_BITS   _u(0x00000700)</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4fba3426a4392b8fdcd9c1892885c088"> 6741</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_SEL1_MSB    _u(10)</span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af843245071cc4c420a0910deac495931"> 6742</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_SEL1_LSB    _u(8)</span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab8811478a7985d8f7cff9fdcae1cc79d"> 6743</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_SEL1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"> 6744</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"> 6745</span><span class="comment">// Field       : M33_TRCEVENTCTL0R_TYPE0</span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"> 6746</span><span class="comment">// Description : Selects the resource type for event 0</span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c736869d8553a5cd8f137cc39da44d7"> 6747</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_TYPE0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7f5fdfbd1c2fe784db129360888d8d2c"> 6748</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_TYPE0_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa43f67af75acd429f0cc7021483f8dea"> 6749</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_TYPE0_MSB    _u(7)</span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a520f4d10ae49f803ac6a58facee011b9"> 6750</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_TYPE0_LSB    _u(7)</span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac4dca7122d6e90fbd631b851b3083683"> 6751</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_TYPE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"> 6752</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"> 6753</span><span class="comment">// Field       : M33_TRCEVENTCTL0R_SEL0</span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"> 6754</span><span class="comment">// Description : Selects the resource number, based on the value of TYPE0: When</span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"> 6755</span><span class="comment">//               TYPE1 is 0, selects a single selected resource from 0-15</span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"> 6756</span><span class="comment">//               defined by SEL0[2:0].  When TYPE1 is 1, selects a Boolean</span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"> 6757</span><span class="comment">//               combined resource pair from 0-7 defined by SEL0[2:0]</span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a63041ce6b7f956a5bc85ca297d85e7af"> 6758</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_SEL0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7c6e4349a6bc738e09043f73e8b18b08"> 6759</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_SEL0_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9f0766de31918ce91e49de2cbffe8f7f"> 6760</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_SEL0_MSB    _u(2)</span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a97d4baea1df1110dbcec450788bda35d"> 6761</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_SEL0_LSB    _u(0)</span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa0af95d46cbdebd810c7973ad5b78b8"> 6762</a></span><span class="preprocessor">#define M33_TRCEVENTCTL0R_SEL0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"> 6763</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span><span class="comment">// Register    : M33_TRCEVENTCTL1R</span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"> 6765</span><span class="comment">// Description : The TRCEVENTCTL1R controls how the events selected by</span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"> 6766</span><span class="comment">//               TRCEVENTCTL0R behave</span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a67f1409fc447d783e0617a24e095d222"> 6767</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_OFFSET _u(0x00041024)</span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a291e1bf1bad8b3d645de01cc870e23"> 6768</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_BITS   _u(0x00001803)</span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac48945077452b7ba772e6c7df9c64054"> 6769</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"> 6770</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"> 6771</span><span class="comment">// Field       : M33_TRCEVENTCTL1R_LPOVERRIDE</span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"> 6772</span><span class="comment">// Description : Low power state behavior override</span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9561594219c2c550232b455fba080399"> 6773</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_LPOVERRIDE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a308e09634d2bccef9267dd471eadfa6a"> 6774</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_LPOVERRIDE_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad45ad901194598601e9220c5de6281fc"> 6775</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_LPOVERRIDE_MSB    _u(12)</span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89beba925ec6ef5a180fd52848d9beee"> 6776</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_LPOVERRIDE_LSB    _u(12)</span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ce7f0c58a3a51f3602e945c355b4a74"> 6777</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_LPOVERRIDE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"> 6778</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"> 6779</span><span class="comment">// Field       : M33_TRCEVENTCTL1R_ATB</span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"> 6780</span><span class="comment">// Description : ATB enabled</span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af87f6c02968fbc4d626a2de720f04fa0"> 6781</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_ATB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a56b4e480f73abea93b6c3528586eac03"> 6782</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_ATB_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a00a9d8b1634b880881c6a525875e11dc"> 6783</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_ATB_MSB    _u(11)</span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a48ab801412d5e219b66991622cd42224"> 6784</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_ATB_LSB    _u(11)</span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a34acad8d78121b7af14b7e983f2985fc"> 6785</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_ATB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"> 6786</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"> 6787</span><span class="comment">// Field       : M33_TRCEVENTCTL1R_INSTEN1</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span><span class="comment">// Description : One bit per event, to enable generation of an event element in</span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"> 6789</span><span class="comment">//               the instruction trace stream when the selected event occurs</span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a58d35204b83718956ab73c5787c3620b"> 6790</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_INSTEN1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3218e15ec874b3fa4207601567565266"> 6791</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_INSTEN1_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69ec747ce4f20935399aa764e6b168f3"> 6792</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_INSTEN1_MSB    _u(1)</span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a06fe5db3d1ab2bcbb1b32d8222089bfb"> 6793</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_INSTEN1_LSB    _u(1)</span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a143416e1810bb6bb40cf67bfa72682f9"> 6794</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_INSTEN1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"> 6795</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"> 6796</span><span class="comment">// Field       : M33_TRCEVENTCTL1R_INSTEN0</span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"> 6797</span><span class="comment">// Description : One bit per event, to enable generation of an event element in</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"> 6798</span><span class="comment">//               the instruction trace stream when the selected event occurs</span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a98f862db7a5a8c6cad8ceb6cd8f8b657"> 6799</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_INSTEN0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a612d67533f2eee808a48e3b697da649d"> 6800</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_INSTEN0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a557c7f42dd47ea7b288c651b1c9c4c71"> 6801</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_INSTEN0_MSB    _u(0)</span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae241f7a3410b052732212128441e9001"> 6802</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_INSTEN0_LSB    _u(0)</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a7eab1e9a874d9f026015ff654a816a"> 6803</a></span><span class="preprocessor">#define M33_TRCEVENTCTL1R_INSTEN0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"> 6804</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"> 6805</span><span class="comment">// Register    : M33_TRCSTALLCTLR</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"> 6806</span><span class="comment">// Description : The TRCSTALLCTLR enables ETM-Teal to stall the processor if the</span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"> 6807</span><span class="comment">//               ETM-Teal FIFO goes over the programmed level to minimize risk</span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"> 6808</span><span class="comment">//               of overflow</span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a987ac73ab60715c259965a19b4e8fcb4"> 6809</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_OFFSET _u(0x0004102c)</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a70bf375e6f60b080a9b1a97578a283"> 6810</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_BITS   _u(0x0000050c)</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5ab96b28b3890b7137739daf301db02"> 6811</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span><span class="comment">// Field       : M33_TRCSTALLCTLR_INSTPRIORITY</span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"> 6814</span><span class="comment">// Description : Reserved, RES0</span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaf4486ff8f90e98362994dfeb1f156b6"> 6815</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_INSTPRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ba9464cba6c45d398f06e0d8ba5c631"> 6816</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_INSTPRIORITY_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a13f42a7a5a724e8d438e0cf3aaa91535"> 6817</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_INSTPRIORITY_MSB    _u(10)</span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a22a73d3af0997df90b3319dde7445922"> 6818</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_INSTPRIORITY_LSB    _u(10)</span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af66e8e171b0035b65d336a7a72de770c"> 6819</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_INSTPRIORITY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"> 6820</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"> 6821</span><span class="comment">// Field       : M33_TRCSTALLCTLR_ISTALL</span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"> 6822</span><span class="comment">// Description : Stall processor based on instruction trace buffer space</span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e6e4b018f9c4c7fd29495bcf8bb325d"> 6823</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_ISTALL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6d13b85f284d4c16ae51c618545553a"> 6824</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_ISTALL_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c08479c13f93ba5792969381a38aebd"> 6825</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_ISTALL_MSB    _u(8)</span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6775a8b2b3d5adab9b9341d245eedc2b"> 6826</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_ISTALL_LSB    _u(8)</span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae04b5d44b79d3ccbe942136bb919c2b"> 6827</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_ISTALL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"> 6829</span><span class="comment">// Field       : M33_TRCSTALLCTLR_LEVEL</span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"> 6830</span><span class="comment">// Description : Threshold at which stalling becomes active. This provides four</span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"> 6831</span><span class="comment">//               levels. This level can be varied to optimize the level of</span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"> 6832</span><span class="comment">//               invasion caused by stalling, balanced against the risk of a</span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"> 6833</span><span class="comment">//               FIFO overflow</span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5d8cd2f24aee9b4ec550507c238833eb"> 6834</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_LEVEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab873801ac6c2ac095ad2013a1bf031e"> 6835</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_LEVEL_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14c7a318ae69f011ec1a369435c21499"> 6836</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_LEVEL_MSB    _u(3)</span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7cc91b1a53279022acf85cd881b21c4"> 6837</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_LEVEL_LSB    _u(2)</span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a96b1f129d1ce496b8783c0d3ef54ebf2"> 6838</a></span><span class="preprocessor">#define M33_TRCSTALLCTLR_LEVEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"> 6839</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"> 6840</span><span class="comment">// Register    : M33_TRCTSCTLR</span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"> 6841</span><span class="comment">// Description : The TRCTSCTLR controls the insertion of global timestamps into</span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"> 6842</span><span class="comment">//               the trace stream. A timestamp is always inserted into the</span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"> 6843</span><span class="comment">//               instruction trace stream</span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe4e47823341ee0dc749aba6a38a8496"> 6844</a></span><span class="preprocessor">#define M33_TRCTSCTLR_OFFSET _u(0x00041030)</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a364a99ee10cddfd40d8630e0828e44e4"> 6845</a></span><span class="preprocessor">#define M33_TRCTSCTLR_BITS   _u(0x00000083)</span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1ca7bd084f59feea1cb621b8775167c3"> 6846</a></span><span class="preprocessor">#define M33_TRCTSCTLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"> 6847</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"> 6848</span><span class="comment">// Field       : M33_TRCTSCTLR_TYPE0</span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"> 6849</span><span class="comment">// Description : Selects the resource type for event 0</span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3d47e22d64e2e74598bd32ba12bc97f3"> 6850</a></span><span class="preprocessor">#define M33_TRCTSCTLR_TYPE0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01e235a0047ac608b9c69c61999fb280"> 6851</a></span><span class="preprocessor">#define M33_TRCTSCTLR_TYPE0_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9c498c848f98eda0edc617bc08f9e64e"> 6852</a></span><span class="preprocessor">#define M33_TRCTSCTLR_TYPE0_MSB    _u(7)</span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a55df15846d689b489df7329df646f439"> 6853</a></span><span class="preprocessor">#define M33_TRCTSCTLR_TYPE0_LSB    _u(7)</span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c4a0cccf2775920384c37f9e08c8406"> 6854</a></span><span class="preprocessor">#define M33_TRCTSCTLR_TYPE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span><span class="comment">// Field       : M33_TRCTSCTLR_SEL0</span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"> 6857</span><span class="comment">// Description : Selects the resource number, based on the value of TYPE0: When</span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span><span class="comment">//               TYPE1 is 0, selects a single selected resource from 0-15</span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"> 6859</span><span class="comment">//               defined by SEL0[2:0].  When TYPE1 is 1, selects a Boolean</span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"> 6860</span><span class="comment">//               combined resource pair from 0-7 defined by SEL0[2:0]</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5bf38dd6f10f79f0de3465c6f632c2e3"> 6861</a></span><span class="preprocessor">#define M33_TRCTSCTLR_SEL0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a282a956e0ec2b431ec8753847f64b002"> 6862</a></span><span class="preprocessor">#define M33_TRCTSCTLR_SEL0_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e163068bd8d7c600d6a1adb94c75a26"> 6863</a></span><span class="preprocessor">#define M33_TRCTSCTLR_SEL0_MSB    _u(1)</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a78b9ca0d0f6352601b77158cb34bbd23"> 6864</a></span><span class="preprocessor">#define M33_TRCTSCTLR_SEL0_LSB    _u(0)</span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a115ea9e69470973cb5b3f5ffb19b0b22"> 6865</a></span><span class="preprocessor">#define M33_TRCTSCTLR_SEL0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"> 6866</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"> 6867</span><span class="comment">// Register    : M33_TRCSYNCPR</span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"> 6868</span><span class="comment">// Description : The TRCSYNCPR specifies the period of trace synchronization of</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"> 6869</span><span class="comment">//               the trace streams. TRCSYNCPR defines a number of bytes of trace</span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"> 6870</span><span class="comment">//               between requests for trace synchronization. This value is</span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span><span class="comment">//               always a power of two</span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a329ad486c8738420255ca31312fd0c0c"> 6872</a></span><span class="preprocessor">#define M33_TRCSYNCPR_OFFSET _u(0x00041034)</span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a015c69cf6b22fff8d9a3e543a2a5d2e9"> 6873</a></span><span class="preprocessor">#define M33_TRCSYNCPR_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a25d56e1d3ad07d4ad277e663606e98c7"> 6874</a></span><span class="preprocessor">#define M33_TRCSYNCPR_RESET  _u(0x0000000a)</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"> 6875</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span><span class="comment">// Field       : M33_TRCSYNCPR_PERIOD</span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"> 6877</span><span class="comment">// Description : Defines the number of bytes of trace between trace</span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"> 6878</span><span class="comment">//               synchronization requests as a total of the number of bytes</span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"> 6879</span><span class="comment">//               generated by the instruction stream. The number of bytes is 2N</span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"> 6880</span><span class="comment">//               where N is the value of this field: - A value of zero disables</span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span><span class="comment">//               these periodic trace synchronization requests, but does not</span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span><span class="comment">//               disable other trace synchronization requests.  - The minimum</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span><span class="comment">//               value that can be programmed, other than zero, is 8, providing</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span><span class="comment">//               a minimum trace synchronization period of 256 bytes.  - The</span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"> 6885</span><span class="comment">//               maximum value is 20, providing a maximum trace synchronization</span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"> 6886</span><span class="comment">//               period of 2^20 bytes</span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0bfd5f5259754c8ce51108338a2a9a7f"> 6887</a></span><span class="preprocessor">#define M33_TRCSYNCPR_PERIOD_RESET  _u(0x0a)</span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49b7594016538f812c1fdb7a3b735490"> 6888</a></span><span class="preprocessor">#define M33_TRCSYNCPR_PERIOD_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a13d3bbfcea1cd5b71b221e51682fac74"> 6889</a></span><span class="preprocessor">#define M33_TRCSYNCPR_PERIOD_MSB    _u(4)</span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a20e174c384bd82e8f7fb7e5afd66c2f0"> 6890</a></span><span class="preprocessor">#define M33_TRCSYNCPR_PERIOD_LSB    _u(0)</span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abd430af296090cfdc95341b129f66b67"> 6891</a></span><span class="preprocessor">#define M33_TRCSYNCPR_PERIOD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"> 6892</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"> 6893</span><span class="comment">// Register    : M33_TRCCCCTLR</span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"> 6894</span><span class="comment">// Description : The TRCCCCTLR sets the threshold value for instruction trace</span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"> 6895</span><span class="comment">//               cycle counting. The threshold represents the minimum interval</span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"> 6896</span><span class="comment">//               between cycle count trace packets</span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a19d03e13983471c57e9a1426a133b91c"> 6897</a></span><span class="preprocessor">#define M33_TRCCCCTLR_OFFSET _u(0x00041038)</span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77cc5a9d76ccba8878b0028cd9bbdee8"> 6898</a></span><span class="preprocessor">#define M33_TRCCCCTLR_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8594c8232cd63e3d00a1d261e54fa255"> 6899</a></span><span class="preprocessor">#define M33_TRCCCCTLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"> 6901</span><span class="comment">// Field       : M33_TRCCCCTLR_THRESHOLD</span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span><span class="comment">// Description : Instruction trace cycle count threshold</span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1ec3729be08a30a9032afb70f489eeae"> 6903</a></span><span class="preprocessor">#define M33_TRCCCCTLR_THRESHOLD_RESET  _u(0x000)</span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e669dfc9e42b6edc51e4ef460bbb482"> 6904</a></span><span class="preprocessor">#define M33_TRCCCCTLR_THRESHOLD_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f24361670112c124d7e3e590f785814"> 6905</a></span><span class="preprocessor">#define M33_TRCCCCTLR_THRESHOLD_MSB    _u(11)</span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d4565b21fafd1d777ed25c66912e9dd"> 6906</a></span><span class="preprocessor">#define M33_TRCCCCTLR_THRESHOLD_LSB    _u(0)</span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a162830c97d61a081650ba7723e00bf75"> 6907</a></span><span class="preprocessor">#define M33_TRCCCCTLR_THRESHOLD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"> 6908</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"> 6909</span><span class="comment">// Register    : M33_TRCVICTLR</span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"> 6910</span><span class="comment">// Description : The TRCVICTLR controls instruction trace filtering</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21e971188d2b73fa3206ca462966000a"> 6911</a></span><span class="preprocessor">#define M33_TRCVICTLR_OFFSET _u(0x00041080)</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b7c78da13c035e4582e98ccb8683ce6"> 6912</a></span><span class="preprocessor">#define M33_TRCVICTLR_BITS   _u(0x00090e83)</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a308aed00679b2ae669ec89869eb9f5"> 6913</a></span><span class="preprocessor">#define M33_TRCVICTLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span><span class="comment">// Field       : M33_TRCVICTLR_EXLEVEL_S3</span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span><span class="comment">// Description : In Secure state, each bit controls whether instruction tracing</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"> 6917</span><span class="comment">//               is enabled for the corresponding exception level</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0b90ecc630c2d75ee21f0c76ffe477e"> 6918</a></span><span class="preprocessor">#define M33_TRCVICTLR_EXLEVEL_S3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a93ac805a4e337811f24e64a7a000bc25"> 6919</a></span><span class="preprocessor">#define M33_TRCVICTLR_EXLEVEL_S3_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1cfa4d5198b4effb41afffcc7f578d38"> 6920</a></span><span class="preprocessor">#define M33_TRCVICTLR_EXLEVEL_S3_MSB    _u(19)</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae6fec23e0da6492470209c84a17ee7bb"> 6921</a></span><span class="preprocessor">#define M33_TRCVICTLR_EXLEVEL_S3_LSB    _u(19)</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0579cb6b5b48a42fa5859a4e2efbdec8"> 6922</a></span><span class="preprocessor">#define M33_TRCVICTLR_EXLEVEL_S3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"> 6923</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"> 6924</span><span class="comment">// Field       : M33_TRCVICTLR_EXLEVEL_S0</span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"> 6925</span><span class="comment">// Description : In Secure state, each bit controls whether instruction tracing</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"> 6926</span><span class="comment">//               is enabled for the corresponding exception level</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3080f7143574136a377f278576d5cbda"> 6927</a></span><span class="preprocessor">#define M33_TRCVICTLR_EXLEVEL_S0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3fe27c34644c7569781a5caf28f68eeb"> 6928</a></span><span class="preprocessor">#define M33_TRCVICTLR_EXLEVEL_S0_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66549f0988e6f06a1146dfaeefd9f714"> 6929</a></span><span class="preprocessor">#define M33_TRCVICTLR_EXLEVEL_S0_MSB    _u(16)</span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69baed9d7a2cf3639842d6b815ab838e"> 6930</a></span><span class="preprocessor">#define M33_TRCVICTLR_EXLEVEL_S0_LSB    _u(16)</span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a600c51b2f0205bb5e0cbd0633da70771"> 6931</a></span><span class="preprocessor">#define M33_TRCVICTLR_EXLEVEL_S0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"> 6933</span><span class="comment">// Field       : M33_TRCVICTLR_TRCERR</span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span><span class="comment">// Description : Selects whether a system error exception must always be traced</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f73fa904691bfd68d61ed87fc3d855f"> 6935</a></span><span class="preprocessor">#define M33_TRCVICTLR_TRCERR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b6420fb0cd3bb62d550178a1a34297a"> 6936</a></span><span class="preprocessor">#define M33_TRCVICTLR_TRCERR_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24b894b5452929a256e165120782d442"> 6937</a></span><span class="preprocessor">#define M33_TRCVICTLR_TRCERR_MSB    _u(11)</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad8306f35b46cfea8c50f7fc3359987c7"> 6938</a></span><span class="preprocessor">#define M33_TRCVICTLR_TRCERR_LSB    _u(11)</span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae699831e097bdc726bfc68ebbda83cca"> 6939</a></span><span class="preprocessor">#define M33_TRCVICTLR_TRCERR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"> 6941</span><span class="comment">// Field       : M33_TRCVICTLR_TRCRESET</span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"> 6942</span><span class="comment">// Description : Selects whether a reset exception must always be traced</span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4459af785b9a7eeceb84975e62819ad3"> 6943</a></span><span class="preprocessor">#define M33_TRCVICTLR_TRCRESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae7a6dd804c91d7d57dd6f4e23761f06f"> 6944</a></span><span class="preprocessor">#define M33_TRCVICTLR_TRCRESET_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa01af99506f17ecbc2f88af97eb993f9"> 6945</a></span><span class="preprocessor">#define M33_TRCVICTLR_TRCRESET_MSB    _u(10)</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e4511b0da84180e7b4b1122fd686eaa"> 6946</a></span><span class="preprocessor">#define M33_TRCVICTLR_TRCRESET_LSB    _u(10)</span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afdbb4900f03d370027591fae457bbffc"> 6947</a></span><span class="preprocessor">#define M33_TRCVICTLR_TRCRESET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"> 6948</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"> 6949</span><span class="comment">// Field       : M33_TRCVICTLR_SSSTATUS</span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"> 6950</span><span class="comment">// Description : Indicates the current status of the start/stop logic</span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8373fba05003d543a1f26199669745c8"> 6951</a></span><span class="preprocessor">#define M33_TRCVICTLR_SSSTATUS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a360ed0ad6943c096013e431f186a50a2"> 6952</a></span><span class="preprocessor">#define M33_TRCVICTLR_SSSTATUS_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab8e7ffecf45af77e83cd044e1c1e9faa"> 6953</a></span><span class="preprocessor">#define M33_TRCVICTLR_SSSTATUS_MSB    _u(9)</span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5ccd46303b9ba5ed5264907b47d20282"> 6954</a></span><span class="preprocessor">#define M33_TRCVICTLR_SSSTATUS_LSB    _u(9)</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acbfb8f194e24c825531bf62db4747934"> 6955</a></span><span class="preprocessor">#define M33_TRCVICTLR_SSSTATUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"> 6956</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"> 6957</span><span class="comment">// Field       : M33_TRCVICTLR_TYPE0</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"> 6958</span><span class="comment">// Description : Selects the resource type for event 0</span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acbe4363d99a485edfc40cae8912a0af0"> 6959</a></span><span class="preprocessor">#define M33_TRCVICTLR_TYPE0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a720d6146d7c0988e2a18361eb8ed2337"> 6960</a></span><span class="preprocessor">#define M33_TRCVICTLR_TYPE0_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8919c6cfaad5d71bf89fc8c37b7b40d0"> 6961</a></span><span class="preprocessor">#define M33_TRCVICTLR_TYPE0_MSB    _u(7)</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e43239e1f0b4395c6bd66c66474463b"> 6962</a></span><span class="preprocessor">#define M33_TRCVICTLR_TYPE0_LSB    _u(7)</span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4974ce8e380acf35717b1e1058ae21d"> 6963</a></span><span class="preprocessor">#define M33_TRCVICTLR_TYPE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"> 6964</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"> 6965</span><span class="comment">// Field       : M33_TRCVICTLR_SEL0</span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"> 6966</span><span class="comment">// Description : Selects the resource number, based on the value of TYPE0: When</span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"> 6967</span><span class="comment">//               TYPE1 is 0, selects a single selected resource from 0-15</span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"> 6968</span><span class="comment">//               defined by SEL0[2:0].  When TYPE1 is 1, selects a Boolean</span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"> 6969</span><span class="comment">//               combined resource pair from 0-7 defined by SEL0[2:0]</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73d6d770dcf970cac65645a5ff10b8b6"> 6970</a></span><span class="preprocessor">#define M33_TRCVICTLR_SEL0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abfb4bd4b70a5287f81711bd01b0ddbe3"> 6971</a></span><span class="preprocessor">#define M33_TRCVICTLR_SEL0_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a350de17464d1cc875538ab91d7089ef2"> 6972</a></span><span class="preprocessor">#define M33_TRCVICTLR_SEL0_MSB    _u(1)</span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68ecb4cd3f5c6ac26a689fa0b853a6b5"> 6973</a></span><span class="preprocessor">#define M33_TRCVICTLR_SEL0_LSB    _u(0)</span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a893766c8bfb4e8fe71fd865019846c49"> 6974</a></span><span class="preprocessor">#define M33_TRCVICTLR_SEL0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"> 6976</span><span class="comment">// Register    : M33_TRCCNTRLDVR0</span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span><span class="comment">// Description : The TRCCNTRLDVR defines the reload value for the reduced</span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span><span class="comment">//               function counter</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc93ecfc941469ea41650ae455e4c71b"> 6979</a></span><span class="preprocessor">#define M33_TRCCNTRLDVR0_OFFSET _u(0x00041140)</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefe92d959e35a9b1b9d380feb5dd9251"> 6980</a></span><span class="preprocessor">#define M33_TRCCNTRLDVR0_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7db234ee1859b7eba3f674bbbc57cd08"> 6981</a></span><span class="preprocessor">#define M33_TRCCNTRLDVR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"> 6982</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"> 6983</span><span class="comment">// Field       : M33_TRCCNTRLDVR0_VALUE</span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"> 6984</span><span class="comment">// Description : Defines the reload value for the counter. This value is loaded</span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"> 6985</span><span class="comment">//               into the counter each time the reload event occurs</span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f1e777989166faba93a6a538fee6100"> 6986</a></span><span class="preprocessor">#define M33_TRCCNTRLDVR0_VALUE_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a5782c1854bd84d35b9a5aefd956df4"> 6987</a></span><span class="preprocessor">#define M33_TRCCNTRLDVR0_VALUE_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad6e40046494a303e3d516069ab83409a"> 6988</a></span><span class="preprocessor">#define M33_TRCCNTRLDVR0_VALUE_MSB    _u(15)</span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9747958e285135eee5ed1f87658bfe3"> 6989</a></span><span class="preprocessor">#define M33_TRCCNTRLDVR0_VALUE_LSB    _u(0)</span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6eb2f2293eae72de8779643117f2e599"> 6990</a></span><span class="preprocessor">#define M33_TRCCNTRLDVR0_VALUE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"> 6991</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"> 6992</span><span class="comment">// Register    : M33_TRCIDR8</span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"> 6993</span><span class="comment">// Description : TRCIDR8</span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6ad62c9a0c937e6a130e67a52c29a2e"> 6994</a></span><span class="preprocessor">#define M33_TRCIDR8_OFFSET _u(0x00041180)</span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b3df9b73efbfccdc2ea1390446a51ee"> 6995</a></span><span class="preprocessor">#define M33_TRCIDR8_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6208c33e2f5811ebba483824e9fe1a70"> 6996</a></span><span class="preprocessor">#define M33_TRCIDR8_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"> 6997</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"> 6998</span><span class="comment">// Field       : M33_TRCIDR8_MAXSPEC</span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"> 6999</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a186963d392248026c71895598d32e9e2"> 7000</a></span><span class="preprocessor">#define M33_TRCIDR8_MAXSPEC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab54950db3058b675632b47f072cca7a4"> 7001</a></span><span class="preprocessor">#define M33_TRCIDR8_MAXSPEC_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77be3700274b7eb1e75c44a39ebbedb8"> 7002</a></span><span class="preprocessor">#define M33_TRCIDR8_MAXSPEC_MSB    _u(31)</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1727a0d24ef1a355f739cc945737f0ac"> 7003</a></span><span class="preprocessor">#define M33_TRCIDR8_MAXSPEC_LSB    _u(0)</span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a28d3875521eb83c2a48630df8ab7a096"> 7004</a></span><span class="preprocessor">#define M33_TRCIDR8_MAXSPEC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"> 7005</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"> 7006</span><span class="comment">// Register    : M33_TRCIDR9</span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"> 7007</span><span class="comment">// Description : TRCIDR9</span></div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ea11a55da1413e785b30a139fbf8b1a"> 7008</a></span><span class="preprocessor">#define M33_TRCIDR9_OFFSET _u(0x00041184)</span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0921d37f9821ed68bc3a75bd0f88124e"> 7009</a></span><span class="preprocessor">#define M33_TRCIDR9_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7244acdbc4f95d44ac3daae9de083824"> 7010</a></span><span class="preprocessor">#define M33_TRCIDR9_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"> 7011</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"> 7012</span><span class="comment">// Field       : M33_TRCIDR9_NUMP0KEY</span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"> 7013</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4918e7a4f0cbbef21fa1ad6a5ed368ce"> 7014</a></span><span class="preprocessor">#define M33_TRCIDR9_NUMP0KEY_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa7ff291b2f9997ba849b7fb048b44bcb"> 7015</a></span><span class="preprocessor">#define M33_TRCIDR9_NUMP0KEY_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adbbe3edd07abf3a27098a82d1942dcc4"> 7016</a></span><span class="preprocessor">#define M33_TRCIDR9_NUMP0KEY_MSB    _u(31)</span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c1ba3eea90e7772a81cbd144efa6a1e"> 7017</a></span><span class="preprocessor">#define M33_TRCIDR9_NUMP0KEY_LSB    _u(0)</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6a36f9bf5eaa98069178764667117252"> 7018</a></span><span class="preprocessor">#define M33_TRCIDR9_NUMP0KEY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"> 7019</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"> 7020</span><span class="comment">// Register    : M33_TRCIDR10</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"> 7021</span><span class="comment">// Description : TRCIDR10</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b0173a7a4e18208723b8f71db3313ed"> 7022</a></span><span class="preprocessor">#define M33_TRCIDR10_OFFSET _u(0x00041188)</span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae5c709c562ab439cd9f0a07eff9c848"> 7023</a></span><span class="preprocessor">#define M33_TRCIDR10_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7cb9869cd6e0063f565bba251430a526"> 7024</a></span><span class="preprocessor">#define M33_TRCIDR10_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"> 7025</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"> 7026</span><span class="comment">// Field       : M33_TRCIDR10_NUMP1KEY</span></div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"> 7027</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89a471e44e50e934b8457d0d1430f4af"> 7028</a></span><span class="preprocessor">#define M33_TRCIDR10_NUMP1KEY_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a856fd958756a5790d50e3cd3c88bc0e3"> 7029</a></span><span class="preprocessor">#define M33_TRCIDR10_NUMP1KEY_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a7e4118511d9bb77dc2b2573e454f6d"> 7030</a></span><span class="preprocessor">#define M33_TRCIDR10_NUMP1KEY_MSB    _u(31)</span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a403712448dbbe43d14680ecdc6edf534"> 7031</a></span><span class="preprocessor">#define M33_TRCIDR10_NUMP1KEY_LSB    _u(0)</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6278ddea8f574c333a7b2fdfb92473a4"> 7032</a></span><span class="preprocessor">#define M33_TRCIDR10_NUMP1KEY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"> 7033</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"> 7034</span><span class="comment">// Register    : M33_TRCIDR11</span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"> 7035</span><span class="comment">// Description : TRCIDR11</span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c0a9a9bd39238a71170dbba034191eb"> 7036</a></span><span class="preprocessor">#define M33_TRCIDR11_OFFSET _u(0x0004118c)</span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae98a93a15568be322388a926e1d5a838"> 7037</a></span><span class="preprocessor">#define M33_TRCIDR11_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af472c24a04787ee5190387364d5398cf"> 7038</a></span><span class="preprocessor">#define M33_TRCIDR11_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"> 7039</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"> 7040</span><span class="comment">// Field       : M33_TRCIDR11_NUMP1SPC</span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"> 7041</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac638653756b8562d7e47b60513194636"> 7042</a></span><span class="preprocessor">#define M33_TRCIDR11_NUMP1SPC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e30089ba7f175baaf83fbdc8c4c8579"> 7043</a></span><span class="preprocessor">#define M33_TRCIDR11_NUMP1SPC_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a63e8aebeba9b20124e2ffbf0db480a11"> 7044</a></span><span class="preprocessor">#define M33_TRCIDR11_NUMP1SPC_MSB    _u(31)</span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a780d4473905e5702b801bce0ba03217c"> 7045</a></span><span class="preprocessor">#define M33_TRCIDR11_NUMP1SPC_LSB    _u(0)</span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2c69d9ef94a451e8c106e1e5452b3e9b"> 7046</a></span><span class="preprocessor">#define M33_TRCIDR11_NUMP1SPC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"> 7047</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"> 7048</span><span class="comment">// Register    : M33_TRCIDR12</span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"> 7049</span><span class="comment">// Description : TRCIDR12</span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6700a3322558844eb7fe419acb39effa"> 7050</a></span><span class="preprocessor">#define M33_TRCIDR12_OFFSET _u(0x00041190)</span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a87cc12ae0bc28c3b91b6001291be22"> 7051</a></span><span class="preprocessor">#define M33_TRCIDR12_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1aeceea4e6c4566668f7376b3a81fad3"> 7052</a></span><span class="preprocessor">#define M33_TRCIDR12_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"> 7053</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"> 7054</span><span class="comment">// Field       : M33_TRCIDR12_NUMCONDKEY</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01542bb1a02c37118ed0a1218d48952c"> 7056</a></span><span class="preprocessor">#define M33_TRCIDR12_NUMCONDKEY_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad18863fc9366f3d4d582072947b26173"> 7057</a></span><span class="preprocessor">#define M33_TRCIDR12_NUMCONDKEY_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad0f6f47bd886feeb59694a02947147b9"> 7058</a></span><span class="preprocessor">#define M33_TRCIDR12_NUMCONDKEY_MSB    _u(31)</span></div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac510aa705f86813997ab8ad6b950f215"> 7059</a></span><span class="preprocessor">#define M33_TRCIDR12_NUMCONDKEY_LSB    _u(0)</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abf9d7e6a223bd4526557dd14c09e77fd"> 7060</a></span><span class="preprocessor">#define M33_TRCIDR12_NUMCONDKEY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span><span class="comment">// Register    : M33_TRCIDR13</span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"> 7063</span><span class="comment">// Description : TRCIDR13</span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abdaca0e6952dfb6c5c66a37f5e543217"> 7064</a></span><span class="preprocessor">#define M33_TRCIDR13_OFFSET _u(0x00041194)</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa61bf460bd1a60457fbea9cbd7ee5bc5"> 7065</a></span><span class="preprocessor">#define M33_TRCIDR13_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af774e28d77d9807a0ef96899c44dfa19"> 7066</a></span><span class="preprocessor">#define M33_TRCIDR13_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"> 7067</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"> 7068</span><span class="comment">// Field       : M33_TRCIDR13_NUMCONDSPC</span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"> 7069</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7f7885af68ec443ac9ff1d49543d3370"> 7070</a></span><span class="preprocessor">#define M33_TRCIDR13_NUMCONDSPC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0faca0a5e1e1605fd6b9e9aea026f612"> 7071</a></span><span class="preprocessor">#define M33_TRCIDR13_NUMCONDSPC_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad871b70b61ea07654d433b4e9c887168"> 7072</a></span><span class="preprocessor">#define M33_TRCIDR13_NUMCONDSPC_MSB    _u(31)</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab56c50e00faa08af03bbd34d7058c401"> 7073</a></span><span class="preprocessor">#define M33_TRCIDR13_NUMCONDSPC_LSB    _u(0)</span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9456584dd274844f1fc813fce803e664"> 7074</a></span><span class="preprocessor">#define M33_TRCIDR13_NUMCONDSPC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"> 7075</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"> 7076</span><span class="comment">// Register    : M33_TRCIMSPEC</span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"> 7077</span><span class="comment">// Description : The TRCIMSPEC shows the presence of any IMPLEMENTATION SPECIFIC</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"> 7078</span><span class="comment">//               features, and enables any features that are provided</span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeeaa5b6cbc09ecd18b88788ffc148b0f"> 7079</a></span><span class="preprocessor">#define M33_TRCIMSPEC_OFFSET _u(0x000411c0)</span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3cc00793392763208f873bed02379e7a"> 7080</a></span><span class="preprocessor">#define M33_TRCIMSPEC_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73dd77029c57a883d9013cfcffce383d"> 7081</a></span><span class="preprocessor">#define M33_TRCIMSPEC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"> 7082</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span><span class="comment">// Field       : M33_TRCIMSPEC_SUPPORT</span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"> 7084</span><span class="comment">// Description : Reserved, RES0</span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad525d146823c44f58378e3a2814bebd0"> 7085</a></span><span class="preprocessor">#define M33_TRCIMSPEC_SUPPORT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47c6d08cd0c6d3bad44aaf5180810274"> 7086</a></span><span class="preprocessor">#define M33_TRCIMSPEC_SUPPORT_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9fedfeb66a99b7decb479651e2f7e20e"> 7087</a></span><span class="preprocessor">#define M33_TRCIMSPEC_SUPPORT_MSB    _u(3)</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a64dba61e068cf61362fc785ef885a678"> 7088</a></span><span class="preprocessor">#define M33_TRCIMSPEC_SUPPORT_LSB    _u(0)</span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2be5854c73f17d3c8e9db0189676eba8"> 7089</a></span><span class="preprocessor">#define M33_TRCIMSPEC_SUPPORT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"> 7090</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"> 7091</span><span class="comment">// Register    : M33_TRCIDR0</span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"> 7092</span><span class="comment">// Description : TRCIDR0</span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a42e07555c1a4d292ca95a42363d646a3"> 7093</a></span><span class="preprocessor">#define M33_TRCIDR0_OFFSET _u(0x000411e0)</span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4211f28387d955ec98f5d71d250e05c5"> 7094</a></span><span class="preprocessor">#define M33_TRCIDR0_BITS   _u(0x3f03feff)</span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91bdfbee4ca19573f4b652fdc27c0a8a"> 7095</a></span><span class="preprocessor">#define M33_TRCIDR0_RESET  _u(0x280006e1)</span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"> 7096</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"> 7097</span><span class="comment">// Field       : M33_TRCIDR0_COMMOPT</span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"> 7098</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9ae2873951b4d9d7dc72f9b195461ca0"> 7099</a></span><span class="preprocessor">#define M33_TRCIDR0_COMMOPT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac48a550a60f66a7ac935d7d2ed24726a"> 7100</a></span><span class="preprocessor">#define M33_TRCIDR0_COMMOPT_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac06d0063321abeb0a00e6b2613a8716c"> 7101</a></span><span class="preprocessor">#define M33_TRCIDR0_COMMOPT_MSB    _u(29)</span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afe751917dead88d78c9bf40ed4e9c293"> 7102</a></span><span class="preprocessor">#define M33_TRCIDR0_COMMOPT_LSB    _u(29)</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad486ec5709ea3357c6e273aa437541cc"> 7103</a></span><span class="preprocessor">#define M33_TRCIDR0_COMMOPT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"> 7104</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"> 7105</span><span class="comment">// Field       : M33_TRCIDR0_TSSIZE</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"> 7106</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1a893d148352fff7967381fcc922314b"> 7107</a></span><span class="preprocessor">#define M33_TRCIDR0_TSSIZE_RESET  _u(0x08)</span></div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7877655ed667d7b9eb3052a44737d8b7"> 7108</a></span><span class="preprocessor">#define M33_TRCIDR0_TSSIZE_BITS   _u(0x1f000000)</span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a872327621774e116f1cfeb2f3d602b08"> 7109</a></span><span class="preprocessor">#define M33_TRCIDR0_TSSIZE_MSB    _u(28)</span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad198b71efa855f8ae416ae240c7e5a41"> 7110</a></span><span class="preprocessor">#define M33_TRCIDR0_TSSIZE_LSB    _u(24)</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb50abb720a1f2cad17409ff1433927f"> 7111</a></span><span class="preprocessor">#define M33_TRCIDR0_TSSIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"> 7112</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"> 7113</span><span class="comment">// Field       : M33_TRCIDR0_TRCEXDATA</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"> 7114</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abbb5e8d7e658f212cc8996f86966ca74"> 7115</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCEXDATA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a12da159ac14f338fab850a43875f7bdc"> 7116</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCEXDATA_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ac4c727b2f9ad9c6648cd5c5d1daaf1"> 7117</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCEXDATA_MSB    _u(17)</span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6e52c801fa619dab7c854b5ab94431a"> 7118</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCEXDATA_LSB    _u(17)</span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a0e1e60eca1565cad6caee469664d9f"> 7119</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCEXDATA_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"> 7120</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"> 7121</span><span class="comment">// Field       : M33_TRCIDR0_QSUPP</span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"> 7122</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acd4e45e398a492867a7d4380838e3971"> 7123</a></span><span class="preprocessor">#define M33_TRCIDR0_QSUPP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adec3ec8b7dca6eb21c9df0af87ff8131"> 7124</a></span><span class="preprocessor">#define M33_TRCIDR0_QSUPP_BITS   _u(0x00018000)</span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5781955a6487dcd3b4da53095c8a3ae6"> 7125</a></span><span class="preprocessor">#define M33_TRCIDR0_QSUPP_MSB    _u(16)</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefe6a9c48905e2a228c02e9eaec13a40"> 7126</a></span><span class="preprocessor">#define M33_TRCIDR0_QSUPP_LSB    _u(15)</span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6a86e9ac68bcea1b8580f23cad93bee4"> 7127</a></span><span class="preprocessor">#define M33_TRCIDR0_QSUPP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"> 7128</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"> 7129</span><span class="comment">// Field       : M33_TRCIDR0_QFILT</span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"> 7130</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7b09321f7f6d0a076cd06e3c969fabe3"> 7131</a></span><span class="preprocessor">#define M33_TRCIDR0_QFILT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49a9ff8e169b40b336929649241cdf9d"> 7132</a></span><span class="preprocessor">#define M33_TRCIDR0_QFILT_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a34101bbcf0436076f9f7412ac4c8de14"> 7133</a></span><span class="preprocessor">#define M33_TRCIDR0_QFILT_MSB    _u(14)</span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac1f736f532aa3ec678b4311661002764"> 7134</a></span><span class="preprocessor">#define M33_TRCIDR0_QFILT_LSB    _u(14)</span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a82ca07402024bbf1d294d51ee8ae0b37"> 7135</a></span><span class="preprocessor">#define M33_TRCIDR0_QFILT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"> 7136</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"> 7137</span><span class="comment">// Field       : M33_TRCIDR0_CONDTYPE</span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"> 7138</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa18350cd3312db68fd9b03307f93850b"> 7139</a></span><span class="preprocessor">#define M33_TRCIDR0_CONDTYPE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa32c8c0e643d552b952aaef7359c1fd9"> 7140</a></span><span class="preprocessor">#define M33_TRCIDR0_CONDTYPE_BITS   _u(0x00003000)</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0d9f8a13bc07ec35240844d2d012558"> 7141</a></span><span class="preprocessor">#define M33_TRCIDR0_CONDTYPE_MSB    _u(13)</span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a867d8b9a3e28166d20ecfa0dace38263"> 7142</a></span><span class="preprocessor">#define M33_TRCIDR0_CONDTYPE_LSB    _u(12)</span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7724eb5f6bb24607bb7bb53930385c7d"> 7143</a></span><span class="preprocessor">#define M33_TRCIDR0_CONDTYPE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"> 7144</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"> 7145</span><span class="comment">// Field       : M33_TRCIDR0_NUMEVENT</span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"> 7146</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7fe8f85cc4afa532095131872a14a4d"> 7147</a></span><span class="preprocessor">#define M33_TRCIDR0_NUMEVENT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af071bb1078d8dd56a4d9712629b9d1e8"> 7148</a></span><span class="preprocessor">#define M33_TRCIDR0_NUMEVENT_BITS   _u(0x00000c00)</span></div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09f95bab4858da616f7d1a3fa9201c29"> 7149</a></span><span class="preprocessor">#define M33_TRCIDR0_NUMEVENT_MSB    _u(11)</span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefb0fdf785f763010b48289302d1b6da"> 7150</a></span><span class="preprocessor">#define M33_TRCIDR0_NUMEVENT_LSB    _u(10)</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04184db0284e17c4cf50e9fe22d74df6"> 7151</a></span><span class="preprocessor">#define M33_TRCIDR0_NUMEVENT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"> 7152</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"> 7153</span><span class="comment">// Field       : M33_TRCIDR0_RETSTACK</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"> 7154</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae57ac86b391186d26760a8730345767"> 7155</a></span><span class="preprocessor">#define M33_TRCIDR0_RETSTACK_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a181bfb632ed993053ca057e967f3179d"> 7156</a></span><span class="preprocessor">#define M33_TRCIDR0_RETSTACK_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1bd9aeddabfb3c59b0098bf4b189c834"> 7157</a></span><span class="preprocessor">#define M33_TRCIDR0_RETSTACK_MSB    _u(9)</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95fa0f47bed7109d74e1a787bce748bd"> 7158</a></span><span class="preprocessor">#define M33_TRCIDR0_RETSTACK_LSB    _u(9)</span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77403b79568e081a0f9a997f574c9f78"> 7159</a></span><span class="preprocessor">#define M33_TRCIDR0_RETSTACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"> 7160</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"> 7161</span><span class="comment">// Field       : M33_TRCIDR0_TRCCCI</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"> 7162</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3be1677895b076e6191b3aba4d8b27b3"> 7163</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCCCI_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c62a92bacc0d3442fb33a89a2ad79d0"> 7164</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCCCI_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7fe2693d690a6f07f0eeb0f0f7b6726d"> 7165</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCCCI_MSB    _u(7)</span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7f30a0ee1896eee4c429c0eaf3f5be4f"> 7166</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCCCI_LSB    _u(7)</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1de8ca71a678032b31534ac0d76248d7"> 7167</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCCCI_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"> 7168</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"> 7169</span><span class="comment">// Field       : M33_TRCIDR0_TRCCOND</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"> 7170</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a241ad6858a952a1bab43304cfe1873af"> 7171</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCCOND_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa907f1d6a3372eb8e186c6b1a6616690"> 7172</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCCOND_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abd5bb6d314535037c7cb2975515e2921"> 7173</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCCOND_MSB    _u(6)</span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab1e189ea3b997a590a4658ba7d2f703e"> 7174</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCCOND_LSB    _u(6)</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d9b1e2a46b066503b39d6c016c5ffa0"> 7175</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCCOND_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"> 7176</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"> 7177</span><span class="comment">// Field       : M33_TRCIDR0_TRCBB</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"> 7178</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af787443bd8e4c3e43015b527a3431146"> 7179</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCBB_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd2ef88ffbeaaf4119f756e19458be6f"> 7180</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCBB_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04cb6fb1064b5fbd1379cc3a6a2eb37f"> 7181</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCBB_MSB    _u(5)</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a26565787f0f0d293575c6359431f47a5"> 7182</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCBB_LSB    _u(5)</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3e294a13247f5b63ba758c847e6f10e8"> 7183</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCBB_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"> 7184</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"> 7185</span><span class="comment">// Field       : M33_TRCIDR0_TRCDATA</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"> 7186</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeafc2ff49a6467ac323c055a969b20dd"> 7187</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCDATA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73e16a32a1c3fa93fa0a1eade909ba97"> 7188</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCDATA_BITS   _u(0x00000018)</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ac364bae14d7a67ecc69ecd9ac9a0c5"> 7189</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCDATA_MSB    _u(4)</span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a089aff74b3d480fceb0d71a482b1cf"> 7190</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCDATA_LSB    _u(3)</span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a4aa3cabbe8eb28c118fd2b34e600f8"> 7191</a></span><span class="preprocessor">#define M33_TRCIDR0_TRCDATA_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"> 7192</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"> 7193</span><span class="comment">// Field       : M33_TRCIDR0_INSTP0</span></div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"> 7194</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a346739d44588808f51dbd5730f85f184"> 7195</a></span><span class="preprocessor">#define M33_TRCIDR0_INSTP0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae90d9ab1d9feea97ef30ebc3a515fe2a"> 7196</a></span><span class="preprocessor">#define M33_TRCIDR0_INSTP0_BITS   _u(0x00000006)</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac888bbf9f1c7b7d4ce19455f860f7fab"> 7197</a></span><span class="preprocessor">#define M33_TRCIDR0_INSTP0_MSB    _u(2)</span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4874d20ad2c7c2f165b394c2a786689d"> 7198</a></span><span class="preprocessor">#define M33_TRCIDR0_INSTP0_LSB    _u(1)</span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1397dffc7d3d653f36ba96a2bffc8171"> 7199</a></span><span class="preprocessor">#define M33_TRCIDR0_INSTP0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"> 7200</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"> 7201</span><span class="comment">// Field       : M33_TRCIDR0_RES1</span></div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"> 7202</span><span class="comment">// Description : Reserved, RES1</span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f64e51a99146111243c6067cde1a181"> 7203</a></span><span class="preprocessor">#define M33_TRCIDR0_RES1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6493e6e2a8c00e25d9cc512f7c9d3f7"> 7204</a></span><span class="preprocessor">#define M33_TRCIDR0_RES1_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7bf9e07b09852b806c6b7e82b2a54fc1"> 7205</a></span><span class="preprocessor">#define M33_TRCIDR0_RES1_MSB    _u(0)</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a62102c98692340935e672c9855f2dba8"> 7206</a></span><span class="preprocessor">#define M33_TRCIDR0_RES1_LSB    _u(0)</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0cdcbbd06209ed4da05cc70bd08bbb22"> 7207</a></span><span class="preprocessor">#define M33_TRCIDR0_RES1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"> 7208</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"> 7209</span><span class="comment">// Register    : M33_TRCIDR1</span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"> 7210</span><span class="comment">// Description : TRCIDR1</span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a26ca1763a19f5be2918516250fd2ab59"> 7211</a></span><span class="preprocessor">#define M33_TRCIDR1_OFFSET _u(0x000411e4)</span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae1fea717c2ac373c9d50cb00f01b6f88"> 7212</a></span><span class="preprocessor">#define M33_TRCIDR1_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a181755639aee6991ed6dcd9a63454e65"> 7213</a></span><span class="preprocessor">#define M33_TRCIDR1_RESET  _u(0x4100f421)</span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"> 7214</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"> 7215</span><span class="comment">// Field       : M33_TRCIDR1_DESIGNER</span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"> 7216</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8485e00804db36c116ea9d34238bdae1"> 7217</a></span><span class="preprocessor">#define M33_TRCIDR1_DESIGNER_RESET  _u(0x41)</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afb5f8327349e149297de520d09a007bf"> 7218</a></span><span class="preprocessor">#define M33_TRCIDR1_DESIGNER_BITS   _u(0xff000000)</span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a32734ff21885d987ada1b982107f86ab"> 7219</a></span><span class="preprocessor">#define M33_TRCIDR1_DESIGNER_MSB    _u(31)</span></div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2450282b9c070b0153c46067acadb6fe"> 7220</a></span><span class="preprocessor">#define M33_TRCIDR1_DESIGNER_LSB    _u(24)</span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a73d7d7d0e1a579af140049f2be1846"> 7221</a></span><span class="preprocessor">#define M33_TRCIDR1_DESIGNER_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"> 7222</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"> 7223</span><span class="comment">// Field       : M33_TRCIDR1_RES1</span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"> 7224</span><span class="comment">// Description : Reserved, RES1</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ab6bb9afc377b0f5cd5d3fc96b1c119"> 7225</a></span><span class="preprocessor">#define M33_TRCIDR1_RES1_RESET  _u(0xf)</span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10452856bede5cd9b19fa2c16bc209ae"> 7226</a></span><span class="preprocessor">#define M33_TRCIDR1_RES1_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68d486e60c943a8cb819d1cadfee7a86"> 7227</a></span><span class="preprocessor">#define M33_TRCIDR1_RES1_MSB    _u(15)</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3f7eec2351568bc1e3847a2318efc5a"> 7228</a></span><span class="preprocessor">#define M33_TRCIDR1_RES1_LSB    _u(12)</span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af6206f8e495109bca0a2d43cb91c677d"> 7229</a></span><span class="preprocessor">#define M33_TRCIDR1_RES1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"> 7230</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"> 7231</span><span class="comment">// Field       : M33_TRCIDR1_TRCARCHMAJ</span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span><span class="comment">// Description : reads as 0b0100</span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6bfa020d4ea940083e050c684215f793"> 7233</a></span><span class="preprocessor">#define M33_TRCIDR1_TRCARCHMAJ_RESET  _u(0x4)</span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0cb53ea069c1c17e475040301b639bdb"> 7234</a></span><span class="preprocessor">#define M33_TRCIDR1_TRCARCHMAJ_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a40ae771a61bab7028b0ebe7010f5865f"> 7235</a></span><span class="preprocessor">#define M33_TRCIDR1_TRCARCHMAJ_MSB    _u(11)</span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afbbadf0f4aa1e5c2809da5dd92614763"> 7236</a></span><span class="preprocessor">#define M33_TRCIDR1_TRCARCHMAJ_LSB    _u(8)</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a708381420807cbac73e831fab8444170"> 7237</a></span><span class="preprocessor">#define M33_TRCIDR1_TRCARCHMAJ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"> 7238</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"> 7239</span><span class="comment">// Field       : M33_TRCIDR1_TRCARCHMIN</span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"> 7240</span><span class="comment">// Description : reads as 0b0000</span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91be5210571f9b215e84d5f978d2c841"> 7241</a></span><span class="preprocessor">#define M33_TRCIDR1_TRCARCHMIN_RESET  _u(0x2)</span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aebe047ea617fa03eb05ead10d14f44b4"> 7242</a></span><span class="preprocessor">#define M33_TRCIDR1_TRCARCHMIN_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1ea90ff0b1bb9d2f49ad585f86b9c05c"> 7243</a></span><span class="preprocessor">#define M33_TRCIDR1_TRCARCHMIN_MSB    _u(7)</span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7539ab624026853c7a157275830655b6"> 7244</a></span><span class="preprocessor">#define M33_TRCIDR1_TRCARCHMIN_LSB    _u(4)</span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a25935d3b9b1040968b724e591881b7a1"> 7245</a></span><span class="preprocessor">#define M33_TRCIDR1_TRCARCHMIN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"> 7246</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"> 7247</span><span class="comment">// Field       : M33_TRCIDR1_REVISION</span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"> 7248</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af2fb16ff52a133a49e6dd12eab415be6"> 7249</a></span><span class="preprocessor">#define M33_TRCIDR1_REVISION_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2f14de2e8ffbc9911ab68980cac85cd7"> 7250</a></span><span class="preprocessor">#define M33_TRCIDR1_REVISION_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a635aaf70e70bdb0f99af62aa84572204"> 7251</a></span><span class="preprocessor">#define M33_TRCIDR1_REVISION_MSB    _u(3)</span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0cec189d9fe57082e6d3b209be0e8eed"> 7252</a></span><span class="preprocessor">#define M33_TRCIDR1_REVISION_LSB    _u(0)</span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab349384e5029043896063f27559f28bb"> 7253</a></span><span class="preprocessor">#define M33_TRCIDR1_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"> 7254</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span><span class="comment">// Register    : M33_TRCIDR2</span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"> 7256</span><span class="comment">// Description : TRCIDR2</span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a96f792a5e2c4253dc7cf2e94ae5aad83"> 7257</a></span><span class="preprocessor">#define M33_TRCIDR2_OFFSET _u(0x000411e8)</span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aee9a11150ccc475ae9f00d0f9a385fcb"> 7258</a></span><span class="preprocessor">#define M33_TRCIDR2_BITS   _u(0x1fffffff)</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2888d1ca80ca6614af48c521576387c"> 7259</a></span><span class="preprocessor">#define M33_TRCIDR2_RESET  _u(0x00000004)</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"> 7260</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"> 7261</span><span class="comment">// Field       : M33_TRCIDR2_CCSIZE</span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"> 7262</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7a1ed4cced95b0880f7dadcf8ddd8bc"> 7263</a></span><span class="preprocessor">#define M33_TRCIDR2_CCSIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5a1fdc1c61e069c1504479e33803b27"> 7264</a></span><span class="preprocessor">#define M33_TRCIDR2_CCSIZE_BITS   _u(0x1e000000)</span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef25d28dfc4e9a6dbac3f190ff73583e"> 7265</a></span><span class="preprocessor">#define M33_TRCIDR2_CCSIZE_MSB    _u(28)</span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acfad313c64532001b7a837de2a863623"> 7266</a></span><span class="preprocessor">#define M33_TRCIDR2_CCSIZE_LSB    _u(25)</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa34a9acc2681b5b4e9528e1b4ae9b14d"> 7267</a></span><span class="preprocessor">#define M33_TRCIDR2_CCSIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"> 7268</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"> 7269</span><span class="comment">// Field       : M33_TRCIDR2_DVSIZE</span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"> 7270</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7a58074f5de7d08addb139256569333"> 7271</a></span><span class="preprocessor">#define M33_TRCIDR2_DVSIZE_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adf686789de76c31e2904ccdf82a8faa0"> 7272</a></span><span class="preprocessor">#define M33_TRCIDR2_DVSIZE_BITS   _u(0x01f00000)</span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a55a7913b973d8d203be75b859f96e681"> 7273</a></span><span class="preprocessor">#define M33_TRCIDR2_DVSIZE_MSB    _u(24)</span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d9d9d7354ff5567192672a7ed767d82"> 7274</a></span><span class="preprocessor">#define M33_TRCIDR2_DVSIZE_LSB    _u(20)</span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a16937c136949c28be8ed031462ca3368"> 7275</a></span><span class="preprocessor">#define M33_TRCIDR2_DVSIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"> 7276</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"> 7277</span><span class="comment">// Field       : M33_TRCIDR2_DASIZE</span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91f7cc675a72665cd7fda658b47ee1e1"> 7279</a></span><span class="preprocessor">#define M33_TRCIDR2_DASIZE_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf4087694544698faafa83f45e74b989"> 7280</a></span><span class="preprocessor">#define M33_TRCIDR2_DASIZE_BITS   _u(0x000f8000)</span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c1a0a097924975dcea7d161f3ad4f4f"> 7281</a></span><span class="preprocessor">#define M33_TRCIDR2_DASIZE_MSB    _u(19)</span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5220845b2f98123c36568982bd91187a"> 7282</a></span><span class="preprocessor">#define M33_TRCIDR2_DASIZE_LSB    _u(15)</span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a369be9b5f2b37db138d23f6c1ab5f4ee"> 7283</a></span><span class="preprocessor">#define M33_TRCIDR2_DASIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"> 7284</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"> 7285</span><span class="comment">// Field       : M33_TRCIDR2_VMIDSIZE</span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"> 7286</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6141942fedf49501a656b276315ed5fb"> 7287</a></span><span class="preprocessor">#define M33_TRCIDR2_VMIDSIZE_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c6e5c02dcef6839dfbfeab5553dbc43"> 7288</a></span><span class="preprocessor">#define M33_TRCIDR2_VMIDSIZE_BITS   _u(0x00007c00)</span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af57bb072d1e5133e9281434a58ef0904"> 7289</a></span><span class="preprocessor">#define M33_TRCIDR2_VMIDSIZE_MSB    _u(14)</span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08145207f034854707befa1dda8699e4"> 7290</a></span><span class="preprocessor">#define M33_TRCIDR2_VMIDSIZE_LSB    _u(10)</span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ee3447516e56448b84a314fd216c20b"> 7291</a></span><span class="preprocessor">#define M33_TRCIDR2_VMIDSIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"> 7292</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"> 7293</span><span class="comment">// Field       : M33_TRCIDR2_CIDSIZE</span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"> 7294</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa9cc4e7cc2ec77cca48a7ead45a53737"> 7295</a></span><span class="preprocessor">#define M33_TRCIDR2_CIDSIZE_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89827535df2c19dc8f96d308b05abc8e"> 7296</a></span><span class="preprocessor">#define M33_TRCIDR2_CIDSIZE_BITS   _u(0x000003e0)</span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a553449b9ceef48d3de66d208324de267"> 7297</a></span><span class="preprocessor">#define M33_TRCIDR2_CIDSIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c1e00266832a1a032a5cbf15b638e01"> 7298</a></span><span class="preprocessor">#define M33_TRCIDR2_CIDSIZE_LSB    _u(5)</span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11190dfc33495152b479f5eceafa45c8"> 7299</a></span><span class="preprocessor">#define M33_TRCIDR2_CIDSIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"> 7300</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"> 7301</span><span class="comment">// Field       : M33_TRCIDR2_IASIZE</span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"> 7302</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a59bf1e1ff3dc5dcaaf7c50dc29aea4eb"> 7303</a></span><span class="preprocessor">#define M33_TRCIDR2_IASIZE_RESET  _u(0x04)</span></div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10ee05a8caf2957fcce26319a142bc1f"> 7304</a></span><span class="preprocessor">#define M33_TRCIDR2_IASIZE_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae09fb14b0290ced3c8e1c5553709535e"> 7305</a></span><span class="preprocessor">#define M33_TRCIDR2_IASIZE_MSB    _u(4)</span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70a523bc08a56c5ed55cca1d4b6acd2d"> 7306</a></span><span class="preprocessor">#define M33_TRCIDR2_IASIZE_LSB    _u(0)</span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7834ddfa962564cc768d0c91854565af"> 7307</a></span><span class="preprocessor">#define M33_TRCIDR2_IASIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"> 7308</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"> 7309</span><span class="comment">// Register    : M33_TRCIDR3</span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"> 7310</span><span class="comment">// Description : TRCIDR3</span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a313608595d83167ef18dea89e56e2cc8"> 7311</a></span><span class="preprocessor">#define M33_TRCIDR3_OFFSET _u(0x000411ec)</span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa75994138577aba80583b7ef79f5f5cd"> 7312</a></span><span class="preprocessor">#define M33_TRCIDR3_BITS   _u(0xffff0fff)</span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a52fcbee965f725fab3cf595313187948"> 7313</a></span><span class="preprocessor">#define M33_TRCIDR3_RESET  _u(0x0f090004)</span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"> 7314</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"> 7315</span><span class="comment">// Field       : M33_TRCIDR3_NOOVERFLOW</span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"> 7316</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a88d0a775349d7ad837b92b7c875506f7"> 7317</a></span><span class="preprocessor">#define M33_TRCIDR3_NOOVERFLOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af98679322ba724452678dbf31e8a1283"> 7318</a></span><span class="preprocessor">#define M33_TRCIDR3_NOOVERFLOW_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4107b3047399e398b9e2217d75ee185d"> 7319</a></span><span class="preprocessor">#define M33_TRCIDR3_NOOVERFLOW_MSB    _u(31)</span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c57c77e90faa8c20d2aa03a9c9cd5a6"> 7320</a></span><span class="preprocessor">#define M33_TRCIDR3_NOOVERFLOW_LSB    _u(31)</span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae960b907fc155f795f185bd2d1d1615a"> 7321</a></span><span class="preprocessor">#define M33_TRCIDR3_NOOVERFLOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"> 7322</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"> 7323</span><span class="comment">// Field       : M33_TRCIDR3_NUMPROC</span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"> 7324</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a97b949435ed0c743484292541328b5ec"> 7325</a></span><span class="preprocessor">#define M33_TRCIDR3_NUMPROC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45c388e1596349208997c3e30423d3fc"> 7326</a></span><span class="preprocessor">#define M33_TRCIDR3_NUMPROC_BITS   _u(0x70000000)</span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae83688165beb0f07c6779ab72889a63f"> 7327</a></span><span class="preprocessor">#define M33_TRCIDR3_NUMPROC_MSB    _u(30)</span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a559bb5b5729f89b92e50f555b5c1cdc4"> 7328</a></span><span class="preprocessor">#define M33_TRCIDR3_NUMPROC_LSB    _u(28)</span></div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45ccd0964df797f42dc4deee20797b43"> 7329</a></span><span class="preprocessor">#define M33_TRCIDR3_NUMPROC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"> 7330</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"> 7331</span><span class="comment">// Field       : M33_TRCIDR3_SYSSTALL</span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"> 7332</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a72b4437ce711e165c4bd98b58a54bbe2"> 7333</a></span><span class="preprocessor">#define M33_TRCIDR3_SYSSTALL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0234714c0398b6cbe920cc16f69cd50f"> 7334</a></span><span class="preprocessor">#define M33_TRCIDR3_SYSSTALL_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a495917c3cd723ef6a53f9bf053ca41ad"> 7335</a></span><span class="preprocessor">#define M33_TRCIDR3_SYSSTALL_MSB    _u(27)</span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80d6dbf02b4d9f4d15cdb0635655d3fc"> 7336</a></span><span class="preprocessor">#define M33_TRCIDR3_SYSSTALL_LSB    _u(27)</span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6c972d5bc093f3ef978245b0f464c6f"> 7337</a></span><span class="preprocessor">#define M33_TRCIDR3_SYSSTALL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"> 7338</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"> 7339</span><span class="comment">// Field       : M33_TRCIDR3_STALLCTL</span></div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"> 7340</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77220d6f32323cf7a9e739b3be84a8b9"> 7341</a></span><span class="preprocessor">#define M33_TRCIDR3_STALLCTL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e9675cc8b164771a55b3c5adad2b7e6"> 7342</a></span><span class="preprocessor">#define M33_TRCIDR3_STALLCTL_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a400a6b642b4f5fe9aa3352e4aa5cd0b8"> 7343</a></span><span class="preprocessor">#define M33_TRCIDR3_STALLCTL_MSB    _u(26)</span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7fcfeead4e4419fdf26c646495737ed1"> 7344</a></span><span class="preprocessor">#define M33_TRCIDR3_STALLCTL_LSB    _u(26)</span></div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6680a785f99fa634132cafef0e213ca"> 7345</a></span><span class="preprocessor">#define M33_TRCIDR3_STALLCTL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"> 7346</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"> 7347</span><span class="comment">// Field       : M33_TRCIDR3_SYNCPR</span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"> 7348</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a945016b5dae94c09679851f2bba87afa"> 7349</a></span><span class="preprocessor">#define M33_TRCIDR3_SYNCPR_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac05d5cb588b51eded0b0ee6ae90bfb0a"> 7350</a></span><span class="preprocessor">#define M33_TRCIDR3_SYNCPR_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03ae1cf0bead2117884bc9402d2da34b"> 7351</a></span><span class="preprocessor">#define M33_TRCIDR3_SYNCPR_MSB    _u(25)</span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ad352a7b98df6e1525dbd7c7f18e829"> 7352</a></span><span class="preprocessor">#define M33_TRCIDR3_SYNCPR_LSB    _u(25)</span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc850f728d8334e7d5ea6caaab96cc25"> 7353</a></span><span class="preprocessor">#define M33_TRCIDR3_SYNCPR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"> 7354</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"> 7355</span><span class="comment">// Field       : M33_TRCIDR3_TRCERR</span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"> 7356</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b82699c45929d704e09f3d61b9513a3"> 7357</a></span><span class="preprocessor">#define M33_TRCIDR3_TRCERR_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a146ea0880188b94980a1ca1cac21a131"> 7358</a></span><span class="preprocessor">#define M33_TRCIDR3_TRCERR_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83954fc2e7cc0e644f452c48a81a935d"> 7359</a></span><span class="preprocessor">#define M33_TRCIDR3_TRCERR_MSB    _u(24)</span></div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1364da4eabb1025ff6cb86591e951828"> 7360</a></span><span class="preprocessor">#define M33_TRCIDR3_TRCERR_LSB    _u(24)</span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a375ca4245dd4bd77f27b31a5db02eedc"> 7361</a></span><span class="preprocessor">#define M33_TRCIDR3_TRCERR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"> 7362</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"> 7363</span><span class="comment">// Field       : M33_TRCIDR3_EXLEVEL_NS</span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"> 7364</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5325413fc94c3c46485a34dd834f785f"> 7365</a></span><span class="preprocessor">#define M33_TRCIDR3_EXLEVEL_NS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a745c7d56db9b5c3e2c3f38cde7d0185a"> 7366</a></span><span class="preprocessor">#define M33_TRCIDR3_EXLEVEL_NS_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f7c36f30d1eaa6472dde8ed63ac5bfe"> 7367</a></span><span class="preprocessor">#define M33_TRCIDR3_EXLEVEL_NS_MSB    _u(23)</span></div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4af64afa5a31cb7a394d87a3d75ce56"> 7368</a></span><span class="preprocessor">#define M33_TRCIDR3_EXLEVEL_NS_LSB    _u(20)</span></div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a75771507e7a57a8795d6788efe4e44"> 7369</a></span><span class="preprocessor">#define M33_TRCIDR3_EXLEVEL_NS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"> 7370</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"> 7371</span><span class="comment">// Field       : M33_TRCIDR3_EXLEVEL_S</span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"> 7372</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b9a1a2d833b036dd6569301d24a89ce"> 7373</a></span><span class="preprocessor">#define M33_TRCIDR3_EXLEVEL_S_RESET  _u(0x9)</span></div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad0a20b4cd3ba4aa2fab1d51103e3a589"> 7374</a></span><span class="preprocessor">#define M33_TRCIDR3_EXLEVEL_S_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27db587102858c90200f0fc9afb52667"> 7375</a></span><span class="preprocessor">#define M33_TRCIDR3_EXLEVEL_S_MSB    _u(19)</span></div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aac6a64aa49e1d30f6d5b61fb274757fe"> 7376</a></span><span class="preprocessor">#define M33_TRCIDR3_EXLEVEL_S_LSB    _u(16)</span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac545e2f3f01817df35c79913275ad6a9"> 7377</a></span><span class="preprocessor">#define M33_TRCIDR3_EXLEVEL_S_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"> 7378</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"> 7379</span><span class="comment">// Field       : M33_TRCIDR3_CCITMIN</span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"> 7380</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aca11fce639944c25b5ee01e9a9d8711b"> 7381</a></span><span class="preprocessor">#define M33_TRCIDR3_CCITMIN_RESET  _u(0x004)</span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae87643bd474f71677d6e10e16f7c4236"> 7382</a></span><span class="preprocessor">#define M33_TRCIDR3_CCITMIN_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a579f6776e953e5145686cb1269804a"> 7383</a></span><span class="preprocessor">#define M33_TRCIDR3_CCITMIN_MSB    _u(11)</span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad01e1e5d65e4661460b604c76cf2a992"> 7384</a></span><span class="preprocessor">#define M33_TRCIDR3_CCITMIN_LSB    _u(0)</span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ca31d431eb0de435c91a4e95ec4d88b"> 7385</a></span><span class="preprocessor">#define M33_TRCIDR3_CCITMIN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"> 7386</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"> 7387</span><span class="comment">// Register    : M33_TRCIDR4</span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"> 7388</span><span class="comment">// Description : TRCIDR4</span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6350107c91979fa9ca7de6849c8c9f5b"> 7389</a></span><span class="preprocessor">#define M33_TRCIDR4_OFFSET _u(0x000411f0)</span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2c7674d662e8ebe65cfe2bc4a63a0d74"> 7390</a></span><span class="preprocessor">#define M33_TRCIDR4_BITS   _u(0xfffff1ff)</span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6cbd3d1f2aea1758417cf1067512a636"> 7391</a></span><span class="preprocessor">#define M33_TRCIDR4_RESET  _u(0x00114000)</span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"> 7392</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"> 7393</span><span class="comment">// Field       : M33_TRCIDR4_NUMVMIDC</span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"> 7394</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a66858976b9ac58350aff4943087802b7"> 7395</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMVMIDC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8a0ff587a52a42d17c37d726116eab9c"> 7396</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMVMIDC_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa32a318a4a0e153a4310bd3329d069dc"> 7397</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMVMIDC_MSB    _u(31)</span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1cc2670af3b3fae2e9b19ebeb19a3392"> 7398</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMVMIDC_LSB    _u(28)</span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a104dea43b68ebfc7ecd6b4ebb6a74f01"> 7399</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMVMIDC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"> 7400</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"> 7401</span><span class="comment">// Field       : M33_TRCIDR4_NUMCIDC</span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"> 7402</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f9b81272280e40c0604d1f1961352fc"> 7403</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMCIDC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a71d5656c4b674d2212b76061dc48ad08"> 7404</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMCIDC_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a526d4320eb98fbd4277accabe736dcee"> 7405</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMCIDC_MSB    _u(27)</span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4db47b48945c957c18b43791f6619242"> 7406</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMCIDC_LSB    _u(24)</span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad86d20ad61175f8b24e625ede42238ce"> 7407</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMCIDC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"> 7408</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"> 7409</span><span class="comment">// Field       : M33_TRCIDR4_NUMSSCC</span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"> 7410</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a44baf7a905c7789d713ef06ed2c2c614"> 7411</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMSSCC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a663589b2ac1e7e65b43676d8016f2c3b"> 7412</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMSSCC_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a441936a83e0e80fb523646a78bfc8c43"> 7413</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMSSCC_MSB    _u(23)</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9160faa4b55a0763f7ff6d83656f6e3"> 7414</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMSSCC_LSB    _u(20)</span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2d6d3bff525f046fb3a3966f94aaa9d"> 7415</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMSSCC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"> 7416</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"> 7417</span><span class="comment">// Field       : M33_TRCIDR4_NUMRSPAIR</span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"> 7418</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac18f8d9afb06ee2bd51fe631aeea86a3"> 7419</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMRSPAIR_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1fa280010ddb1934e106026711af01b0"> 7420</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMRSPAIR_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a22408c5f02dfa8879398a6695b82b752"> 7421</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMRSPAIR_MSB    _u(19)</span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9fcc8d491a82adfd8cce3cf3d8fd9383"> 7422</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMRSPAIR_LSB    _u(16)</span></div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b7a839eff6f6c82577ff3ec83ea470c"> 7423</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMRSPAIR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"> 7424</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"> 7425</span><span class="comment">// Field       : M33_TRCIDR4_NUMPC</span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"> 7426</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1d691e320716d73dc2070b31a1ad909"> 7427</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMPC_RESET  _u(0x4)</span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7892a28df82157ff01e3b345a92a2717"> 7428</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMPC_BITS   _u(0x0000f000)</span></div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0be275b8c51d23e497f6497c7fdc8848"> 7429</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMPC_MSB    _u(15)</span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8336f3f1d9f7b7625d38084a0df70852"> 7430</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMPC_LSB    _u(12)</span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae41fd954c53abe05be9f51e8b6bf8949"> 7431</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMPC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"> 7432</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"> 7433</span><span class="comment">// Field       : M33_TRCIDR4_SUPPDAC</span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"> 7434</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a33d8011fbd471f5858a31e909bef4e3b"> 7435</a></span><span class="preprocessor">#define M33_TRCIDR4_SUPPDAC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad6b943205473c21ac80221f7569dc5c6"> 7436</a></span><span class="preprocessor">#define M33_TRCIDR4_SUPPDAC_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e06f415f5115f71f668e088e5ed60a3"> 7437</a></span><span class="preprocessor">#define M33_TRCIDR4_SUPPDAC_MSB    _u(8)</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5ef482100db4b3ae34aba7d80e70938f"> 7438</a></span><span class="preprocessor">#define M33_TRCIDR4_SUPPDAC_LSB    _u(8)</span></div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa2f5a98ef7ebb89d4274f5318c1d6d0e"> 7439</a></span><span class="preprocessor">#define M33_TRCIDR4_SUPPDAC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"> 7440</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"> 7441</span><span class="comment">// Field       : M33_TRCIDR4_NUMDVC</span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"> 7442</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abacf330bb16bd9a18e5b6fbca591b8a4"> 7443</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMDVC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae375c7f2f4e08ef7855de3297bff77f0"> 7444</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMDVC_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#addff0520408735a28bba1697624b1c5b"> 7445</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMDVC_MSB    _u(7)</span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeec6913fca721a7fdfc4d66f32d00f8f"> 7446</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMDVC_LSB    _u(4)</span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5210688ef2d2eaff63101fb328ece545"> 7447</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMDVC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"> 7448</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"> 7449</span><span class="comment">// Field       : M33_TRCIDR4_NUMACPAIRS</span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"> 7450</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af5d3717233426100250df71b5dfbf9da"> 7451</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMACPAIRS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7061776c87bb0183a764c5042515467c"> 7452</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMACPAIRS_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afbf83f10567f2bd6e4cf4377a4d22f9a"> 7453</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMACPAIRS_MSB    _u(3)</span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8bbcf5a108b54b0f1006d11f4cd6aaf1"> 7454</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMACPAIRS_LSB    _u(0)</span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a18b4449031821e5884707cbab41741ca"> 7455</a></span><span class="preprocessor">#define M33_TRCIDR4_NUMACPAIRS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"> 7456</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"> 7457</span><span class="comment">// Register    : M33_TRCIDR5</span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"> 7458</span><span class="comment">// Description : TRCIDR5</span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acd824ad3ab8d166b859a5968d882f18e"> 7459</a></span><span class="preprocessor">#define M33_TRCIDR5_OFFSET _u(0x000411f4)</span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a824d434852e7eb24ec0faa0d92464359"> 7460</a></span><span class="preprocessor">#define M33_TRCIDR5_BITS   _u(0xfeff0fff)</span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a791227d0fb051f329eb263ade429ef3a"> 7461</a></span><span class="preprocessor">#define M33_TRCIDR5_RESET  _u(0x90c70004)</span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"> 7462</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"> 7463</span><span class="comment">// Field       : M33_TRCIDR5_REDFUNCNTR</span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"> 7464</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a84601dd2b75be542a45ac45c26b2a1a3"> 7465</a></span><span class="preprocessor">#define M33_TRCIDR5_REDFUNCNTR_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aff103da4d69a5b859b68acd7b359c22c"> 7466</a></span><span class="preprocessor">#define M33_TRCIDR5_REDFUNCNTR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a135d85d895bd25ed6d864674c62eaee0"> 7467</a></span><span class="preprocessor">#define M33_TRCIDR5_REDFUNCNTR_MSB    _u(31)</span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9506bec40505c6afc0331e7c2147dc4a"> 7468</a></span><span class="preprocessor">#define M33_TRCIDR5_REDFUNCNTR_LSB    _u(31)</span></div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7675e14da7dccc3269b54c3bee4734d5"> 7469</a></span><span class="preprocessor">#define M33_TRCIDR5_REDFUNCNTR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"> 7470</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"> 7471</span><span class="comment">// Field       : M33_TRCIDR5_NUMCNTR</span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"> 7472</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e0714f6adc1c70d17d74c157b6c3cbf"> 7473</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMCNTR_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afdbc3c3292e2a6d41b40a5c15cdebc7f"> 7474</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMCNTR_BITS   _u(0x70000000)</span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4bce1233f127c4ba3d25a7cd2865e81d"> 7475</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMCNTR_MSB    _u(30)</span></div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#affcc4dbfb6803b541a1afc9a798bdde0"> 7476</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMCNTR_LSB    _u(28)</span></div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0bf23bb825cbd1dcdbd750cd4ada234e"> 7477</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMCNTR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"> 7478</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"> 7479</span><span class="comment">// Field       : M33_TRCIDR5_NUMSEQSTATE</span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"> 7480</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7f4efc60feda19fc5357500e4999ccbb"> 7481</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMSEQSTATE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d8ebf169f20b97f1214acc65bc716f8"> 7482</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMSEQSTATE_BITS   _u(0x0e000000)</span></div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a07654bf8fee321eded8622e292a41487"> 7483</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMSEQSTATE_MSB    _u(27)</span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adb89afef060d9f8aa1fc605510f27cd7"> 7484</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMSEQSTATE_LSB    _u(25)</span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95da11d03e43cc51377d9f35af649d3b"> 7485</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMSEQSTATE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"> 7486</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"> 7487</span><span class="comment">// Field       : M33_TRCIDR5_LPOVERRIDE</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"> 7488</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab98f2216f2b6fec233073a549c7ec9d6"> 7489</a></span><span class="preprocessor">#define M33_TRCIDR5_LPOVERRIDE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a88d511996649933f71a67fdb14401e9e"> 7490</a></span><span class="preprocessor">#define M33_TRCIDR5_LPOVERRIDE_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70dd79b7da9f1a1de0660547084f0f9c"> 7491</a></span><span class="preprocessor">#define M33_TRCIDR5_LPOVERRIDE_MSB    _u(23)</span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab46dcc7205dc0a0c241eb71a91988a0c"> 7492</a></span><span class="preprocessor">#define M33_TRCIDR5_LPOVERRIDE_LSB    _u(23)</span></div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a31b700ae39b19ba0a2c2ac4fc3a756e1"> 7493</a></span><span class="preprocessor">#define M33_TRCIDR5_LPOVERRIDE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"> 7494</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"> 7495</span><span class="comment">// Field       : M33_TRCIDR5_ATBTRIG</span></div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"> 7496</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ecad0d9b957ce7fd6f54511071bf6dc"> 7497</a></span><span class="preprocessor">#define M33_TRCIDR5_ATBTRIG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90333ee77edfc4ec2cb2b51b64d49f4d"> 7498</a></span><span class="preprocessor">#define M33_TRCIDR5_ATBTRIG_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a59bf59671322eb857afe49c3988afc63"> 7499</a></span><span class="preprocessor">#define M33_TRCIDR5_ATBTRIG_MSB    _u(22)</span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a75c47523933732b730f07c981b37f69f"> 7500</a></span><span class="preprocessor">#define M33_TRCIDR5_ATBTRIG_LSB    _u(22)</span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2c60de9dce81d14cb3409f356f97aebd"> 7501</a></span><span class="preprocessor">#define M33_TRCIDR5_ATBTRIG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"> 7502</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"> 7503</span><span class="comment">// Field       : M33_TRCIDR5_TRACEIDSIZE</span></div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"> 7504</span><span class="comment">// Description : reads as 0x07</span></div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f7fc625c09d95fbf64d4fd474162762"> 7505</a></span><span class="preprocessor">#define M33_TRCIDR5_TRACEIDSIZE_RESET  _u(0x07)</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae74b4c9ac006c8595b6a11ddb2a09b05"> 7506</a></span><span class="preprocessor">#define M33_TRCIDR5_TRACEIDSIZE_BITS   _u(0x003f0000)</span></div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a45c8ad2efa6d8c4c919004118fdd0cb5"> 7507</a></span><span class="preprocessor">#define M33_TRCIDR5_TRACEIDSIZE_MSB    _u(21)</span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a64a567e9081b8f07f0ab5f0afc58ceb5"> 7508</a></span><span class="preprocessor">#define M33_TRCIDR5_TRACEIDSIZE_LSB    _u(16)</span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aff446b12b0a3d8537db49db40569fe33"> 7509</a></span><span class="preprocessor">#define M33_TRCIDR5_TRACEIDSIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"> 7510</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"> 7511</span><span class="comment">// Field       : M33_TRCIDR5_NUMEXTINSEL</span></div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"> 7512</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38b39ddc534d25f57ed68933863f3a65"> 7513</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMEXTINSEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a553d5625c161f5e498dc8b4e33e72779"> 7514</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMEXTINSEL_BITS   _u(0x00000e00)</span></div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73804c4590b24010fec7645020d9920b"> 7515</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMEXTINSEL_MSB    _u(11)</span></div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af846af6c6eec2afd2bf225556c103ce3"> 7516</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMEXTINSEL_LSB    _u(9)</span></div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeb1fc13d7bd653074474397a7783a548"> 7517</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMEXTINSEL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"> 7518</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"> 7519</span><span class="comment">// Field       : M33_TRCIDR5_NUMEXTIN</span></div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"> 7520</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15ab7f09606b6527fabfc63dac29bcae"> 7521</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMEXTIN_RESET  _u(0x004)</span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acde928205e2744c18a8747d438e96ffd"> 7522</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMEXTIN_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5f35fffc75da2c2ee3373fed8902b63"> 7523</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMEXTIN_MSB    _u(8)</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa683a98accfb3c9496d01bd4d856f42c"> 7524</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMEXTIN_LSB    _u(0)</span></div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0dc6e98f641065b91cc71222f9443b6e"> 7525</a></span><span class="preprocessor">#define M33_TRCIDR5_NUMEXTIN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"> 7526</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"> 7527</span><span class="comment">// Register    : M33_TRCIDR6</span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span><span class="comment">// Description : TRCIDR6</span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a900b873d31eb73e6ab8b4b7857f2102c"> 7529</a></span><span class="preprocessor">#define M33_TRCIDR6_OFFSET _u(0x000411f8)</span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0004c31c532ae47c645c5460e1dffaec"> 7530</a></span><span class="preprocessor">#define M33_TRCIDR6_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae43433e6c34699d814d9f90cbeb6dc3"> 7531</a></span><span class="preprocessor">#define M33_TRCIDR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7e28d364891c28a048ad0d7d2c295f16"> 7532</a></span><span class="preprocessor">#define M33_TRCIDR6_MSB    _u(31)</span></div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6cbfc0679227ea48e99833555249f78d"> 7533</a></span><span class="preprocessor">#define M33_TRCIDR6_LSB    _u(0)</span></div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0e2c2ac47279b995df2283783caee2fc"> 7534</a></span><span class="preprocessor">#define M33_TRCIDR6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"> 7535</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"> 7536</span><span class="comment">// Register    : M33_TRCIDR7</span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span><span class="comment">// Description : TRCIDR7</span></div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe7244d69fa88e7ab5a2aa1c681ec0d5"> 7538</a></span><span class="preprocessor">#define M33_TRCIDR7_OFFSET _u(0x000411fc)</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91fdefd1be1afb15eb271984d0ef8178"> 7539</a></span><span class="preprocessor">#define M33_TRCIDR7_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba7f37a1e762c946732fcfd22244c77c"> 7540</a></span><span class="preprocessor">#define M33_TRCIDR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8cd9b7a4e48a17782e3d02721b6bcf67"> 7541</a></span><span class="preprocessor">#define M33_TRCIDR7_MSB    _u(31)</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8bac43be2b81421cce7c51fa959da5e0"> 7542</a></span><span class="preprocessor">#define M33_TRCIDR7_LSB    _u(0)</span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50c6e5f4b668894da014ab26a040f294"> 7543</a></span><span class="preprocessor">#define M33_TRCIDR7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"> 7544</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"> 7545</span><span class="comment">// Register    : M33_TRCRSCTLR2</span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"> 7546</span><span class="comment">// Description : The TRCRSCTLR controls the trace resources</span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#affad1c8e5de99f3e3525ddbb54bd4910"> 7547</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_OFFSET _u(0x00041208)</span></div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9ecb471184a8c720b946bf580ad7a50a"> 7548</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_BITS   _u(0x003700ff)</span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a55db9b3dac9f7d8c0c1ff3064b694d1a"> 7549</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"> 7550</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"> 7551</span><span class="comment">// Field       : M33_TRCRSCTLR2_PAIRINV</span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"> 7552</span><span class="comment">// Description : Inverts the result of a combined pair of resources.  This bit</span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"> 7553</span><span class="comment">//               is only implemented on the lower register for a pair of</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"> 7554</span><span class="comment">//               resource selectors</span></div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad5134f5b5dd807edcdd4d5bc61fc74ab"> 7555</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_PAIRINV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8ca1cad7a499409362c78099fa00a83"> 7556</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_PAIRINV_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76ef05c63ae75b453931349925d9c088"> 7557</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_PAIRINV_MSB    _u(21)</span></div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aca3f7d89acb1e75a6e0ba40a7fca99f2"> 7558</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_PAIRINV_LSB    _u(21)</span></div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad68743a752d2027480ab859fa1cd6639"> 7559</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_PAIRINV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"> 7560</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"> 7561</span><span class="comment">// Field       : M33_TRCRSCTLR2_INV</span></div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"> 7562</span><span class="comment">// Description : Inverts the selected resources</span></div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3fdef9015cf2b74cf46c56d4bee66ca"> 7563</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0574b115eeff247c41a3e9c8437f8fa6"> 7564</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_INV_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90f97a00f54c7543ff7e4b7d419954c0"> 7565</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_INV_MSB    _u(20)</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd4c7933b26b53d7bbf8a87cd0793b70"> 7566</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_INV_LSB    _u(20)</span></div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab329f64ada9e06d537388204a7407452"> 7567</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"> 7568</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"> 7569</span><span class="comment">// Field       : M33_TRCRSCTLR2_GROUP</span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"> 7570</span><span class="comment">// Description : Selects a group of resource</span></div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a71db42e8b02362630d8cc98c5e16e4e9"> 7571</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_GROUP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae7178c2d9cda1a40194c4ef1bfbefc96"> 7572</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_GROUP_BITS   _u(0x00070000)</span></div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9da86c80f0249c4e47d2f2e884c0b0e7"> 7573</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_GROUP_MSB    _u(18)</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a807b3fc9c2ced9778bb368dcc821c5b0"> 7574</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_GROUP_LSB    _u(16)</span></div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aca3050b09d3aa22989aabb0a4a5aee53"> 7575</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_GROUP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"> 7576</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"> 7577</span><span class="comment">// Field       : M33_TRCRSCTLR2_SELECT</span></div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span><span class="comment">// Description : Selects one or more resources from the wanted group. One bit is</span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"> 7579</span><span class="comment">//               provided per resource from the group</span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a400dc5d2ac7a67697ab7f2db305b73a8"> 7580</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_SELECT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8f01067ce2d6b170a8bace50cca14aa9"> 7581</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_SELECT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1383f584af0b2e5cb5e5af49a89c78ee"> 7582</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_SELECT_MSB    _u(7)</span></div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ad12fb9d34ec9ba200cd47957b0394f"> 7583</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_SELECT_LSB    _u(0)</span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a42bb91e487de9940b813ba38f0b4bf4c"> 7584</a></span><span class="preprocessor">#define M33_TRCRSCTLR2_SELECT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"> 7585</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"> 7586</span><span class="comment">// Register    : M33_TRCRSCTLR3</span></div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"> 7587</span><span class="comment">// Description : The TRCRSCTLR controls the trace resources</span></div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abec67d9bb3109f72e216df724923048a"> 7588</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_OFFSET _u(0x0004120c)</span></div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a42ceab79b6fa562c3bc55ade48e1bd78"> 7589</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_BITS   _u(0x003700ff)</span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ace618e27960a847825da2b23546bca4a"> 7590</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"> 7591</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"> 7592</span><span class="comment">// Field       : M33_TRCRSCTLR3_PAIRINV</span></div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"> 7593</span><span class="comment">// Description : Inverts the result of a combined pair of resources.  This bit</span></div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"> 7594</span><span class="comment">//               is only implemented on the lower register for a pair of</span></div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"> 7595</span><span class="comment">//               resource selectors</span></div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae758ef171018047674b653711448cd5c"> 7596</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_PAIRINV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3323f13afa950f896a9cb1cd85ec3a28"> 7597</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_PAIRINV_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a516441624c79a5d92b2f62726b1219ee"> 7598</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_PAIRINV_MSB    _u(21)</span></div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3e2552d504cad75e16c7b128faf83694"> 7599</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_PAIRINV_LSB    _u(21)</span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc23eaf5956dab51f370fb9d7b69846c"> 7600</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_PAIRINV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"> 7601</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"> 7602</span><span class="comment">// Field       : M33_TRCRSCTLR3_INV</span></div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"> 7603</span><span class="comment">// Description : Inverts the selected resources</span></div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae71992c7ee30a26fecab20c853f55d2b"> 7604</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f2ce2ca81480002d55b9d9f35ec8e26"> 7605</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_INV_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a57b2e30481a9dbcd5ba2f10b5bbd8408"> 7606</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_INV_MSB    _u(20)</span></div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a594904c4aecd3d529d5d47a1ade58f"> 7607</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_INV_LSB    _u(20)</span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01db9e3d53103fee0b051557255932aa"> 7608</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"> 7609</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"> 7610</span><span class="comment">// Field       : M33_TRCRSCTLR3_GROUP</span></div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"> 7611</span><span class="comment">// Description : Selects a group of resource</span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3127535a46eb42e0396d93f546c4ad7e"> 7612</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_GROUP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8f3eea06ca880f23312b3b1764d974e6"> 7613</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_GROUP_BITS   _u(0x00070000)</span></div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a56031dd8904622304a50fbbfe9596a99"> 7614</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_GROUP_MSB    _u(18)</span></div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49ce36528050f80b194485822a6ab253"> 7615</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_GROUP_LSB    _u(16)</span></div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e0892417ec22dded0386060e81ae2dd"> 7616</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_GROUP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"> 7617</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"> 7618</span><span class="comment">// Field       : M33_TRCRSCTLR3_SELECT</span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"> 7619</span><span class="comment">// Description : Selects one or more resources from the wanted group. One bit is</span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"> 7620</span><span class="comment">//               provided per resource from the group</span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4434ec356070f866609114c4c57d9e95"> 7621</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_SELECT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d8c905e0589e2b4d0620fe9e757e2c0"> 7622</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_SELECT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa9d902ba60fd8d8246cd47f07f512446"> 7623</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_SELECT_MSB    _u(7)</span></div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ab0c67486847ca35dad55cab14e12d0"> 7624</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_SELECT_LSB    _u(0)</span></div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3dc23ee39a0a1387bea3bdc1ccfd4d15"> 7625</a></span><span class="preprocessor">#define M33_TRCRSCTLR3_SELECT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"> 7626</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"> 7627</span><span class="comment">// Register    : M33_TRCSSCSR</span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"> 7628</span><span class="comment">// Description : Controls the corresponding single-shot comparator resource</span></div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8f939f05ebc1dbab06a9604a27b85dea"> 7629</a></span><span class="preprocessor">#define M33_TRCSSCSR_OFFSET _u(0x000412a0)</span></div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa22ef356fad9c7bbf9d2761757be6b1e"> 7630</a></span><span class="preprocessor">#define M33_TRCSSCSR_BITS   _u(0x8000000f)</span></div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae6658b27657e0aeaac0c1216232c3593"> 7631</a></span><span class="preprocessor">#define M33_TRCSSCSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"> 7632</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"> 7633</span><span class="comment">// Field       : M33_TRCSSCSR_STATUS</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"> 7634</span><span class="comment">// Description : Single-shot status bit. Indicates if any of the comparators,</span></div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"> 7635</span><span class="comment">//               that TRCSSCCRn.SAC or TRCSSCCRn.ARC selects, have matched</span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad05353053461d4e8cffa80f2a5fff250"> 7636</a></span><span class="preprocessor">#define M33_TRCSSCSR_STATUS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a930f981268bb57434a6aafa49fd65904"> 7637</a></span><span class="preprocessor">#define M33_TRCSSCSR_STATUS_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a844712251a225604f1f286b3eb694e08"> 7638</a></span><span class="preprocessor">#define M33_TRCSSCSR_STATUS_MSB    _u(31)</span></div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a357f3ea2bb7a075a5e3ddff214249185"> 7639</a></span><span class="preprocessor">#define M33_TRCSSCSR_STATUS_LSB    _u(31)</span></div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc4cec5aed0515fdc8baa360cd253708"> 7640</a></span><span class="preprocessor">#define M33_TRCSSCSR_STATUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"> 7641</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"> 7642</span><span class="comment">// Field       : M33_TRCSSCSR_PC</span></div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"> 7643</span><span class="comment">// Description : Reserved, RES1</span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aea45840f241a3a83cb7249509a19094c"> 7644</a></span><span class="preprocessor">#define M33_TRCSSCSR_PC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acf9722b44d2c4c58988e3c65a6037179"> 7645</a></span><span class="preprocessor">#define M33_TRCSSCSR_PC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af5849cbe523a02268c69da2c6d35d611"> 7646</a></span><span class="preprocessor">#define M33_TRCSSCSR_PC_MSB    _u(3)</span></div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4940bc4f0dbf80c8937ce2552f0a93c"> 7647</a></span><span class="preprocessor">#define M33_TRCSSCSR_PC_LSB    _u(3)</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b6d29b4e22d07cee5de5677fcc913fe"> 7648</a></span><span class="preprocessor">#define M33_TRCSSCSR_PC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"> 7649</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"> 7650</span><span class="comment">// Field       : M33_TRCSSCSR_DV</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"> 7651</span><span class="comment">// Description : Reserved, RES0</span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a525af5a6b3beb2564666138bba5bc63f"> 7652</a></span><span class="preprocessor">#define M33_TRCSSCSR_DV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad6b569deda264b0f39bb62c1606457bc"> 7653</a></span><span class="preprocessor">#define M33_TRCSSCSR_DV_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae911085905b4bf5c42fd71b053f12fa8"> 7654</a></span><span class="preprocessor">#define M33_TRCSSCSR_DV_MSB    _u(2)</span></div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3bed3215e45ef7e60a65eb91db522df0"> 7655</a></span><span class="preprocessor">#define M33_TRCSSCSR_DV_LSB    _u(2)</span></div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a985dacce466d842089412f08589e58a0"> 7656</a></span><span class="preprocessor">#define M33_TRCSSCSR_DV_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"> 7657</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"> 7658</span><span class="comment">// Field       : M33_TRCSSCSR_DA</span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"> 7659</span><span class="comment">// Description : Reserved, RES0</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29314e3baf4465cdc5f3e5d1c8b1cc00"> 7660</a></span><span class="preprocessor">#define M33_TRCSSCSR_DA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab24710ab3155da8564dbdefc5da7a14d"> 7661</a></span><span class="preprocessor">#define M33_TRCSSCSR_DA_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad6b7bbe80506a3ca161b48a63a7b75fc"> 7662</a></span><span class="preprocessor">#define M33_TRCSSCSR_DA_MSB    _u(1)</span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa6eafb76832d51175e764e76c93ff322"> 7663</a></span><span class="preprocessor">#define M33_TRCSSCSR_DA_LSB    _u(1)</span></div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a99d7ad6a912c344184e53db979e8d541"> 7664</a></span><span class="preprocessor">#define M33_TRCSSCSR_DA_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"> 7665</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"> 7666</span><span class="comment">// Field       : M33_TRCSSCSR_INST</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"> 7667</span><span class="comment">// Description : Reserved, RES0</span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d40617f2587f68f18ae8abdf0fc8b77"> 7668</a></span><span class="preprocessor">#define M33_TRCSSCSR_INST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e07950723575cddba7d44fb7167df88"> 7669</a></span><span class="preprocessor">#define M33_TRCSSCSR_INST_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae64a326957020ef92dbf9d3310bf1c0d"> 7670</a></span><span class="preprocessor">#define M33_TRCSSCSR_INST_MSB    _u(0)</span></div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1e57948d12b55bfd5163764d71344275"> 7671</a></span><span class="preprocessor">#define M33_TRCSSCSR_INST_LSB    _u(0)</span></div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc558755b5966e436fa5592a92983223"> 7672</a></span><span class="preprocessor">#define M33_TRCSSCSR_INST_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"> 7673</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"> 7674</span><span class="comment">// Register    : M33_TRCSSPCICR</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"> 7675</span><span class="comment">// Description : Selects the PE comparator inputs for Single-shot control</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65fce8947b44b38cec71ad38c7b9ceec"> 7676</a></span><span class="preprocessor">#define M33_TRCSSPCICR_OFFSET _u(0x000412c0)</span></div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab22935e483c0812bc75309d096ecb2b3"> 7677</a></span><span class="preprocessor">#define M33_TRCSSPCICR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ade791f0f2dc19f7ef55ac97e1a956d60"> 7678</a></span><span class="preprocessor">#define M33_TRCSSPCICR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"> 7679</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"> 7680</span><span class="comment">// Field       : M33_TRCSSPCICR_PC</span></div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"> 7681</span><span class="comment">// Description : Selects one or more PE comparator inputs for Single-shot</span></div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"> 7682</span><span class="comment">//               control.  TRCIDR4.NUMPC defines the size of the PC field.  1</span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"> 7683</span><span class="comment">//               bit is provided for each implemented PE comparator input.  For</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"> 7684</span><span class="comment">//               example, if bit[1] == 1 this selects PE comparator input 1 for</span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"> 7685</span><span class="comment">//               Single-shot control</span></div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad38501e73e1320c10b0076995fd686ca"> 7686</a></span><span class="preprocessor">#define M33_TRCSSPCICR_PC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a211fceb93272747f4a9306857bafeb39"> 7687</a></span><span class="preprocessor">#define M33_TRCSSPCICR_PC_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a39ca4e5d5b1e3adca5f07251a26b31"> 7688</a></span><span class="preprocessor">#define M33_TRCSSPCICR_PC_MSB    _u(3)</span></div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a26e8fb72a902f874994e41169df5d608"> 7689</a></span><span class="preprocessor">#define M33_TRCSSPCICR_PC_LSB    _u(0)</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc0c11f5d4ce63c1df60c0977abf2c8e"> 7690</a></span><span class="preprocessor">#define M33_TRCSSPCICR_PC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"> 7691</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"> 7692</span><span class="comment">// Register    : M33_TRCPDCR</span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"> 7693</span><span class="comment">// Description : Requests the system to provide power to the trace unit</span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0853ed2036cd878088241ea1c7c076d"> 7694</a></span><span class="preprocessor">#define M33_TRCPDCR_OFFSET _u(0x00041310)</span></div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a492cce5904faf4658f8285f74567decc"> 7695</a></span><span class="preprocessor">#define M33_TRCPDCR_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a72b9b61ae4ba2a746771583f629916a1"> 7696</a></span><span class="preprocessor">#define M33_TRCPDCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"> 7697</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"> 7698</span><span class="comment">// Field       : M33_TRCPDCR_PU</span></div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"> 7699</span><span class="comment">// Description : Powerup request bit:</span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a55877dd5e1be8297d353050fb36c3885"> 7700</a></span><span class="preprocessor">#define M33_TRCPDCR_PU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47a79f8912e0c02a1957c685b3c179a8"> 7701</a></span><span class="preprocessor">#define M33_TRCPDCR_PU_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9172c805c999637d57993b76892074a0"> 7702</a></span><span class="preprocessor">#define M33_TRCPDCR_PU_MSB    _u(3)</span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3ecaae28661d9da1078c453443b77ca"> 7703</a></span><span class="preprocessor">#define M33_TRCPDCR_PU_LSB    _u(3)</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14e81126647dc61d1dd2172577271e48"> 7704</a></span><span class="preprocessor">#define M33_TRCPDCR_PU_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"> 7705</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"> 7706</span><span class="comment">// Register    : M33_TRCPDSR</span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"> 7707</span><span class="comment">// Description : Returns the following information about the trace unit: - OS</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"> 7708</span><span class="comment">//               Lock status.  - Core power domain status.  - Power interruption</span></div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"> 7709</span><span class="comment">//               status</span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a267cac75040ec6b6a4b70fbbd56ea448"> 7710</a></span><span class="preprocessor">#define M33_TRCPDSR_OFFSET _u(0x00041314)</span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8d50537e0eb7a049c195d75110f5a193"> 7711</a></span><span class="preprocessor">#define M33_TRCPDSR_BITS   _u(0x00000023)</span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af34eb8105702b09e0446289f44f147bd"> 7712</a></span><span class="preprocessor">#define M33_TRCPDSR_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"> 7713</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"> 7714</span><span class="comment">// Field       : M33_TRCPDSR_OSLK</span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"> 7715</span><span class="comment">// Description : OS Lock status bit:</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5450beb42ff4384843f76b1191e340c1"> 7716</a></span><span class="preprocessor">#define M33_TRCPDSR_OSLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03ba73bbcb77fbcd53ab9eadfd4d3de9"> 7717</a></span><span class="preprocessor">#define M33_TRCPDSR_OSLK_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6be2b434a6928f5ff82d1e1e5bcca0a"> 7718</a></span><span class="preprocessor">#define M33_TRCPDSR_OSLK_MSB    _u(5)</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f91026f31904772e10fde994d321624"> 7719</a></span><span class="preprocessor">#define M33_TRCPDSR_OSLK_LSB    _u(5)</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21c562411be3f68b4022d3a412b8396e"> 7720</a></span><span class="preprocessor">#define M33_TRCPDSR_OSLK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"> 7721</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"> 7722</span><span class="comment">// Field       : M33_TRCPDSR_STICKYPD</span></div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"> 7723</span><span class="comment">// Description : Sticky powerdown status bit. Indicates whether the trace</span></div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"> 7724</span><span class="comment">//               register state is valid:</span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8e1f9d527f6c621e4a4fe6f679e1c032"> 7725</a></span><span class="preprocessor">#define M33_TRCPDSR_STICKYPD_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4887c560f72f0ec006ab952d52eb63f1"> 7726</a></span><span class="preprocessor">#define M33_TRCPDSR_STICKYPD_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e50c26cafe7b741681928ede91c0d5a"> 7727</a></span><span class="preprocessor">#define M33_TRCPDSR_STICKYPD_MSB    _u(1)</span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9deb22fb3c93bb42a1091c1e3f6de60c"> 7728</a></span><span class="preprocessor">#define M33_TRCPDSR_STICKYPD_LSB    _u(1)</span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a109874178698ee5f4140fad3f2424d26"> 7729</a></span><span class="preprocessor">#define M33_TRCPDSR_STICKYPD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"> 7730</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"> 7731</span><span class="comment">// Field       : M33_TRCPDSR_POWER</span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"> 7732</span><span class="comment">// Description : Power status bit:</span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afcfaa3256f98eeb37847126a0ec4709b"> 7733</a></span><span class="preprocessor">#define M33_TRCPDSR_POWER_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a83b4aa290ae31ddbf0ecd1a67b2c4996"> 7734</a></span><span class="preprocessor">#define M33_TRCPDSR_POWER_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5cd8f8266b8eff70fc3a2138719ea634"> 7735</a></span><span class="preprocessor">#define M33_TRCPDSR_POWER_MSB    _u(0)</span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15eb8192faddc204438123ea0426e10e"> 7736</a></span><span class="preprocessor">#define M33_TRCPDSR_POWER_LSB    _u(0)</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e7ffbd77fe29c8929cb859d03627c8a"> 7737</a></span><span class="preprocessor">#define M33_TRCPDSR_POWER_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"> 7738</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"> 7739</span><span class="comment">// Register    : M33_TRCITATBIDR</span></div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"> 7740</span><span class="comment">// Description : Trace Integration ATB Identification Register</span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac18d34c1c3cc0b562499fe7d0141dcc2"> 7741</a></span><span class="preprocessor">#define M33_TRCITATBIDR_OFFSET _u(0x00041ee4)</span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afd2703811c3bb1d9c50b46b6ae4b7525"> 7742</a></span><span class="preprocessor">#define M33_TRCITATBIDR_BITS   _u(0x0000007f)</span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad42d4aa070432630bfae7d1a633051f3"> 7743</a></span><span class="preprocessor">#define M33_TRCITATBIDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"> 7744</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"> 7745</span><span class="comment">// Field       : M33_TRCITATBIDR_ID</span></div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"> 7746</span><span class="comment">// Description : Trace ID</span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5862d530661a9654463d108a74db9f1e"> 7747</a></span><span class="preprocessor">#define M33_TRCITATBIDR_ID_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaf41e234e80b8826f7ef7bd6bba04540"> 7748</a></span><span class="preprocessor">#define M33_TRCITATBIDR_ID_BITS   _u(0x0000007f)</span></div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af6f29e94ca2a08ded198d5af8107d975"> 7749</a></span><span class="preprocessor">#define M33_TRCITATBIDR_ID_MSB    _u(6)</span></div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab79fc75b8aa8feed5a850353e6823603"> 7750</a></span><span class="preprocessor">#define M33_TRCITATBIDR_ID_LSB    _u(0)</span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a010e9c12781443c9222e6199b555129f"> 7751</a></span><span class="preprocessor">#define M33_TRCITATBIDR_ID_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"> 7752</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"> 7753</span><span class="comment">// Register    : M33_TRCITIATBINR</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"> 7754</span><span class="comment">// Description : Trace Integration Instruction ATB In Register</span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaca04316b82ba21ec070112f2f504ea5"> 7755</a></span><span class="preprocessor">#define M33_TRCITIATBINR_OFFSET _u(0x00041ef4)</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aebb0b766951e959fb7150fe029459806"> 7756</a></span><span class="preprocessor">#define M33_TRCITIATBINR_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa4eb08527d7d0b8bfd09232f046cca0e"> 7757</a></span><span class="preprocessor">#define M33_TRCITIATBINR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"> 7758</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"> 7759</span><span class="comment">// Field       : M33_TRCITIATBINR_AFVALIDM</span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"> 7760</span><span class="comment">// Description : Integration Mode instruction AFVALIDM in</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af566d4d2bdbb975be440397b4984c1f3"> 7761</a></span><span class="preprocessor">#define M33_TRCITIATBINR_AFVALIDM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afca331c7e3ca40f1e2ab8c963f2aa640"> 7762</a></span><span class="preprocessor">#define M33_TRCITIATBINR_AFVALIDM_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a870a380889e53ef324b3b1357e271d9f"> 7763</a></span><span class="preprocessor">#define M33_TRCITIATBINR_AFVALIDM_MSB    _u(1)</span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a970611a11ef57a0825320cfcf2702d78"> 7764</a></span><span class="preprocessor">#define M33_TRCITIATBINR_AFVALIDM_LSB    _u(1)</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a52f461f04c6dba40d33fb11b19a0415b"> 7765</a></span><span class="preprocessor">#define M33_TRCITIATBINR_AFVALIDM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"> 7766</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"> 7767</span><span class="comment">// Field       : M33_TRCITIATBINR_ATREADYM</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"> 7768</span><span class="comment">// Description : Integration Mode instruction ATREADYM in</span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa279956705dc9781e8790f7a4fb9e6b5"> 7769</a></span><span class="preprocessor">#define M33_TRCITIATBINR_ATREADYM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a36fba1e0f92631817cc677a5790bd35b"> 7770</a></span><span class="preprocessor">#define M33_TRCITIATBINR_ATREADYM_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a100049aa77f6c53c2ffa4b7395fafafa"> 7771</a></span><span class="preprocessor">#define M33_TRCITIATBINR_ATREADYM_MSB    _u(0)</span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a385d622baa23fc1d8d29435ea8836b96"> 7772</a></span><span class="preprocessor">#define M33_TRCITIATBINR_ATREADYM_LSB    _u(0)</span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0ab38bffbd514d0c326bbdc74c89d95"> 7773</a></span><span class="preprocessor">#define M33_TRCITIATBINR_ATREADYM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"> 7774</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"> 7775</span><span class="comment">// Register    : M33_TRCITIATBOUTR</span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"> 7776</span><span class="comment">// Description : Trace Integration Instruction ATB Out Register</span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe685c01d5cd75ba03ca067f43fdc53d"> 7777</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_OFFSET _u(0x00041efc)</span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a18b2061b4a09d6072fb57cf4b5772662"> 7778</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb23bbce046e2b2194f2f51c1c1057d1"> 7779</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"> 7780</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"> 7781</span><span class="comment">// Field       : M33_TRCITIATBOUTR_AFREADY</span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"> 7782</span><span class="comment">// Description : Integration Mode instruction AFREADY out</span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a171e26f92897c01ffb38f73b87b917a4"> 7783</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_AFREADY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad724e3f38f02713dd33f60bb28097ca8"> 7784</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_AFREADY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a753e8fb931b1501feb2034cd9c9f0600"> 7785</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_AFREADY_MSB    _u(1)</span></div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a903fb391d9a8e54b916d3b378ea614f0"> 7786</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_AFREADY_LSB    _u(1)</span></div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a475b761d6cdda7a14b72d120d0ad0abd"> 7787</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_AFREADY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"> 7788</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"> 7789</span><span class="comment">// Field       : M33_TRCITIATBOUTR_ATVALID</span></div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"> 7790</span><span class="comment">// Description : Integration Mode instruction ATVALID out</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23cfa4f1c8384d01c042bd26ad9f84ac"> 7791</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_ATVALID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a29ecee62610721df62354f5e813209c6"> 7792</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_ATVALID_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b82b5292b251e17311d0010149a4cde"> 7793</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_ATVALID_MSB    _u(0)</span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a7a4820802c2938951f2680cbda18be"> 7794</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_ATVALID_LSB    _u(0)</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af0614d03422a8ec838a3c6cf68138e12"> 7795</a></span><span class="preprocessor">#define M33_TRCITIATBOUTR_ATVALID_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"> 7796</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"> 7797</span><span class="comment">// Register    : M33_TRCCLAIMSET</span></div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"> 7798</span><span class="comment">// Description : Claim Tag Set Register</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ff46003bade06de35892ca4ca67060b"> 7799</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_OFFSET _u(0x00041fa0)</span></div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04393360767dbb093e56b0731eb66183"> 7800</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae60f3caedfd70be041e61cb8c3ffdf18"> 7801</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_RESET  _u(0x0000000f)</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"> 7802</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"> 7803</span><span class="comment">// Field       : M33_TRCCLAIMSET_SET3</span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"> 7804</span><span class="comment">// Description : When a write to one of these bits occurs, with the value:</span></div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a029f702923188ae838211bede8428389"> 7805</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET3_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8cc9830edf6ebd9c2dccc6f56f52db0a"> 7806</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET3_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05b5883b4c7ab8824f6b2e324a71f019"> 7807</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET3_MSB    _u(3)</span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a62fbfd6cb69230ca630c373b5891c8"> 7808</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET3_LSB    _u(3)</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c976d9be68a5f95a70963ebc1273d37"> 7809</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"> 7810</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"> 7811</span><span class="comment">// Field       : M33_TRCCLAIMSET_SET2</span></div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"> 7812</span><span class="comment">// Description : When a write to one of these bits occurs, with the value:</span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9ec109fdad419f346f0509d5fce7999b"> 7813</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET2_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc4b149e88f3f9a25d1763ffe9685f82"> 7814</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET2_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5edf5c6eeb777e72f8a2c2829600bf75"> 7815</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET2_MSB    _u(2)</span></div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a437abc53a4de7c1632806506b7a00cb4"> 7816</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET2_LSB    _u(2)</span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a286c130f135e4cd62b5153e31323c0b5"> 7817</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"> 7818</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"> 7819</span><span class="comment">// Field       : M33_TRCCLAIMSET_SET1</span></div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"> 7820</span><span class="comment">// Description : When a write to one of these bits occurs, with the value:</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d69490abb66269affb8627c99b80d81"> 7821</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6febf3b5e72d86bed8821fee7bf4d37d"> 7822</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET1_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ada68cbb446fa48a6bb39eebe24cbaec4"> 7823</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET1_MSB    _u(1)</span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a93ac35338a7e624cced2783986d1c15c"> 7824</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET1_LSB    _u(1)</span></div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8238c31ba9941e12dfc21c3d549903bd"> 7825</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"> 7826</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"> 7827</span><span class="comment">// Field       : M33_TRCCLAIMSET_SET0</span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"> 7828</span><span class="comment">// Description : When a write to one of these bits occurs, with the value:</span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4a7d38910e78adc4b8cc44c87ac9bd41"> 7829</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa4197c75f2fe47fe8863d6058eaf7cd4"> 7830</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afccaca3edf273c01f16fd603c0ea21b8"> 7831</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET0_MSB    _u(0)</span></div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6508f81b1cce367dba43e70c8bd1b498"> 7832</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET0_LSB    _u(0)</span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a40d22c9938e574bc45b872a6ac19afe5"> 7833</a></span><span class="preprocessor">#define M33_TRCCLAIMSET_SET0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"> 7834</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"> 7835</span><span class="comment">// Register    : M33_TRCCLAIMCLR</span></div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"> 7836</span><span class="comment">// Description : Claim Tag Clear Register</span></div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab38704a34062c9679ede220561cb92e6"> 7837</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_OFFSET _u(0x00041fa4)</span></div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f24f945d7498c74e3d7901983b81623"> 7838</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac12093d278dd6657ffdef73d08a4c8c1"> 7839</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"> 7840</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"> 7841</span><span class="comment">// Field       : M33_TRCCLAIMCLR_CLR3</span></div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"> 7842</span><span class="comment">// Description : When a write to one of these bits occurs, with the value:</span></div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a570f0692567356466e718acf2bd378ff"> 7843</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a17ad5d6706732eda3417be33b0906fd4"> 7844</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR3_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa05393a6847191d41549814044ecc8b"> 7845</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR3_MSB    _u(3)</span></div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae61888a7bb6bf90398914f6d5d4e4c6"> 7846</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR3_LSB    _u(3)</span></div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a26c4e531538e795da89ff938dae4dd15"> 7847</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"> 7848</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"> 7849</span><span class="comment">// Field       : M33_TRCCLAIMCLR_CLR2</span></div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"> 7850</span><span class="comment">// Description : When a write to one of these bits occurs, with the value:</span></div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab5a83320ccca59c45bff7f7c31fc98f"> 7851</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af999e3bd75448d169562c0926b339bc3"> 7852</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR2_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47b24410e7dab7729a6bb0b3479a0101"> 7853</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR2_MSB    _u(2)</span></div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adbad8f499041f9f755d61647bd05c54e"> 7854</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR2_LSB    _u(2)</span></div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad6cf6f0d59dded548ed4b87e4cbc37fd"> 7855</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"> 7856</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"> 7857</span><span class="comment">// Field       : M33_TRCCLAIMCLR_CLR1</span></div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"> 7858</span><span class="comment">// Description : When a write to one of these bits occurs, with the value:</span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aac5bdb9bb9caf5cb1892ee09e1e305f2"> 7859</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4843cda9025f794efa04ef89a6bd95f7"> 7860</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR1_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1dc03d6dbcdfb13398fac7c74a881b5e"> 7861</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR1_MSB    _u(1)</span></div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af3bdde76b10106a5c09c0fe82a91c27b"> 7862</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR1_LSB    _u(1)</span></div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a46019d15efe78ef3cd091c6e67690be2"> 7863</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"> 7864</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"> 7865</span><span class="comment">// Field       : M33_TRCCLAIMCLR_CLR0</span></div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"> 7866</span><span class="comment">// Description : When a write to one of these bits occurs, with the value:</span></div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f6bbfa5361437fe35734392317b72e3"> 7867</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a806e0e7365ca53936961cc2d7ea1a98f"> 7868</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4bedef91df2ac19d71d99d1641ae54e"> 7869</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR0_MSB    _u(0)</span></div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a54bcbd9396cc87997908e83557a1d7b6"> 7870</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR0_LSB    _u(0)</span></div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f90ead6c323367a948ef30021fbc319"> 7871</a></span><span class="preprocessor">#define M33_TRCCLAIMCLR_CLR0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"> 7872</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"> 7873</span><span class="comment">// Register    : M33_TRCAUTHSTATUS</span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"> 7874</span><span class="comment">// Description : Returns the level of tracing that the trace unit can support</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8f00d86abc634a9f6ffb0236e3e933bd"> 7875</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_OFFSET _u(0x00041fb8)</span></div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ef5e6036d2ad1b6a2b977f13a94d765"> 7876</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a70b7cc22fafddfca7a9f05c9f9d9d9f6"> 7877</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"> 7878</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"> 7879</span><span class="comment">// Field       : M33_TRCAUTHSTATUS_SNID</span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"> 7880</span><span class="comment">// Description : Indicates whether the system enables the trace unit to support</span></div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"> 7881</span><span class="comment">//               Secure non-invasive debug:</span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3de7ae6b6f597a5c847349a112d61cd2"> 7882</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_SNID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5478ebc767ec219fafe77624de432f4d"> 7883</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_SNID_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa56d82f61b32cbceeb690e36a80d3bb6"> 7884</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_SNID_MSB    _u(7)</span></div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a745dce2fe5f83dc299f4b87831752d4c"> 7885</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_SNID_LSB    _u(6)</span></div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac1eeee6a89822333fd8dc595bfbea05c"> 7886</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_SNID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"> 7887</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"> 7888</span><span class="comment">// Field       : M33_TRCAUTHSTATUS_SID</span></div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"> 7889</span><span class="comment">// Description : Indicates whether the trace unit supports Secure invasive</span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"> 7890</span><span class="comment">//               debug:</span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad082ed70fb6b1aa5886210ca964ea005"> 7891</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_SID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c1c508ffbd6a722f5eef3c4fd612acf"> 7892</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_SID_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73aa5db9125441cb213f208dafa7f36f"> 7893</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_SID_MSB    _u(5)</span></div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6cd03add10c3f56fd87bfb37dff9da2"> 7894</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_SID_LSB    _u(4)</span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a97f7fafa79f9d787b0bfcfbb4491e6d5"> 7895</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_SID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"> 7896</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"> 7897</span><span class="comment">// Field       : M33_TRCAUTHSTATUS_NSNID</span></div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"> 7898</span><span class="comment">// Description : Indicates whether the system enables the trace unit to support</span></div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"> 7899</span><span class="comment">//               Non-secure non-invasive debug:</span></div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5d561b14fd8b41ee96dabcc4cd641b1"> 7900</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_NSNID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4ad50ef1d97719507fe8f1219cc41165"> 7901</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_NSNID_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6a7caaf85264b1ac9556448da45cb2f5"> 7902</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_NSNID_MSB    _u(3)</span></div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4d3ecaef2f923ee77c3a7f673ca641ab"> 7903</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_NSNID_LSB    _u(2)</span></div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add65bfe52f6c03f4265bbbe99208b765"> 7904</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_NSNID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"> 7905</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"> 7906</span><span class="comment">// Field       : M33_TRCAUTHSTATUS_NSID</span></div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"> 7907</span><span class="comment">// Description : Indicates whether the trace unit supports Non-secure invasive</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"> 7908</span><span class="comment">//               debug:</span></div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a133ebbb01cadd734d542eda252d2f386"> 7909</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_NSID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8db83c8faac7ecf2d7cf59fd14079d71"> 7910</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_NSID_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aebe121d27b92d20920b3d00710c21ed9"> 7911</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_NSID_MSB    _u(1)</span></div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9041caf90d10a6c3b86ff653a69351e"> 7912</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_NSID_LSB    _u(0)</span></div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3059551161da6471f5681d00c7b5341f"> 7913</a></span><span class="preprocessor">#define M33_TRCAUTHSTATUS_NSID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"> 7914</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"> 7915</span><span class="comment">// Register    : M33_TRCDEVARCH</span></div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"> 7916</span><span class="comment">// Description : TRCDEVARCH</span></div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a159d51780aff297a779010c462778992"> 7917</a></span><span class="preprocessor">#define M33_TRCDEVARCH_OFFSET _u(0x00041fbc)</span></div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79bd632327dba0fd81906ffb2c94aa00"> 7918</a></span><span class="preprocessor">#define M33_TRCDEVARCH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01549a16ce17161cd2d71076e9d9476b"> 7919</a></span><span class="preprocessor">#define M33_TRCDEVARCH_RESET  _u(0x47724a13)</span></div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"> 7920</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"> 7921</span><span class="comment">// Field       : M33_TRCDEVARCH_ARCHITECT</span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"> 7922</span><span class="comment">// Description : reads as 0b01000111011</span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ac6e3808fdccdb4612c083e34b10dc8"> 7923</a></span><span class="preprocessor">#define M33_TRCDEVARCH_ARCHITECT_RESET  _u(0x23b)</span></div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b286169bad58114bbc10a8969a8e895"> 7924</a></span><span class="preprocessor">#define M33_TRCDEVARCH_ARCHITECT_BITS   _u(0xffe00000)</span></div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acd2ee8ace6d60427acb6745d1d31ed5a"> 7925</a></span><span class="preprocessor">#define M33_TRCDEVARCH_ARCHITECT_MSB    _u(31)</span></div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2fa4fb6e8352dbe02c0946914e18c2b2"> 7926</a></span><span class="preprocessor">#define M33_TRCDEVARCH_ARCHITECT_LSB    _u(21)</span></div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b768a23625b50906173de186b6f6152"> 7927</a></span><span class="preprocessor">#define M33_TRCDEVARCH_ARCHITECT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"> 7928</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"> 7929</span><span class="comment">// Field       : M33_TRCDEVARCH_PRESENT</span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"> 7930</span><span class="comment">// Description : reads as 0b1</span></div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23cfbdb3304017b050418e0f2db9b7d1"> 7931</a></span><span class="preprocessor">#define M33_TRCDEVARCH_PRESENT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80e0ddd10c27d3c668d0056b83e2b7bc"> 7932</a></span><span class="preprocessor">#define M33_TRCDEVARCH_PRESENT_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a300da993ea087bcdf751b98e8a641469"> 7933</a></span><span class="preprocessor">#define M33_TRCDEVARCH_PRESENT_MSB    _u(20)</span></div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef0d3c0f95fc57e1394374b0ef008493"> 7934</a></span><span class="preprocessor">#define M33_TRCDEVARCH_PRESENT_LSB    _u(20)</span></div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab29e70cf8750731169c4ace433d41d2f"> 7935</a></span><span class="preprocessor">#define M33_TRCDEVARCH_PRESENT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"> 7936</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"> 7937</span><span class="comment">// Field       : M33_TRCDEVARCH_REVISION</span></div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"> 7938</span><span class="comment">// Description : reads as 0b0000</span></div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4dcace0ea0d69d68283555a3eefb4742"> 7939</a></span><span class="preprocessor">#define M33_TRCDEVARCH_REVISION_RESET  _u(0x2)</span></div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9cdee4c071399f4dba09a9b86c67eaad"> 7940</a></span><span class="preprocessor">#define M33_TRCDEVARCH_REVISION_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5d954c6f30c57900faddb36e5d392b5a"> 7941</a></span><span class="preprocessor">#define M33_TRCDEVARCH_REVISION_MSB    _u(19)</span></div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a320c4306df9a75cd9ec3f1887f286407"> 7942</a></span><span class="preprocessor">#define M33_TRCDEVARCH_REVISION_LSB    _u(16)</span></div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7a3a05030a89cec0c001be35a0e05de9"> 7943</a></span><span class="preprocessor">#define M33_TRCDEVARCH_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"> 7944</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"> 7945</span><span class="comment">// Field       : M33_TRCDEVARCH_ARCHID</span></div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"> 7946</span><span class="comment">// Description : reads as 0b0100101000010011</span></div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6519c2d1697fdad9333804645b6633dd"> 7947</a></span><span class="preprocessor">#define M33_TRCDEVARCH_ARCHID_RESET  _u(0x4a13)</span></div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae886fabb99343ba81c85517eb27f7f18"> 7948</a></span><span class="preprocessor">#define M33_TRCDEVARCH_ARCHID_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aebb1f77d742c39d3eabfb3b65df7d541"> 7949</a></span><span class="preprocessor">#define M33_TRCDEVARCH_ARCHID_MSB    _u(15)</span></div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae33043efeaa8a8d4a4740f721994a074"> 7950</a></span><span class="preprocessor">#define M33_TRCDEVARCH_ARCHID_LSB    _u(0)</span></div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1387ce0e7ad3372628631724251d6b34"> 7951</a></span><span class="preprocessor">#define M33_TRCDEVARCH_ARCHID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"> 7952</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"> 7953</span><span class="comment">// Register    : M33_TRCDEVID</span></div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"> 7954</span><span class="comment">// Description : TRCDEVID</span></div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b5ef71d7dba54ec80b6b80fa875c0c1"> 7955</a></span><span class="preprocessor">#define M33_TRCDEVID_OFFSET _u(0x00041fc8)</span></div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af748bfc13f6f934d40b4f6f15f4f2c7d"> 7956</a></span><span class="preprocessor">#define M33_TRCDEVID_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9bf80f325bb5c1cda3175bb6fa2ae2c8"> 7957</a></span><span class="preprocessor">#define M33_TRCDEVID_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a528e9ad9c45c1b4c5134a762b87a0b2e"> 7958</a></span><span class="preprocessor">#define M33_TRCDEVID_MSB    _u(31)</span></div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a288ce0bdd8b27e01c50f0f797059ad1f"> 7959</a></span><span class="preprocessor">#define M33_TRCDEVID_LSB    _u(0)</span></div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76780d7dadcfd22a9b15688479f8dc6a"> 7960</a></span><span class="preprocessor">#define M33_TRCDEVID_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"> 7961</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"> 7962</span><span class="comment">// Register    : M33_TRCDEVTYPE</span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"> 7963</span><span class="comment">// Description : TRCDEVTYPE</span></div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ade8330ff63bd07b4f70d8e8e8d5c38cd"> 7964</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_OFFSET _u(0x00041fcc)</span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2052a0e058d1c210227b0bcea454e1c3"> 7965</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a918edf3de1684a5de970bbf13c57c56a"> 7966</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_RESET  _u(0x00000013)</span></div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"> 7967</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"> 7968</span><span class="comment">// Field       : M33_TRCDEVTYPE_SUB</span></div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"> 7969</span><span class="comment">// Description : reads as 0b0001</span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7e31aaeed2bbb64747b632bcd6258bb"> 7970</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_SUB_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adfdf2dca8f638a653053741b37d9998b"> 7971</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_SUB_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9e48d92a6ea501e895034aa4b582212"> 7972</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_SUB_MSB    _u(7)</span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14d6ca3943e45d16d88abd74a3947bc2"> 7973</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_SUB_LSB    _u(4)</span></div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95db88ac1fdaa5ad033366435b18622a"> 7974</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_SUB_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"> 7975</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"> 7976</span><span class="comment">// Field       : M33_TRCDEVTYPE_MAJOR</span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"> 7977</span><span class="comment">// Description : reads as 0b0011</span></div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24827acb4ee6f5f36a41e0cbeb2d04b4"> 7978</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_MAJOR_RESET  _u(0x3)</span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0d767e36a00c65f3560a7b2de32832ea"> 7979</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_MAJOR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb158ab3cceb24500ec20ab9257fa2f3"> 7980</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_MAJOR_MSB    _u(3)</span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a99af6d95ca668ab483a702301730bfe9"> 7981</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_MAJOR_LSB    _u(0)</span></div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a44e6d23ef24632c2e7f1bd8e4ca27165"> 7982</a></span><span class="preprocessor">#define M33_TRCDEVTYPE_MAJOR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"> 7983</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"> 7984</span><span class="comment">// Register    : M33_TRCPIDR4</span></div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"> 7985</span><span class="comment">// Description : TRCPIDR4</span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adf7fa5a245152ba9fd2eb3356615437e"> 7986</a></span><span class="preprocessor">#define M33_TRCPIDR4_OFFSET _u(0x00041fd0)</span></div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaa51356247cb9ef15d149c223a751758"> 7987</a></span><span class="preprocessor">#define M33_TRCPIDR4_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61cdaa1dbca5f4b750d6167eecb9194a"> 7988</a></span><span class="preprocessor">#define M33_TRCPIDR4_RESET  _u(0x00000004)</span></div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"> 7989</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"> 7990</span><span class="comment">// Field       : M33_TRCPIDR4_SIZE</span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"> 7991</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab78f8fedc6cb4c97f25b1cb27bd7fd6a"> 7992</a></span><span class="preprocessor">#define M33_TRCPIDR4_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a418c5c4eb3a9fe2d176c86477c35fcd5"> 7993</a></span><span class="preprocessor">#define M33_TRCPIDR4_SIZE_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4154756f40b41d413210c2890353a33b"> 7994</a></span><span class="preprocessor">#define M33_TRCPIDR4_SIZE_MSB    _u(7)</span></div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ffa83b631edced04cc38f607481f07e"> 7995</a></span><span class="preprocessor">#define M33_TRCPIDR4_SIZE_LSB    _u(4)</span></div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69ca50b0ba36ac3c047d98a64a1dee60"> 7996</a></span><span class="preprocessor">#define M33_TRCPIDR4_SIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"> 7997</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"> 7998</span><span class="comment">// Field       : M33_TRCPIDR4_DES_2</span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"> 7999</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa05b4756fee035be6a94eb4cc4fd5c99"> 8000</a></span><span class="preprocessor">#define M33_TRCPIDR4_DES_2_RESET  _u(0x4)</span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a90f3a8de7b9ea4ead1ac0bbbd71a4f28"> 8001</a></span><span class="preprocessor">#define M33_TRCPIDR4_DES_2_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae184490e6a47ac60950c0a9103890037"> 8002</a></span><span class="preprocessor">#define M33_TRCPIDR4_DES_2_MSB    _u(3)</span></div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abbfa19e8097f84709752075a9c9aedde"> 8003</a></span><span class="preprocessor">#define M33_TRCPIDR4_DES_2_LSB    _u(0)</span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a637f256d9134ffaac49e636a7bf689e0"> 8004</a></span><span class="preprocessor">#define M33_TRCPIDR4_DES_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"> 8005</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"> 8006</span><span class="comment">// Register    : M33_TRCPIDR5</span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"> 8007</span><span class="comment">// Description : TRCPIDR5</span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a587844a90d70da686ec786e6be6b5aef"> 8008</a></span><span class="preprocessor">#define M33_TRCPIDR5_OFFSET _u(0x00041fd4)</span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d163d49846a5d455820e1030e70275b"> 8009</a></span><span class="preprocessor">#define M33_TRCPIDR5_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af59a13878cbcf04de2980d5d6b1ca86f"> 8010</a></span><span class="preprocessor">#define M33_TRCPIDR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a5205dfb6a9b37313c0da9029c9058a"> 8011</a></span><span class="preprocessor">#define M33_TRCPIDR5_MSB    _u(31)</span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8295dea444f024519e0e81bcfdc9fa10"> 8012</a></span><span class="preprocessor">#define M33_TRCPIDR5_LSB    _u(0)</span></div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c5c094a55f48c84671710d598344dd9"> 8013</a></span><span class="preprocessor">#define M33_TRCPIDR5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"> 8014</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"> 8015</span><span class="comment">// Register    : M33_TRCPIDR6</span></div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"> 8016</span><span class="comment">// Description : TRCPIDR6</span></div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a214b60fe57a8d5f4667f8dc79f5f15e9"> 8017</a></span><span class="preprocessor">#define M33_TRCPIDR6_OFFSET _u(0x00041fd8)</span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0bb932929b405c7a00189248516f5b2e"> 8018</a></span><span class="preprocessor">#define M33_TRCPIDR6_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a188341a4a6aa55ce9192648ed212e304"> 8019</a></span><span class="preprocessor">#define M33_TRCPIDR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a049ecb66b30fce9e0a3b1ccf5cba320b"> 8020</a></span><span class="preprocessor">#define M33_TRCPIDR6_MSB    _u(31)</span></div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0194e226bba2f09ae4184ed176ca120c"> 8021</a></span><span class="preprocessor">#define M33_TRCPIDR6_LSB    _u(0)</span></div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab827c7d2c97c1852a2793631aedfbda8"> 8022</a></span><span class="preprocessor">#define M33_TRCPIDR6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"> 8023</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"> 8024</span><span class="comment">// Register    : M33_TRCPIDR7</span></div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"> 8025</span><span class="comment">// Description : TRCPIDR7</span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05d428a3568833170218c8489963e4c8"> 8026</a></span><span class="preprocessor">#define M33_TRCPIDR7_OFFSET _u(0x00041fdc)</span></div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8bb3b549900e8a0475293bbb42bbb36a"> 8027</a></span><span class="preprocessor">#define M33_TRCPIDR7_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4144f06dbdf40109253094f72808ea63"> 8028</a></span><span class="preprocessor">#define M33_TRCPIDR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7eb564c7189d877a1096bf46d21289d5"> 8029</a></span><span class="preprocessor">#define M33_TRCPIDR7_MSB    _u(31)</span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e9ad55ce0a0daa6025c821033206cf4"> 8030</a></span><span class="preprocessor">#define M33_TRCPIDR7_LSB    _u(0)</span></div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a37b3a4ba93e41df666cc5c7df9b6cecd"> 8031</a></span><span class="preprocessor">#define M33_TRCPIDR7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"> 8032</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"> 8033</span><span class="comment">// Register    : M33_TRCPIDR0</span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"> 8034</span><span class="comment">// Description : TRCPIDR0</span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af10e2e9ab72cb6b2def507d326fdb435"> 8035</a></span><span class="preprocessor">#define M33_TRCPIDR0_OFFSET _u(0x00041fe0)</span></div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7623198b253e040ec6c29f23e0a0859"> 8036</a></span><span class="preprocessor">#define M33_TRCPIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8b9c9cf1e086b6e23308a4dcc2031cf3"> 8037</a></span><span class="preprocessor">#define M33_TRCPIDR0_RESET  _u(0x00000021)</span></div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"> 8038</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"> 8039</span><span class="comment">// Field       : M33_TRCPIDR0_PART_0</span></div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"> 8040</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aac9584a69505f4eb44b096a19758619b"> 8041</a></span><span class="preprocessor">#define M33_TRCPIDR0_PART_0_RESET  _u(0x21)</span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3c83bc9945474c667cc1bd1067406b0d"> 8042</a></span><span class="preprocessor">#define M33_TRCPIDR0_PART_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa0984ef3aefa0cac837f4797fd695bdc"> 8043</a></span><span class="preprocessor">#define M33_TRCPIDR0_PART_0_MSB    _u(7)</span></div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a72a8088eee8c44f7c25f00c4a27fe13a"> 8044</a></span><span class="preprocessor">#define M33_TRCPIDR0_PART_0_LSB    _u(0)</span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4afabb97c5d093bb83db643c093d1223"> 8045</a></span><span class="preprocessor">#define M33_TRCPIDR0_PART_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"> 8046</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"> 8047</span><span class="comment">// Register    : M33_TRCPIDR1</span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"> 8048</span><span class="comment">// Description : TRCPIDR1</span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae0f07d26b11251a640d02d7491d1cca3"> 8049</a></span><span class="preprocessor">#define M33_TRCPIDR1_OFFSET _u(0x00041fe4)</span></div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3fd637fb64abd32bfa1c4017f16e63c4"> 8050</a></span><span class="preprocessor">#define M33_TRCPIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e54c4d280da27ad21229b9040806a24"> 8051</a></span><span class="preprocessor">#define M33_TRCPIDR1_RESET  _u(0x000000bd)</span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"> 8052</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"> 8053</span><span class="comment">// Field       : M33_TRCPIDR1_DES_0</span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"> 8054</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae29c5b97974f985fe3d729354c5059c"> 8055</a></span><span class="preprocessor">#define M33_TRCPIDR1_DES_0_RESET  _u(0xb)</span></div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0751fb644184d1d09c430c9b65d5f0f3"> 8056</a></span><span class="preprocessor">#define M33_TRCPIDR1_DES_0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a523e6787d0fef95108c20e7b6485a8e5"> 8057</a></span><span class="preprocessor">#define M33_TRCPIDR1_DES_0_MSB    _u(7)</span></div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9d4c9e82711a1e207b0d8f0b851aa860"> 8058</a></span><span class="preprocessor">#define M33_TRCPIDR1_DES_0_LSB    _u(4)</span></div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1b6e5daa1f1b51cd8a42338d0382bdac"> 8059</a></span><span class="preprocessor">#define M33_TRCPIDR1_DES_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"> 8060</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"> 8061</span><span class="comment">// Field       : M33_TRCPIDR1_PART_0</span></div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"> 8062</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acd6c9b582e900cc5e5272a611df25483"> 8063</a></span><span class="preprocessor">#define M33_TRCPIDR1_PART_0_RESET  _u(0xd)</span></div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7ec9972c7d93a7506b9689aef7ef099"> 8064</a></span><span class="preprocessor">#define M33_TRCPIDR1_PART_0_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a096304ad036f8d7a3433aed6b57c6db2"> 8065</a></span><span class="preprocessor">#define M33_TRCPIDR1_PART_0_MSB    _u(3)</span></div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa0849302e90d29746b04584ca19d57ec"> 8066</a></span><span class="preprocessor">#define M33_TRCPIDR1_PART_0_LSB    _u(0)</span></div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#accb31648194316831a7017769d41ee78"> 8067</a></span><span class="preprocessor">#define M33_TRCPIDR1_PART_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"> 8068</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"> 8069</span><span class="comment">// Register    : M33_TRCPIDR2</span></div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"> 8070</span><span class="comment">// Description : TRCPIDR2</span></div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af2f4c01427fe1625fb15e559f9b8db2c"> 8071</a></span><span class="preprocessor">#define M33_TRCPIDR2_OFFSET _u(0x00041fe8)</span></div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6ea878cee0ec6f50d9c6906686aff834"> 8072</a></span><span class="preprocessor">#define M33_TRCPIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7684c0fdfeb3dde6373e5a65d641f5e0"> 8073</a></span><span class="preprocessor">#define M33_TRCPIDR2_RESET  _u(0x0000002b)</span></div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"> 8074</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"> 8075</span><span class="comment">// Field       : M33_TRCPIDR2_REVISION</span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"> 8076</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a532f8612973960501824453a305a810a"> 8077</a></span><span class="preprocessor">#define M33_TRCPIDR2_REVISION_RESET  _u(0x2)</span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a41d2f9d6f3774959bbe9d66bb542c3b7"> 8078</a></span><span class="preprocessor">#define M33_TRCPIDR2_REVISION_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4f1471383b946c89515051c60a07fb7e"> 8079</a></span><span class="preprocessor">#define M33_TRCPIDR2_REVISION_MSB    _u(7)</span></div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a537bdbd3199e3c2f1247652f45dc95d6"> 8080</a></span><span class="preprocessor">#define M33_TRCPIDR2_REVISION_LSB    _u(4)</span></div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af41327c0a6d48d34372fbdf1b6e3e86a"> 8081</a></span><span class="preprocessor">#define M33_TRCPIDR2_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"> 8082</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"> 8083</span><span class="comment">// Field       : M33_TRCPIDR2_JEDEC</span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"> 8084</span><span class="comment">// Description : reads as 0b1</span></div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6a46936c34af8c13c9a19b5617cad01b"> 8085</a></span><span class="preprocessor">#define M33_TRCPIDR2_JEDEC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a556ff15dbe31fedfd60697dafbdae3cf"> 8086</a></span><span class="preprocessor">#define M33_TRCPIDR2_JEDEC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7298340922f055e05b2b16e7e36938e7"> 8087</a></span><span class="preprocessor">#define M33_TRCPIDR2_JEDEC_MSB    _u(3)</span></div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#add2d0c77cfbf2f239c7fe762f2131c98"> 8088</a></span><span class="preprocessor">#define M33_TRCPIDR2_JEDEC_LSB    _u(3)</span></div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abce827dbf459debcdb1ff58ea410feff"> 8089</a></span><span class="preprocessor">#define M33_TRCPIDR2_JEDEC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"> 8090</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"> 8091</span><span class="comment">// Field       : M33_TRCPIDR2_DES_0</span></div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"> 8092</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1370e1d15e3c105d396b579d97cf02e6"> 8093</a></span><span class="preprocessor">#define M33_TRCPIDR2_DES_0_RESET  _u(0x3)</span></div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a59050f8ba10ba91bcc5ba7da12a81acc"> 8094</a></span><span class="preprocessor">#define M33_TRCPIDR2_DES_0_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ec6abc2f915ecddb2469e390a14b54c"> 8095</a></span><span class="preprocessor">#define M33_TRCPIDR2_DES_0_MSB    _u(2)</span></div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9057656feb62e67728f30b11b18c4dcd"> 8096</a></span><span class="preprocessor">#define M33_TRCPIDR2_DES_0_LSB    _u(0)</span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9dd8b0a97c3daa2a876d824098396aa9"> 8097</a></span><span class="preprocessor">#define M33_TRCPIDR2_DES_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"> 8098</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"> 8099</span><span class="comment">// Register    : M33_TRCPIDR3</span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"> 8100</span><span class="comment">// Description : TRCPIDR3</span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ade35f9cce0917b9f2d018d7bc58d69b7"> 8101</a></span><span class="preprocessor">#define M33_TRCPIDR3_OFFSET _u(0x00041fec)</span></div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a06422f3456e23a349b001baa256506df"> 8102</a></span><span class="preprocessor">#define M33_TRCPIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aee161ecb54ca85631d6fb48442ad538c"> 8103</a></span><span class="preprocessor">#define M33_TRCPIDR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"> 8104</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"> 8105</span><span class="comment">// Field       : M33_TRCPIDR3_REVAND</span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"> 8106</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aee3363522ed2254a7af36ace919be405"> 8107</a></span><span class="preprocessor">#define M33_TRCPIDR3_REVAND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9759bafc67df8142a526b73b3278fd27"> 8108</a></span><span class="preprocessor">#define M33_TRCPIDR3_REVAND_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3ce6897a4cc37aecbc9618222188cb86"> 8109</a></span><span class="preprocessor">#define M33_TRCPIDR3_REVAND_MSB    _u(7)</span></div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2e591d0ce0fa7ef28fef0fe1476dd5db"> 8110</a></span><span class="preprocessor">#define M33_TRCPIDR3_REVAND_LSB    _u(4)</span></div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8f572ee8b6fe2a980f1e6e517cb5f91"> 8111</a></span><span class="preprocessor">#define M33_TRCPIDR3_REVAND_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"> 8112</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"> 8113</span><span class="comment">// Field       : M33_TRCPIDR3_CMOD</span></div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"> 8114</span><span class="comment">// Description : reads as `ImpDef</span></div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8eb924221f6b2b9890ab34658dd1403f"> 8115</a></span><span class="preprocessor">#define M33_TRCPIDR3_CMOD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab3a0e0f7d8b71ce4592c48662724b51e"> 8116</a></span><span class="preprocessor">#define M33_TRCPIDR3_CMOD_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e98ba48b8221c54042b6cdf74df762b"> 8117</a></span><span class="preprocessor">#define M33_TRCPIDR3_CMOD_MSB    _u(3)</span></div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a774c4eb033c53c03f8e5559f54291e9b"> 8118</a></span><span class="preprocessor">#define M33_TRCPIDR3_CMOD_LSB    _u(0)</span></div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac29b26d617c0fb9cb439403d0426f61f"> 8119</a></span><span class="preprocessor">#define M33_TRCPIDR3_CMOD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"> 8120</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"> 8121</span><span class="comment">// Register    : M33_TRCCIDR0</span></div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"> 8122</span><span class="comment">// Description : TRCCIDR0</span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adf515f482f46f93b3fb9fbfd22867a69"> 8123</a></span><span class="preprocessor">#define M33_TRCCIDR0_OFFSET _u(0x00041ff0)</span></div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76dff8a277339cbb531f8b3f16d3a144"> 8124</a></span><span class="preprocessor">#define M33_TRCCIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab1314380b33ead6b9cf276602da5fdbe"> 8125</a></span><span class="preprocessor">#define M33_TRCCIDR0_RESET  _u(0x0000000d)</span></div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"> 8126</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"> 8127</span><span class="comment">// Field       : M33_TRCCIDR0_PRMBL_0</span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"> 8128</span><span class="comment">// Description : reads as 0b00001101</span></div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad3e7eace0c667cbd41b72a005d98c4fa"> 8129</a></span><span class="preprocessor">#define M33_TRCCIDR0_PRMBL_0_RESET  _u(0x0d)</span></div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c8cc2330c1c1929660388e9dee93910"> 8130</a></span><span class="preprocessor">#define M33_TRCCIDR0_PRMBL_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11ec9b3c27d164db9bfc353b399f9732"> 8131</a></span><span class="preprocessor">#define M33_TRCCIDR0_PRMBL_0_MSB    _u(7)</span></div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae379b320fbc959d367dd00ebd6524226"> 8132</a></span><span class="preprocessor">#define M33_TRCCIDR0_PRMBL_0_LSB    _u(0)</span></div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a93e6be89e25cc7be1af10138359ea70d"> 8133</a></span><span class="preprocessor">#define M33_TRCCIDR0_PRMBL_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"> 8134</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"> 8135</span><span class="comment">// Register    : M33_TRCCIDR1</span></div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"> 8136</span><span class="comment">// Description : TRCCIDR1</span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a99461b062b6f0bab86647da5be8b6c5b"> 8137</a></span><span class="preprocessor">#define M33_TRCCIDR1_OFFSET _u(0x00041ff4)</span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaf069fcd2606c8cda668202d4e73f24a"> 8138</a></span><span class="preprocessor">#define M33_TRCCIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9fe94597ec117f8159ec481964473cc0"> 8139</a></span><span class="preprocessor">#define M33_TRCCIDR1_RESET  _u(0x00000090)</span></div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"> 8140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"> 8141</span><span class="comment">// Field       : M33_TRCCIDR1_CLASS</span></div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"> 8142</span><span class="comment">// Description : reads as 0b1001</span></div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa9f77c1e2686281a6e197881f36b3dc5"> 8143</a></span><span class="preprocessor">#define M33_TRCCIDR1_CLASS_RESET  _u(0x9)</span></div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa0a296bc47e384015fc1f54f61ad134a"> 8144</a></span><span class="preprocessor">#define M33_TRCCIDR1_CLASS_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7277da1e868dd276e7497a1a65c4f180"> 8145</a></span><span class="preprocessor">#define M33_TRCCIDR1_CLASS_MSB    _u(7)</span></div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a371329c81ccc94c2a901eab34b4084b3"> 8146</a></span><span class="preprocessor">#define M33_TRCCIDR1_CLASS_LSB    _u(4)</span></div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab3c732667dc14b7d463240aab723b84"> 8147</a></span><span class="preprocessor">#define M33_TRCCIDR1_CLASS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"> 8148</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"> 8149</span><span class="comment">// Field       : M33_TRCCIDR1_PRMBL_1</span></div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"> 8150</span><span class="comment">// Description : reads as 0b0000</span></div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac51b27c5281142af1f78ce41aa0e20ce"> 8151</a></span><span class="preprocessor">#define M33_TRCCIDR1_PRMBL_1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aea6b80f8af02eac00fa5e904026baecf"> 8152</a></span><span class="preprocessor">#define M33_TRCCIDR1_PRMBL_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad65057aadf932cc2e9c2d7e0922f6389"> 8153</a></span><span class="preprocessor">#define M33_TRCCIDR1_PRMBL_1_MSB    _u(3)</span></div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb1912fb765c178df83687c914bb0c58"> 8154</a></span><span class="preprocessor">#define M33_TRCCIDR1_PRMBL_1_LSB    _u(0)</span></div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae828d453547431258bb19f8389731cd3"> 8155</a></span><span class="preprocessor">#define M33_TRCCIDR1_PRMBL_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"> 8156</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"> 8157</span><span class="comment">// Register    : M33_TRCCIDR2</span></div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"> 8158</span><span class="comment">// Description : TRCCIDR2</span></div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac634275e8b01d4fcac7ec35e4b4a429a"> 8159</a></span><span class="preprocessor">#define M33_TRCCIDR2_OFFSET _u(0x00041ff8)</span></div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adc80c08c3d1653e2913f86a2953b4eb2"> 8160</a></span><span class="preprocessor">#define M33_TRCCIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7066ea7a83dbd2f6590ab74bbe9cd79b"> 8161</a></span><span class="preprocessor">#define M33_TRCCIDR2_RESET  _u(0x00000005)</span></div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"> 8162</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"> 8163</span><span class="comment">// Field       : M33_TRCCIDR2_PRMBL_2</span></div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"> 8164</span><span class="comment">// Description : reads as 0b00000101</span></div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a57a0ca266c65db689903527340170b02"> 8165</a></span><span class="preprocessor">#define M33_TRCCIDR2_PRMBL_2_RESET  _u(0x05)</span></div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aabc69bf721817db5e934ce92e5d52740"> 8166</a></span><span class="preprocessor">#define M33_TRCCIDR2_PRMBL_2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afa739ae27e640500a210bb3ad2b7b333"> 8167</a></span><span class="preprocessor">#define M33_TRCCIDR2_PRMBL_2_MSB    _u(7)</span></div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7dea68ebc8339d1aeaeb7543cca6ad02"> 8168</a></span><span class="preprocessor">#define M33_TRCCIDR2_PRMBL_2_LSB    _u(0)</span></div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a028c7f596f21826e911073541b1efa36"> 8169</a></span><span class="preprocessor">#define M33_TRCCIDR2_PRMBL_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08170" name="l08170"></a><span class="lineno"> 8170</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08171" name="l08171"></a><span class="lineno"> 8171</span><span class="comment">// Register    : M33_TRCCIDR3</span></div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"> 8172</span><span class="comment">// Description : TRCCIDR3</span></div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3633f67201cbacccfd63b7649ef3b46c"> 8173</a></span><span class="preprocessor">#define M33_TRCCIDR3_OFFSET _u(0x00041ffc)</span></div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e41fe56072451839d10fb455c6d82d7"> 8174</a></span><span class="preprocessor">#define M33_TRCCIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2dfe6f661d8bfd7e722497737455886d"> 8175</a></span><span class="preprocessor">#define M33_TRCCIDR3_RESET  _u(0x000000b1)</span></div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"> 8176</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"> 8177</span><span class="comment">// Field       : M33_TRCCIDR3_PRMBL_3</span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"> 8178</span><span class="comment">// Description : reads as 0b10110001</span></div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ace0fbfa5890257def7834889f21c5104"> 8179</a></span><span class="preprocessor">#define M33_TRCCIDR3_PRMBL_3_RESET  _u(0xb1)</span></div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2fcd9168675b6ec2ca536df7fae09b7"> 8180</a></span><span class="preprocessor">#define M33_TRCCIDR3_PRMBL_3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a57183aa5c42fb5f6042ebf7965723e12"> 8181</a></span><span class="preprocessor">#define M33_TRCCIDR3_PRMBL_3_MSB    _u(7)</span></div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afcbf5dd1721c72215ced0a161c753c11"> 8182</a></span><span class="preprocessor">#define M33_TRCCIDR3_PRMBL_3_LSB    _u(0)</span></div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ca2966e30e18c38fe304e290e79829a"> 8183</a></span><span class="preprocessor">#define M33_TRCCIDR3_PRMBL_3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"> 8184</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"> 8185</span><span class="comment">// Register    : M33_CTICONTROL</span></div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"> 8186</span><span class="comment">// Description : CTI Control Register</span></div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a98ba1780e9c7f63f9d2fb4674705d067"> 8187</a></span><span class="preprocessor">#define M33_CTICONTROL_OFFSET _u(0x00042000)</span></div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a12da0ad45e29cba4b3fa99555d1381b8"> 8188</a></span><span class="preprocessor">#define M33_CTICONTROL_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af42082f5eca53cd3e0b1f3efd09b2d66"> 8189</a></span><span class="preprocessor">#define M33_CTICONTROL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"> 8190</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"> 8191</span><span class="comment">// Field       : M33_CTICONTROL_GLBEN</span></div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"> 8192</span><span class="comment">// Description : Enables or disables the CTI</span></div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4c42ebeeade78162fbdc8a8290742586"> 8193</a></span><span class="preprocessor">#define M33_CTICONTROL_GLBEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1aa359ca43321e551d256aa2aca1073d"> 8194</a></span><span class="preprocessor">#define M33_CTICONTROL_GLBEN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1191284e07969321a814f6927f7700a0"> 8195</a></span><span class="preprocessor">#define M33_CTICONTROL_GLBEN_MSB    _u(0)</span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2c4a40d7824d6f4edf4ad9053f298083"> 8196</a></span><span class="preprocessor">#define M33_CTICONTROL_GLBEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08197" name="l08197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa7a0785cc832bf53dec4f131e30fb048"> 8197</a></span><span class="preprocessor">#define M33_CTICONTROL_GLBEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"> 8198</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"> 8199</span><span class="comment">// Register    : M33_CTIINTACK</span></div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"> 8200</span><span class="comment">// Description : CTI Interrupt Acknowledge Register</span></div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5c8ed84280b3af1d043fa9d2b3e14710"> 8201</a></span><span class="preprocessor">#define M33_CTIINTACK_OFFSET _u(0x00042010)</span></div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a74322f520756389d2ccbfe0d133c4ac5"> 8202</a></span><span class="preprocessor">#define M33_CTIINTACK_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6bd4ebad722399c8c904fd0dc899aad9"> 8203</a></span><span class="preprocessor">#define M33_CTIINTACK_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"> 8204</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"> 8205</span><span class="comment">// Field       : M33_CTIINTACK_INTACK</span></div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"> 8206</span><span class="comment">// Description : Acknowledges the corresponding ctitrigout output. There is one</span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"> 8207</span><span class="comment">//               bit of the register for each ctitrigout output. When a 1 is</span></div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"> 8208</span><span class="comment">//               written to a bit in this register, the corresponding ctitrigout</span></div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"> 8209</span><span class="comment">//               is acknowledged, causing it to be cleared.</span></div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e837d5fba109d026a0bb88cd41afa56"> 8210</a></span><span class="preprocessor">#define M33_CTIINTACK_INTACK_RESET  _u(0x00)</span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a44943c8dd35be5b75e19b7711c21f6b8"> 8211</a></span><span class="preprocessor">#define M33_CTIINTACK_INTACK_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a72034c966baa4308aa615d9522b15392"> 8212</a></span><span class="preprocessor">#define M33_CTIINTACK_INTACK_MSB    _u(7)</span></div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac74a46d64f969ad3fbab4d90174383b3"> 8213</a></span><span class="preprocessor">#define M33_CTIINTACK_INTACK_LSB    _u(0)</span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3af2f42530a21abd181152ff85144fee"> 8214</a></span><span class="preprocessor">#define M33_CTIINTACK_INTACK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"> 8215</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"> 8216</span><span class="comment">// Register    : M33_CTIAPPSET</span></div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"> 8217</span><span class="comment">// Description : CTI Application Trigger Set Register</span></div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6f0b2f7609514aa4bb0d0ffe89f83ab"> 8218</a></span><span class="preprocessor">#define M33_CTIAPPSET_OFFSET _u(0x00042014)</span></div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac29d6fc58994da56f297c89598b7ddf8"> 8219</a></span><span class="preprocessor">#define M33_CTIAPPSET_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ec69c3a58631dda322c7379dc0f59c1"> 8220</a></span><span class="preprocessor">#define M33_CTIAPPSET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"> 8221</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"> 8222</span><span class="comment">// Field       : M33_CTIAPPSET_APPSET</span></div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"> 8223</span><span class="comment">// Description : Setting a bit HIGH generates a channel event for the selected</span></div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"> 8224</span><span class="comment">//               channel. There is one bit of the register for each channel</span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a205aaf4e645a5a2d0dc33e97b7ddc0ad"> 8225</a></span><span class="preprocessor">#define M33_CTIAPPSET_APPSET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a03a055d892419e2d2e442927ccf92916"> 8226</a></span><span class="preprocessor">#define M33_CTIAPPSET_APPSET_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a28f5d449caeb7f93ab415e603d58e3a0"> 8227</a></span><span class="preprocessor">#define M33_CTIAPPSET_APPSET_MSB    _u(3)</span></div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe302c9935d220d9097e64105a5de2ef"> 8228</a></span><span class="preprocessor">#define M33_CTIAPPSET_APPSET_LSB    _u(0)</span></div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a009663e6103919ab31fd7cb7ecf2d3"> 8229</a></span><span class="preprocessor">#define M33_CTIAPPSET_APPSET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"> 8230</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"> 8231</span><span class="comment">// Register    : M33_CTIAPPCLEAR</span></div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"> 8232</span><span class="comment">// Description : CTI Application Trigger Clear Register</span></div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeeadf1ef8f014fd5f4566b6fe2183e4c"> 8233</a></span><span class="preprocessor">#define M33_CTIAPPCLEAR_OFFSET _u(0x00042018)</span></div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaad1e1d2bc0399bf61269a88be97a97f"> 8234</a></span><span class="preprocessor">#define M33_CTIAPPCLEAR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae2eb6278e28b5704c3d203adfe0d7358"> 8235</a></span><span class="preprocessor">#define M33_CTIAPPCLEAR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"> 8236</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08237" name="l08237"></a><span class="lineno"> 8237</span><span class="comment">// Field       : M33_CTIAPPCLEAR_APPCLEAR</span></div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"> 8238</span><span class="comment">// Description : Sets the corresponding bits in the CTIAPPSET to 0. There is one</span></div>
<div class="line"><a id="l08239" name="l08239"></a><span class="lineno"> 8239</span><span class="comment">//               bit of the register for each channel.</span></div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1929121b1b21dc3be2940e39eb64e835"> 8240</a></span><span class="preprocessor">#define M33_CTIAPPCLEAR_APPCLEAR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08241" name="l08241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa41bf7a91d23b4255825ea1a0794364a"> 8241</a></span><span class="preprocessor">#define M33_CTIAPPCLEAR_APPCLEAR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80fc343fffe645510d99209f003ceff1"> 8242</a></span><span class="preprocessor">#define M33_CTIAPPCLEAR_APPCLEAR_MSB    _u(3)</span></div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a008b60141132f58cf85b64b0fa759710"> 8243</a></span><span class="preprocessor">#define M33_CTIAPPCLEAR_APPCLEAR_LSB    _u(0)</span></div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1faebf1cbbcf58458ce27d842fdd80ec"> 8244</a></span><span class="preprocessor">#define M33_CTIAPPCLEAR_APPCLEAR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08245" name="l08245"></a><span class="lineno"> 8245</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"> 8246</span><span class="comment">// Register    : M33_CTIAPPPULSE</span></div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"> 8247</span><span class="comment">// Description : CTI Application Pulse Register</span></div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a46f0e7f138a8fed2b555f1996a7e29c8"> 8248</a></span><span class="preprocessor">#define M33_CTIAPPPULSE_OFFSET _u(0x0004201c)</span></div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24878f01c6f216a4fe675c187579174e"> 8249</a></span><span class="preprocessor">#define M33_CTIAPPPULSE_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a091be4fa5a4d98093f801bd69e0057ae"> 8250</a></span><span class="preprocessor">#define M33_CTIAPPPULSE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"> 8251</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"> 8252</span><span class="comment">// Field       : M33_CTIAPPPULSE_APPULSE</span></div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"> 8253</span><span class="comment">// Description : Setting a bit HIGH generates a channel event pulse for the</span></div>
<div class="line"><a id="l08254" name="l08254"></a><span class="lineno"> 8254</span><span class="comment">//               selected channel. There is one bit of the register for each</span></div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"> 8255</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08256" name="l08256"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a12b50068e4013b9e4ec22ecc8c1dca28"> 8256</a></span><span class="preprocessor">#define M33_CTIAPPPULSE_APPULSE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80e92913f9575b17e030b0c6ef3bea62"> 8257</a></span><span class="preprocessor">#define M33_CTIAPPPULSE_APPULSE_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08258" name="l08258"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaea56bdc0c9f6b0b4b9db32245374f5d"> 8258</a></span><span class="preprocessor">#define M33_CTIAPPPULSE_APPULSE_MSB    _u(3)</span></div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af02b74972134a3a480cdec325a256434"> 8259</a></span><span class="preprocessor">#define M33_CTIAPPPULSE_APPULSE_LSB    _u(0)</span></div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a01ae0a69b2e064631c743b97a7bbfcfb"> 8260</a></span><span class="preprocessor">#define M33_CTIAPPPULSE_APPULSE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"> 8261</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"> 8262</span><span class="comment">// Register    : M33_CTIINEN0</span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"> 8263</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08264" name="l08264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa15680553192e09ef52887a196b76589"> 8264</a></span><span class="preprocessor">#define M33_CTIINEN0_OFFSET _u(0x00042020)</span></div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a13d1d4c80f073c4f98fa13ae07f6f6"> 8265</a></span><span class="preprocessor">#define M33_CTIINEN0_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23a8ecd4cda5b7a63e9bb081b5fa720d"> 8266</a></span><span class="preprocessor">#define M33_CTIINEN0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"> 8267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"> 8268</span><span class="comment">// Field       : M33_CTIINEN0_TRIGINEN</span></div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"> 8269</span><span class="comment">// Description : Enables a cross trigger event to the corresponding channel when</span></div>
<div class="line"><a id="l08270" name="l08270"></a><span class="lineno"> 8270</span><span class="comment">//               a ctitrigin input is activated. There is one bit of the field</span></div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"> 8271</span><span class="comment">//               for each of the four channels</span></div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa01562117f0eb4008124e5e719595625"> 8272</a></span><span class="preprocessor">#define M33_CTIINEN0_TRIGINEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8469a4184673efd219034a48e2211eae"> 8273</a></span><span class="preprocessor">#define M33_CTIINEN0_TRIGINEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af491a2a055bd1451a39fbc9d20ed8608"> 8274</a></span><span class="preprocessor">#define M33_CTIINEN0_TRIGINEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3d82b0d3b22fd2b859586d84b6a9ef0a"> 8275</a></span><span class="preprocessor">#define M33_CTIINEN0_TRIGINEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08276" name="l08276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaec437c86cb8b19a8ab8d726e95ff9ec"> 8276</a></span><span class="preprocessor">#define M33_CTIINEN0_TRIGINEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"> 8277</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08278" name="l08278"></a><span class="lineno"> 8278</span><span class="comment">// Register    : M33_CTIINEN1</span></div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"> 8279</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a14039675de24f54c16ac6b6c063b65e2"> 8280</a></span><span class="preprocessor">#define M33_CTIINEN1_OFFSET _u(0x00042024)</span></div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09a6cea6eb0cf70ee676018bf865c573"> 8281</a></span><span class="preprocessor">#define M33_CTIINEN1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08282" name="l08282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76d67f3a38c1d86933ce5309a75949cc"> 8282</a></span><span class="preprocessor">#define M33_CTIINEN1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"> 8283</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"> 8284</span><span class="comment">// Field       : M33_CTIINEN1_TRIGINEN</span></div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"> 8285</span><span class="comment">// Description : Enables a cross trigger event to the corresponding channel when</span></div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"> 8286</span><span class="comment">//               a ctitrigin input is activated. There is one bit of the field</span></div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"> 8287</span><span class="comment">//               for each of the four channels</span></div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5a2be2b2313416bd652987c479c3a91"> 8288</a></span><span class="preprocessor">#define M33_CTIINEN1_TRIGINEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a69fb7b2ce196b71a38511b9d7bd4724b"> 8289</a></span><span class="preprocessor">#define M33_CTIINEN1_TRIGINEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e09f1effe3308bc3e914bb7ce3e2427"> 8290</a></span><span class="preprocessor">#define M33_CTIINEN1_TRIGINEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a650d7964aa3ab83901895f084104bcce"> 8291</a></span><span class="preprocessor">#define M33_CTIINEN1_TRIGINEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aed7878b0d2039fb02eacabf847195586"> 8292</a></span><span class="preprocessor">#define M33_CTIINEN1_TRIGINEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"> 8293</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"> 8294</span><span class="comment">// Register    : M33_CTIINEN2</span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"> 8295</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a48a1994d5731d345b67e6af0a2df8349"> 8296</a></span><span class="preprocessor">#define M33_CTIINEN2_OFFSET _u(0x00042028)</span></div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad2712e3aae2c1ce9ea147cd311ea3fa5"> 8297</a></span><span class="preprocessor">#define M33_CTIINEN2_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a661ef03b5dbf90b895d79110fdea1525"> 8298</a></span><span class="preprocessor">#define M33_CTIINEN2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"> 8299</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"> 8300</span><span class="comment">// Field       : M33_CTIINEN2_TRIGINEN</span></div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"> 8301</span><span class="comment">// Description : Enables a cross trigger event to the corresponding channel when</span></div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"> 8302</span><span class="comment">//               a ctitrigin input is activated. There is one bit of the field</span></div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"> 8303</span><span class="comment">//               for each of the four channels</span></div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a40e209971ebb18657393b43e04a091c0"> 8304</a></span><span class="preprocessor">#define M33_CTIINEN2_TRIGINEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab978b5740d79babb44bfb3d7502bb951"> 8305</a></span><span class="preprocessor">#define M33_CTIINEN2_TRIGINEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad88837e2763fb11bdf7035dcb9ba1d43"> 8306</a></span><span class="preprocessor">#define M33_CTIINEN2_TRIGINEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad155582aa75a89bb9385e0ec6966dfd8"> 8307</a></span><span class="preprocessor">#define M33_CTIINEN2_TRIGINEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5fa6fb4197fdcc2b0bf9c3178fd640cd"> 8308</a></span><span class="preprocessor">#define M33_CTIINEN2_TRIGINEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"> 8309</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"> 8310</span><span class="comment">// Register    : M33_CTIINEN3</span></div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"> 8311</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefca5d1813e6b6b4d201549be1929988"> 8312</a></span><span class="preprocessor">#define M33_CTIINEN3_OFFSET _u(0x0004202c)</span></div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aafea9c1f96f390db8ec56422a79bc78f"> 8313</a></span><span class="preprocessor">#define M33_CTIINEN3_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae9279c74e0c7abfc7e6947cad5fe027"> 8314</a></span><span class="preprocessor">#define M33_CTIINEN3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"> 8315</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"> 8316</span><span class="comment">// Field       : M33_CTIINEN3_TRIGINEN</span></div>
<div class="line"><a id="l08317" name="l08317"></a><span class="lineno"> 8317</span><span class="comment">// Description : Enables a cross trigger event to the corresponding channel when</span></div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"> 8318</span><span class="comment">//               a ctitrigin input is activated. There is one bit of the field</span></div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"> 8319</span><span class="comment">//               for each of the four channels</span></div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aefe55f3e4bf5a8a78ecf9f0fc8701982"> 8320</a></span><span class="preprocessor">#define M33_CTIINEN3_TRIGINEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4118cd9e9215c74f2ec784041e0b30ee"> 8321</a></span><span class="preprocessor">#define M33_CTIINEN3_TRIGINEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acce0c555499da0880699aa85fcbae4bf"> 8322</a></span><span class="preprocessor">#define M33_CTIINEN3_TRIGINEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae24a6b19f290ca2a01d16d68861a2cb7"> 8323</a></span><span class="preprocessor">#define M33_CTIINEN3_TRIGINEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7d4bf83abc637d80840534e39299fa52"> 8324</a></span><span class="preprocessor">#define M33_CTIINEN3_TRIGINEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"> 8325</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08326" name="l08326"></a><span class="lineno"> 8326</span><span class="comment">// Register    : M33_CTIINEN4</span></div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"> 8327</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a47243a5d79ddb5c46ab8dcb99d1263fc"> 8328</a></span><span class="preprocessor">#define M33_CTIINEN4_OFFSET _u(0x00042030)</span></div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a648a06383959736873e65a29f1bc8155"> 8329</a></span><span class="preprocessor">#define M33_CTIINEN4_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08330" name="l08330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d3886a0731309f29f1c0fdd2d904285"> 8330</a></span><span class="preprocessor">#define M33_CTIINEN4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"> 8331</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"> 8332</span><span class="comment">// Field       : M33_CTIINEN4_TRIGINEN</span></div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"> 8333</span><span class="comment">// Description : Enables a cross trigger event to the corresponding channel when</span></div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"> 8334</span><span class="comment">//               a ctitrigin input is activated. There is one bit of the field</span></div>
<div class="line"><a id="l08335" name="l08335"></a><span class="lineno"> 8335</span><span class="comment">//               for each of the four channels</span></div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a48eae1b9e5d91ac833c63d3cd7f36430"> 8336</a></span><span class="preprocessor">#define M33_CTIINEN4_TRIGINEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae553c2c788fd1e73e77774dd16fe3b8f"> 8337</a></span><span class="preprocessor">#define M33_CTIINEN4_TRIGINEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a165b723e4e2df1fab02d137585172d87"> 8338</a></span><span class="preprocessor">#define M33_CTIINEN4_TRIGINEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89210f590411a175891b089f3a05c5f0"> 8339</a></span><span class="preprocessor">#define M33_CTIINEN4_TRIGINEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08340" name="l08340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a039411b4f21aaa2453002db4fd15f313"> 8340</a></span><span class="preprocessor">#define M33_CTIINEN4_TRIGINEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"> 8341</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"> 8342</span><span class="comment">// Register    : M33_CTIINEN5</span></div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"> 8343</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc2a1908c69e2769d9fa27d1e5654298"> 8344</a></span><span class="preprocessor">#define M33_CTIINEN5_OFFSET _u(0x00042034)</span></div>
<div class="line"><a id="l08345" name="l08345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa0c77a67e4d85d15dd16f7879caaf04c"> 8345</a></span><span class="preprocessor">#define M33_CTIINEN5_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abd1833590ffa7956553185f217b1cb1f"> 8346</a></span><span class="preprocessor">#define M33_CTIINEN5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"> 8347</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"> 8348</span><span class="comment">// Field       : M33_CTIINEN5_TRIGINEN</span></div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"> 8349</span><span class="comment">// Description : Enables a cross trigger event to the corresponding channel when</span></div>
<div class="line"><a id="l08350" name="l08350"></a><span class="lineno"> 8350</span><span class="comment">//               a ctitrigin input is activated. There is one bit of the field</span></div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"> 8351</span><span class="comment">//               for each of the four channels</span></div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeae5e7f435ca693c70de5afc59424959"> 8352</a></span><span class="preprocessor">#define M33_CTIINEN5_TRIGINEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a7fa652463cfa2ff985f504215b54e3"> 8353</a></span><span class="preprocessor">#define M33_CTIINEN5_TRIGINEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa1b1f5d08cef1830c6448218c2fe5566"> 8354</a></span><span class="preprocessor">#define M33_CTIINEN5_TRIGINEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08355" name="l08355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7da427c23f947e8f3de5561726cabdb9"> 8355</a></span><span class="preprocessor">#define M33_CTIINEN5_TRIGINEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5a83661a29267eb469e2a359798ceb29"> 8356</a></span><span class="preprocessor">#define M33_CTIINEN5_TRIGINEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"> 8357</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"> 8358</span><span class="comment">// Register    : M33_CTIINEN6</span></div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"> 8359</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08360" name="l08360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aacfc613c46f165029976f41f7ee39423"> 8360</a></span><span class="preprocessor">#define M33_CTIINEN6_OFFSET _u(0x00042038)</span></div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a77d255111d4fdbbb745e768c8679adbc"> 8361</a></span><span class="preprocessor">#define M33_CTIINEN6_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acff0e75d36175121ef1cc7290eff51f4"> 8362</a></span><span class="preprocessor">#define M33_CTIINEN6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"> 8363</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"> 8364</span><span class="comment">// Field       : M33_CTIINEN6_TRIGINEN</span></div>
<div class="line"><a id="l08365" name="l08365"></a><span class="lineno"> 8365</span><span class="comment">// Description : Enables a cross trigger event to the corresponding channel when</span></div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"> 8366</span><span class="comment">//               a ctitrigin input is activated. There is one bit of the field</span></div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"> 8367</span><span class="comment">//               for each of the four channels</span></div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0ac19e47ea88c25b6d159bebcb0514d5"> 8368</a></span><span class="preprocessor">#define M33_CTIINEN6_TRIGINEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec648172badbdf3550c72c94325b1d11"> 8369</a></span><span class="preprocessor">#define M33_CTIINEN6_TRIGINEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08370" name="l08370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac16a7a12baff227c33be5ebd468251ec"> 8370</a></span><span class="preprocessor">#define M33_CTIINEN6_TRIGINEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8587e726e3f736cee0554038f543e2d2"> 8371</a></span><span class="preprocessor">#define M33_CTIINEN6_TRIGINEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91e5a6b546e7d2976f01f714af3c5fef"> 8372</a></span><span class="preprocessor">#define M33_CTIINEN6_TRIGINEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"> 8373</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"> 8374</span><span class="comment">// Register    : M33_CTIINEN7</span></div>
<div class="line"><a id="l08375" name="l08375"></a><span class="lineno"> 8375</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1cd8234266998727f9011e0eee1dbb8f"> 8376</a></span><span class="preprocessor">#define M33_CTIINEN7_OFFSET _u(0x0004203c)</span></div>
<div class="line"><a id="l08377" name="l08377"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a9ac2a65a018a913ecccd278760e857"> 8377</a></span><span class="preprocessor">#define M33_CTIINEN7_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08378" name="l08378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a55e332ddcff625366a0baa6ab8f605d9"> 8378</a></span><span class="preprocessor">#define M33_CTIINEN7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"> 8379</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08380" name="l08380"></a><span class="lineno"> 8380</span><span class="comment">// Field       : M33_CTIINEN7_TRIGINEN</span></div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"> 8381</span><span class="comment">// Description : Enables a cross trigger event to the corresponding channel when</span></div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"> 8382</span><span class="comment">//               a ctitrigin input is activated. There is one bit of the field</span></div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"> 8383</span><span class="comment">//               for each of the four channels</span></div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acc2c270d136c66444459c010b8587382"> 8384</a></span><span class="preprocessor">#define M33_CTIINEN7_TRIGINEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08385" name="l08385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae85a1a41b024c4d19a6fc287dd68005d"> 8385</a></span><span class="preprocessor">#define M33_CTIINEN7_TRIGINEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1325d5bd1b827a850fb271fe65d82af4"> 8386</a></span><span class="preprocessor">#define M33_CTIINEN7_TRIGINEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1face47d3e6a0d6af4027927af8ea904"> 8387</a></span><span class="preprocessor">#define M33_CTIINEN7_TRIGINEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08388" name="l08388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc67688346187411335080ce7265119b"> 8388</a></span><span class="preprocessor">#define M33_CTIINEN7_TRIGINEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"> 8389</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08390" name="l08390"></a><span class="lineno"> 8390</span><span class="comment">// Register    : M33_CTIOUTEN0</span></div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"> 8391</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a471f3426b48fcfb1ad144bcd1b4bd6"> 8392</a></span><span class="preprocessor">#define M33_CTIOUTEN0_OFFSET _u(0x000420a0)</span></div>
<div class="line"><a id="l08393" name="l08393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9e696ca746409df25648bbbce0db2425"> 8393</a></span><span class="preprocessor">#define M33_CTIOUTEN0_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8ce362d1e544a83a0c45b8f8264f54a"> 8394</a></span><span class="preprocessor">#define M33_CTIOUTEN0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"> 8395</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"> 8396</span><span class="comment">// Field       : M33_CTIOUTEN0_TRIGOUTEN</span></div>
<div class="line"><a id="l08397" name="l08397"></a><span class="lineno"> 8397</span><span class="comment">// Description : Enables a cross trigger event to ctitrigout when the</span></div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"> 8398</span><span class="comment">//               corresponding channel is activated. There is one bit of the</span></div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"> 8399</span><span class="comment">//               field for each of the four channels.</span></div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09a3a2c69819955963c2daa4affbb841"> 8400</a></span><span class="preprocessor">#define M33_CTIOUTEN0_TRIGOUTEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af576189f559f54269a99fd16f934a0cd"> 8401</a></span><span class="preprocessor">#define M33_CTIOUTEN0_TRIGOUTEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a650264c33e88d54bc7c2d0ad707bfd50"> 8402</a></span><span class="preprocessor">#define M33_CTIOUTEN0_TRIGOUTEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad122d3f562eb76b152cb1be48ee05e0d"> 8403</a></span><span class="preprocessor">#define M33_CTIOUTEN0_TRIGOUTEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08404" name="l08404"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a39215514e7c95652bca109fd41a9e1aa"> 8404</a></span><span class="preprocessor">#define M33_CTIOUTEN0_TRIGOUTEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"> 8405</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"> 8406</span><span class="comment">// Register    : M33_CTIOUTEN1</span></div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"> 8407</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08408" name="l08408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa69f1af2f342bf3be414e83ffbda5303"> 8408</a></span><span class="preprocessor">#define M33_CTIOUTEN1_OFFSET _u(0x000420a4)</span></div>
<div class="line"><a id="l08409" name="l08409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5701cb0c542a6745d982dead75e3de82"> 8409</a></span><span class="preprocessor">#define M33_CTIOUTEN1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6fef4b75f8c4fff4bf867b503ffe056f"> 8410</a></span><span class="preprocessor">#define M33_CTIOUTEN1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08411" name="l08411"></a><span class="lineno"> 8411</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08412" name="l08412"></a><span class="lineno"> 8412</span><span class="comment">// Field       : M33_CTIOUTEN1_TRIGOUTEN</span></div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"> 8413</span><span class="comment">// Description : Enables a cross trigger event to ctitrigout when the</span></div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"> 8414</span><span class="comment">//               corresponding channel is activated. There is one bit of the</span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"> 8415</span><span class="comment">//               field for each of the four channels.</span></div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a20f2ac2dfaa1304e65968925a7b65c4d"> 8416</a></span><span class="preprocessor">#define M33_CTIOUTEN1_TRIGOUTEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08417" name="l08417"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeccda11e8fdebc410a224871dc6cac6f"> 8417</a></span><span class="preprocessor">#define M33_CTIOUTEN1_TRIGOUTEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa110862d0a359696ffa351eda31bbac0"> 8418</a></span><span class="preprocessor">#define M33_CTIOUTEN1_TRIGOUTEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e2bd8fcfe15a0857ae1284b34dcb4a5"> 8419</a></span><span class="preprocessor">#define M33_CTIOUTEN1_TRIGOUTEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95aeded2a17d36adc007daf622f36fc8"> 8420</a></span><span class="preprocessor">#define M33_CTIOUTEN1_TRIGOUTEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"> 8421</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"> 8422</span><span class="comment">// Register    : M33_CTIOUTEN2</span></div>
<div class="line"><a id="l08423" name="l08423"></a><span class="lineno"> 8423</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08424" name="l08424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#affeb22c26e689507376cea7b874cadc6"> 8424</a></span><span class="preprocessor">#define M33_CTIOUTEN2_OFFSET _u(0x000420a8)</span></div>
<div class="line"><a id="l08425" name="l08425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a54c2642f4fb5dd10c4fb8138827fde52"> 8425</a></span><span class="preprocessor">#define M33_CTIOUTEN2_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aec90d8c5a1ebdea47e74cf9f54c86178"> 8426</a></span><span class="preprocessor">#define M33_CTIOUTEN2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"> 8427</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"> 8428</span><span class="comment">// Field       : M33_CTIOUTEN2_TRIGOUTEN</span></div>
<div class="line"><a id="l08429" name="l08429"></a><span class="lineno"> 8429</span><span class="comment">// Description : Enables a cross trigger event to ctitrigout when the</span></div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"> 8430</span><span class="comment">//               corresponding channel is activated. There is one bit of the</span></div>
<div class="line"><a id="l08431" name="l08431"></a><span class="lineno"> 8431</span><span class="comment">//               field for each of the four channels.</span></div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a48bbf165a7bcfb4bb782b47007d254e7"> 8432</a></span><span class="preprocessor">#define M33_CTIOUTEN2_TRIGOUTEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08433" name="l08433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4d37b60002f6bde784882e41a2c9915"> 8433</a></span><span class="preprocessor">#define M33_CTIOUTEN2_TRIGOUTEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a911d54145a8ecb0f18badc342f91f783"> 8434</a></span><span class="preprocessor">#define M33_CTIOUTEN2_TRIGOUTEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08435" name="l08435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a07abc4fa14a3867e41cea5c46b632d0b"> 8435</a></span><span class="preprocessor">#define M33_CTIOUTEN2_TRIGOUTEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9abc9fabecbad7d43c1716e022c39665"> 8436</a></span><span class="preprocessor">#define M33_CTIOUTEN2_TRIGOUTEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"> 8437</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08438" name="l08438"></a><span class="lineno"> 8438</span><span class="comment">// Register    : M33_CTIOUTEN3</span></div>
<div class="line"><a id="l08439" name="l08439"></a><span class="lineno"> 8439</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08440" name="l08440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaded11a01cba747e40cd74c0e20e48a2"> 8440</a></span><span class="preprocessor">#define M33_CTIOUTEN3_OFFSET _u(0x000420ac)</span></div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7ab1b44e412c638a57fb805258aa7e5e"> 8441</a></span><span class="preprocessor">#define M33_CTIOUTEN3_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ec44613018244e2588b5462ccccc1ae"> 8442</a></span><span class="preprocessor">#define M33_CTIOUTEN3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"> 8443</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"> 8444</span><span class="comment">// Field       : M33_CTIOUTEN3_TRIGOUTEN</span></div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"> 8445</span><span class="comment">// Description : Enables a cross trigger event to ctitrigout when the</span></div>
<div class="line"><a id="l08446" name="l08446"></a><span class="lineno"> 8446</span><span class="comment">//               corresponding channel is activated. There is one bit of the</span></div>
<div class="line"><a id="l08447" name="l08447"></a><span class="lineno"> 8447</span><span class="comment">//               field for each of the four channels.</span></div>
<div class="line"><a id="l08448" name="l08448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a235db0051053fecd4ac49dd87f9dcd5c"> 8448</a></span><span class="preprocessor">#define M33_CTIOUTEN3_TRIGOUTEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08449" name="l08449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab7a555bf324f1c4501c52b8971a22122"> 8449</a></span><span class="preprocessor">#define M33_CTIOUTEN3_TRIGOUTEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08450" name="l08450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a48de290337001e63e964eabcee2679c8"> 8450</a></span><span class="preprocessor">#define M33_CTIOUTEN3_TRIGOUTEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08451" name="l08451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9302671e03258fa18edd047d51f7f5d5"> 8451</a></span><span class="preprocessor">#define M33_CTIOUTEN3_TRIGOUTEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08452" name="l08452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3a4425abbf4c3b857e63949751ec6f9b"> 8452</a></span><span class="preprocessor">#define M33_CTIOUTEN3_TRIGOUTEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"> 8453</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"> 8454</span><span class="comment">// Register    : M33_CTIOUTEN4</span></div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"> 8455</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4b332d2e54b9b1692e8ca70b0fceb7f1"> 8456</a></span><span class="preprocessor">#define M33_CTIOUTEN4_OFFSET _u(0x000420b0)</span></div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a59ba9747b6e1fbced1dfe490fdc1b90b"> 8457</a></span><span class="preprocessor">#define M33_CTIOUTEN4_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08458" name="l08458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a791b1764b679539d6ac2387704c8cf6b"> 8458</a></span><span class="preprocessor">#define M33_CTIOUTEN4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"> 8459</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"> 8460</span><span class="comment">// Field       : M33_CTIOUTEN4_TRIGOUTEN</span></div>
<div class="line"><a id="l08461" name="l08461"></a><span class="lineno"> 8461</span><span class="comment">// Description : Enables a cross trigger event to ctitrigout when the</span></div>
<div class="line"><a id="l08462" name="l08462"></a><span class="lineno"> 8462</span><span class="comment">//               corresponding channel is activated. There is one bit of the</span></div>
<div class="line"><a id="l08463" name="l08463"></a><span class="lineno"> 8463</span><span class="comment">//               field for each of the four channels.</span></div>
<div class="line"><a id="l08464" name="l08464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a963ca7b25dcb0b340b8b67edc618cb10"> 8464</a></span><span class="preprocessor">#define M33_CTIOUTEN4_TRIGOUTEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08465" name="l08465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa88c155fd0a4d4bf6b59db307290ce96"> 8465</a></span><span class="preprocessor">#define M33_CTIOUTEN4_TRIGOUTEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08466" name="l08466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4553d8246bc9de9c23410e3f2e2d06e"> 8466</a></span><span class="preprocessor">#define M33_CTIOUTEN4_TRIGOUTEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae52622c74cd511e555ee8cf10d1f2cd4"> 8467</a></span><span class="preprocessor">#define M33_CTIOUTEN4_TRIGOUTEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a410208d4fb1709519054535a90ff987e"> 8468</a></span><span class="preprocessor">#define M33_CTIOUTEN4_TRIGOUTEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"> 8469</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"> 8470</span><span class="comment">// Register    : M33_CTIOUTEN5</span></div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"> 8471</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7bdc04cdf26215d1c4cae0c0095da31"> 8472</a></span><span class="preprocessor">#define M33_CTIOUTEN5_OFFSET _u(0x000420b4)</span></div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5435b6cb23fca872eaf4c5cae68f869"> 8473</a></span><span class="preprocessor">#define M33_CTIOUTEN5_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5315f0ab90f7318ba6298956158282c"> 8474</a></span><span class="preprocessor">#define M33_CTIOUTEN5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"> 8475</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"> 8476</span><span class="comment">// Field       : M33_CTIOUTEN5_TRIGOUTEN</span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"> 8477</span><span class="comment">// Description : Enables a cross trigger event to ctitrigout when the</span></div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"> 8478</span><span class="comment">//               corresponding channel is activated. There is one bit of the</span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"> 8479</span><span class="comment">//               field for each of the four channels.</span></div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3e4b04126654430c09c3c69f1e776f59"> 8480</a></span><span class="preprocessor">#define M33_CTIOUTEN5_TRIGOUTEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f1e7615482222c25525978c3f47cf24"> 8481</a></span><span class="preprocessor">#define M33_CTIOUTEN5_TRIGOUTEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08482" name="l08482"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3970277eec3849581449a737ecaf660b"> 8482</a></span><span class="preprocessor">#define M33_CTIOUTEN5_TRIGOUTEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08483" name="l08483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aeed8c57cd8071e1b18a4f8754a6c4456"> 8483</a></span><span class="preprocessor">#define M33_CTIOUTEN5_TRIGOUTEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a410c789fe8d9f7c03d231736835c30b6"> 8484</a></span><span class="preprocessor">#define M33_CTIOUTEN5_TRIGOUTEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"> 8485</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08486" name="l08486"></a><span class="lineno"> 8486</span><span class="comment">// Register    : M33_CTIOUTEN6</span></div>
<div class="line"><a id="l08487" name="l08487"></a><span class="lineno"> 8487</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08488" name="l08488"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f7705634a29790130ff9f160d0d4e22"> 8488</a></span><span class="preprocessor">#define M33_CTIOUTEN6_OFFSET _u(0x000420b8)</span></div>
<div class="line"><a id="l08489" name="l08489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a133319f7523f679e046c67078d787748"> 8489</a></span><span class="preprocessor">#define M33_CTIOUTEN6_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa09e338dbc88fefc55af7d26a247a0c4"> 8490</a></span><span class="preprocessor">#define M33_CTIOUTEN6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"> 8491</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"> 8492</span><span class="comment">// Field       : M33_CTIOUTEN6_TRIGOUTEN</span></div>
<div class="line"><a id="l08493" name="l08493"></a><span class="lineno"> 8493</span><span class="comment">// Description : Enables a cross trigger event to ctitrigout when the</span></div>
<div class="line"><a id="l08494" name="l08494"></a><span class="lineno"> 8494</span><span class="comment">//               corresponding channel is activated. There is one bit of the</span></div>
<div class="line"><a id="l08495" name="l08495"></a><span class="lineno"> 8495</span><span class="comment">//               field for each of the four channels.</span></div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9895674beeefc1bf0009522362f5da4d"> 8496</a></span><span class="preprocessor">#define M33_CTIOUTEN6_TRIGOUTEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08497" name="l08497"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a98ca16e5e08838da150cfbfd57c1063b"> 8497</a></span><span class="preprocessor">#define M33_CTIOUTEN6_TRIGOUTEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a11f445a04581018614003f5d7ab20fa9"> 8498</a></span><span class="preprocessor">#define M33_CTIOUTEN6_TRIGOUTEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08499" name="l08499"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a740dd8ddeaa880db5b509d3a8fa68c0a"> 8499</a></span><span class="preprocessor">#define M33_CTIOUTEN6_TRIGOUTEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f42c8eae72671f93da0c6eb3a6bfc6c"> 8500</a></span><span class="preprocessor">#define M33_CTIOUTEN6_TRIGOUTEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08501" name="l08501"></a><span class="lineno"> 8501</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08502" name="l08502"></a><span class="lineno"> 8502</span><span class="comment">// Register    : M33_CTIOUTEN7</span></div>
<div class="line"><a id="l08503" name="l08503"></a><span class="lineno"> 8503</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08504" name="l08504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a85569e1c2dd6985a7264c92d01bad36e"> 8504</a></span><span class="preprocessor">#define M33_CTIOUTEN7_OFFSET _u(0x000420bc)</span></div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a35c5ff1e4c8e8ef548446dbd85e06ea7"> 8505</a></span><span class="preprocessor">#define M33_CTIOUTEN7_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a042737e8b56a608aa40d5b300c71c96a"> 8506</a></span><span class="preprocessor">#define M33_CTIOUTEN7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"> 8507</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"> 8508</span><span class="comment">// Field       : M33_CTIOUTEN7_TRIGOUTEN</span></div>
<div class="line"><a id="l08509" name="l08509"></a><span class="lineno"> 8509</span><span class="comment">// Description : Enables a cross trigger event to ctitrigout when the</span></div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"> 8510</span><span class="comment">//               corresponding channel is activated. There is one bit of the</span></div>
<div class="line"><a id="l08511" name="l08511"></a><span class="lineno"> 8511</span><span class="comment">//               field for each of the four channels.</span></div>
<div class="line"><a id="l08512" name="l08512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad693393af868a2905e4512077580d7f9"> 8512</a></span><span class="preprocessor">#define M33_CTIOUTEN7_TRIGOUTEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08513" name="l08513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1e6023d139869dce824c525d859dc6f7"> 8513</a></span><span class="preprocessor">#define M33_CTIOUTEN7_TRIGOUTEN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08514" name="l08514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aae2ccba75b9416327406506fb889303f"> 8514</a></span><span class="preprocessor">#define M33_CTIOUTEN7_TRIGOUTEN_MSB    _u(3)</span></div>
<div class="line"><a id="l08515" name="l08515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a809ec508359a16f7e8028d3837f08d60"> 8515</a></span><span class="preprocessor">#define M33_CTIOUTEN7_TRIGOUTEN_LSB    _u(0)</span></div>
<div class="line"><a id="l08516" name="l08516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8888b22591cc5101808edaff31695948"> 8516</a></span><span class="preprocessor">#define M33_CTIOUTEN7_TRIGOUTEN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"> 8517</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"> 8518</span><span class="comment">// Register    : M33_CTITRIGINSTATUS</span></div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"> 8519</span><span class="comment">// Description : CTI Trigger to Channel Enable Registers</span></div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af5ab963e93b5d79641b2cf1b9ae48705"> 8520</a></span><span class="preprocessor">#define M33_CTITRIGINSTATUS_OFFSET _u(0x00042130)</span></div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a94a416411c4dffb0891b5d4d20797c"> 8521</a></span><span class="preprocessor">#define M33_CTITRIGINSTATUS_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afe4ce08ca5be89e7ea28df54b058ef48"> 8522</a></span><span class="preprocessor">#define M33_CTITRIGINSTATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"> 8523</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"> 8524</span><span class="comment">// Field       : M33_CTITRIGINSTATUS_TRIGINSTATUS</span></div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"> 8525</span><span class="comment">// Description : Shows the status of the ctitrigin inputs. There is one bit of</span></div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"> 8526</span><span class="comment">//               the field for each trigger input.Because the register provides</span></div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"> 8527</span><span class="comment">//               a view of the raw ctitrigin inputs, the reset value is UNKNOWN.</span></div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f7144f1e142208111bf1b7496da1413"> 8528</a></span><span class="preprocessor">#define M33_CTITRIGINSTATUS_TRIGINSTATUS_RESET  _u(0x00)</span></div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa49eec1b9e780b46b737ba5175a09c8d"> 8529</a></span><span class="preprocessor">#define M33_CTITRIGINSTATUS_TRIGINSTATUS_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08530" name="l08530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a736e8a2bd8df229bc36438137abdfc73"> 8530</a></span><span class="preprocessor">#define M33_CTITRIGINSTATUS_TRIGINSTATUS_MSB    _u(7)</span></div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e69ca8c12def03c9102e1fdeab51302"> 8531</a></span><span class="preprocessor">#define M33_CTITRIGINSTATUS_TRIGINSTATUS_LSB    _u(0)</span></div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a67d4ff38903337a083f7912e33260a76"> 8532</a></span><span class="preprocessor">#define M33_CTITRIGINSTATUS_TRIGINSTATUS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"> 8533</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"> 8534</span><span class="comment">// Register    : M33_CTITRIGOUTSTATUS</span></div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"> 8535</span><span class="comment">// Description : CTI Trigger In Status Register</span></div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4040f82de84328c804141f7ad43a7a3a"> 8536</a></span><span class="preprocessor">#define M33_CTITRIGOUTSTATUS_OFFSET _u(0x00042134)</span></div>
<div class="line"><a id="l08537" name="l08537"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac6beb88097a41b9bb7e4158abed141a1"> 8537</a></span><span class="preprocessor">#define M33_CTITRIGOUTSTATUS_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a879135f2d166d4283a1d6414d69f1794"> 8538</a></span><span class="preprocessor">#define M33_CTITRIGOUTSTATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"> 8539</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"> 8540</span><span class="comment">// Field       : M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS</span></div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"> 8541</span><span class="comment">// Description : Shows the status of the ctitrigout outputs. There is one bit of</span></div>
<div class="line"><a id="l08542" name="l08542"></a><span class="lineno"> 8542</span><span class="comment">//               the field for each trigger output.</span></div>
<div class="line"><a id="l08543" name="l08543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac8f7eff56473c43bc33287ad038ed109"> 8543</a></span><span class="preprocessor">#define M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS_RESET  _u(0x00)</span></div>
<div class="line"><a id="l08544" name="l08544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a68b9845695a2267cefc1640eb5cfa153"> 8544</a></span><span class="preprocessor">#define M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08545" name="l08545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21fdf8efbb692dff4d6e13c19f92174c"> 8545</a></span><span class="preprocessor">#define M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS_MSB    _u(7)</span></div>
<div class="line"><a id="l08546" name="l08546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abe6871e8f5093d35b92a2d19efd44b7e"> 8546</a></span><span class="preprocessor">#define M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS_LSB    _u(0)</span></div>
<div class="line"><a id="l08547" name="l08547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9ba1829ba90759221f734ec91e0a0842"> 8547</a></span><span class="preprocessor">#define M33_CTITRIGOUTSTATUS_TRIGOUTSTATUS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"> 8548</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"> 8549</span><span class="comment">// Register    : M33_CTICHINSTATUS</span></div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"> 8550</span><span class="comment">// Description : CTI Channel In Status Register</span></div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d60a27044eed43971f86a990daebb42"> 8551</a></span><span class="preprocessor">#define M33_CTICHINSTATUS_OFFSET _u(0x00042138)</span></div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a258d064bc2b705abc845326a6b6c189d"> 8552</a></span><span class="preprocessor">#define M33_CTICHINSTATUS_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa2dc55afd20bad0bde1e308c8e4cbaf2"> 8553</a></span><span class="preprocessor">#define M33_CTICHINSTATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"> 8554</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08555" name="l08555"></a><span class="lineno"> 8555</span><span class="comment">// Field       : M33_CTICHINSTATUS_CTICHOUTSTATUS</span></div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"> 8556</span><span class="comment">// Description : Shows the status of the ctichout outputs. There is one bit of</span></div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"> 8557</span><span class="comment">//               the field for each channel output</span></div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6c5b3d31d477310037f504206870e000"> 8558</a></span><span class="preprocessor">#define M33_CTICHINSTATUS_CTICHOUTSTATUS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08559" name="l08559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a208bad10ba288cfb11dd37e84c9361c9"> 8559</a></span><span class="preprocessor">#define M33_CTICHINSTATUS_CTICHOUTSTATUS_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4519e548305073a23c5e74a755a3864d"> 8560</a></span><span class="preprocessor">#define M33_CTICHINSTATUS_CTICHOUTSTATUS_MSB    _u(3)</span></div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a94cac85ed0d643a8d5102f2c5361bd66"> 8561</a></span><span class="preprocessor">#define M33_CTICHINSTATUS_CTICHOUTSTATUS_LSB    _u(0)</span></div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#addd100e452837f55977744264583a539"> 8562</a></span><span class="preprocessor">#define M33_CTICHINSTATUS_CTICHOUTSTATUS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"> 8563</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"> 8564</span><span class="comment">// Register    : M33_CTIGATE</span></div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"> 8565</span><span class="comment">// Description : Enable CTI Channel Gate register</span></div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f0f22dfa04977c41c1d6f6fae4ca911"> 8566</a></span><span class="preprocessor">#define M33_CTIGATE_OFFSET _u(0x00042140)</span></div>
<div class="line"><a id="l08567" name="l08567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8f592df06764aa879c6f3b8305ca78ee"> 8567</a></span><span class="preprocessor">#define M33_CTIGATE_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60493098ed22915b83705371cb72daf9"> 8568</a></span><span class="preprocessor">#define M33_CTIGATE_RESET  _u(0x0000000f)</span></div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"> 8569</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"> 8570</span><span class="comment">// Field       : M33_CTIGATE_CTIGATEEN3</span></div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"> 8571</span><span class="comment">// Description : Enable ctichout3. Set to 0 to disable channel propagation.</span></div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad99ffe11d496a9454c114618b7c990e5"> 8572</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN3_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab287df90fb69e83691834d61c1f4746b"> 8573</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN3_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae635d6c927794ec2b13ca10b065fd8e6"> 8574</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN3_MSB    _u(3)</span></div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e1ca286ed6c546d850b9b2d3d2fc6a8"> 8575</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN3_LSB    _u(3)</span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7458e38d1991255a8cbbce1a58db4e4f"> 8576</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"> 8577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"> 8578</span><span class="comment">// Field       : M33_CTIGATE_CTIGATEEN2</span></div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"> 8579</span><span class="comment">// Description : Enable ctichout2. Set to 0 to disable channel propagation.</span></div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac16b93e30136d2ce5318ba63662875a8"> 8580</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN2_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a16bc68004b85fa2d94d8f0732ca6cbcf"> 8581</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN2_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a60f3c9ab4cc68afecbdc2ff8a33bec1c"> 8582</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN2_MSB    _u(2)</span></div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af372a95fa1365f22658e6172af500299"> 8583</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN2_LSB    _u(2)</span></div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9b27aa45ab7e597184b2287f0e58b8ba"> 8584</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08585" name="l08585"></a><span class="lineno"> 8585</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"> 8586</span><span class="comment">// Field       : M33_CTIGATE_CTIGATEEN1</span></div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"> 8587</span><span class="comment">// Description : Enable ctichout1. Set to 0 to disable channel propagation.</span></div>
<div class="line"><a id="l08588" name="l08588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac329bcd57ced0215cc317653bbc8051f"> 8588</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5839627afee63abb7309c55e1c2aace"> 8589</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN1_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08590" name="l08590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aad8e51125e870fa4f64829a4ad20c70b"> 8590</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN1_MSB    _u(1)</span></div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afb0c6bb59b50f65ecb6d9ac2167d05c3"> 8591</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN1_LSB    _u(1)</span></div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab83c23eb32eb6fdf19f1a3a44450433b"> 8592</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"> 8593</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"> 8594</span><span class="comment">// Field       : M33_CTIGATE_CTIGATEEN0</span></div>
<div class="line"><a id="l08595" name="l08595"></a><span class="lineno"> 8595</span><span class="comment">// Description : Enable ctichout0. Set to 0 to disable channel propagation.</span></div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa406726f15fcf449f8eceb65ffe0e820"> 8596</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a71656d917764423e0268852ab2e95d9b"> 8597</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a50f5fae5102a3d49e9906b9ce4873f7b"> 8598</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN0_MSB    _u(0)</span></div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a78a07a6ea423b30fa963b70f39151616"> 8599</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN0_LSB    _u(0)</span></div>
<div class="line"><a id="l08600" name="l08600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e6bb38b655a64404b3c7c3d26b7743e"> 8600</a></span><span class="preprocessor">#define M33_CTIGATE_CTIGATEEN0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"> 8601</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"> 8602</span><span class="comment">// Register    : M33_ASICCTL</span></div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"> 8603</span><span class="comment">// Description : External Multiplexer Control register</span></div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad7a710a048d36f0b4c92eb10c0625994"> 8604</a></span><span class="preprocessor">#define M33_ASICCTL_OFFSET _u(0x00042144)</span></div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a95fd4b63713b5d459746afedd0fefa2b"> 8605</a></span><span class="preprocessor">#define M33_ASICCTL_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4268dda4ccb1b4917552ae878f4a6753"> 8606</a></span><span class="preprocessor">#define M33_ASICCTL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac9871c303699bd81a9b244ac8094f45e"> 8607</a></span><span class="preprocessor">#define M33_ASICCTL_MSB    _u(31)</span></div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc7a45b5f47fa503f3fbbd1048f53c17"> 8608</a></span><span class="preprocessor">#define M33_ASICCTL_LSB    _u(0)</span></div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6470f78f33642183091786a465420508"> 8609</a></span><span class="preprocessor">#define M33_ASICCTL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"> 8610</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"> 8611</span><span class="comment">// Register    : M33_ITCHOUT</span></div>
<div class="line"><a id="l08612" name="l08612"></a><span class="lineno"> 8612</span><span class="comment">// Description : Integration Test Channel Output register</span></div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1ac4eac8a8b274a74999b4d0ffdd8bf7"> 8613</a></span><span class="preprocessor">#define M33_ITCHOUT_OFFSET _u(0x00042ee4)</span></div>
<div class="line"><a id="l08614" name="l08614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a715fafbee367174b9df32e9b0b112c13"> 8614</a></span><span class="preprocessor">#define M33_ITCHOUT_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aff287ee3c70a92996d5037be9f76326a"> 8615</a></span><span class="preprocessor">#define M33_ITCHOUT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"> 8616</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"> 8617</span><span class="comment">// Field       : M33_ITCHOUT_CTCHOUT</span></div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"> 8618</span><span class="comment">// Description : Sets the value of the ctichout outputs</span></div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27ce815b845fb21bea531e044c3cce9f"> 8619</a></span><span class="preprocessor">#define M33_ITCHOUT_CTCHOUT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08620" name="l08620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a51710bfc8fcc861bb3b636cbfc60cd09"> 8620</a></span><span class="preprocessor">#define M33_ITCHOUT_CTCHOUT_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acbb3efbb3f5d8e08e4eaff1bd030ca54"> 8621</a></span><span class="preprocessor">#define M33_ITCHOUT_CTCHOUT_MSB    _u(3)</span></div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad4d54df16a3149f99f6654970923c4df"> 8622</a></span><span class="preprocessor">#define M33_ITCHOUT_CTCHOUT_LSB    _u(0)</span></div>
<div class="line"><a id="l08623" name="l08623"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6efd5eeecc5de0c4d332d11500bfb6e8"> 8623</a></span><span class="preprocessor">#define M33_ITCHOUT_CTCHOUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08624" name="l08624"></a><span class="lineno"> 8624</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08625" name="l08625"></a><span class="lineno"> 8625</span><span class="comment">// Register    : M33_ITTRIGOUT</span></div>
<div class="line"><a id="l08626" name="l08626"></a><span class="lineno"> 8626</span><span class="comment">// Description : Integration Test Trigger Output register</span></div>
<div class="line"><a id="l08627" name="l08627"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab6e499cb4015e6740ec9b0d442b88e1e"> 8627</a></span><span class="preprocessor">#define M33_ITTRIGOUT_OFFSET _u(0x00042ee8)</span></div>
<div class="line"><a id="l08628" name="l08628"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a38f9c937180792da3dffb36b39a77bab"> 8628</a></span><span class="preprocessor">#define M33_ITTRIGOUT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08629" name="l08629"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a962a09b90494ff0063a1a05fc988eefe"> 8629</a></span><span class="preprocessor">#define M33_ITTRIGOUT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08630" name="l08630"></a><span class="lineno"> 8630</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08631" name="l08631"></a><span class="lineno"> 8631</span><span class="comment">// Field       : M33_ITTRIGOUT_CTTRIGOUT</span></div>
<div class="line"><a id="l08632" name="l08632"></a><span class="lineno"> 8632</span><span class="comment">// Description : Sets the value of the ctitrigout outputs</span></div>
<div class="line"><a id="l08633" name="l08633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0224553f6ffff5de54b44751c07d0754"> 8633</a></span><span class="preprocessor">#define M33_ITTRIGOUT_CTTRIGOUT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l08634" name="l08634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5407328676cc0fcc20a614e500b68b62"> 8634</a></span><span class="preprocessor">#define M33_ITTRIGOUT_CTTRIGOUT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08635" name="l08635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0bb2281278358d995fa7f8c5896bdb78"> 8635</a></span><span class="preprocessor">#define M33_ITTRIGOUT_CTTRIGOUT_MSB    _u(7)</span></div>
<div class="line"><a id="l08636" name="l08636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aba300df9a9214bad5b7a08ba35d909bc"> 8636</a></span><span class="preprocessor">#define M33_ITTRIGOUT_CTTRIGOUT_LSB    _u(0)</span></div>
<div class="line"><a id="l08637" name="l08637"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af027768320794d085ae49f65cd8f8ea4"> 8637</a></span><span class="preprocessor">#define M33_ITTRIGOUT_CTTRIGOUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"> 8638</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"> 8639</span><span class="comment">// Register    : M33_ITCHIN</span></div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"> 8640</span><span class="comment">// Description : Integration Test Channel Input register</span></div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a40fff1cf645afbc89a4e62f902fdb131"> 8641</a></span><span class="preprocessor">#define M33_ITCHIN_OFFSET _u(0x00042ef4)</span></div>
<div class="line"><a id="l08642" name="l08642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1540a3f368d9bb0edc4739f5580543ec"> 8642</a></span><span class="preprocessor">#define M33_ITCHIN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08643" name="l08643"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af537c372b1fafb29604d584e6917364c"> 8643</a></span><span class="preprocessor">#define M33_ITCHIN_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08644" name="l08644"></a><span class="lineno"> 8644</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08645" name="l08645"></a><span class="lineno"> 8645</span><span class="comment">// Field       : M33_ITCHIN_CTCHIN</span></div>
<div class="line"><a id="l08646" name="l08646"></a><span class="lineno"> 8646</span><span class="comment">// Description : Reads the value of the ctichin inputs.</span></div>
<div class="line"><a id="l08647" name="l08647"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abfc7f3e01881eed8e37403953f2bab62"> 8647</a></span><span class="preprocessor">#define M33_ITCHIN_CTCHIN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08648" name="l08648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa0be13a6f2f996172903f9869b035e3f"> 8648</a></span><span class="preprocessor">#define M33_ITCHIN_CTCHIN_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08649" name="l08649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a460f68da903687c02e51ab263b236d5d"> 8649</a></span><span class="preprocessor">#define M33_ITCHIN_CTCHIN_MSB    _u(3)</span></div>
<div class="line"><a id="l08650" name="l08650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6e30fab62ba330e5e0f0ee9e591a3938"> 8650</a></span><span class="preprocessor">#define M33_ITCHIN_CTCHIN_LSB    _u(0)</span></div>
<div class="line"><a id="l08651" name="l08651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f93f93d956db222b548ca9ceb12b793"> 8651</a></span><span class="preprocessor">#define M33_ITCHIN_CTCHIN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08652" name="l08652"></a><span class="lineno"> 8652</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08653" name="l08653"></a><span class="lineno"> 8653</span><span class="comment">// Register    : M33_ITCTRL</span></div>
<div class="line"><a id="l08654" name="l08654"></a><span class="lineno"> 8654</span><span class="comment">// Description : Integration Mode Control register</span></div>
<div class="line"><a id="l08655" name="l08655"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac48dbc22acec794142a0c53c944e370c"> 8655</a></span><span class="preprocessor">#define M33_ITCTRL_OFFSET _u(0x00042f00)</span></div>
<div class="line"><a id="l08656" name="l08656"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac961856fc692c044146812f40d4f8d6d"> 8656</a></span><span class="preprocessor">#define M33_ITCTRL_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08657" name="l08657"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6af2881c02ffcb2677f60c00165f707b"> 8657</a></span><span class="preprocessor">#define M33_ITCTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08658" name="l08658"></a><span class="lineno"> 8658</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08659" name="l08659"></a><span class="lineno"> 8659</span><span class="comment">// Field       : M33_ITCTRL_IME</span></div>
<div class="line"><a id="l08660" name="l08660"></a><span class="lineno"> 8660</span><span class="comment">// Description : Integration Mode Enable</span></div>
<div class="line"><a id="l08661" name="l08661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab41ddb754500cfedf1d4823fa3992573"> 8661</a></span><span class="preprocessor">#define M33_ITCTRL_IME_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08662" name="l08662"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4d492caa01c818287af51728a52c356"> 8662</a></span><span class="preprocessor">#define M33_ITCTRL_IME_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08663" name="l08663"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a18548bdda5e0cb5d17fc152f3441f4fd"> 8663</a></span><span class="preprocessor">#define M33_ITCTRL_IME_MSB    _u(0)</span></div>
<div class="line"><a id="l08664" name="l08664"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a85664140fda2ec9320af3d99076b356f"> 8664</a></span><span class="preprocessor">#define M33_ITCTRL_IME_LSB    _u(0)</span></div>
<div class="line"><a id="l08665" name="l08665"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e140f01dddc98acd2ffa051f6f45c66"> 8665</a></span><span class="preprocessor">#define M33_ITCTRL_IME_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08666" name="l08666"></a><span class="lineno"> 8666</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08667" name="l08667"></a><span class="lineno"> 8667</span><span class="comment">// Register    : M33_DEVARCH</span></div>
<div class="line"><a id="l08668" name="l08668"></a><span class="lineno"> 8668</span><span class="comment">// Description : Device Architecture register</span></div>
<div class="line"><a id="l08669" name="l08669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aef145b5c986043dc4c6f380c73be1d4e"> 8669</a></span><span class="preprocessor">#define M33_DEVARCH_OFFSET _u(0x00042fbc)</span></div>
<div class="line"><a id="l08670" name="l08670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a27686af8de3d2622e0d947ac783ee9e2"> 8670</a></span><span class="preprocessor">#define M33_DEVARCH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l08671" name="l08671"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac3563abd659f7cd0e11ea78330a17d86"> 8671</a></span><span class="preprocessor">#define M33_DEVARCH_RESET  _u(0x47701a14)</span></div>
<div class="line"><a id="l08672" name="l08672"></a><span class="lineno"> 8672</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08673" name="l08673"></a><span class="lineno"> 8673</span><span class="comment">// Field       : M33_DEVARCH_ARCHITECT</span></div>
<div class="line"><a id="l08674" name="l08674"></a><span class="lineno"> 8674</span><span class="comment">// Description : Indicates the component architect</span></div>
<div class="line"><a id="l08675" name="l08675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f9924f986b0c3748289954442cfcbe4"> 8675</a></span><span class="preprocessor">#define M33_DEVARCH_ARCHITECT_RESET  _u(0x23b)</span></div>
<div class="line"><a id="l08676" name="l08676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae66dfb7353da31356f4cc519ec690cf5"> 8676</a></span><span class="preprocessor">#define M33_DEVARCH_ARCHITECT_BITS   _u(0xffe00000)</span></div>
<div class="line"><a id="l08677" name="l08677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1d7a9daf7b8c9e0c88bf6ddf8eeb4eaf"> 8677</a></span><span class="preprocessor">#define M33_DEVARCH_ARCHITECT_MSB    _u(31)</span></div>
<div class="line"><a id="l08678" name="l08678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac590b8f945b608baa4d2531f3336b5bd"> 8678</a></span><span class="preprocessor">#define M33_DEVARCH_ARCHITECT_LSB    _u(21)</span></div>
<div class="line"><a id="l08679" name="l08679"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e1a86b9d242281cc87047c20eac1167"> 8679</a></span><span class="preprocessor">#define M33_DEVARCH_ARCHITECT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08680" name="l08680"></a><span class="lineno"> 8680</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08681" name="l08681"></a><span class="lineno"> 8681</span><span class="comment">// Field       : M33_DEVARCH_PRESENT</span></div>
<div class="line"><a id="l08682" name="l08682"></a><span class="lineno"> 8682</span><span class="comment">// Description : Indicates whether the DEVARCH register is present</span></div>
<div class="line"><a id="l08683" name="l08683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0896062abba1e356c7ee81b89cdd90a3"> 8683</a></span><span class="preprocessor">#define M33_DEVARCH_PRESENT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08684" name="l08684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aadb9867e5128cc62c3377872f4cd709b"> 8684</a></span><span class="preprocessor">#define M33_DEVARCH_PRESENT_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l08685" name="l08685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0f778e9ff568eb577e30f9b0f83b15ab"> 8685</a></span><span class="preprocessor">#define M33_DEVARCH_PRESENT_MSB    _u(20)</span></div>
<div class="line"><a id="l08686" name="l08686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abdf9b24c35b9f1fb17971b5445c3abfd"> 8686</a></span><span class="preprocessor">#define M33_DEVARCH_PRESENT_LSB    _u(20)</span></div>
<div class="line"><a id="l08687" name="l08687"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9836722eaae3516a89fc5e4a89125446"> 8687</a></span><span class="preprocessor">#define M33_DEVARCH_PRESENT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08688" name="l08688"></a><span class="lineno"> 8688</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08689" name="l08689"></a><span class="lineno"> 8689</span><span class="comment">// Field       : M33_DEVARCH_REVISION</span></div>
<div class="line"><a id="l08690" name="l08690"></a><span class="lineno"> 8690</span><span class="comment">// Description : Indicates the architecture revision</span></div>
<div class="line"><a id="l08691" name="l08691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a775c80e45289a8f32d152a3ac23e8a44"> 8691</a></span><span class="preprocessor">#define M33_DEVARCH_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08692" name="l08692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af9576f712b95a0a2af135374798a61ce"> 8692</a></span><span class="preprocessor">#define M33_DEVARCH_REVISION_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l08693" name="l08693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7125b3fc70a8d3b8b7444adab45fcabc"> 8693</a></span><span class="preprocessor">#define M33_DEVARCH_REVISION_MSB    _u(19)</span></div>
<div class="line"><a id="l08694" name="l08694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3f85d4a07790e1479094bacc2dd55282"> 8694</a></span><span class="preprocessor">#define M33_DEVARCH_REVISION_LSB    _u(16)</span></div>
<div class="line"><a id="l08695" name="l08695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab2b3c57885e74e1081fc6c2d1e40e025"> 8695</a></span><span class="preprocessor">#define M33_DEVARCH_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08696" name="l08696"></a><span class="lineno"> 8696</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08697" name="l08697"></a><span class="lineno"> 8697</span><span class="comment">// Field       : M33_DEVARCH_ARCHID</span></div>
<div class="line"><a id="l08698" name="l08698"></a><span class="lineno"> 8698</span><span class="comment">// Description : Indicates the component</span></div>
<div class="line"><a id="l08699" name="l08699"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6639b11e63403c45d914d8b6e682735d"> 8699</a></span><span class="preprocessor">#define M33_DEVARCH_ARCHID_RESET  _u(0x1a14)</span></div>
<div class="line"><a id="l08700" name="l08700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab29c9f39cf0a3161bfcbac7b3c25896e"> 8700</a></span><span class="preprocessor">#define M33_DEVARCH_ARCHID_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l08701" name="l08701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3fe03426a5316f877fab1db427269ca4"> 8701</a></span><span class="preprocessor">#define M33_DEVARCH_ARCHID_MSB    _u(15)</span></div>
<div class="line"><a id="l08702" name="l08702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9a08be7e948df76e3906e7e39f10a4cf"> 8702</a></span><span class="preprocessor">#define M33_DEVARCH_ARCHID_LSB    _u(0)</span></div>
<div class="line"><a id="l08703" name="l08703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c8c514a819d47bc350cdbdadd39b859"> 8703</a></span><span class="preprocessor">#define M33_DEVARCH_ARCHID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08704" name="l08704"></a><span class="lineno"> 8704</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08705" name="l08705"></a><span class="lineno"> 8705</span><span class="comment">// Register    : M33_DEVID</span></div>
<div class="line"><a id="l08706" name="l08706"></a><span class="lineno"> 8706</span><span class="comment">// Description : Device Configuration register</span></div>
<div class="line"><a id="l08707" name="l08707"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab8f69927d53e3273a3774cf78d8f6dfd"> 8707</a></span><span class="preprocessor">#define M33_DEVID_OFFSET _u(0x00042fc8)</span></div>
<div class="line"><a id="l08708" name="l08708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a02b212163bd6f90f44f0ac32438baa31"> 8708</a></span><span class="preprocessor">#define M33_DEVID_BITS   _u(0x000fff1f)</span></div>
<div class="line"><a id="l08709" name="l08709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1a12f5e50c7cd40a4926d656678ba82f"> 8709</a></span><span class="preprocessor">#define M33_DEVID_RESET  _u(0x00040800)</span></div>
<div class="line"><a id="l08710" name="l08710"></a><span class="lineno"> 8710</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08711" name="l08711"></a><span class="lineno"> 8711</span><span class="comment">// Field       : M33_DEVID_NUMCH</span></div>
<div class="line"><a id="l08712" name="l08712"></a><span class="lineno"> 8712</span><span class="comment">// Description : Number of ECT channels available</span></div>
<div class="line"><a id="l08713" name="l08713"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa5f17bec49f518e7a44b13e8e78116cb"> 8713</a></span><span class="preprocessor">#define M33_DEVID_NUMCH_RESET  _u(0x4)</span></div>
<div class="line"><a id="l08714" name="l08714"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5ea3d05502fadedbb7f14c485514133c"> 8714</a></span><span class="preprocessor">#define M33_DEVID_NUMCH_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l08715" name="l08715"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a61fe58a688f0d0a9e0ada16bb48f3386"> 8715</a></span><span class="preprocessor">#define M33_DEVID_NUMCH_MSB    _u(19)</span></div>
<div class="line"><a id="l08716" name="l08716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af1dcedaf9c2757b584b1cd6b51170117"> 8716</a></span><span class="preprocessor">#define M33_DEVID_NUMCH_LSB    _u(16)</span></div>
<div class="line"><a id="l08717" name="l08717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad9e93b6b28ea23d08ad6bc04c85b83cc"> 8717</a></span><span class="preprocessor">#define M33_DEVID_NUMCH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08718" name="l08718"></a><span class="lineno"> 8718</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08719" name="l08719"></a><span class="lineno"> 8719</span><span class="comment">// Field       : M33_DEVID_NUMTRIG</span></div>
<div class="line"><a id="l08720" name="l08720"></a><span class="lineno"> 8720</span><span class="comment">// Description : Number of ECT triggers available.</span></div>
<div class="line"><a id="l08721" name="l08721"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a729b823bdd1211f95d333b95b59b2792"> 8721</a></span><span class="preprocessor">#define M33_DEVID_NUMTRIG_RESET  _u(0x08)</span></div>
<div class="line"><a id="l08722" name="l08722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a09274319b7e83935699686c7173c79c0"> 8722</a></span><span class="preprocessor">#define M33_DEVID_NUMTRIG_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l08723" name="l08723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5c482c654ab625e829669d93e7ac7b36"> 8723</a></span><span class="preprocessor">#define M33_DEVID_NUMTRIG_MSB    _u(15)</span></div>
<div class="line"><a id="l08724" name="l08724"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a32b8475590da74fde48581c7824c25e5"> 8724</a></span><span class="preprocessor">#define M33_DEVID_NUMTRIG_LSB    _u(8)</span></div>
<div class="line"><a id="l08725" name="l08725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6bbe31e5fae751b9eec7f354bb3383e4"> 8725</a></span><span class="preprocessor">#define M33_DEVID_NUMTRIG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08726" name="l08726"></a><span class="lineno"> 8726</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08727" name="l08727"></a><span class="lineno"> 8727</span><span class="comment">// Field       : M33_DEVID_EXTMUXNUM</span></div>
<div class="line"><a id="l08728" name="l08728"></a><span class="lineno"> 8728</span><span class="comment">// Description : Indicates the number of multiplexers available on Trigger</span></div>
<div class="line"><a id="l08729" name="l08729"></a><span class="lineno"> 8729</span><span class="comment">//               Inputs and Trigger Outputs that are using asicctl. The default</span></div>
<div class="line"><a id="l08730" name="l08730"></a><span class="lineno"> 8730</span><span class="comment">//               value of 0b00000 indicates that no multiplexing is present.</span></div>
<div class="line"><a id="l08731" name="l08731"></a><span class="lineno"> 8731</span><span class="comment">//               This value of this bit depends on the Verilog define EXTMUXNUM</span></div>
<div class="line"><a id="l08732" name="l08732"></a><span class="lineno"> 8732</span><span class="comment">//               that you must change accordingly.</span></div>
<div class="line"><a id="l08733" name="l08733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab4ba021468072ad81fd8683fdd207525"> 8733</a></span><span class="preprocessor">#define M33_DEVID_EXTMUXNUM_RESET  _u(0x00)</span></div>
<div class="line"><a id="l08734" name="l08734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a23ab3da279a6f2423832439ff6428f70"> 8734</a></span><span class="preprocessor">#define M33_DEVID_EXTMUXNUM_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l08735" name="l08735"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15d4f62a43123de44e0fd7cf2f437ab0"> 8735</a></span><span class="preprocessor">#define M33_DEVID_EXTMUXNUM_MSB    _u(4)</span></div>
<div class="line"><a id="l08736" name="l08736"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a58bd32d37f9eb5880a6eab34e25af3b4"> 8736</a></span><span class="preprocessor">#define M33_DEVID_EXTMUXNUM_LSB    _u(0)</span></div>
<div class="line"><a id="l08737" name="l08737"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#afc73ca026662e5da31a4fd417b608f13"> 8737</a></span><span class="preprocessor">#define M33_DEVID_EXTMUXNUM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08738" name="l08738"></a><span class="lineno"> 8738</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08739" name="l08739"></a><span class="lineno"> 8739</span><span class="comment">// Register    : M33_DEVTYPE</span></div>
<div class="line"><a id="l08740" name="l08740"></a><span class="lineno"> 8740</span><span class="comment">// Description : Device Type Identifier register</span></div>
<div class="line"><a id="l08741" name="l08741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adcda04b21364de5970ae5677e0a1cbf9"> 8741</a></span><span class="preprocessor">#define M33_DEVTYPE_OFFSET _u(0x00042fcc)</span></div>
<div class="line"><a id="l08742" name="l08742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aaac589a986ba2be6283ce752d9a0db88"> 8742</a></span><span class="preprocessor">#define M33_DEVTYPE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08743" name="l08743"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a489c74dd58d01e0501d93eedb37c9eec"> 8743</a></span><span class="preprocessor">#define M33_DEVTYPE_RESET  _u(0x00000014)</span></div>
<div class="line"><a id="l08744" name="l08744"></a><span class="lineno"> 8744</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08745" name="l08745"></a><span class="lineno"> 8745</span><span class="comment">// Field       : M33_DEVTYPE_SUB</span></div>
<div class="line"><a id="l08746" name="l08746"></a><span class="lineno"> 8746</span><span class="comment">// Description : Sub-classification of the type of the debug component as</span></div>
<div class="line"><a id="l08747" name="l08747"></a><span class="lineno"> 8747</span><span class="comment">//               specified in the ARM Architecture Specification within the</span></div>
<div class="line"><a id="l08748" name="l08748"></a><span class="lineno"> 8748</span><span class="comment">//               major classification as specified in the MAJOR field.</span></div>
<div class="line"><a id="l08749" name="l08749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac0b0147535c5c4cd913985f9d51701e5"> 8749</a></span><span class="preprocessor">#define M33_DEVTYPE_SUB_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08750" name="l08750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac845607cd8fc1dd93a783d6e841ef5f3"> 8750</a></span><span class="preprocessor">#define M33_DEVTYPE_SUB_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l08751" name="l08751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af6295efe78b3e367e318e8f8988fe8ea"> 8751</a></span><span class="preprocessor">#define M33_DEVTYPE_SUB_MSB    _u(7)</span></div>
<div class="line"><a id="l08752" name="l08752"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad98bd104ba0f89489a929a3d452f9c5b"> 8752</a></span><span class="preprocessor">#define M33_DEVTYPE_SUB_LSB    _u(4)</span></div>
<div class="line"><a id="l08753" name="l08753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad28499becab4b60f76d876556aea341d"> 8753</a></span><span class="preprocessor">#define M33_DEVTYPE_SUB_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08754" name="l08754"></a><span class="lineno"> 8754</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08755" name="l08755"></a><span class="lineno"> 8755</span><span class="comment">// Field       : M33_DEVTYPE_MAJOR</span></div>
<div class="line"><a id="l08756" name="l08756"></a><span class="lineno"> 8756</span><span class="comment">// Description : Major classification of the type of the debug component as</span></div>
<div class="line"><a id="l08757" name="l08757"></a><span class="lineno"> 8757</span><span class="comment">//               specified in the ARM Architecture Specification for this debug</span></div>
<div class="line"><a id="l08758" name="l08758"></a><span class="lineno"> 8758</span><span class="comment">//               and trace component.</span></div>
<div class="line"><a id="l08759" name="l08759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae70f2205d5990b0760e482e8d8356e01"> 8759</a></span><span class="preprocessor">#define M33_DEVTYPE_MAJOR_RESET  _u(0x4)</span></div>
<div class="line"><a id="l08760" name="l08760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab173a60a1b849551f63051b8a17874e2"> 8760</a></span><span class="preprocessor">#define M33_DEVTYPE_MAJOR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08761" name="l08761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae1b9c42f1584ddbb94db85bd01e71d39"> 8761</a></span><span class="preprocessor">#define M33_DEVTYPE_MAJOR_MSB    _u(3)</span></div>
<div class="line"><a id="l08762" name="l08762"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2c83322a7026c1f25809c5d3316fcbf7"> 8762</a></span><span class="preprocessor">#define M33_DEVTYPE_MAJOR_LSB    _u(0)</span></div>
<div class="line"><a id="l08763" name="l08763"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a99477d13d59741681ddd788ec3b15c60"> 8763</a></span><span class="preprocessor">#define M33_DEVTYPE_MAJOR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08764" name="l08764"></a><span class="lineno"> 8764</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08765" name="l08765"></a><span class="lineno"> 8765</span><span class="comment">// Register    : M33_PIDR4</span></div>
<div class="line"><a id="l08766" name="l08766"></a><span class="lineno"> 8766</span><span class="comment">// Description : CoreSight Peripheral ID4</span></div>
<div class="line"><a id="l08767" name="l08767"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad8fa26b2615302045b903f21d59a3631"> 8767</a></span><span class="preprocessor">#define M33_PIDR4_OFFSET _u(0x00042fd0)</span></div>
<div class="line"><a id="l08768" name="l08768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8299251e4064a2d04fbeaeebe569a9a9"> 8768</a></span><span class="preprocessor">#define M33_PIDR4_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08769" name="l08769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9cce97859dd52e894de4419576668be5"> 8769</a></span><span class="preprocessor">#define M33_PIDR4_RESET  _u(0x00000004)</span></div>
<div class="line"><a id="l08770" name="l08770"></a><span class="lineno"> 8770</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08771" name="l08771"></a><span class="lineno"> 8771</span><span class="comment">// Field       : M33_PIDR4_SIZE</span></div>
<div class="line"><a id="l08772" name="l08772"></a><span class="lineno"> 8772</span><span class="comment">// Description : Always 0b0000. Indicates that the device only occupies 4KB of</span></div>
<div class="line"><a id="l08773" name="l08773"></a><span class="lineno"> 8773</span><span class="comment">//               memory</span></div>
<div class="line"><a id="l08774" name="l08774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af673fa726a9c4971a9f6825da4ac3d98"> 8774</a></span><span class="preprocessor">#define M33_PIDR4_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08775" name="l08775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa3d954c8d2a9b9a58e22a01156f07941"> 8775</a></span><span class="preprocessor">#define M33_PIDR4_SIZE_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l08776" name="l08776"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a971b0a54a408d1b485271606914c2477"> 8776</a></span><span class="preprocessor">#define M33_PIDR4_SIZE_MSB    _u(7)</span></div>
<div class="line"><a id="l08777" name="l08777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6454b209e401a9d68d1cdf62ede4b121"> 8777</a></span><span class="preprocessor">#define M33_PIDR4_SIZE_LSB    _u(4)</span></div>
<div class="line"><a id="l08778" name="l08778"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a16059c6eb1aefcd7e8ac552e35ec5f0c"> 8778</a></span><span class="preprocessor">#define M33_PIDR4_SIZE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08779" name="l08779"></a><span class="lineno"> 8779</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08780" name="l08780"></a><span class="lineno"> 8780</span><span class="comment">// Field       : M33_PIDR4_DES_2</span></div>
<div class="line"><a id="l08781" name="l08781"></a><span class="lineno"> 8781</span><span class="comment">// Description : Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify</span></div>
<div class="line"><a id="l08782" name="l08782"></a><span class="lineno"> 8782</span><span class="comment">//               the designer of the component.</span></div>
<div class="line"><a id="l08783" name="l08783"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab7e4919c08c0f890b9c10b665642690c"> 8783</a></span><span class="preprocessor">#define M33_PIDR4_DES_2_RESET  _u(0x4)</span></div>
<div class="line"><a id="l08784" name="l08784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#acb416df0e53d335c650dab980ca21975"> 8784</a></span><span class="preprocessor">#define M33_PIDR4_DES_2_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08785" name="l08785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4730fab8a217f371a84b887dd5d2ca7e"> 8785</a></span><span class="preprocessor">#define M33_PIDR4_DES_2_MSB    _u(3)</span></div>
<div class="line"><a id="l08786" name="l08786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a529ce1f65399f53b61c9d8741b4d59d2"> 8786</a></span><span class="preprocessor">#define M33_PIDR4_DES_2_LSB    _u(0)</span></div>
<div class="line"><a id="l08787" name="l08787"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a154a8a2e36bee15cc4172763e0b8d0f5"> 8787</a></span><span class="preprocessor">#define M33_PIDR4_DES_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08788" name="l08788"></a><span class="lineno"> 8788</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08789" name="l08789"></a><span class="lineno"> 8789</span><span class="comment">// Register    : M33_PIDR5</span></div>
<div class="line"><a id="l08790" name="l08790"></a><span class="lineno"> 8790</span><span class="comment">// Description : CoreSight Peripheral ID5</span></div>
<div class="line"><a id="l08791" name="l08791"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6b974426f433011b259251698c191588"> 8791</a></span><span class="preprocessor">#define M33_PIDR5_OFFSET _u(0x00042fd4)</span></div>
<div class="line"><a id="l08792" name="l08792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a19e268812e85452cda45d604d9660c7a"> 8792</a></span><span class="preprocessor">#define M33_PIDR5_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l08793" name="l08793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3679e99a578b88e3baa6e5a9bef5096a"> 8793</a></span><span class="preprocessor">#define M33_PIDR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08794" name="l08794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a73a464198434f9cda4a0fc5fd10b7f6b"> 8794</a></span><span class="preprocessor">#define M33_PIDR5_MSB    _u(31)</span></div>
<div class="line"><a id="l08795" name="l08795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79bd6e18eb5e3d065c1ca2f8690bbdc1"> 8795</a></span><span class="preprocessor">#define M33_PIDR5_LSB    _u(0)</span></div>
<div class="line"><a id="l08796" name="l08796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a434ab73b0d09f6e0d3016458a07c7245"> 8796</a></span><span class="preprocessor">#define M33_PIDR5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08797" name="l08797"></a><span class="lineno"> 8797</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08798" name="l08798"></a><span class="lineno"> 8798</span><span class="comment">// Register    : M33_PIDR6</span></div>
<div class="line"><a id="l08799" name="l08799"></a><span class="lineno"> 8799</span><span class="comment">// Description : CoreSight Peripheral ID6</span></div>
<div class="line"><a id="l08800" name="l08800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae59b71d4da9d1d46c934da12a54eb690"> 8800</a></span><span class="preprocessor">#define M33_PIDR6_OFFSET _u(0x00042fd8)</span></div>
<div class="line"><a id="l08801" name="l08801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1c0d5b95ff09bb62ba9e42462dd0bb5b"> 8801</a></span><span class="preprocessor">#define M33_PIDR6_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l08802" name="l08802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab888fc65ecbb5dd575d6cddb7a919a0"> 8802</a></span><span class="preprocessor">#define M33_PIDR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08803" name="l08803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6f840594514d1226b8149ee5d489f713"> 8803</a></span><span class="preprocessor">#define M33_PIDR6_MSB    _u(31)</span></div>
<div class="line"><a id="l08804" name="l08804"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a25a136fd367c04f21e3bf0b7637320fe"> 8804</a></span><span class="preprocessor">#define M33_PIDR6_LSB    _u(0)</span></div>
<div class="line"><a id="l08805" name="l08805"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79d148d1e15e2029960d30c4c09871e2"> 8805</a></span><span class="preprocessor">#define M33_PIDR6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08806" name="l08806"></a><span class="lineno"> 8806</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08807" name="l08807"></a><span class="lineno"> 8807</span><span class="comment">// Register    : M33_PIDR7</span></div>
<div class="line"><a id="l08808" name="l08808"></a><span class="lineno"> 8808</span><span class="comment">// Description : CoreSight Peripheral ID7</span></div>
<div class="line"><a id="l08809" name="l08809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a08009ba202b7c3e537f72e642b987818"> 8809</a></span><span class="preprocessor">#define M33_PIDR7_OFFSET _u(0x00042fdc)</span></div>
<div class="line"><a id="l08810" name="l08810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab0129a935817a73f532cdb78cc4695c3"> 8810</a></span><span class="preprocessor">#define M33_PIDR7_BITS   _u(0x00000000)</span></div>
<div class="line"><a id="l08811" name="l08811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad60a993e8534cf612fcb56fc315d1cfa"> 8811</a></span><span class="preprocessor">#define M33_PIDR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08812" name="l08812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a93f21b986ad471eadb21eece155380d9"> 8812</a></span><span class="preprocessor">#define M33_PIDR7_MSB    _u(31)</span></div>
<div class="line"><a id="l08813" name="l08813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5271caa3f73cba3171f8c83787d76787"> 8813</a></span><span class="preprocessor">#define M33_PIDR7_LSB    _u(0)</span></div>
<div class="line"><a id="l08814" name="l08814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0241d9ba6e15d78113d9dd87f6e93166"> 8814</a></span><span class="preprocessor">#define M33_PIDR7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08815" name="l08815"></a><span class="lineno"> 8815</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08816" name="l08816"></a><span class="lineno"> 8816</span><span class="comment">// Register    : M33_PIDR0</span></div>
<div class="line"><a id="l08817" name="l08817"></a><span class="lineno"> 8817</span><span class="comment">// Description : CoreSight Peripheral ID0</span></div>
<div class="line"><a id="l08818" name="l08818"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c18899d0cf18502c8f85ba12224e78f"> 8818</a></span><span class="preprocessor">#define M33_PIDR0_OFFSET _u(0x00042fe0)</span></div>
<div class="line"><a id="l08819" name="l08819"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a91c10933b7b44bbb6be9161d09f960c5"> 8819</a></span><span class="preprocessor">#define M33_PIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08820" name="l08820"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a21c4df221e1bce9fb07c7d216fc81efa"> 8820</a></span><span class="preprocessor">#define M33_PIDR0_RESET  _u(0x00000021)</span></div>
<div class="line"><a id="l08821" name="l08821"></a><span class="lineno"> 8821</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08822" name="l08822"></a><span class="lineno"> 8822</span><span class="comment">// Field       : M33_PIDR0_PART_0</span></div>
<div class="line"><a id="l08823" name="l08823"></a><span class="lineno"> 8823</span><span class="comment">// Description : Bits[7:0] of the 12-bit part number of the component. The</span></div>
<div class="line"><a id="l08824" name="l08824"></a><span class="lineno"> 8824</span><span class="comment">//               designer of the component assigns this part number.</span></div>
<div class="line"><a id="l08825" name="l08825"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3dbf66e331958c3bde55f26467acdab2"> 8825</a></span><span class="preprocessor">#define M33_PIDR0_PART_0_RESET  _u(0x21)</span></div>
<div class="line"><a id="l08826" name="l08826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aafec3e7b0573a2b8f2ee2069f561bc98"> 8826</a></span><span class="preprocessor">#define M33_PIDR0_PART_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08827" name="l08827"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab1a2f1e98f8e4eac17f93d8bbd2a233e"> 8827</a></span><span class="preprocessor">#define M33_PIDR0_PART_0_MSB    _u(7)</span></div>
<div class="line"><a id="l08828" name="l08828"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a07e42cbdf7ea3b2083f8b7a90952cfe8"> 8828</a></span><span class="preprocessor">#define M33_PIDR0_PART_0_LSB    _u(0)</span></div>
<div class="line"><a id="l08829" name="l08829"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a146051f5ac9c1c96ebdf527d29aa6ff3"> 8829</a></span><span class="preprocessor">#define M33_PIDR0_PART_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08830" name="l08830"></a><span class="lineno"> 8830</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08831" name="l08831"></a><span class="lineno"> 8831</span><span class="comment">// Register    : M33_PIDR1</span></div>
<div class="line"><a id="l08832" name="l08832"></a><span class="lineno"> 8832</span><span class="comment">// Description : CoreSight Peripheral ID1</span></div>
<div class="line"><a id="l08833" name="l08833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05a62d9261a8fe3cadc6a49cec579614"> 8833</a></span><span class="preprocessor">#define M33_PIDR1_OFFSET _u(0x00042fe4)</span></div>
<div class="line"><a id="l08834" name="l08834"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a423eab687dc368a7789074db7ba242e4"> 8834</a></span><span class="preprocessor">#define M33_PIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08835" name="l08835"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a56653166e99bf5a6a4da7af710c3e759"> 8835</a></span><span class="preprocessor">#define M33_PIDR1_RESET  _u(0x000000bd)</span></div>
<div class="line"><a id="l08836" name="l08836"></a><span class="lineno"> 8836</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08837" name="l08837"></a><span class="lineno"> 8837</span><span class="comment">// Field       : M33_PIDR1_DES_0</span></div>
<div class="line"><a id="l08838" name="l08838"></a><span class="lineno"> 8838</span><span class="comment">// Description : Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify</span></div>
<div class="line"><a id="l08839" name="l08839"></a><span class="lineno"> 8839</span><span class="comment">//               the designer of the component.</span></div>
<div class="line"><a id="l08840" name="l08840"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a93794c7667e2dc808f172d70ea531e6e"> 8840</a></span><span class="preprocessor">#define M33_PIDR1_DES_0_RESET  _u(0xb)</span></div>
<div class="line"><a id="l08841" name="l08841"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a15259159fe5a99a10519b80e8d4c42bc"> 8841</a></span><span class="preprocessor">#define M33_PIDR1_DES_0_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l08842" name="l08842"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a82b4fce4c2bcb0d244fbb70c42156618"> 8842</a></span><span class="preprocessor">#define M33_PIDR1_DES_0_MSB    _u(7)</span></div>
<div class="line"><a id="l08843" name="l08843"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4bbec3e3862f080cc2e101ec7c5e977e"> 8843</a></span><span class="preprocessor">#define M33_PIDR1_DES_0_LSB    _u(4)</span></div>
<div class="line"><a id="l08844" name="l08844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a16eeed377846903b7b5ef201774d7872"> 8844</a></span><span class="preprocessor">#define M33_PIDR1_DES_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08845" name="l08845"></a><span class="lineno"> 8845</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08846" name="l08846"></a><span class="lineno"> 8846</span><span class="comment">// Field       : M33_PIDR1_PART_1</span></div>
<div class="line"><a id="l08847" name="l08847"></a><span class="lineno"> 8847</span><span class="comment">// Description : Bits[11:8] of the 12-bit part number of the component. The</span></div>
<div class="line"><a id="l08848" name="l08848"></a><span class="lineno"> 8848</span><span class="comment">//               designer of the component assigns this part number.</span></div>
<div class="line"><a id="l08849" name="l08849"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5e68cc6e537ec6879d156908a995a8d1"> 8849</a></span><span class="preprocessor">#define M33_PIDR1_PART_1_RESET  _u(0xd)</span></div>
<div class="line"><a id="l08850" name="l08850"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a22518fae51b8276166fa6af0a61a2d67"> 8850</a></span><span class="preprocessor">#define M33_PIDR1_PART_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08851" name="l08851"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1ce400811f55d5c8e7d93b3d9e7b1ea5"> 8851</a></span><span class="preprocessor">#define M33_PIDR1_PART_1_MSB    _u(3)</span></div>
<div class="line"><a id="l08852" name="l08852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a89760270123f92f051cd5beded338128"> 8852</a></span><span class="preprocessor">#define M33_PIDR1_PART_1_LSB    _u(0)</span></div>
<div class="line"><a id="l08853" name="l08853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a051edb2279e87ea99aff63c651eaf3a7"> 8853</a></span><span class="preprocessor">#define M33_PIDR1_PART_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08854" name="l08854"></a><span class="lineno"> 8854</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08855" name="l08855"></a><span class="lineno"> 8855</span><span class="comment">// Register    : M33_PIDR2</span></div>
<div class="line"><a id="l08856" name="l08856"></a><span class="lineno"> 8856</span><span class="comment">// Description : CoreSight Peripheral ID2</span></div>
<div class="line"><a id="l08857" name="l08857"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac7f9ce483532f2b90ebb61a20a90f7ae"> 8857</a></span><span class="preprocessor">#define M33_PIDR2_OFFSET _u(0x00042fe8)</span></div>
<div class="line"><a id="l08858" name="l08858"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a24481f6bdb485f57f3ab19c3bf341327"> 8858</a></span><span class="preprocessor">#define M33_PIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08859" name="l08859"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af2465c49ad1b73c4b81e5eff10314870"> 8859</a></span><span class="preprocessor">#define M33_PIDR2_RESET  _u(0x0000000b)</span></div>
<div class="line"><a id="l08860" name="l08860"></a><span class="lineno"> 8860</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08861" name="l08861"></a><span class="lineno"> 8861</span><span class="comment">// Field       : M33_PIDR2_REVISION</span></div>
<div class="line"><a id="l08862" name="l08862"></a><span class="lineno"> 8862</span><span class="comment">// Description : This device is at r1p0</span></div>
<div class="line"><a id="l08863" name="l08863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a6d80637d848ddedec05ec42c28462afc"> 8863</a></span><span class="preprocessor">#define M33_PIDR2_REVISION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08864" name="l08864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a04ebad42ef0c06def63fd23facbdd02c"> 8864</a></span><span class="preprocessor">#define M33_PIDR2_REVISION_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l08865" name="l08865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a12010cd02b4f7ee9ab2af7907d15e071"> 8865</a></span><span class="preprocessor">#define M33_PIDR2_REVISION_MSB    _u(7)</span></div>
<div class="line"><a id="l08866" name="l08866"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a84c970fca6e9b42c113f434f41596de8"> 8866</a></span><span class="preprocessor">#define M33_PIDR2_REVISION_LSB    _u(4)</span></div>
<div class="line"><a id="l08867" name="l08867"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a924fe129f086208f31f2f8e51ec4d49e"> 8867</a></span><span class="preprocessor">#define M33_PIDR2_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08868" name="l08868"></a><span class="lineno"> 8868</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08869" name="l08869"></a><span class="lineno"> 8869</span><span class="comment">// Field       : M33_PIDR2_JEDEC</span></div>
<div class="line"><a id="l08870" name="l08870"></a><span class="lineno"> 8870</span><span class="comment">// Description : Always 1. Indicates that the JEDEC-assigned designer ID is</span></div>
<div class="line"><a id="l08871" name="l08871"></a><span class="lineno"> 8871</span><span class="comment">//               used.</span></div>
<div class="line"><a id="l08872" name="l08872"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a9c6da1c2f94a343249ef49e17fbf6f4d"> 8872</a></span><span class="preprocessor">#define M33_PIDR2_JEDEC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08873" name="l08873"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8a4106bf8b6a64fdc307da4bbcf3c46f"> 8873</a></span><span class="preprocessor">#define M33_PIDR2_JEDEC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l08874" name="l08874"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2a3065f87a762d5257501f84aa6a2ace"> 8874</a></span><span class="preprocessor">#define M33_PIDR2_JEDEC_MSB    _u(3)</span></div>
<div class="line"><a id="l08875" name="l08875"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c898e1c32c768f33e279bd386bf3215"> 8875</a></span><span class="preprocessor">#define M33_PIDR2_JEDEC_LSB    _u(3)</span></div>
<div class="line"><a id="l08876" name="l08876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae8fa32b44149191d8a2d82a98f430f90"> 8876</a></span><span class="preprocessor">#define M33_PIDR2_JEDEC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08877" name="l08877"></a><span class="lineno"> 8877</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08878" name="l08878"></a><span class="lineno"> 8878</span><span class="comment">// Field       : M33_PIDR2_DES_1</span></div>
<div class="line"><a id="l08879" name="l08879"></a><span class="lineno"> 8879</span><span class="comment">// Description : Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify</span></div>
<div class="line"><a id="l08880" name="l08880"></a><span class="lineno"> 8880</span><span class="comment">//               the designer of the component.</span></div>
<div class="line"><a id="l08881" name="l08881"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab813d6b1be72782ef0e962e4c7410e89"> 8881</a></span><span class="preprocessor">#define M33_PIDR2_DES_1_RESET  _u(0x3)</span></div>
<div class="line"><a id="l08882" name="l08882"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5f1a4f322d09270c28f2f3e2cfca04a8"> 8882</a></span><span class="preprocessor">#define M33_PIDR2_DES_1_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08883" name="l08883"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a106a41f6195b2999e54cdeef0ad6f504"> 8883</a></span><span class="preprocessor">#define M33_PIDR2_DES_1_MSB    _u(2)</span></div>
<div class="line"><a id="l08884" name="l08884"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7cabaa9cbad5e4876f2b31abaf478358"> 8884</a></span><span class="preprocessor">#define M33_PIDR2_DES_1_LSB    _u(0)</span></div>
<div class="line"><a id="l08885" name="l08885"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a3b20c1ee3af76736addec1ce6e98bc2d"> 8885</a></span><span class="preprocessor">#define M33_PIDR2_DES_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08886" name="l08886"></a><span class="lineno"> 8886</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08887" name="l08887"></a><span class="lineno"> 8887</span><span class="comment">// Register    : M33_PIDR3</span></div>
<div class="line"><a id="l08888" name="l08888"></a><span class="lineno"> 8888</span><span class="comment">// Description : CoreSight Peripheral ID3</span></div>
<div class="line"><a id="l08889" name="l08889"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a46e3b18deacded96b64356aaf7006c44"> 8889</a></span><span class="preprocessor">#define M33_PIDR3_OFFSET _u(0x00042fec)</span></div>
<div class="line"><a id="l08890" name="l08890"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac9a35c5c2dc00560ecb68a98a419ff45"> 8890</a></span><span class="preprocessor">#define M33_PIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08891" name="l08891"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5262228cd5ffa4e42d6a3375d073820"> 8891</a></span><span class="preprocessor">#define M33_PIDR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08892" name="l08892"></a><span class="lineno"> 8892</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08893" name="l08893"></a><span class="lineno"> 8893</span><span class="comment">// Field       : M33_PIDR3_REVAND</span></div>
<div class="line"><a id="l08894" name="l08894"></a><span class="lineno"> 8894</span><span class="comment">// Description : Indicates minor errata fixes specific to the revision of the</span></div>
<div class="line"><a id="l08895" name="l08895"></a><span class="lineno"> 8895</span><span class="comment">//               component being used, for example metal fixes after</span></div>
<div class="line"><a id="l08896" name="l08896"></a><span class="lineno"> 8896</span><span class="comment">//               implementation. In most cases, this field is 0b0000. ARM</span></div>
<div class="line"><a id="l08897" name="l08897"></a><span class="lineno"> 8897</span><span class="comment">//               recommends that the component designers ensure that a metal fix</span></div>
<div class="line"><a id="l08898" name="l08898"></a><span class="lineno"> 8898</span><span class="comment">//               can change this field if required, for example, by driving it</span></div>
<div class="line"><a id="l08899" name="l08899"></a><span class="lineno"> 8899</span><span class="comment">//               from registers that reset to 0b0000.</span></div>
<div class="line"><a id="l08900" name="l08900"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc9113cede47448b5a58fc8e43e7d725"> 8900</a></span><span class="preprocessor">#define M33_PIDR3_REVAND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08901" name="l08901"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a05c2ddc688a49e0e9a814968cfeb93cd"> 8901</a></span><span class="preprocessor">#define M33_PIDR3_REVAND_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l08902" name="l08902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af7901c11640dd7d7526f62e87aadd857"> 8902</a></span><span class="preprocessor">#define M33_PIDR3_REVAND_MSB    _u(7)</span></div>
<div class="line"><a id="l08903" name="l08903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ae4f849010ff00305d278c7555ca586b6"> 8903</a></span><span class="preprocessor">#define M33_PIDR3_REVAND_LSB    _u(4)</span></div>
<div class="line"><a id="l08904" name="l08904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab77e99c1edafffea46d3e105e39ebd30"> 8904</a></span><span class="preprocessor">#define M33_PIDR3_REVAND_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08905" name="l08905"></a><span class="lineno"> 8905</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08906" name="l08906"></a><span class="lineno"> 8906</span><span class="comment">// Field       : M33_PIDR3_CMOD</span></div>
<div class="line"><a id="l08907" name="l08907"></a><span class="lineno"> 8907</span><span class="comment">// Description : Customer Modified. Indicates whether the customer has modified</span></div>
<div class="line"><a id="l08908" name="l08908"></a><span class="lineno"> 8908</span><span class="comment">//               the behavior of the component. In most cases, this field is</span></div>
<div class="line"><a id="l08909" name="l08909"></a><span class="lineno"> 8909</span><span class="comment">//               0b0000. Customers change this value when they make authorized</span></div>
<div class="line"><a id="l08910" name="l08910"></a><span class="lineno"> 8910</span><span class="comment">//               modifications to this component.</span></div>
<div class="line"><a id="l08911" name="l08911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a044f394cefaeb74830b5adaecebfdf6b"> 8911</a></span><span class="preprocessor">#define M33_PIDR3_CMOD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08912" name="l08912"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#adde9c6b04901eb9cfd4a1234068f4ed3"> 8912</a></span><span class="preprocessor">#define M33_PIDR3_CMOD_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08913" name="l08913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aa8f3a29200bfa78582d7c364ac80d4f5"> 8913</a></span><span class="preprocessor">#define M33_PIDR3_CMOD_MSB    _u(3)</span></div>
<div class="line"><a id="l08914" name="l08914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a7727d47573e6bf33d1843cbb719cf32a"> 8914</a></span><span class="preprocessor">#define M33_PIDR3_CMOD_LSB    _u(0)</span></div>
<div class="line"><a id="l08915" name="l08915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0c70f10fee05b6535be58eab6f7e7583"> 8915</a></span><span class="preprocessor">#define M33_PIDR3_CMOD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08916" name="l08916"></a><span class="lineno"> 8916</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08917" name="l08917"></a><span class="lineno"> 8917</span><span class="comment">// Register    : M33_CIDR0</span></div>
<div class="line"><a id="l08918" name="l08918"></a><span class="lineno"> 8918</span><span class="comment">// Description : CoreSight Component ID0</span></div>
<div class="line"><a id="l08919" name="l08919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab98f5a25318386ddf04aa4b9e0730721"> 8919</a></span><span class="preprocessor">#define M33_CIDR0_OFFSET _u(0x00042ff0)</span></div>
<div class="line"><a id="l08920" name="l08920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb26d4de5bc325e8bd290fc9f1a5ca3a"> 8920</a></span><span class="preprocessor">#define M33_CIDR0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08921" name="l08921"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2b84d79ece02f171b2922a9b490d70f3"> 8921</a></span><span class="preprocessor">#define M33_CIDR0_RESET  _u(0x0000000d)</span></div>
<div class="line"><a id="l08922" name="l08922"></a><span class="lineno"> 8922</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08923" name="l08923"></a><span class="lineno"> 8923</span><span class="comment">// Field       : M33_CIDR0_PRMBL_0</span></div>
<div class="line"><a id="l08924" name="l08924"></a><span class="lineno"> 8924</span><span class="comment">// Description : Preamble[0]. Contains bits[7:0] of the component identification</span></div>
<div class="line"><a id="l08925" name="l08925"></a><span class="lineno"> 8925</span><span class="comment">//               code</span></div>
<div class="line"><a id="l08926" name="l08926"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4ef932d1d1d0c2e4d9f7f245c573f209"> 8926</a></span><span class="preprocessor">#define M33_CIDR0_PRMBL_0_RESET  _u(0x0d)</span></div>
<div class="line"><a id="l08927" name="l08927"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aad22a40777a8bd6d64549a67f5feefee"> 8927</a></span><span class="preprocessor">#define M33_CIDR0_PRMBL_0_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08928" name="l08928"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a4e2452056016d200b9e09dcbce52ec5b"> 8928</a></span><span class="preprocessor">#define M33_CIDR0_PRMBL_0_MSB    _u(7)</span></div>
<div class="line"><a id="l08929" name="l08929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ad1f70b941dcb600c52416ec7a851c084"> 8929</a></span><span class="preprocessor">#define M33_CIDR0_PRMBL_0_LSB    _u(0)</span></div>
<div class="line"><a id="l08930" name="l08930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a65517eca88da5e2bc0f2766939aa3955"> 8930</a></span><span class="preprocessor">#define M33_CIDR0_PRMBL_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08931" name="l08931"></a><span class="lineno"> 8931</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08932" name="l08932"></a><span class="lineno"> 8932</span><span class="comment">// Register    : M33_CIDR1</span></div>
<div class="line"><a id="l08933" name="l08933"></a><span class="lineno"> 8933</span><span class="comment">// Description : CoreSight Component ID1</span></div>
<div class="line"><a id="l08934" name="l08934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2b92330980594a35e291d87f13f58fbe"> 8934</a></span><span class="preprocessor">#define M33_CIDR1_OFFSET _u(0x00042ff4)</span></div>
<div class="line"><a id="l08935" name="l08935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1dd2f17c6cd9cc151b687054c5a5f42e"> 8935</a></span><span class="preprocessor">#define M33_CIDR1_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08936" name="l08936"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8ba307a12eb8e69aac791573d4ee581e"> 8936</a></span><span class="preprocessor">#define M33_CIDR1_RESET  _u(0x00000090)</span></div>
<div class="line"><a id="l08937" name="l08937"></a><span class="lineno"> 8937</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08938" name="l08938"></a><span class="lineno"> 8938</span><span class="comment">// Field       : M33_CIDR1_CLASS</span></div>
<div class="line"><a id="l08939" name="l08939"></a><span class="lineno"> 8939</span><span class="comment">// Description : Class of the component, for example, whether the component is a</span></div>
<div class="line"><a id="l08940" name="l08940"></a><span class="lineno"> 8940</span><span class="comment">//               ROM table or a generic CoreSight component. Contains</span></div>
<div class="line"><a id="l08941" name="l08941"></a><span class="lineno"> 8941</span><span class="comment">//               bits[15:12] of the component identification code.</span></div>
<div class="line"><a id="l08942" name="l08942"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#aab3204d06e9674be2876891dc484b6a9"> 8942</a></span><span class="preprocessor">#define M33_CIDR1_CLASS_RESET  _u(0x9)</span></div>
<div class="line"><a id="l08943" name="l08943"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af511a51cd47098f10bf04ea34eaab22c"> 8943</a></span><span class="preprocessor">#define M33_CIDR1_CLASS_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l08944" name="l08944"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abc08d4770d4b6057ec63673054ab775c"> 8944</a></span><span class="preprocessor">#define M33_CIDR1_CLASS_MSB    _u(7)</span></div>
<div class="line"><a id="l08945" name="l08945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a1e932a3cf5f0d331ac8008630e3168f7"> 8945</a></span><span class="preprocessor">#define M33_CIDR1_CLASS_LSB    _u(4)</span></div>
<div class="line"><a id="l08946" name="l08946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a848d747c88d351bd017e09919dcfc9bd"> 8946</a></span><span class="preprocessor">#define M33_CIDR1_CLASS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08947" name="l08947"></a><span class="lineno"> 8947</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08948" name="l08948"></a><span class="lineno"> 8948</span><span class="comment">// Field       : M33_CIDR1_PRMBL_1</span></div>
<div class="line"><a id="l08949" name="l08949"></a><span class="lineno"> 8949</span><span class="comment">// Description : Preamble[1]. Contains bits[11:8] of the component</span></div>
<div class="line"><a id="l08950" name="l08950"></a><span class="lineno"> 8950</span><span class="comment">//               identification code.</span></div>
<div class="line"><a id="l08951" name="l08951"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a924bbbf0ffe53da305c9fd7329609167"> 8951</a></span><span class="preprocessor">#define M33_CIDR1_PRMBL_1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08952" name="l08952"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a49abe53ef9cfea80f59870e066af26dc"> 8952</a></span><span class="preprocessor">#define M33_CIDR1_PRMBL_1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l08953" name="l08953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ac5b439c135a40ea95c063b65bd36e4ac"> 8953</a></span><span class="preprocessor">#define M33_CIDR1_PRMBL_1_MSB    _u(3)</span></div>
<div class="line"><a id="l08954" name="l08954"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#af8847faf225d8d9a5d3c0f86a14e89ca"> 8954</a></span><span class="preprocessor">#define M33_CIDR1_PRMBL_1_LSB    _u(0)</span></div>
<div class="line"><a id="l08955" name="l08955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76772f9ee839e1e507097ffd0484872a"> 8955</a></span><span class="preprocessor">#define M33_CIDR1_PRMBL_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08956" name="l08956"></a><span class="lineno"> 8956</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08957" name="l08957"></a><span class="lineno"> 8957</span><span class="comment">// Register    : M33_CIDR2</span></div>
<div class="line"><a id="l08958" name="l08958"></a><span class="lineno"> 8958</span><span class="comment">// Description : CoreSight Component ID2</span></div>
<div class="line"><a id="l08959" name="l08959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a8abd9f66b081988030b906e48c9f4e18"> 8959</a></span><span class="preprocessor">#define M33_CIDR2_OFFSET _u(0x00042ff8)</span></div>
<div class="line"><a id="l08960" name="l08960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab48086f1cac4dbdf82f999be52b42567"> 8960</a></span><span class="preprocessor">#define M33_CIDR2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08961" name="l08961"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a474598744986f6ee90f0e0567d7728a5"> 8961</a></span><span class="preprocessor">#define M33_CIDR2_RESET  _u(0x00000005)</span></div>
<div class="line"><a id="l08962" name="l08962"></a><span class="lineno"> 8962</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08963" name="l08963"></a><span class="lineno"> 8963</span><span class="comment">// Field       : M33_CIDR2_PRMBL_2</span></div>
<div class="line"><a id="l08964" name="l08964"></a><span class="lineno"> 8964</span><span class="comment">// Description : Preamble[2]. Contains bits[23:16] of the component</span></div>
<div class="line"><a id="l08965" name="l08965"></a><span class="lineno"> 8965</span><span class="comment">//               identification code.</span></div>
<div class="line"><a id="l08966" name="l08966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a10c8dd86a8a2f64a16a613a5cdf5af79"> 8966</a></span><span class="preprocessor">#define M33_CIDR2_PRMBL_2_RESET  _u(0x05)</span></div>
<div class="line"><a id="l08967" name="l08967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a79ad46561a983102b538204c6b7bcd9c"> 8967</a></span><span class="preprocessor">#define M33_CIDR2_PRMBL_2_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08968" name="l08968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#abb366763f16b7f8dd296b6de8aac0f79"> 8968</a></span><span class="preprocessor">#define M33_CIDR2_PRMBL_2_MSB    _u(7)</span></div>
<div class="line"><a id="l08969" name="l08969"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab37368d67c5af0e3e7c056324be0259b"> 8969</a></span><span class="preprocessor">#define M33_CIDR2_PRMBL_2_LSB    _u(0)</span></div>
<div class="line"><a id="l08970" name="l08970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#ab18b8f833234d73e2b53c36202f5ee4c"> 8970</a></span><span class="preprocessor">#define M33_CIDR2_PRMBL_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08971" name="l08971"></a><span class="lineno"> 8971</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08972" name="l08972"></a><span class="lineno"> 8972</span><span class="comment">// Register    : M33_CIDR3</span></div>
<div class="line"><a id="l08973" name="l08973"></a><span class="lineno"> 8973</span><span class="comment">// Description : CoreSight Component ID3</span></div>
<div class="line"><a id="l08974" name="l08974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a2ca5a05dc6f475c69c25eabb572fb400"> 8974</a></span><span class="preprocessor">#define M33_CIDR3_OFFSET _u(0x00042ffc)</span></div>
<div class="line"><a id="l08975" name="l08975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a150c7db70f7404b33709223c5107d8fa"> 8975</a></span><span class="preprocessor">#define M33_CIDR3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08976" name="l08976"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a76e50d152148e2e07cbe44cbb3eb24ac"> 8976</a></span><span class="preprocessor">#define M33_CIDR3_RESET  _u(0x000000b1)</span></div>
<div class="line"><a id="l08977" name="l08977"></a><span class="lineno"> 8977</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08978" name="l08978"></a><span class="lineno"> 8978</span><span class="comment">// Field       : M33_CIDR3_PRMBL_3</span></div>
<div class="line"><a id="l08979" name="l08979"></a><span class="lineno"> 8979</span><span class="comment">// Description : Preamble[3]. Contains bits[31:24] of the component</span></div>
<div class="line"><a id="l08980" name="l08980"></a><span class="lineno"> 8980</span><span class="comment">//               identification code.</span></div>
<div class="line"><a id="l08981" name="l08981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0a1c7942b05260fe951889ed6e309ec5"> 8981</a></span><span class="preprocessor">#define M33_CIDR3_PRMBL_3_RESET  _u(0xb1)</span></div>
<div class="line"><a id="l08982" name="l08982"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a80fbcdda3be07f9712020186f4bb5ce6"> 8982</a></span><span class="preprocessor">#define M33_CIDR3_PRMBL_3_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l08983" name="l08983"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a5d60ab117e6eb0ce86472b83509e3a25"> 8983</a></span><span class="preprocessor">#define M33_CIDR3_PRMBL_3_MSB    _u(7)</span></div>
<div class="line"><a id="l08984" name="l08984"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a0b1d5559acf0dcb84b48ab8e11e95494"> 8984</a></span><span class="preprocessor">#define M33_CIDR3_PRMBL_3_LSB    _u(0)</span></div>
<div class="line"><a id="l08985" name="l08985"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html#a871508bdd66290c696bc052fdffd4c41"> 8985</a></span><span class="preprocessor">#define M33_CIDR3_PRMBL_3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l08986" name="l08986"></a><span class="lineno"> 8986</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08987" name="l08987"></a><span class="lineno"> 8987</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_M33_H</span></div>
<div class="line"><a id="l08988" name="l08988"></a><span class="lineno"> 8988</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2m33_8h.html">m33.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
